Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Top_Level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Level"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Top_Level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\decoder3to8.v" into library work
Parsing module <decoder3to8>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\Register_File.v" into library work
Parsing module <Register_File>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\one_shot.v" into library work
Parsing module <one_shot>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\hexto7segment.v" into library work
Parsing module <hexto7segment>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\clk_500Hz.v" into library work
Parsing module <clk_500Hz>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\alu16.v" into library work
Parsing module <alu16>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\IDP.v" into library work
Parsing module <IDP>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\Display_Controller.v" into library work
Parsing module <Display_Controller>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\Top_Level.v" into library work
Parsing module <Top_Level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_Level>.

Elaborating module <debounce>.

Elaborating module <clk_500Hz>.

Elaborating module <one_shot>.

Elaborating module <IDP>.

Elaborating module <Register_File>.

Elaborating module <decoder3to8>.

Elaborating module <reg16>.

Elaborating module <alu16>.
WARNING:HDLCompiler:413 - "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\alu16.v" Line 30: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\alu16.v" Line 46: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <Display_Controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hexto7segment>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Level>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\Top_Level.v".
    Summary:
	no macro.
Unit <Top_Level> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\debounce.v".
    Summary:
	no macro.
Unit <debounce> synthesized.

Synthesizing Unit <clk_500Hz>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\clk_500Hz.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_3_o_add_1_OUT> created at line 41.
    Found 32-bit comparator greater for signal <n0002> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_500Hz> synthesized.

Synthesizing Unit <one_shot>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\one_shot.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <one_shot> synthesized.

Synthesizing Unit <IDP>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\IDP.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <IDP> synthesized.

Synthesizing Unit <Register_File>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\Register_File.v".
    Summary:
	no macro.
Unit <Register_File> synthesized.

Synthesizing Unit <decoder3to8>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\decoder3to8.v".
    Summary:
	inferred   8 Multiplexer(s).
Unit <decoder3to8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 39
    Found 1-bit tristate buffer for signal <DA<14>> created at line 39
    Found 1-bit tristate buffer for signal <DA<13>> created at line 39
    Found 1-bit tristate buffer for signal <DA<12>> created at line 39
    Found 1-bit tristate buffer for signal <DA<11>> created at line 39
    Found 1-bit tristate buffer for signal <DA<10>> created at line 39
    Found 1-bit tristate buffer for signal <DA<9>> created at line 39
    Found 1-bit tristate buffer for signal <DA<8>> created at line 39
    Found 1-bit tristate buffer for signal <DA<7>> created at line 39
    Found 1-bit tristate buffer for signal <DA<6>> created at line 39
    Found 1-bit tristate buffer for signal <DA<5>> created at line 39
    Found 1-bit tristate buffer for signal <DA<4>> created at line 39
    Found 1-bit tristate buffer for signal <DA<3>> created at line 39
    Found 1-bit tristate buffer for signal <DA<2>> created at line 39
    Found 1-bit tristate buffer for signal <DA<1>> created at line 39
    Found 1-bit tristate buffer for signal <DA<0>> created at line 39
    Found 1-bit tristate buffer for signal <DB<15>> created at line 40
    Found 1-bit tristate buffer for signal <DB<14>> created at line 40
    Found 1-bit tristate buffer for signal <DB<13>> created at line 40
    Found 1-bit tristate buffer for signal <DB<12>> created at line 40
    Found 1-bit tristate buffer for signal <DB<11>> created at line 40
    Found 1-bit tristate buffer for signal <DB<10>> created at line 40
    Found 1-bit tristate buffer for signal <DB<9>> created at line 40
    Found 1-bit tristate buffer for signal <DB<8>> created at line 40
    Found 1-bit tristate buffer for signal <DB<7>> created at line 40
    Found 1-bit tristate buffer for signal <DB<6>> created at line 40
    Found 1-bit tristate buffer for signal <DB<5>> created at line 40
    Found 1-bit tristate buffer for signal <DB<4>> created at line 40
    Found 1-bit tristate buffer for signal <DB<3>> created at line 40
    Found 1-bit tristate buffer for signal <DB<2>> created at line 40
    Found 1-bit tristate buffer for signal <DB<1>> created at line 40
    Found 1-bit tristate buffer for signal <DB<0>> created at line 40
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <alu16>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\alu16.v".
    Found 17-bit subtractor for signal <GND_41_o_GND_41_o_sub_2_OUT> created at line 30.
    Found 17-bit subtractor for signal <GND_41_o_GND_41_o_sub_4_OUT> created at line 32.
    Found 17-bit adder for signal <n0033> created at line 29.
    Found 17-bit adder for signal <n0036> created at line 31.
    Found 17-bit subtractor for signal <GND_41_o_GND_41_o_sub_9_OUT> created at line 46.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 26.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu16> synthesized.

Synthesizing Unit <Display_Controller>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\Display_Controller.v".
    Summary:
	no macro.
Unit <Display_Controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_43_o_add_2_OUT> created at line 50.
    Found 32-bit comparator greater for signal <i[31]_GND_43_o_LessThan_2_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\pixel_controller.v".
    Found 3-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk_480Hz (rising_edge)                        |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\ad_mux.v".
    Found 4-bit 8-to-1 multiplexer for signal <Y> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hexto7segment>.
    Related source file is "C:\Users\Jesus\Documents\Xilinx_Files\CPU\Integer_Data_path\hexto7segment.v".
    Found 16x7-bit Read Only RAM for signal <disp>
    Summary:
	inferred   1 RAM(s).
Unit <hexto7segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 2
# Registers                                            : 22
 1-bit register                                        : 12
 16-bit register                                       : 8
 32-bit register                                       : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 39
 1-bit 2-to-1 multiplexer                              : 34
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hexto7segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_disp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <disp>          |          |
    -----------------------------------------------------------------------
Unit <hexto7segment> synthesized (advanced).

Synthesizing (advanced) Unit <pixel_clk>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <pixel_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 6
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 172
 Flip-Flops                                            : 172
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 34
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present_state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
WARNING:Xst:2040 - Unit Register_File: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <Top_Level> ...

Optimizing unit <Register_File> ...

Optimizing unit <alu16> ...

Optimizing unit <clk_500Hz> ...

Optimizing unit <one_shot> ...
WARNING:Xst:1710 - FF/Latch <regclk/clk500/i_17> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_18> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_19> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_20> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_21> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_22> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_23> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_24> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_25> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_26> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_27> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_28> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_29> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_30> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regclk/clk500/i_31> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_31> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_30> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_29> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_28> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_27> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_26> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_25> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_24> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_23> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_22> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_21> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_20> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_19> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_18> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <disp/pxl/i_17> has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <disp/pxl/i_0> in Unit <Top_Level> is equivalent to the following FF/Latch, which will be removed : <regclk/clk500/i_0> 
INFO:Xst:2261 - The FF/Latch <disp/pxl/i_1> in Unit <Top_Level> is equivalent to the following FF/Latch, which will be removed : <regclk/clk500/i_1> 
INFO:Xst:2261 - The FF/Latch <disp/pxl/i_2> in Unit <Top_Level> is equivalent to the following FF/Latch, which will be removed : <regclk/clk500/i_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 179
 Flip-Flops                                            : 179

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 627
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 16
#      LUT2                        : 35
#      LUT3                        : 23
#      LUT4                        : 121
#      LUT5                        : 18
#      LUT6                        : 155
#      MUXCY                       : 126
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 115
# FlipFlops/Latches                : 179
#      FDC                         : 48
#      FDCE                        : 130
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 16
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             179  out of  126800     0%  
 Number of Slice LUTs:                  380  out of  63400     0%  
    Number used as Logic:               380  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    484
   Number with an unused Flip Flop:     305  out of    484    63%  
   Number with an unused LUT:           104  out of    484    21%  
   Number of fully used LUT-FF pairs:    75  out of    484    15%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                         | Load  |
-----------------------------------+-----------------------------------------------+-------+
clk                                | BUFGP                                         | 33    |
disp/pxl/clk_out                   | NONE(disp/main_control/present_state_FSM_FFd7)| 8     |
regclk_out(regclk/regclk/Dout:O)   | BUFG(*)(main/regfile/R7/Dout_0)               | 128   |
regclk/clk500/clk_out              | NONE(regclk/regclk/q9)                        | 10    |
-----------------------------------+-----------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.860ns (Maximum Frequency: 259.034MHz)
   Minimum input arrival time before clock: 3.734ns
   Maximum output required time after clock: 5.986ns
   Maximum combinational path delay: 5.860ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.655ns (frequency: 273.605MHz)
  Total number of paths / destination ports: 9845 / 35
-------------------------------------------------------------------------
Delay:               3.655ns (Levels of Logic = 20)
  Source:            disp/pxl/i_0 (FF)
  Destination:       regclk/clk500/i_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: disp/pxl/i_0 to regclk/clk500/i_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.289  disp/pxl/i_0 (disp/pxl/i_0)
     INV:I->O              1   0.113   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_lut<0>_INV_0 (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<0> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<1> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<2> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<3> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<4> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<5> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<6> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<7> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<8> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<9> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<10> (regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_cy<10>)
     XORCY:CI->O           3   0.370   0.693  regclk/clk500/Madd_i[31]_GND_3_o_add_1_OUT_xor<11> (regclk/clk500/i[31]_GND_3_o_add_1_OUT<11>)
     LUT5:I0->O            1   0.097   0.000  regclk/clk500/Mcompar_n0002_lut<1> (regclk/clk500/Mcompar_n0002_lut<1>)
     MUXCY:S->O            1   0.353   0.000  regclk/clk500/Mcompar_n0002_cy<1> (regclk/clk500/Mcompar_n0002_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Mcompar_n0002_cy<2> (regclk/clk500/Mcompar_n0002_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Mcompar_n0002_cy<3> (regclk/clk500/Mcompar_n0002_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  regclk/clk500/Mcompar_n0002_cy<4> (regclk/clk500/Mcompar_n0002_cy<4>)
     MUXCY:CI->O          15   0.262   0.360  regclk/clk500/Mcompar_n0002_cy<5> (regclk/clk500/Mcompar_n0002_cy<5>)
     LUT2:I1->O            1   0.097   0.000  regclk/clk500/Mmux_i[31]_GND_3_o_mux_3_OUT21 (regclk/clk500/i[31]_GND_3_o_mux_3_OUT<10>)
     FDC:D                     0.008          regclk/clk500/i_10
    ----------------------------------------
    Total                      3.655ns (2.313ns logic, 1.342ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/pxl/clk_out'
  Clock period: 0.671ns (frequency: 1489.425MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.671ns (Levels of Logic = 0)
  Source:            disp/main_control/present_state_FSM_FFd8 (FF)
  Destination:       disp/main_control/present_state_FSM_FFd7 (FF)
  Source Clock:      disp/pxl/clk_out rising
  Destination Clock: disp/pxl/clk_out rising

  Data Path: disp/main_control/present_state_FSM_FFd8 to disp/main_control/present_state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.361   0.302  disp/main_control/present_state_FSM_FFd8 (disp/main_control/present_state_FSM_FFd8)
     FDC:D                     0.008          disp/main_control/present_state_FSM_FFd7
    ----------------------------------------
    Total                      0.671ns (0.369ns logic, 0.302ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'regclk_out'
  Clock period: 3.860ns (frequency: 259.034MHz)
  Total number of paths / destination ports: 83328 / 128
-------------------------------------------------------------------------
Delay:               3.860ns (Levels of Logic = 21)
  Source:            main/regfile/R2/Dout_0 (FF)
  Destination:       main/regfile/R7/Dout_15 (FF)
  Source Clock:      regclk_out rising
  Destination Clock: regclk_out rising

  Data Path: main/regfile/R2/Dout_0 to main/regfile/R7/Dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.566  main/regfile/R2/Dout_0 (main/regfile/R2/Dout_0)
     LUT6:I2->O            4   0.097   0.393  main/Mmux_smux11 (main/Mmux_smux1)
     LUT4:I2->O            7   0.097   0.323  main/Mmux_smux13 (main/smux<0>)
     LUT4:I3->O            1   0.097   0.000  main/ALU/Madd_n0036_lut<0>1 (main/ALU/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  main/ALU/Madd_n0036_cy<0> (main/ALU/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<1> (main/ALU/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<2> (main/ALU/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<3> (main/ALU/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<4> (main/ALU/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<5> (main/ALU/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<6> (main/ALU/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<7> (main/ALU/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<8> (main/ALU/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<9> (main/ALU/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<10> (main/ALU/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<11> (main/ALU/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<12> (main/ALU/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<13> (main/ALU/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<14> (main/ALU/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  main/ALU/Madd_n0036_xor<15> (main/ALU/n0036<15>)
     LUT5:I3->O            2   0.097   0.299  main/ALU/Alu_Op<3>_710 (main/ALU/Alu_Op<3>_710)
     LUT6:I5->O           10   0.097   0.000  main/ALU/Alu_Op<3>61 (Alu_out<15>)
     FDCE:D                    0.008          main/regfile/R0/Dout_15
    ----------------------------------------
    Total                      3.860ns (1.899ns logic, 1.962ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'regclk/clk500/clk_out'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            regclk/regclk/q8 (FF)
  Destination:       regclk/regclk/q9 (FF)
  Source Clock:      regclk/clk500/clk_out rising
  Destination Clock: regclk/clk500/clk_out rising

  Data Path: regclk/regclk/q8 to regclk/regclk/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  regclk/regclk/q8 (regclk/regclk/q8)
     FDC:D                     0.008          regclk/regclk/q9
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       disp/pxl/clk_out (FF)
  Destination Clock: clk rising

  Data Path: reset to disp/pxl/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           179   0.001   0.409  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          disp/pxl/clk_out
    ----------------------------------------
    Total                      0.759ns (0.350ns logic, 0.409ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'disp/pxl/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       disp/main_control/present_state_FSM_FFd7 (FF)
  Destination Clock: disp/pxl/clk_out rising

  Data Path: reset to disp/main_control/present_state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           179   0.001   0.409  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          disp/main_control/present_state_FSM_FFd7
    ----------------------------------------
    Total                      0.759ns (0.350ns logic, 0.409ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regclk_out'
  Total number of paths / destination ports: 59936 / 384
-------------------------------------------------------------------------
Offset:              3.734ns (Levels of Logic = 22)
  Source:            S_Adr<1> (PAD)
  Destination:       main/regfile/R7/Dout_15 (FF)
  Destination Clock: regclk_out rising

  Data Path: S_Adr<1> to main/regfile/R7/Dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  S_Adr_1_IBUF (S_Adr_1_IBUF)
     LUT6:I0->O            4   0.097   0.393  main/Mmux_smux11 (main/Mmux_smux1)
     LUT4:I2->O            7   0.097   0.323  main/Mmux_smux13 (main/smux<0>)
     LUT4:I3->O            1   0.097   0.000  main/ALU/Madd_n0036_lut<0>1 (main/ALU/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  main/ALU/Madd_n0036_cy<0> (main/ALU/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<1> (main/ALU/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<2> (main/ALU/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<3> (main/ALU/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<4> (main/ALU/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<5> (main/ALU/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<6> (main/ALU/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<7> (main/ALU/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<8> (main/ALU/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<9> (main/ALU/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<10> (main/ALU/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<11> (main/ALU/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<12> (main/ALU/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<13> (main/ALU/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Madd_n0036_cy<14> (main/ALU/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  main/ALU/Madd_n0036_xor<15> (main/ALU/n0036<15>)
     LUT5:I3->O            2   0.097   0.299  main/ALU/Alu_Op<3>_710 (main/ALU/Alu_Op<3>_710)
     LUT6:I5->O           10   0.097   0.000  main/ALU/Alu_Op<3>61 (Alu_out<15>)
     FDCE:D                    0.008          main/regfile/R0/Dout_15
    ----------------------------------------
    Total                      3.734ns (1.539ns logic, 2.195ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'regclk/clk500/clk_out'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.759ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       regclk/regclk/q9 (FF)
  Destination Clock: regclk/clk500/clk_out rising

  Data Path: reset to regclk/regclk/q9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           179   0.001   0.409  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          regclk/regclk/q0
    ----------------------------------------
    Total                      0.759ns (0.350ns logic, 0.409ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/pxl/clk_out'
  Total number of paths / destination ports: 232 / 15
-------------------------------------------------------------------------
Offset:              4.078ns (Levels of Logic = 6)
  Source:            disp/main_control/present_state_FSM_FFd1 (FF)
  Destination:       segs<6> (PAD)
  Source Clock:      disp/pxl/clk_out rising

  Data Path: disp/main_control/present_state_FSM_FFd1 to segs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.706  disp/main_control/present_state_FSM_FFd1 (disp/main_control/present_state_FSM_FFd1)
     LUT6:I1->O            1   0.097   0.683  disp/mux8to1/Mmux_Y<0>1 (disp/mux8to1/Mmux_Y<0>)
     LUT5:I0->O            1   0.097   0.295  disp/mux8to1/Mmux_Y<0>2 (disp/mux8to1/Mmux_Y<0>1)
     LUT3:I2->O            1   0.097   0.683  disp/mux8to1/Mmux_Y<0>3 (disp/mux8to1/Mmux_Y<0>2)
     LUT5:I0->O            7   0.097   0.584  disp/mux8to1/Mmux_Y<0>4 (disp/hex<0>)
     LUT4:I0->O            1   0.097   0.279  disp/decoder/Mram_disp21 (segs_2_OBUF)
     OBUF:I->O                 0.000          segs_2_OBUF (segs<2>)
    ----------------------------------------
    Total                      4.078ns (0.846ns logic, 3.232ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regclk_out'
  Total number of paths / destination ports: 86576 / 10
-------------------------------------------------------------------------
Offset:              5.986ns (Levels of Logic = 14)
  Source:            main/regfile/R2/Dout_0 (FF)
  Destination:       segs<6> (PAD)
  Source Clock:      regclk_out rising

  Data Path: main/regfile/R2/Dout_0 to segs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.566  main/regfile/R2/Dout_0 (main/regfile/R2/Dout_0)
     LUT6:I2->O            4   0.097   0.393  main/Mmux_smux11 (main/Mmux_smux1)
     LUT4:I2->O            7   0.097   0.323  main/Mmux_smux13 (main/smux<0>)
     LUT4:I3->O            1   0.097   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3>)
     XORCY:CI->O           1   0.370   0.379  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_xor<4> (main/ALU/GND_41_o_GND_41_o_sub_4_OUT<4>)
     LUT6:I4->O            2   0.097   0.299  main/ALU/Alu_Op<3>_718 (main/ALU/Alu_Op<3>_718)
     LUT6:I5->O            9   0.097   0.548  main/ALU/Alu_Op<3>101 (Alu_out<4>)
     LUT3:I0->O            1   0.097   0.683  disp/mux8to1/Mmux_Y<0>3 (disp/mux8to1/Mmux_Y<0>2)
     LUT5:I0->O            7   0.097   0.584  disp/mux8to1/Mmux_Y<0>4 (disp/hex<0>)
     LUT4:I0->O            1   0.097   0.279  disp/decoder/Mram_disp21 (segs_2_OBUF)
     OBUF:I->O                 0.000          segs_2_OBUF (segs<2>)
    ----------------------------------------
    Total                      5.986ns (1.929ns logic, 4.057ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 61608 / 10
-------------------------------------------------------------------------
Delay:               5.860ns (Levels of Logic = 15)
  Source:            S_Adr<1> (PAD)
  Destination:       segs<6> (PAD)

  Data Path: S_Adr<1> to segs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.800  S_Adr_1_IBUF (S_Adr_1_IBUF)
     LUT6:I0->O            4   0.097   0.393  main/Mmux_smux11 (main/Mmux_smux1)
     LUT4:I2->O            7   0.097   0.323  main/Mmux_smux13 (main/smux<0>)
     LUT4:I3->O            1   0.097   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3> (main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_cy<3>)
     XORCY:CI->O           1   0.370   0.379  main/ALU/Msub_GND_41_o_GND_41_o_sub_4_OUT_xor<4> (main/ALU/GND_41_o_GND_41_o_sub_4_OUT<4>)
     LUT6:I4->O            2   0.097   0.299  main/ALU/Alu_Op<3>_718 (main/ALU/Alu_Op<3>_718)
     LUT6:I5->O            9   0.097   0.548  main/ALU/Alu_Op<3>101 (Alu_out<4>)
     LUT3:I0->O            1   0.097   0.683  disp/mux8to1/Mmux_Y<0>3 (disp/mux8to1/Mmux_Y<0>2)
     LUT5:I0->O            7   0.097   0.584  disp/mux8to1/Mmux_Y<0>4 (disp/hex<0>)
     LUT4:I0->O            1   0.097   0.279  disp/decoder/Mram_disp21 (segs_2_OBUF)
     OBUF:I->O                 0.000          segs_2_OBUF (segs<2>)
    ----------------------------------------
    Total                      5.860ns (1.569ns logic, 4.291ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.655|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock disp/pxl/clk_out
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
disp/pxl/clk_out|    0.671|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock regclk/clk500/clk_out
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
regclk/clk500/clk_out|    0.653|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock regclk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
regclk_out     |    3.860|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.02 secs
 
--> 

Total memory usage is 415492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    5 (   0 filtered)

