<?xml version="1.0" encoding="utf-8"?>
<module description="UART" id="UART">
	<register acronym="UARTCTRL0" description="UART Control Register 0" id="UARTCTRL0" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Prescaler for clock" end="7" id="STOP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Parity selection" end="6" id="PARITY" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Parity enable" end="5" id="PARITY_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Sync mode selection" end="4" id="SYNC_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Address mode selection" end="3" id="ADDR_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="TX and RX data size" end="0" id="DATA_SIZE" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="UARTRXST" description="UART Receive Status Register" id="UARTRXST" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="27">
		</bitfield>
		<bitfield begin="4" description="RX idle status" end="4" id="RX_IDLE" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Sleep" end="3" id="SLEEP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="RX ready status" end="2" id="RX_RDY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="RX wake status" end="1" id="RX_WAKE" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="RX enable" end="0" id="RX_ENA" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTTXST" description="UART Transmit Status Register" id="UARTTXST" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Continue" end="7" id="CONTINUE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Loopback enable" end="6" id="LOOPBACK" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="3" description="TX empty" end="3" id="TX_EMPTY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="TX ready status" end="2" id="TX_RDY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="TX wake status" end="1" id="TX_WAKE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="TX enable" end="0" id="TX_ENA" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTCTRL3" description="UART Control Register 3" id="UARTCTRL3" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Software reset" end="7" id="SW_RESET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Power down" end="6" id="POWERDOWN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Clock select" end="5" id="CLOCK" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="RX interrupt enable" end="4" id="RX_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="TX interrupt enable" end="3" id="TX_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Wakeup interrupt enable" end="2" id="WAKEUP_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Break detect interrupt enable" end="1" id="BRKDT_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="RX error interrupt enable" end="0" id="ERR_INT_ENA" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTINTST" description="UART Interrupt Status Register" id="UARTINTST" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="RX bus busy flag" end="7" id="BUS_BUSY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="5" description="RX framing error flag" end="5" id="FRAME_ERR" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="RX overrun error flag" end="4" id="OVERRUN_ERR" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="RX parity error flag" end="3" id="PARITY_ERR" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Wakeup interrupt flag" end="2" id="WAKEUP_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Break detect interrupt flag" end="1" id="BRKDT_INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="RX error flag" end="0" id="RX_ERR" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="UARTHBAUD" description="UART Baud Divisor High Byte Register" id="UARTHBAUD" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="High byte of baud divisor" end="0" id="BAUD_DIV_H" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="UARTMBAUD" description="UART Baud Divisor Middle Byte Register" id="UARTMBAUD" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Middle byte of baud divisor" end="0" id="BAUD_DIV_M" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="UARTLBAUD" description="UART Baud Divisor Low Byte Register" id="UARTLBAUD" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Low byte of baud divisor" end="0" id="BAUD_DIV_L" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="UARTRXBUF" description="UART Receive Buffer" id="UARTRXBUF" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Receive data" end="0" id="RXDAT" rwaccess="R" width="8">
		</bitfield>
	</register>
	<register acronym="UARTTXBUF" description="UART Transmit Buffer" id="UARTTXBUF" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Transmit data" end="0" id="TXDAT" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="UARTIOCTRLSCLK" description="UART SCLK Pin Control Register" id="UARTIOCTRLSCLK" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="Input data from pin" end="3" id="DATA_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Output data to pin" end="2" id="DATA_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Pin function" end="1" id="IO_FUNC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Pin direction" end="0" id="IO_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTIOCTRLRX" description="UART RX Pin Control Register" id="UARTIOCTRLRX" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="Input data from pin" end="3" id="DATA_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Output data to pin" end="2" id="DATA_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Pin function" end="1" id="IO_FUNC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Pin direction" end="0" id="IO_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTIOCTRLTX" description="UART TX Pin Control Register" id="UARTIOCTRLTX" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="28">
		</bitfield>
		<bitfield begin="3" description="Input data from pin" end="3" id="DATA_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Output data to pin" end="2" id="DATA_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Pin function" end="1" id="IO_FUNC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Pin direction" end="0" id="IO_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTSBAUD" description="UART TX BAUD Sub Bits" id="UARTSBAUD" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="29">
		</bitfield>
		<bitfield begin="2" description="TX Sub Bits" end="0" id="BAUD_SUB" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="UARTRXCTRL4" description="UART New Features Control Register" id="UARTRXCTRL4" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="RX Center Sample EN" end="6" id="RX_CENTER_SAMP_EN" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="5" description="RX Continuous Cal Mode EN" end="5" id="RX_CAL_CONT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="RX Cal Mode Bit Width" end="3" id="RX_CAL_MODE_BIT_WIDTH" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="2" description="RX Cal Mode EN" end="2" id="RX_CAL_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="0" description="RX Sync on Start Mode EN" end="0" id="RX_SYNC_ON_START_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTRXCTRL5" description="UART Indep Baud Count EN Register" id="UARTRXCTRL5" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="30">
		</bitfield>
		<bitfield begin="1" description="RX Oversample Err" end="1" id="RX_OVERSAMPLE_ERR" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="RX Indep Baud EN" end="0" id="RX_INDEP_BAUD_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="UARTRXMBAUD" description="UART RX Cal Mode Capture/Independent Baud Middle Byte" id="UARTRXMBAUD" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="RX Middle Baud Byte" end="0" id="RX_M_BAUD" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="UARTRXLBAUD" description="UART RX Cal Mode Capture/Independent Baud Low Byte" id="UARTRXLBAUD" offset="0x48" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="RX Low Baud Byte" end="0" id="RX_L_BAUD" rwaccess="RW" width="8">
		</bitfield>
	</register>
	<register acronym="UARTRXSBAUD" description="UART RX Cal Mode Capture/Independent Baud Sub Bits" id="UARTRXSBAUD" offset="0x4C" width="32">
		<bitfield begin="31" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="29">
		</bitfield>
		<bitfield begin="2" description="RX Sub Bits" end="0" id="RX_S_BAUD" rwaccess="RW" width="3">
		</bitfield>
	</register>
</module>