--------------- Build Started: 09/06/2016 18:34:11 Project: dcsd, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\g\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\code\cypress\controllers\dcsd.cydsn\dcsd.cyprj -d CY8C4245PVI-482 -s D:\code\cypress\controllers\dcsd.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Error: mpr.M0130: Divided clock "errClk" cannot be used with UDB components, analog components, or pins because its frequency exceeds half of the HFCLK frequency. (App=cydsfit)
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: A(0), B(0), direction(0), fault(0), ovc(0), step(0)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 09/06/2016 18:34:16 ---------------
