
*** Running vivado
    with args -log design_1_jtag_logic_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_jtag_logic_0_1.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_jtag_logic_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1840.797 ; gain = 90.984 ; free physical = 15803 ; free virtual = 17752
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_jtag_logic_0_1
Command: synth_design -top design_1_jtag_logic_0_1 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16404
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9397] empty parameter declaration is only allowed in SystemVerilog mode [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/new/jtag_logic.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3057.559 ; gain = 235.754 ; free physical = 10582 ; free virtual = 12532
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4080.559; parent = 3063.500; children = 1017.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_jtag_logic_0_1' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/synth/design_1_jtag_logic_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'jtag_logic' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/new/jtag_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_logic' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/new/jtag_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jtag_logic_0_1' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_1/synth/design_1_jtag_logic_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.465 ; gain = 307.660 ; free physical = 10256 ; free virtual = 12206
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4146.527; parent = 3129.469; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.309 ; gain = 322.504 ; free physical = 10211 ; free virtual = 12161
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4161.371; parent = 3144.312; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.309 ; gain = 322.504 ; free physical = 10186 ; free virtual = 12136
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4161.371; parent = 3144.312; children = 1017.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.309 ; gain = 0.000 ; free physical = 10114 ; free virtual = 12064
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.215 ; gain = 0.000 ; free physical = 10067 ; free virtual = 12018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3239.059 ; gain = 18.844 ; free physical = 10068 ; free virtual = 12019
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.059 ; gain = 417.254 ; free physical = 9353 ; free virtual = 11304
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.105; parent = 3207.047; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.059 ; gain = 417.254 ; free physical = 9399 ; free virtual = 11351
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.105; parent = 3207.047; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.059 ; gain = 417.254 ; free physical = 9305 ; free virtual = 11256
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.105; parent = 3207.047; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3239.059 ; gain = 417.254 ; free physical = 9250 ; free virtual = 11202
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.105; parent = 3207.047; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3239.059 ; gain = 417.254 ; free physical = 9487 ; free virtual = 11443
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.986; parent = 2119.978; children = 141.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4224.105; parent = 3207.047; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.605 ; gain = 856.801 ; free physical = 11078 ; free virtual = 13045
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.401; parent = 2658.971; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4695.668; parent = 3678.609; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.605 ; gain = 856.801 ; free physical = 11029 ; free virtual = 12996
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.411; parent = 2658.980; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4695.668; parent = 3678.609; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3697.637 ; gain = 875.832 ; free physical = 11039 ; free virtual = 13007
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4714.699; parent = 3697.641; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 10100 ; free virtual = 12072
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 10074 ; free virtual = 12045
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 10054 ; free virtual = 12026
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 10025 ; free virtual = 11996
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 10008 ; free virtual = 11980
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 9998 ; free virtual = 11969
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3703.574 ; gain = 881.770 ; free physical = 9953 ; free virtual = 11925
Synthesis current peak Physical Memory [PSS] (MB): peak = 2802.579; parent = 2659.156; children = 143.431
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.637; parent = 3703.578; children = 1017.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3703.574 ; gain = 787.020 ; free physical = 9994 ; free virtual = 11965
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3703.582 ; gain = 881.770 ; free physical = 9977 ; free virtual = 11948
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3718.512 ; gain = 0.000 ; free physical = 10067 ; free virtual = 12038
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.355 ; gain = 0.000 ; free physical = 9909 ; free virtual = 11880
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f5f98fb2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3736.355 ; gain = 1828.324 ; free physical = 10087 ; free virtual = 12059
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_jtag_logic_0_1_synth_1/design_1_jtag_logic_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_jtag_logic_0_1, cache-ID = 11cbab21ddd1a515
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_jtag_logic_0_1_synth_1/design_1_jtag_logic_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_jtag_logic_0_1_utilization_synth.rpt -pb design_1_jtag_logic_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:50:42 2023...
