<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAPBNVM</name><vendor>Actel</vendor><library>DirectCore</library><version>2.1.104</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vhdl\test\user\coreapbnvm_pkg.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="1"><name>rtl\vhdl\test\user\coreapbnvm_user_tb.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><ModuleUnderTest>coreapbnvm_user_tb</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="2"><name>mti\scripts\nvm0.mem</name><userFileType>unknown</userFileType></file><file fileid="3"><name>mti\scripts\nvm1.mem</name><userFileType>unknown</userFileType></file><file fileid="4"><name>mti\scripts\nvm2.mem</name><userFileType>unknown</userFileType></file><file fileid="5"><name>mti\scripts\nvm3.mem</name><userFileType>unknown</userFileType></file><file fileid="6"><name>mti\scripts\wave.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="7"><name>rtl\vhdl\core_obfuscated\components.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="8"><name>rtl\vhdl\core_obfuscated\COREAPBNVM.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="9"><name>rtl\vhdl\core_obfuscated\coreapbnvm_init_wrapper.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="10"><name>rtl\vhdl\core_obfuscated\coreapbnvm_INITBLK.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="11"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="12"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg_xa.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="13"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg_xb.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="14"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg_xc.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="15"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg_xd.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="16"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg_xe.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="17"><name>rtl\vhdl\core_obfuscated\coreapbnvm_initcfg_xf.vhd</name><logicalName>COREAPBNVM_LIB</logicalName><userFileType>VHDL</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>