INFO-FLOW: Workspace /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1 opened at Wed Mar 11 18:47:48 UTC 2020
Execute     set_part xc7k160t-fbg484-1 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data single -quiet 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       add_library xilinx/kintex7/kintex7:xc7k160t:-fbg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7k160t 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/dsp48e1.hlp 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.18 sec.
Execute         ap_part_info -data single -name xc7k160t-fbg484-1 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data resources 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 25350} {LUT 101400} {FF 202800} {DSP48E 600} {BRAM 650} {URAM 0} 
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/kintex7/kintex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/kintex7/kintex7_fpv6.gen 
Execute           source /opt/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.36 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     create_clock -period 10ns -name default 
Execute       config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c as C
Execute         ap_part_info -name xc7k160t-fbg484-1 -data info 
Execute         is_encrypted extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c
Command         clang done; 3.33 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c std=gnu89 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c"  -o "/home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot -I /opt/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.pp.0.c -o /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c:1:
extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c:219:9: error: expected identifier or '('
  int (*)[8] bits;
        ^
extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c:220:32: error: use of undeclared identifier 'bits'
  ff_sbc_calculate_bits(frame, bits);
                               ^
2 errors generated.
Command         clang done; error code: 2; 3.33 sec.
Command       elaborate done; error code: 2; 6.71 sec.
Command     csynth_design done; error code: 2; 6.72 sec.
Command   ap_source done; error code: 1; 7.13 sec.
Execute   source ../file.tcl 
Execute     open_project proj_extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c 
INTERNAL MESSAGE XML ERROR: write xml: /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/.message_syn.xml: cannot open file

INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c'.
Execute     set_top main 
Execute     add_files extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c 
INTERNAL MESSAGE XML ERROR: write xml: /home/vivado/aut/proj_extr_.FFmpeglibavcodecsbc.c_ff_sbc_calculate_bits_with_main.c/solution1/.autopilot/db/.message_syn.xml: cannot open file

INFO: [HLS 200-10] Adding design file 'extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c' to the project
Execute       is_xip extr_.reactossdklib3rdpartylibxml2parser.c_xmlCheckLanguageID_with_main.c 
Execute     open_solution solution1 
Execute       cleanup_all 
Execute       cleanup_all 
