Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/ddr4_calibration_pio.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/ddr4_calibration_pio --family="Arria 10" --part=10AX115S2F45I1SG
Info: ddr4_calibration_pio.pcie_subsystem_pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/ddr4_calibration_pio.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/ddr4_calibration_pio --family="Arria 10" --part=10AX115S2F45I1SG
Info: ddr4_calibration_pio.pcie_subsystem_pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ddr4_calibration_pio: "Transforming system: ddr4_calibration_pio"
Info: ddr4_calibration_pio: "Naming system components in system: ddr4_calibration_pio"
Info: ddr4_calibration_pio: "Processing generation queue"
Info: ddr4_calibration_pio: "Generating: ddr4_calibration_pio"
Info: ddr4_calibration_pio: "Generating: ddr4_calibration_pio_altera_avalon_pio_1912_os5mnhq"
Info: pcie_subsystem_pio_0: Starting RTL generation for module 'ddr4_calibration_pio_altera_avalon_pio_1912_os5mnhq'
Info: pcie_subsystem_pio_0:   Generation command is [exec /opt/intelFPGA_pro/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_pro/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_pro/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_pro/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ddr4_calibration_pio_altera_avalon_pio_1912_os5mnhq --dir=/tmp/alt8772_6363240832910598126.dir/0008_pcie_subsystem_pio_0_gen/ --quartus_dir=/opt/intelFPGA_pro/21.1/quartus --verilog --config=/tmp/alt8772_6363240832910598126.dir/0008_pcie_subsystem_pio_0_gen//ddr4_calibration_pio_altera_avalon_pio_1912_os5mnhq_component_configuration.pl  --do_build_sim=0  ]
Info: pcie_subsystem_pio_0: Done RTL generation for module 'ddr4_calibration_pio_altera_avalon_pio_1912_os5mnhq'
Info: ddr4_calibration_pio: Done "ddr4_calibration_pio" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
