

================================================================
== Vitis HLS Report for 'fft32'
================================================================
* Date:           Wed Jun 25 09:29:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol_2
* Solution:       opt4_just_pipe_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.101 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   32|   32|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cos_16_4_s_fu_97      |cos_16_4_s     |       20|       20|   0.200 us|   0.200 us|    2|    2|      yes|
        |grp_sin_16_4_s_fu_118     |sin_16_4_s     |       20|       20|   0.200 us|   0.200 us|    2|    2|      yes|
        |grp_radix4_bfly_fu_139    |radix4_bfly    |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_cmul_fu_151           |cmul           |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
        |grp_radix4_bfly_1_fu_159  |radix4_bfly_1  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_radix2_bfly_fu_171    |radix2_bfly    |        4|        4|  40.000 ns|  40.000 ns|    2|    2|      yes|
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    2600|   7183|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1626|    -|
|Register         |        -|    -|    3522|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    6122|   8819|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       3|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+------+------+-----+
    |         Instance         |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+---------------+---------+----+------+------+-----+
    |grp_cmul_fu_151           |cmul           |        0|   4|   205|    40|    0|
    |grp_cos_16_4_s_fu_97      |cos_16_4_s     |        0|   2|  1086|  3161|    0|
    |grp_radix2_bfly_fu_171    |radix2_bfly    |        0|   4|   285|   138|    0|
    |grp_radix4_bfly_fu_139    |radix4_bfly    |        0|   0|     0|   368|    0|
    |grp_radix4_bfly_1_fu_159  |radix4_bfly_1  |        0|   0|     0|   368|    0|
    |grp_sin_16_4_s_fu_118     |sin_16_4_s     |        0|   2|  1024|  3108|    0|
    +--------------------------+---------------+---------+----+------+------+-----+
    |Total                     |               |        0|  12|  2600|  7183|    0|
    +--------------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001      |        or|   0|  0|   2|           1|           1|
    |grp_cos_16_4_s_fu_97_ap_start   |        or|   0|  0|   2|           1|           1|
    |grp_sin_16_4_s_fu_118_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  10|           5|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  147|         33|    1|         33|
    |ap_enable_reg_pp0_iter0               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |grp_cmul_fu_151_w_imag_val            |   42|          8|   14|        112|
    |grp_cmul_fu_151_w_real_val            |   42|          8|   14|        112|
    |grp_cmul_fu_151_x_imag_val            |  113|         22|   16|        352|
    |grp_cmul_fu_151_x_real_val            |  113|         22|   16|        352|
    |grp_cos_16_4_s_fu_97_x_val            |   81|         17|   14|        238|
    |grp_radix2_bfly_fu_171_a_imag_read    |   65|         13|   16|        208|
    |grp_radix2_bfly_fu_171_a_real_read    |   65|         13|   16|        208|
    |grp_radix2_bfly_fu_171_b_imag_read    |   65|         12|   16|        192|
    |grp_radix2_bfly_fu_171_b_real_read    |   65|         12|   16|        192|
    |grp_radix2_bfly_fu_171_w_imag_val     |   65|         14|   14|        196|
    |grp_radix2_bfly_fu_171_w_real_val     |   65|         14|   14|        196|
    |grp_radix4_bfly_1_fu_159_a_imag_read  |   42|          8|   16|        128|
    |grp_radix4_bfly_1_fu_159_a_real_read  |   42|          8|   16|        128|
    |grp_radix4_bfly_fu_139_a_imag_read    |   48|          9|   16|        144|
    |grp_radix4_bfly_fu_139_a_real_read    |   48|          9|   16|        144|
    |grp_radix4_bfly_fu_139_b_imag_read    |   48|          9|   16|        144|
    |grp_radix4_bfly_fu_139_b_real_read    |   48|          9|   16|        144|
    |grp_radix4_bfly_fu_139_c_imag_read    |   48|          9|   16|        144|
    |grp_radix4_bfly_fu_139_c_real_read    |   48|          9|   16|        144|
    |grp_radix4_bfly_fu_139_d_imag_read    |   14|          3|   16|         48|
    |grp_radix4_bfly_fu_139_d_real_read    |   48|          9|   16|        144|
    |grp_sin_16_4_s_fu_118_x_val           |   81|         17|   14|        238|
    |in_stream_blk_n                       |    9|          2|    1|          2|
    |out_stream_blk_n                      |    9|          2|    1|          2|
    |out_stream_din                        |  147|         33|   33|       1089|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1626|        328|  378|       5038|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a_imag_17_reg_1694                   |  16|   0|   16|          0|
    |a_real_17_reg_1689                   |  16|   0|   16|          0|
    |ap_CS_fsm                            |  32|   0|   32|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |b_imag_18_reg_1614                   |  16|   0|   16|          0|
    |b_imag_23_reg_1744                   |  16|   0|   16|          0|
    |b_real_18_reg_1609                   |  16|   0|   16|          0|
    |b_real_23_reg_1739                   |  16|   0|   16|          0|
    |c_imag_22_reg_1654                   |  16|   0|   16|          0|
    |c_real_22_reg_1649                   |  16|   0|   16|          0|
    |grp_cos_16_4_s_fu_97_ap_start_reg    |   1|   0|    1|          0|
    |grp_radix2_bfly_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_16_4_s_fu_118_ap_start_reg   |   1|   0|    1|          0|
    |reg_281                              |  16|   0|   16|          0|
    |reg_287                              |  14|   0|   14|          0|
    |reg_293                              |  14|   0|   14|          0|
    |reg_299                              |  16|   0|   16|          0|
    |reg_304                              |  16|   0|   16|          0|
    |reg_309                              |  16|   0|   16|          0|
    |reg_314                              |  16|   0|   16|          0|
    |reg_319                              |  16|   0|   16|          0|
    |reg_324                              |  16|   0|   16|          0|
    |reg_329                              |  16|   0|   16|          0|
    |reg_334                              |  16|   0|   16|          0|
    |reg_339                              |  16|   0|   16|          0|
    |reg_344                              |  16|   0|   16|          0|
    |reg_349                              |  16|   0|   16|          0|
    |reg_354                              |  16|   0|   16|          0|
    |reg_359                              |  16|   0|   16|          0|
    |reg_365                              |  16|   0|   16|          0|
    |reg_371                              |  16|   0|   16|          0|
    |reg_377                              |  16|   0|   16|          0|
    |reg_383                              |  16|   0|   16|          0|
    |reg_389                              |  16|   0|   16|          0|
    |reg_395                              |  16|   0|   16|          0|
    |reg_400                              |  16|   0|   16|          0|
    |reg_405                              |  14|   0|   14|          0|
    |reg_410                              |  14|   0|   14|          0|
    |reg_415                              |  16|   0|   16|          0|
    |reg_421                              |  16|   0|   16|          0|
    |reg_427                              |  16|   0|   16|          0|
    |reg_433                              |  16|   0|   16|          0|
    |reg_439                              |  16|   0|   16|          0|
    |reg_445                              |  16|   0|   16|          0|
    |reg_451                              |  16|   0|   16|          0|
    |reg_456                              |  16|   0|   16|          0|
    |reg_461                              |  14|   0|   14|          0|
    |reg_466                              |  14|   0|   14|          0|
    |reg_471                              |  16|   0|   16|          0|
    |reg_476                              |  16|   0|   16|          0|
    |reg_481                              |  16|   0|   16|          0|
    |reg_487                              |  16|   0|   16|          0|
    |reg_493                              |  16|   0|   16|          0|
    |reg_497                              |  16|   0|   16|          0|
    |reg_501                              |  16|   0|   16|          0|
    |reg_507                              |  16|   0|   16|          0|
    |reg_513                              |  16|   0|   16|          0|
    |reg_517                              |  16|   0|   16|          0|
    |reg_521                              |  16|   0|   16|          0|
    |reg_525                              |  16|   0|   16|          0|
    |reg_529                              |  16|   0|   16|          0|
    |reg_533                              |  16|   0|   16|          0|
    |stage0_imag_10_2_reg_1338            |  16|   0|   16|          0|
    |stage0_imag_10_reg_1077              |  16|   0|   16|          0|
    |stage0_imag_11_2_reg_1348            |  16|   0|   16|          0|
    |stage0_imag_12_2_reg_1512            |  16|   0|   16|          0|
    |stage0_imag_12_reg_1037              |  16|   0|   16|          0|
    |stage0_imag_13_2_reg_1522            |  16|   0|   16|          0|
    |stage0_imag_13_reg_1197              |  16|   0|   16|          0|
    |stage0_imag_14_reg_1117              |  16|   0|   16|          0|
    |stage0_imag_15_2_reg_1532            |  16|   0|   16|          0|
    |stage0_imag_16_2_reg_1261            |  16|   0|   16|          0|
    |stage0_imag_16_reg_987               |  16|   0|   16|          0|
    |stage0_imag_17_2_reg_1271            |  16|   0|   16|          0|
    |stage0_imag_17_reg_1147              |  16|   0|   16|          0|
    |stage0_imag_18_2_reg_1281            |  16|   0|   16|          0|
    |stage0_imag_18_reg_1067              |  16|   0|   16|          0|
    |stage0_imag_19_2_reg_1291            |  16|   0|   16|          0|
    |stage0_imag_1_reg_1137               |  16|   0|   16|          0|
    |stage0_imag_20_2_reg_1465            |  16|   0|   16|          0|
    |stage0_imag_20_reg_1027              |  16|   0|   16|          0|
    |stage0_imag_21_reg_1187              |  16|   0|   16|          0|
    |stage0_imag_22_2_reg_1475            |  16|   0|   16|          0|
    |stage0_imag_22_reg_1107              |  16|   0|   16|          0|
    |stage0_imag_23_2_reg_1485            |  16|   0|   16|          0|
    |stage0_imag_24_2_reg_1363            |  16|   0|   16|          0|
    |stage0_imag_24_reg_1007              |  16|   0|   16|          0|
    |stage0_imag_25_2_reg_1373            |  16|   0|   16|          0|
    |stage0_imag_25_reg_1167              |  16|   0|   16|          0|
    |stage0_imag_26_2_reg_1383            |  16|   0|   16|          0|
    |stage0_imag_26_reg_1087              |  16|   0|   16|          0|
    |stage0_imag_27_2_reg_1393            |  16|   0|   16|          0|
    |stage0_imag_28_reg_1047              |  16|   0|   16|          0|
    |stage0_imag_29_2_reg_1542            |  16|   0|   16|          0|
    |stage0_imag_29_reg_1219              |  16|   0|   16|          0|
    |stage0_imag_2_reg_1057               |  16|   0|   16|          0|
    |stage0_imag_30_2_reg_1552            |  16|   0|   16|          0|
    |stage0_imag_30_reg_1127              |  16|   0|   16|          0|
    |stage0_imag_3_reg_1229               |  16|   0|   16|          0|
    |stage0_imag_4_2_reg_1420             |  16|   0|   16|          0|
    |stage0_imag_4_reg_1017               |  16|   0|   16|          0|
    |stage0_imag_5_2_reg_1430             |  16|   0|   16|          0|
    |stage0_imag_5_reg_1177               |  16|   0|   16|          0|
    |stage0_imag_6_2_reg_1440             |  16|   0|   16|          0|
    |stage0_imag_6_reg_1097               |  16|   0|   16|          0|
    |stage0_imag_7_2_reg_1450             |  16|   0|   16|          0|
    |stage0_imag_8_2_reg_1318             |  16|   0|   16|          0|
    |stage0_imag_8_reg_997                |  16|   0|   16|          0|
    |stage0_imag_9_2_reg_1328             |  16|   0|   16|          0|
    |stage0_imag_9_reg_1157               |  16|   0|   16|          0|
    |stage0_real_0_reg_977                |  16|   0|   16|          0|
    |stage0_real_10_2_reg_1333            |  16|   0|   16|          0|
    |stage0_real_10_reg_1072              |  16|   0|   16|          0|
    |stage0_real_11_2_reg_1343            |  16|   0|   16|          0|
    |stage0_real_11_reg_1251              |  16|   0|   16|          0|
    |stage0_real_12_2_reg_1507            |  16|   0|   16|          0|
    |stage0_real_12_reg_1032              |  16|   0|   16|          0|
    |stage0_real_13_2_reg_1517            |  16|   0|   16|          0|
    |stage0_real_13_reg_1192              |  16|   0|   16|          0|
    |stage0_real_14_reg_1112              |  16|   0|   16|          0|
    |stage0_real_15_2_reg_1527            |  16|   0|   16|          0|
    |stage0_real_15_reg_1455              |  16|   0|   16|          0|
    |stage0_real_16_2_reg_1256            |  16|   0|   16|          0|
    |stage0_real_16_reg_982               |  16|   0|   16|          0|
    |stage0_real_17_2_reg_1266            |  16|   0|   16|          0|
    |stage0_real_17_reg_1142              |  16|   0|   16|          0|
    |stage0_real_18_2_reg_1276            |  16|   0|   16|          0|
    |stage0_real_18_reg_1062              |  16|   0|   16|          0|
    |stage0_real_19_2_reg_1286            |  16|   0|   16|          0|
    |stage0_real_19_reg_1246              |  16|   0|   16|          0|
    |stage0_real_1_reg_1132               |  16|   0|   16|          0|
    |stage0_real_20_2_reg_1460            |  16|   0|   16|          0|
    |stage0_real_20_reg_1022              |  16|   0|   16|          0|
    |stage0_real_21_reg_1182              |  16|   0|   16|          0|
    |stage0_real_22_2_reg_1470            |  16|   0|   16|          0|
    |stage0_real_22_reg_1102              |  16|   0|   16|          0|
    |stage0_real_23_2_reg_1480            |  16|   0|   16|          0|
    |stage0_real_23_reg_1410              |  16|   0|   16|          0|
    |stage0_real_24_2_reg_1358            |  16|   0|   16|          0|
    |stage0_real_24_reg_1002              |  16|   0|   16|          0|
    |stage0_real_25_2_reg_1368            |  16|   0|   16|          0|
    |stage0_real_25_reg_1162              |  16|   0|   16|          0|
    |stage0_real_26_2_reg_1378            |  16|   0|   16|          0|
    |stage0_real_26_reg_1082              |  16|   0|   16|          0|
    |stage0_real_27_2_reg_1388            |  16|   0|   16|          0|
    |stage0_real_27_reg_1308              |  16|   0|   16|          0|
    |stage0_real_28_reg_1042              |  16|   0|   16|          0|
    |stage0_real_29_2_reg_1537            |  16|   0|   16|          0|
    |stage0_real_29_reg_1214              |  16|   0|   16|          0|
    |stage0_real_2_reg_1052               |  16|   0|   16|          0|
    |stage0_real_30_2_reg_1547            |  16|   0|   16|          0|
    |stage0_real_30_reg_1122              |  16|   0|   16|          0|
    |stage0_real_31_reg_1502              |  16|   0|   16|          0|
    |stage0_real_3_reg_1224               |  16|   0|   16|          0|
    |stage0_real_4_2_reg_1415             |  16|   0|   16|          0|
    |stage0_real_4_reg_1012               |  16|   0|   16|          0|
    |stage0_real_5_2_reg_1425             |  16|   0|   16|          0|
    |stage0_real_5_reg_1172               |  16|   0|   16|          0|
    |stage0_real_6_2_reg_1435             |  16|   0|   16|          0|
    |stage0_real_6_reg_1092               |  16|   0|   16|          0|
    |stage0_real_7_2_reg_1445             |  16|   0|   16|          0|
    |stage0_real_7_reg_1353               |  16|   0|   16|          0|
    |stage0_real_8_2_reg_1313             |  16|   0|   16|          0|
    |stage0_real_8_reg_992                |  16|   0|   16|          0|
    |stage0_real_9_2_reg_1323             |  16|   0|   16|          0|
    |stage0_real_9_reg_1152               |  16|   0|   16|          0|
    |stage2_imag_16_1_reg_1574            |  16|   0|   16|          0|
    |stage2_imag_17_1_reg_1594            |  16|   0|   16|          0|
    |stage2_imag_18_1_reg_1624            |  16|   0|   16|          0|
    |stage2_imag_19_1_reg_1644            |  16|   0|   16|          0|
    |stage2_imag_20_1_reg_1674            |  16|   0|   16|          0|
    |stage2_imag_21_1_reg_1714            |  16|   0|   16|          0|
    |stage2_imag_22_1_reg_1734            |  16|   0|   16|          0|
    |stage2_imag_23_1_reg_1764            |  16|   0|   16|          0|
    |stage2_imag_24_1_reg_1774            |  16|   0|   16|          0|
    |stage2_imag_25_1_reg_1784            |  16|   0|   16|          0|
    |stage2_imag_26_1_reg_1794            |  16|   0|   16|          0|
    |stage2_imag_27_1_reg_1804            |  16|   0|   16|          0|
    |stage2_imag_28_1_reg_1814            |  16|   0|   16|          0|
    |stage2_imag_29_1_reg_1824            |  16|   0|   16|          0|
    |stage2_imag_30_1_reg_1834            |  16|   0|   16|          0|
    |stage2_imag_31_1_reg_1844            |  16|   0|   16|          0|
    |stage2_imag_4_1_reg_1664             |  16|   0|   16|          0|
    |stage2_imag_5_1_reg_1704             |  16|   0|   16|          0|
    |stage2_imag_6_1_reg_1724             |  16|   0|   16|          0|
    |stage2_imag_7_1_reg_1754             |  16|   0|   16|          0|
    |stage2_real_16_1_reg_1569            |  16|   0|   16|          0|
    |stage2_real_17_1_reg_1589            |  16|   0|   16|          0|
    |stage2_real_18_1_reg_1619            |  16|   0|   16|          0|
    |stage2_real_19_1_reg_1639            |  16|   0|   16|          0|
    |stage2_real_20_1_reg_1669            |  16|   0|   16|          0|
    |stage2_real_21_1_reg_1709            |  16|   0|   16|          0|
    |stage2_real_22_1_reg_1729            |  16|   0|   16|          0|
    |stage2_real_23_1_reg_1759            |  16|   0|   16|          0|
    |stage2_real_24_1_reg_1769            |  16|   0|   16|          0|
    |stage2_real_25_1_reg_1779            |  16|   0|   16|          0|
    |stage2_real_26_1_reg_1789            |  16|   0|   16|          0|
    |stage2_real_27_1_reg_1799            |  16|   0|   16|          0|
    |stage2_real_28_1_reg_1809            |  16|   0|   16|          0|
    |stage2_real_29_1_reg_1819            |  16|   0|   16|          0|
    |stage2_real_30_1_reg_1829            |  16|   0|   16|          0|
    |stage2_real_31_1_reg_1839            |  16|   0|   16|          0|
    |stage2_real_4_1_reg_1659             |  16|   0|   16|          0|
    |stage2_real_5_1_reg_1699             |  16|   0|   16|          0|
    |stage2_real_6_1_reg_1719             |  16|   0|   16|          0|
    |stage2_real_7_1_reg_1749             |  16|   0|   16|          0|
    |w_imag_10_reg_1584                   |  14|   0|   14|          0|
    |w_imag_11_reg_1604                   |  14|   0|   14|          0|
    |w_imag_12_reg_1634                   |  14|   0|   14|          0|
    |w_imag_14_reg_1684                   |  14|   0|   14|          0|
    |w_imag_1_reg_1404                    |  14|   0|   14|          0|
    |w_imag_2_reg_1208                    |  14|   0|   14|          0|
    |w_imag_3_reg_1496                    |  14|   0|   14|          0|
    |w_imag_4_reg_1240                    |  14|   0|   14|          0|
    |w_imag_6_reg_1302                    |  14|   0|   14|          0|
    |w_imag_9_reg_1563                    |  14|   0|   14|          0|
    |w_real_10_reg_1579                   |  14|   0|   14|          0|
    |w_real_11_reg_1599                   |  14|   0|   14|          0|
    |w_real_12_reg_1629                   |  14|   0|   14|          0|
    |w_real_14_reg_1679                   |  14|   0|   14|          0|
    |w_real_1_reg_1398                    |  14|   0|   14|          0|
    |w_real_2_reg_1202                    |  14|   0|   14|          0|
    |w_real_3_reg_1490                    |  14|   0|   14|          0|
    |w_real_4_reg_1234                    |  14|   0|   14|          0|
    |w_real_6_reg_1296                    |  14|   0|   14|          0|
    |w_real_9_reg_1557                    |  14|   0|   14|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3522|   0| 3522|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         fft32|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         fft32|  return value|
|in_stream_dout     |   in|   33|     ap_fifo|     in_stream|       pointer|
|in_stream_empty_n  |   in|    1|     ap_fifo|     in_stream|       pointer|
|in_stream_read     |  out|    1|     ap_fifo|     in_stream|       pointer|
|out_stream_din     |  out|   33|     ap_fifo|    out_stream|       pointer|
|out_stream_full_n  |   in|    1|     ap_fifo|    out_stream|       pointer|
|out_stream_write   |  out|    1|     ap_fifo|    out_stream|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 32, D = 88, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 89 [1/1] (3.47ns)   --->   "%in_stream_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 89 'read' 'in_stream_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%stage0_real_0 = trunc i33 %in_stream_read" [FFT32_check.cpp:76]   --->   Operation 90 'trunc' 'stage0_real_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%stage0_imag_0 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 91 'partselect' 'stage0_imag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [21/21] (2.76ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 92 'call' 'w_real' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 93 [21/21] (2.76ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 93 'call' 'w_imag' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 94 [1/1] (3.47ns)   --->   "%in_stream_read_1 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 94 'read' 'in_stream_read_1' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%stage0_real_16 = trunc i33 %in_stream_read_1" [FFT32_check.cpp:76]   --->   Operation 95 'trunc' 'stage0_real_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%stage0_imag_16 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_1, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 96 'partselect' 'stage0_imag_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [20/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 97 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [20/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 98 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.10>
ST_3 : Operation 99 [1/1] (3.47ns)   --->   "%in_stream_read_2 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 99 'read' 'in_stream_read_2' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%stage0_real_8 = trunc i33 %in_stream_read_2" [FFT32_check.cpp:76]   --->   Operation 100 'trunc' 'stage0_real_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%stage0_imag_8 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_2, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 101 'partselect' 'stage0_imag_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [19/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 102 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [19/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 103 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 104 [21/21] (2.76ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 104 'call' 'w_real_2' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [21/21] (2.76ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 105 'call' 'w_imag_2' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.10>
ST_4 : Operation 106 [1/1] (3.47ns)   --->   "%in_stream_read_3 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 106 'read' 'in_stream_read_3' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%stage0_real_24 = trunc i33 %in_stream_read_3" [FFT32_check.cpp:76]   --->   Operation 107 'trunc' 'stage0_real_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%stage0_imag_24 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_3, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 108 'partselect' 'stage0_imag_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [18/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 109 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [18/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 110 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [20/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 111 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [20/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 112 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.10>
ST_5 : Operation 113 [1/1] (3.47ns)   --->   "%in_stream_read_4 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 113 'read' 'in_stream_read_4' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%stage0_real_4 = trunc i33 %in_stream_read_4" [FFT32_check.cpp:76]   --->   Operation 114 'trunc' 'stage0_real_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%stage0_imag_4 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_4, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 115 'partselect' 'stage0_imag_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [17/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 116 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [17/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 117 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [19/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 118 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 119 [19/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 119 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [21/21] (2.76ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 120 'call' 'w_real_4' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [21/21] (2.76ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 121 'call' 'w_imag_4' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 122 [1/1] (3.47ns)   --->   "%in_stream_read_5 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 122 'read' 'in_stream_read_5' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%stage0_real_20 = trunc i33 %in_stream_read_5" [FFT32_check.cpp:76]   --->   Operation 123 'trunc' 'stage0_real_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%stage0_imag_20 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_5, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 124 'partselect' 'stage0_imag_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [16/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 125 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 126 [16/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 126 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 127 [18/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 127 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 128 [18/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 128 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [20/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 129 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 130 [20/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 130 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 131 [1/1] (3.47ns)   --->   "%in_stream_read_6 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 131 'read' 'in_stream_read_6' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%stage0_real_12 = trunc i33 %in_stream_read_6" [FFT32_check.cpp:76]   --->   Operation 132 'trunc' 'stage0_real_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%stage0_imag_12 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_6, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 133 'partselect' 'stage0_imag_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [15/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 134 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 135 [15/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 135 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 136 [17/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 136 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 137 [17/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 137 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 138 [19/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 138 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 139 [19/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 139 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 140 [21/21] (2.76ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 140 'call' 'w_real_6' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 141 [21/21] (2.76ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 141 'call' 'w_imag_6' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 142 [1/1] (3.47ns)   --->   "%in_stream_read_7 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 142 'read' 'in_stream_read_7' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%stage0_real_28 = trunc i33 %in_stream_read_7" [FFT32_check.cpp:76]   --->   Operation 143 'trunc' 'stage0_real_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%stage0_imag_28 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_7, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 144 'partselect' 'stage0_imag_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [14/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 145 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 146 [14/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 146 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 147 [16/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 147 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 148 [16/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 148 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 149 [18/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 149 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 150 [18/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 150 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 151 [20/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 151 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 152 [20/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 152 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.10>
ST_9 : Operation 153 [1/1] (3.47ns)   --->   "%in_stream_read_8 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 153 'read' 'in_stream_read_8' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%stage0_real_2 = trunc i33 %in_stream_read_8" [FFT32_check.cpp:76]   --->   Operation 154 'trunc' 'stage0_real_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%stage0_imag_2 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_8, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 155 'partselect' 'stage0_imag_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [13/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 156 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 157 [13/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 157 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 158 [21/21] (2.76ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 158 'call' 'w_real_1' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 159 [21/21] (2.76ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 159 'call' 'w_imag_1' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 160 [15/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 160 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 161 [15/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 161 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 162 [17/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 162 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 163 [17/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 163 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 164 [19/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 164 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 165 [19/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 165 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 166 [1/1] (3.47ns)   --->   "%in_stream_read_9 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 166 'read' 'in_stream_read_9' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%stage0_real_18 = trunc i33 %in_stream_read_9" [FFT32_check.cpp:76]   --->   Operation 167 'trunc' 'stage0_real_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%stage0_imag_18 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_9, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 168 'partselect' 'stage0_imag_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [12/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 169 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 170 [12/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 170 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 171 [20/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 171 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 172 [20/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 172 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 173 [14/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 173 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 174 [14/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 174 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 175 [16/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 175 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 176 [16/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 176 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 177 [18/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 177 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 178 [18/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 178 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.10>
ST_11 : Operation 179 [1/1] (3.47ns)   --->   "%in_stream_read_10 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 179 'read' 'in_stream_read_10' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%stage0_real_10 = trunc i33 %in_stream_read_10" [FFT32_check.cpp:76]   --->   Operation 180 'trunc' 'stage0_real_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%stage0_imag_10 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_10, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 181 'partselect' 'stage0_imag_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [11/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 182 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 183 [11/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 183 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 184 [19/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 184 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 185 [19/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 185 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 186 [13/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 186 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 187 [13/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 187 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 188 [21/21] (2.76ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 188 'call' 'w_real_3' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 189 [21/21] (2.76ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 189 'call' 'w_imag_3' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 190 [15/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 190 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 191 [15/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 191 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 192 [17/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 192 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 193 [17/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 193 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 194 [1/1] (3.47ns)   --->   "%in_stream_read_11 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 194 'read' 'in_stream_read_11' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%stage0_real_26 = trunc i33 %in_stream_read_11" [FFT32_check.cpp:76]   --->   Operation 195 'trunc' 'stage0_real_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%stage0_imag_26 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_11, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 196 'partselect' 'stage0_imag_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [10/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 197 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 198 [10/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 198 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 199 [18/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 199 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 200 [18/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 200 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 201 [12/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 201 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 202 [12/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 202 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 203 [20/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 203 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 204 [20/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 204 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 205 [14/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 205 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 206 [14/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 206 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 207 [16/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 207 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 208 [16/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 208 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.10>
ST_13 : Operation 209 [1/1] (3.47ns)   --->   "%in_stream_read_12 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 209 'read' 'in_stream_read_12' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%stage0_real_6 = trunc i33 %in_stream_read_12" [FFT32_check.cpp:76]   --->   Operation 210 'trunc' 'stage0_real_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%stage0_imag_6 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_12, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 211 'partselect' 'stage0_imag_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [9/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 212 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 213 [9/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 213 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 214 [17/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 214 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 215 [17/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 215 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 216 [11/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 216 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 217 [11/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 217 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 218 [19/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 218 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 219 [19/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 219 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 220 [13/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 220 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 221 [13/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 221 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 222 [15/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 222 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 223 [15/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 223 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 224 [21/21] (2.76ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 224 'call' 'w_real_9' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 225 [21/21] (2.76ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 225 'call' 'w_imag_9' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.10>
ST_14 : Operation 226 [1/1] (3.47ns)   --->   "%in_stream_read_13 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 226 'read' 'in_stream_read_13' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%stage0_real_22 = trunc i33 %in_stream_read_13" [FFT32_check.cpp:76]   --->   Operation 227 'trunc' 'stage0_real_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%stage0_imag_22 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_13, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 228 'partselect' 'stage0_imag_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [8/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 229 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 230 [8/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 230 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 231 [16/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 231 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 232 [16/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 232 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 233 [10/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 233 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 234 [10/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 234 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 235 [18/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 235 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 236 [18/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 236 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 237 [12/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 237 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 238 [12/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 238 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 239 [14/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 239 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 240 [14/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 240 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 241 [20/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 241 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 242 [20/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 242 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.10>
ST_15 : Operation 243 [1/1] (3.47ns)   --->   "%in_stream_read_14 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 243 'read' 'in_stream_read_14' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%stage0_real_14 = trunc i33 %in_stream_read_14" [FFT32_check.cpp:76]   --->   Operation 244 'trunc' 'stage0_real_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%stage0_imag_14 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_14, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 245 'partselect' 'stage0_imag_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [7/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 246 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 247 [7/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 247 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 248 [15/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 248 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 249 [15/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 249 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 250 [9/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 250 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 251 [9/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 251 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 252 [17/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 252 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 253 [17/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 253 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 254 [11/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 254 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 255 [11/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 255 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 256 [13/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 256 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 257 [13/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 257 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 258 [19/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 258 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 259 [19/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 259 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 260 [21/21] (2.76ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 260 'call' 'w_real_5' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 261 [21/21] (2.76ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 261 'call' 'w_imag_5' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.10>
ST_16 : Operation 262 [1/1] (3.47ns)   --->   "%in_stream_read_15 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 262 'read' 'in_stream_read_15' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%stage0_real_30 = trunc i33 %in_stream_read_15" [FFT32_check.cpp:76]   --->   Operation 263 'trunc' 'stage0_real_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%stage0_imag_30 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_15, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 264 'partselect' 'stage0_imag_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [6/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 265 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 266 [6/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 266 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 267 [14/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 267 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 268 [14/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 268 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 269 [8/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 269 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 270 [8/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 270 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 271 [16/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 271 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 272 [16/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 272 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 273 [10/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 273 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 274 [10/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 274 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 275 [12/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 275 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 276 [12/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 276 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 277 [18/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 277 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 278 [18/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 278 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 279 [20/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 279 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 280 [20/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 280 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.10>
ST_17 : Operation 281 [1/1] (3.47ns)   --->   "%in_stream_read_16 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 281 'read' 'in_stream_read_16' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%stage0_real_1 = trunc i33 %in_stream_read_16" [FFT32_check.cpp:76]   --->   Operation 282 'trunc' 'stage0_real_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%stage0_imag_1 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_16, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 283 'partselect' 'stage0_imag_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [5/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 284 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 285 [5/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 285 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 286 [13/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 286 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 287 [13/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 287 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 288 [7/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 288 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 289 [7/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 289 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 290 [15/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 290 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 291 [15/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 291 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 292 [9/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 292 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 293 [9/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 293 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 294 [11/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 294 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 295 [11/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 295 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 296 [17/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 296 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 297 [17/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 297 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 298 [19/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 298 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 299 [19/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 299 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 300 [21/21] (2.76ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 300 'call' 'w_real_7' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 301 [21/21] (2.76ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 301 'call' 'w_imag_7' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.10>
ST_18 : Operation 302 [1/1] (3.47ns)   --->   "%in_stream_read_17 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 302 'read' 'in_stream_read_17' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%stage0_real_17 = trunc i33 %in_stream_read_17" [FFT32_check.cpp:76]   --->   Operation 303 'trunc' 'stage0_real_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%stage0_imag_17 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_17, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 304 'partselect' 'stage0_imag_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [4/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 305 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 306 [4/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 306 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 307 [12/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 307 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 308 [12/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 308 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 309 [6/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 309 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 310 [6/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 310 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 311 [14/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 311 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 312 [14/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 312 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 313 [8/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 313 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 314 [8/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 314 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 315 [10/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 315 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 316 [10/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 316 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 317 [16/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 317 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 318 [16/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 318 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 319 [18/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 319 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 320 [18/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 320 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 321 [20/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 321 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 322 [20/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 322 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.10>
ST_19 : Operation 323 [1/1] (3.47ns)   --->   "%in_stream_read_18 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 323 'read' 'in_stream_read_18' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%stage0_real_9 = trunc i33 %in_stream_read_18" [FFT32_check.cpp:76]   --->   Operation 324 'trunc' 'stage0_real_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%stage0_imag_9 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_18, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 325 'partselect' 'stage0_imag_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 326 [3/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 326 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 327 [3/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 327 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 328 [11/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 328 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 329 [11/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 329 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 330 [5/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 330 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 331 [5/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 331 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 332 [13/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 332 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 333 [13/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 333 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 334 [7/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 334 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 335 [7/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 335 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 336 [9/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 336 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 337 [9/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 337 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 338 [15/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 338 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 339 [15/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 339 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 340 [17/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 340 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 341 [17/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 341 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 342 [19/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 342 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 343 [19/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 343 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 344 [21/21] (2.76ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 344 'call' 'w_real_8' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 345 [21/21] (2.76ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 345 'call' 'w_imag_8' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.10>
ST_20 : Operation 346 [1/1] (3.47ns)   --->   "%in_stream_read_19 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 346 'read' 'in_stream_read_19' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%stage0_real_25 = trunc i33 %in_stream_read_19" [FFT32_check.cpp:76]   --->   Operation 347 'trunc' 'stage0_real_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%stage0_imag_25 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_19, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 348 'partselect' 'stage0_imag_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [2/21] (7.10ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 349 'call' 'w_real' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 350 [2/21] (7.10ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 350 'call' 'w_imag' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 351 [10/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 351 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 352 [10/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 352 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 353 [4/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 353 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 354 [4/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 354 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 355 [12/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 355 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 356 [12/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 356 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 357 [6/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 357 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 358 [6/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 358 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 359 [8/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 359 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 360 [8/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 360 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 361 [14/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 361 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 362 [14/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 362 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 363 [16/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 363 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 364 [16/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 364 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 365 [18/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 365 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 366 [18/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 366 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 367 [20/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 367 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 368 [20/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 368 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.10>
ST_21 : Operation 369 [1/1] (3.47ns)   --->   "%in_stream_read_20 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 369 'read' 'in_stream_read_20' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%stage0_real_5 = trunc i33 %in_stream_read_20" [FFT32_check.cpp:76]   --->   Operation 370 'trunc' 'stage0_real_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%stage0_imag_5 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_20, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 371 'partselect' 'stage0_imag_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 372 [1/21] (3.69ns)   --->   "%w_real = call i14 @cos<16, 4>, i14 0" [FFT32_check.cpp:124]   --->   Operation 372 'call' 'w_real' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 373 [1/21] (1.81ns)   --->   "%w_imag = call i14 @sin<16, 4>, i14 0" [FFT32_check.cpp:125]   --->   Operation 373 'call' 'w_imag' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 374 [9/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 374 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 375 [9/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 375 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 376 [3/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 376 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 377 [3/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 377 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 378 [11/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 378 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 379 [11/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 379 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 380 [5/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 380 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 381 [5/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 381 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 382 [7/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 382 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 383 [7/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 383 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 384 [13/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 384 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 385 [13/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 385 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 386 [15/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 386 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 387 [15/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 387 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 388 [17/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 388 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 389 [17/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 389 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 390 [19/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 390 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 391 [19/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 391 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 392 [21/21] (2.76ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 392 'call' 'w_real_10' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 393 [21/21] (2.76ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 393 'call' 'w_imag_10' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.10>
ST_22 : Operation 394 [1/1] (3.47ns)   --->   "%in_stream_read_21 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 394 'read' 'in_stream_read_21' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%stage0_real_21 = trunc i33 %in_stream_read_21" [FFT32_check.cpp:76]   --->   Operation 395 'trunc' 'stage0_real_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 396 [1/1] (0.00ns)   --->   "%stage0_imag_21 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_21, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 396 'partselect' 'stage0_imag_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 397 [8/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 397 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 398 [8/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 398 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 399 [2/21] (7.10ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 399 'call' 'w_real_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 400 [2/21] (7.10ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 400 'call' 'w_imag_2' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 401 [10/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 401 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 402 [10/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 402 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 403 [4/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 403 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 404 [4/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 404 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 405 [6/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 405 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 406 [6/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 406 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 407 [12/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 407 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 408 [12/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 408 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 409 [14/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 409 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 410 [14/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 410 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 411 [16/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 411 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 412 [16/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 412 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 413 [18/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 413 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 414 [18/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 414 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 415 [20/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 415 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 416 [20/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 416 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.10>
ST_23 : Operation 417 [1/1] (3.47ns)   --->   "%in_stream_read_22 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 417 'read' 'in_stream_read_22' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_23 : Operation 418 [1/1] (0.00ns)   --->   "%stage0_real_13 = trunc i33 %in_stream_read_22" [FFT32_check.cpp:76]   --->   Operation 418 'trunc' 'stage0_real_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 419 [1/1] (0.00ns)   --->   "%stage0_imag_13 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_22, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 419 'partselect' 'stage0_imag_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 420 [7/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 420 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 421 [7/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 421 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 422 [1/21] (3.69ns)   --->   "%w_real_2 = call i14 @cos<16, 4>, i14 14775" [FFT32_check.cpp:124]   --->   Operation 422 'call' 'w_real_2' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 423 [1/21] (1.81ns)   --->   "%w_imag_2 = call i14 @sin<16, 4>, i14 14775" [FFT32_check.cpp:125]   --->   Operation 423 'call' 'w_imag_2' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 424 [9/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 424 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 425 [9/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 425 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 426 [3/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 426 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 427 [3/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 427 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 428 [5/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 428 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 429 [5/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 429 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 430 [11/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 430 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 431 [11/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 431 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 432 [13/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 432 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 433 [13/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 433 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 434 [15/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 434 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 435 [15/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 435 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 436 [17/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 436 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 437 [17/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 437 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 438 [19/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 438 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 439 [19/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 439 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 440 [21/21] (2.76ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 440 'call' 'w_real_11' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 441 [21/21] (2.76ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 441 'call' 'w_imag_11' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.10>
ST_24 : Operation 442 [1/1] (3.47ns)   --->   "%in_stream_read_23 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 442 'read' 'in_stream_read_23' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%stage0_real_29 = trunc i33 %in_stream_read_23" [FFT32_check.cpp:76]   --->   Operation 443 'trunc' 'stage0_real_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%stage0_imag_29 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_23, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 444 'partselect' 'stage0_imag_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 445 [6/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 445 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 446 [6/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 446 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 447 [8/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 447 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 448 [8/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 448 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 449 [2/21] (7.10ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 449 'call' 'w_real_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 450 [2/21] (7.10ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 450 'call' 'w_imag_4' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 451 [4/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 451 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 452 [4/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 452 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 453 [10/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 453 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 454 [10/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 454 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 455 [12/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 455 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 456 [12/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 456 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 457 [14/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 457 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 458 [14/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 458 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 459 [16/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 459 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 460 [16/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 460 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 461 [18/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 461 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 462 [18/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 462 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 463 [20/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 463 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 464 [20/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 464 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.10>
ST_25 : Operation 465 [1/1] (3.47ns)   --->   "%in_stream_read_24 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 465 'read' 'in_stream_read_24' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%stage0_real_3 = trunc i33 %in_stream_read_24" [FFT32_check.cpp:76]   --->   Operation 466 'trunc' 'stage0_real_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%stage0_imag_3 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_24, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 467 'partselect' 'stage0_imag_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 468 [5/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 468 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 469 [5/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 469 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 470 [7/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 470 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 471 [7/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 471 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 472 [1/21] (3.69ns)   --->   "%w_real_4 = call i14 @cos<16, 4>, i14 13167" [FFT32_check.cpp:124]   --->   Operation 472 'call' 'w_real_4' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 473 [1/21] (1.81ns)   --->   "%w_imag_4 = call i14 @sin<16, 4>, i14 13167" [FFT32_check.cpp:125]   --->   Operation 473 'call' 'w_imag_4' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 474 [3/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 474 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 475 [3/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 475 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 476 [9/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 476 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 477 [9/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 477 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 478 [11/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 478 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 479 [11/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 479 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 480 [13/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 480 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 481 [13/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 481 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 482 [15/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 482 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 483 [15/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 483 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 484 [17/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 484 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 485 [17/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 485 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 486 [19/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 486 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 487 [19/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 487 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 488 [21/21] (2.76ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 488 'call' 'w_real_12' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 489 [21/21] (2.76ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 489 'call' 'w_imag_12' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.10>
ST_26 : Operation 490 [1/1] (3.47ns)   --->   "%in_stream_read_25 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 490 'read' 'in_stream_read_25' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_26 : Operation 491 [1/1] (0.00ns)   --->   "%stage0_real_19 = trunc i33 %in_stream_read_25" [FFT32_check.cpp:76]   --->   Operation 491 'trunc' 'stage0_real_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 492 [1/1] (0.00ns)   --->   "%stage0_imag_19 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_25, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 492 'partselect' 'stage0_imag_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 493 [1/1] (4.15ns)   --->   "%call_ret = call i128 @radix4_bfly, i16 %stage0_real_0, i16 %stage0_imag_0, i16 %stage0_real_1, i16 %stage0_imag_1, i16 %stage0_real_2, i16 %stage0_imag_2, i16 %stage0_real_3, i16 %stage0_imag_3" [FFT32_check.cpp:97]   --->   Operation 493 'call' 'call_ret' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 494 [1/1] (0.00ns)   --->   "%stage0_real_0_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 494 'extractvalue' 'stage0_real_0_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "%stage0_imag_0_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 495 'extractvalue' 'stage0_imag_0_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (0.00ns)   --->   "%stage0_real_1_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 496 'extractvalue' 'stage0_real_1_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%stage0_imag_1_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 497 'extractvalue' 'stage0_imag_1_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "%stage0_real_2_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 498 'extractvalue' 'stage0_real_2_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%stage0_imag_2_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 499 'extractvalue' 'stage0_imag_2_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 500 [1/1] (0.00ns)   --->   "%stage0_real_3_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 500 'extractvalue' 'stage0_real_3_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 501 [1/1] (0.00ns)   --->   "%stage0_imag_3_2 = extractvalue i128 %call_ret" [FFT32_check.cpp:97]   --->   Operation 501 'extractvalue' 'stage0_imag_3_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 502 [4/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 502 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 503 [4/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 503 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 504 [6/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 504 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 505 [6/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 505 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 506 [2/21] (7.10ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 506 'call' 'w_real_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 507 [2/21] (7.10ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 507 'call' 'w_imag_6' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 508 [8/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 508 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 509 [8/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 509 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 510 [10/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 510 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 511 [10/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 511 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 512 [12/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 512 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 513 [12/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 513 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 514 [14/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 514 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 515 [14/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 515 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 516 [16/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 516 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 517 [16/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 517 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 518 [18/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 518 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 519 [18/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 519 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 520 [20/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 520 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 521 [20/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 521 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.10>
ST_27 : Operation 522 [1/1] (3.47ns)   --->   "%in_stream_read_26 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 522 'read' 'in_stream_read_26' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_27 : Operation 523 [1/1] (0.00ns)   --->   "%stage0_real_11 = trunc i33 %in_stream_read_26" [FFT32_check.cpp:76]   --->   Operation 523 'trunc' 'stage0_real_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 524 [1/1] (0.00ns)   --->   "%stage0_imag_11 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_26, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 524 'partselect' 'stage0_imag_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 525 [1/1] (4.15ns)   --->   "%call_ret4 = call i128 @radix4_bfly, i16 %stage0_real_16, i16 %stage0_imag_16, i16 %stage0_real_17, i16 %stage0_imag_17, i16 %stage0_real_18, i16 %stage0_imag_18, i16 %stage0_real_19, i16 %stage0_imag_19" [FFT32_check.cpp:97]   --->   Operation 525 'call' 'call_ret4' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 526 [1/1] (0.00ns)   --->   "%stage0_real_16_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 526 'extractvalue' 'stage0_real_16_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 527 [1/1] (0.00ns)   --->   "%stage0_imag_16_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 527 'extractvalue' 'stage0_imag_16_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 528 [1/1] (0.00ns)   --->   "%stage0_real_17_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 528 'extractvalue' 'stage0_real_17_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 529 [1/1] (0.00ns)   --->   "%stage0_imag_17_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 529 'extractvalue' 'stage0_imag_17_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 530 [1/1] (0.00ns)   --->   "%stage0_real_18_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 530 'extractvalue' 'stage0_real_18_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 531 [1/1] (0.00ns)   --->   "%stage0_imag_18_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 531 'extractvalue' 'stage0_imag_18_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 532 [1/1] (0.00ns)   --->   "%stage0_real_19_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 532 'extractvalue' 'stage0_real_19_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 533 [1/1] (0.00ns)   --->   "%stage0_imag_19_2 = extractvalue i128 %call_ret4" [FFT32_check.cpp:97]   --->   Operation 533 'extractvalue' 'stage0_imag_19_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 534 [5/5] (6.60ns)   --->   "%cmul_ret1 = call i32 @cmul, i16 %stage0_real_1_2, i16 %stage0_imag_1_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 534 'call' 'cmul_ret1' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 535 [3/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 535 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 536 [3/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 536 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 537 [5/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 537 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 538 [5/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 538 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 539 [1/21] (3.69ns)   --->   "%w_real_6 = call i14 @cos<16, 4>, i14 11558" [FFT32_check.cpp:124]   --->   Operation 539 'call' 'w_real_6' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 540 [1/21] (1.81ns)   --->   "%w_imag_6 = call i14 @sin<16, 4>, i14 11558" [FFT32_check.cpp:125]   --->   Operation 540 'call' 'w_imag_6' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 541 [7/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 541 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 542 [7/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 542 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 543 [9/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 543 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 544 [9/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 544 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 545 [11/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 545 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 546 [11/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 546 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 547 [13/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 547 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 548 [13/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 548 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 549 [15/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 549 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 550 [15/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 550 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 551 [17/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 551 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 552 [17/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 552 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 553 [19/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 553 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 554 [19/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 554 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 555 [21/21] (2.76ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 555 'call' 'w_real_13' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 556 [21/21] (2.76ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 556 'call' 'w_imag_13' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.10>
ST_28 : Operation 557 [1/1] (3.47ns)   --->   "%in_stream_read_27 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 557 'read' 'in_stream_read_27' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_28 : Operation 558 [1/1] (0.00ns)   --->   "%stage0_real_27 = trunc i33 %in_stream_read_27" [FFT32_check.cpp:76]   --->   Operation 558 'trunc' 'stage0_real_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 559 [1/1] (0.00ns)   --->   "%stage0_imag_27 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_27, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 559 'partselect' 'stage0_imag_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 560 [1/1] (4.15ns)   --->   "%call_ret2 = call i128 @radix4_bfly, i16 %stage0_real_8, i16 %stage0_imag_8, i16 %stage0_real_9, i16 %stage0_imag_9, i16 %stage0_real_10, i16 %stage0_imag_10, i16 %stage0_real_11, i16 %stage0_imag_11" [FFT32_check.cpp:97]   --->   Operation 560 'call' 'call_ret2' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 561 [1/1] (0.00ns)   --->   "%stage0_real_8_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 561 'extractvalue' 'stage0_real_8_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 562 [1/1] (0.00ns)   --->   "%stage0_imag_8_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 562 'extractvalue' 'stage0_imag_8_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 563 [1/1] (0.00ns)   --->   "%stage0_real_9_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 563 'extractvalue' 'stage0_real_9_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%stage0_imag_9_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 564 'extractvalue' 'stage0_imag_9_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%stage0_real_10_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 565 'extractvalue' 'stage0_real_10_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "%stage0_imag_10_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 566 'extractvalue' 'stage0_imag_10_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (0.00ns)   --->   "%stage0_real_11_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 567 'extractvalue' 'stage0_real_11_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 568 [1/1] (0.00ns)   --->   "%stage0_imag_11_2 = extractvalue i128 %call_ret2" [FFT32_check.cpp:97]   --->   Operation 568 'extractvalue' 'stage0_imag_11_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 569 [4/5] (5.58ns)   --->   "%cmul_ret1 = call i32 @cmul, i16 %stage0_real_1_2, i16 %stage0_imag_1_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 569 'call' 'cmul_ret1' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 570 [5/5] (6.60ns)   --->   "%cmul_ret2 = call i32 @cmul, i16 %stage0_real_2_2, i16 %stage0_imag_2_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 570 'call' 'cmul_ret2' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 571 [2/21] (7.10ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 571 'call' 'w_real_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 572 [2/21] (7.10ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 572 'call' 'w_imag_1' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 573 [4/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 573 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 574 [4/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 574 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 575 [6/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 575 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 576 [6/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 576 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 577 [8/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 577 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 578 [8/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 578 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 579 [10/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 579 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 580 [10/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 580 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 581 [12/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 581 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 582 [12/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 582 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 583 [14/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 583 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 584 [14/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 584 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 585 [16/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 585 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 586 [16/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 586 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 587 [18/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 587 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 588 [18/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 588 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 589 [20/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 589 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 590 [20/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 590 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.10>
ST_29 : Operation 591 [1/1] (3.47ns)   --->   "%in_stream_read_28 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 591 'read' 'in_stream_read_28' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_29 : Operation 592 [1/1] (0.00ns)   --->   "%stage0_real_7 = trunc i33 %in_stream_read_28" [FFT32_check.cpp:76]   --->   Operation 592 'trunc' 'stage0_real_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 593 [1/1] (0.00ns)   --->   "%stage0_imag_7 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_28, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 593 'partselect' 'stage0_imag_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 594 [1/1] (4.15ns)   --->   "%call_ret6 = call i128 @radix4_bfly, i16 %stage0_real_24, i16 %stage0_imag_24, i16 %stage0_real_25, i16 %stage0_imag_25, i16 %stage0_real_26, i16 %stage0_imag_26, i16 %stage0_real_27, i16 %stage0_imag_27" [FFT32_check.cpp:97]   --->   Operation 594 'call' 'call_ret6' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "%stage0_real_24_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 595 'extractvalue' 'stage0_real_24_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%stage0_imag_24_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 596 'extractvalue' 'stage0_imag_24_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (0.00ns)   --->   "%stage0_real_25_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 597 'extractvalue' 'stage0_real_25_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "%stage0_imag_25_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 598 'extractvalue' 'stage0_imag_25_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (0.00ns)   --->   "%stage0_real_26_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 599 'extractvalue' 'stage0_real_26_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 600 [1/1] (0.00ns)   --->   "%stage0_imag_26_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 600 'extractvalue' 'stage0_imag_26_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 601 [1/1] (0.00ns)   --->   "%stage0_real_27_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 601 'extractvalue' 'stage0_real_27_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 602 [1/1] (0.00ns)   --->   "%stage0_imag_27_2 = extractvalue i128 %call_ret6" [FFT32_check.cpp:97]   --->   Operation 602 'extractvalue' 'stage0_imag_27_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 603 [3/5] (5.58ns)   --->   "%cmul_ret1 = call i32 @cmul, i16 %stage0_real_1_2, i16 %stage0_imag_1_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 603 'call' 'cmul_ret1' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 604 [4/5] (5.58ns)   --->   "%cmul_ret2 = call i32 @cmul, i16 %stage0_real_2_2, i16 %stage0_imag_2_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 604 'call' 'cmul_ret2' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 605 [5/5] (6.60ns)   --->   "%cmul_ret3 = call i32 @cmul, i16 %stage0_real_3_2, i16 %stage0_imag_3_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 605 'call' 'cmul_ret3' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 606 [1/21] (3.69ns)   --->   "%w_real_1 = call i14 @cos<16, 4>, i14 15579" [FFT32_check.cpp:124]   --->   Operation 606 'call' 'w_real_1' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 607 [1/21] (1.81ns)   --->   "%w_imag_1 = call i14 @sin<16, 4>, i14 15579" [FFT32_check.cpp:125]   --->   Operation 607 'call' 'w_imag_1' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 608 [3/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 608 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 609 [3/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 609 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 610 [5/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 610 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 611 [5/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 611 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 612 [7/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 612 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 613 [7/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 613 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 614 [9/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 614 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 615 [9/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 615 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 616 [11/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 616 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 617 [11/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 617 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 618 [13/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 618 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 619 [13/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 619 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 620 [15/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 620 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 621 [15/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 621 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 622 [17/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 622 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 623 [17/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 623 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 624 [19/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 624 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 625 [19/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 625 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 626 [21/21] (2.76ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 626 'call' 'w_real_14' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 627 [21/21] (2.76ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 627 'call' 'w_imag_14' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.10>
ST_30 : Operation 628 [1/1] (3.47ns)   --->   "%in_stream_read_29 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 628 'read' 'in_stream_read_29' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_30 : Operation 629 [1/1] (0.00ns)   --->   "%stage0_real_23 = trunc i33 %in_stream_read_29" [FFT32_check.cpp:76]   --->   Operation 629 'trunc' 'stage0_real_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 630 [1/1] (0.00ns)   --->   "%stage0_imag_23 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_29, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 630 'partselect' 'stage0_imag_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 631 [1/1] (4.15ns)   --->   "%call_ret1 = call i128 @radix4_bfly, i16 %stage0_real_4, i16 %stage0_imag_4, i16 %stage0_real_5, i16 %stage0_imag_5, i16 %stage0_real_6, i16 %stage0_imag_6, i16 %stage0_real_7, i16 %stage0_imag_7" [FFT32_check.cpp:97]   --->   Operation 631 'call' 'call_ret1' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 632 [1/1] (0.00ns)   --->   "%stage0_real_4_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 632 'extractvalue' 'stage0_real_4_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 633 [1/1] (0.00ns)   --->   "%stage0_imag_4_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 633 'extractvalue' 'stage0_imag_4_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 634 [1/1] (0.00ns)   --->   "%stage0_real_5_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 634 'extractvalue' 'stage0_real_5_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 635 [1/1] (0.00ns)   --->   "%stage0_imag_5_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 635 'extractvalue' 'stage0_imag_5_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 636 [1/1] (0.00ns)   --->   "%stage0_real_6_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 636 'extractvalue' 'stage0_real_6_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 637 [1/1] (0.00ns)   --->   "%stage0_imag_6_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 637 'extractvalue' 'stage0_imag_6_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 638 [1/1] (0.00ns)   --->   "%stage0_real_7_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 638 'extractvalue' 'stage0_real_7_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 639 [1/1] (0.00ns)   --->   "%stage0_imag_7_2 = extractvalue i128 %call_ret1" [FFT32_check.cpp:97]   --->   Operation 639 'extractvalue' 'stage0_imag_7_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 640 [2/5] (5.58ns)   --->   "%cmul_ret1 = call i32 @cmul, i16 %stage0_real_1_2, i16 %stage0_imag_1_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 640 'call' 'cmul_ret1' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 641 [3/5] (5.58ns)   --->   "%cmul_ret2 = call i32 @cmul, i16 %stage0_real_2_2, i16 %stage0_imag_2_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 641 'call' 'cmul_ret2' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 642 [4/5] (5.58ns)   --->   "%cmul_ret3 = call i32 @cmul, i16 %stage0_real_3_2, i16 %stage0_imag_3_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 642 'call' 'cmul_ret3' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 643 [2/21] (7.10ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 643 'call' 'w_real_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 644 [2/21] (7.10ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 644 'call' 'w_imag_3' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 645 [5/5] (6.60ns)   --->   "%cmul_ret13 = call i32 @cmul, i16 %stage0_real_17_2, i16 %stage0_imag_17_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 645 'call' 'cmul_ret13' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 646 [4/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 646 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 647 [4/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 647 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 648 [6/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 648 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 649 [6/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 649 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 650 [8/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 650 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 651 [8/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 651 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 652 [10/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 652 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 653 [10/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 653 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 654 [12/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 654 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 655 [12/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 655 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 656 [14/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 656 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 657 [14/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 657 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 658 [16/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 658 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 659 [16/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 659 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 660 [18/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 660 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 661 [18/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 661 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 662 [20/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 662 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 663 [20/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 663 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.10>
ST_31 : Operation 664 [1/1] (3.47ns)   --->   "%in_stream_read_30 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 664 'read' 'in_stream_read_30' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_31 : Operation 665 [1/1] (0.00ns)   --->   "%stage0_real_15 = trunc i33 %in_stream_read_30" [FFT32_check.cpp:76]   --->   Operation 665 'trunc' 'stage0_real_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 666 [1/1] (0.00ns)   --->   "%stage0_imag_15 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_30, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 666 'partselect' 'stage0_imag_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 667 [1/1] (4.15ns)   --->   "%call_ret5 = call i128 @radix4_bfly, i16 %stage0_real_20, i16 %stage0_imag_20, i16 %stage0_real_21, i16 %stage0_imag_21, i16 %stage0_real_22, i16 %stage0_imag_22, i16 %stage0_real_23, i16 %stage0_imag_23" [FFT32_check.cpp:97]   --->   Operation 667 'call' 'call_ret5' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 668 [1/1] (0.00ns)   --->   "%stage0_real_20_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 668 'extractvalue' 'stage0_real_20_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 669 [1/1] (0.00ns)   --->   "%stage0_imag_20_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 669 'extractvalue' 'stage0_imag_20_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 670 [1/1] (0.00ns)   --->   "%stage0_real_21_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 670 'extractvalue' 'stage0_real_21_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 671 [1/1] (0.00ns)   --->   "%stage0_imag_21_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 671 'extractvalue' 'stage0_imag_21_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 672 [1/1] (0.00ns)   --->   "%stage0_real_22_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 672 'extractvalue' 'stage0_real_22_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 673 [1/1] (0.00ns)   --->   "%stage0_imag_22_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 673 'extractvalue' 'stage0_imag_22_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 674 [1/1] (0.00ns)   --->   "%stage0_real_23_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 674 'extractvalue' 'stage0_real_23_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 675 [1/1] (0.00ns)   --->   "%stage0_imag_23_2 = extractvalue i128 %call_ret5" [FFT32_check.cpp:97]   --->   Operation 675 'extractvalue' 'stage0_imag_23_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 676 [1/5] (2.10ns)   --->   "%cmul_ret1 = call i32 @cmul, i16 %stage0_real_1_2, i16 %stage0_imag_1_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 676 'call' 'cmul_ret1' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 677 [1/1] (0.00ns)   --->   "%b_real = extractvalue i32 %cmul_ret1" [FFT32_check.cpp:130]   --->   Operation 677 'extractvalue' 'b_real' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 678 [1/1] (0.00ns)   --->   "%b_imag = extractvalue i32 %cmul_ret1" [FFT32_check.cpp:130]   --->   Operation 678 'extractvalue' 'b_imag' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 679 [2/5] (5.58ns)   --->   "%cmul_ret2 = call i32 @cmul, i16 %stage0_real_2_2, i16 %stage0_imag_2_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 679 'call' 'cmul_ret2' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 680 [3/5] (5.58ns)   --->   "%cmul_ret3 = call i32 @cmul, i16 %stage0_real_3_2, i16 %stage0_imag_3_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 680 'call' 'cmul_ret3' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 681 [1/21] (3.69ns)   --->   "%w_real_3 = call i14 @cos<16, 4>, i14 13971" [FFT32_check.cpp:124]   --->   Operation 681 'call' 'w_real_3' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 682 [1/21] (1.81ns)   --->   "%w_imag_3 = call i14 @sin<16, 4>, i14 13971" [FFT32_check.cpp:125]   --->   Operation 682 'call' 'w_imag_3' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 683 [4/5] (5.58ns)   --->   "%cmul_ret13 = call i32 @cmul, i16 %stage0_real_17_2, i16 %stage0_imag_17_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 683 'call' 'cmul_ret13' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 684 [5/5] (6.60ns)   --->   "%cmul_ret14 = call i32 @cmul, i16 %stage0_real_18_2, i16 %stage0_imag_18_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 684 'call' 'cmul_ret14' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 685 [3/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 685 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 686 [3/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 686 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 687 [5/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 687 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 688 [5/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 688 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 689 [7/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 689 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 690 [7/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 690 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 691 [9/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 691 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 692 [9/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 692 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 693 [11/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 693 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 694 [11/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 694 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 695 [13/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 695 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 696 [13/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 696 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 697 [15/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 697 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 698 [15/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 698 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 699 [17/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 699 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 700 [17/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 700 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 701 [19/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 701 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 702 [19/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 702 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 703 [21/21] (2.76ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 703 'call' 'w_real_15' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 704 [21/21] (2.76ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 704 'call' 'w_imag_15' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.10>
ST_32 : Operation 705 [1/1] (3.47ns)   --->   "%in_stream_read_31 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %in_stream" [FFT32_check.cpp:76]   --->   Operation 705 'read' 'in_stream_read_31' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_32 : Operation 706 [1/1] (0.00ns)   --->   "%stage0_real_31 = trunc i33 %in_stream_read_31" [FFT32_check.cpp:76]   --->   Operation 706 'trunc' 'stage0_real_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 707 [1/1] (0.00ns)   --->   "%stage0_imag_31 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %in_stream_read_31, i32 16, i32 31" [FFT32_check.cpp:76]   --->   Operation 707 'partselect' 'stage0_imag_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 708 [1/1] (4.15ns)   --->   "%call_ret3 = call i128 @radix4_bfly, i16 %stage0_real_12, i16 %stage0_imag_12, i16 %stage0_real_13, i16 %stage0_imag_13, i16 %stage0_real_14, i16 %stage0_imag_14, i16 %stage0_real_15, i16 %stage0_imag_15" [FFT32_check.cpp:97]   --->   Operation 708 'call' 'call_ret3' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 709 [1/1] (0.00ns)   --->   "%stage0_real_12_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 709 'extractvalue' 'stage0_real_12_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 710 [1/1] (0.00ns)   --->   "%stage0_imag_12_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 710 'extractvalue' 'stage0_imag_12_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 711 [1/1] (0.00ns)   --->   "%stage0_real_13_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 711 'extractvalue' 'stage0_real_13_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 712 [1/1] (0.00ns)   --->   "%stage0_imag_13_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 712 'extractvalue' 'stage0_imag_13_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 713 [1/1] (0.00ns)   --->   "%stage0_real_14_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 713 'extractvalue' 'stage0_real_14_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 714 [1/1] (0.00ns)   --->   "%stage0_imag_14_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 714 'extractvalue' 'stage0_imag_14_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 715 [1/1] (0.00ns)   --->   "%stage0_real_15_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 715 'extractvalue' 'stage0_real_15_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 716 [1/1] (0.00ns)   --->   "%stage0_imag_15_2 = extractvalue i128 %call_ret3" [FFT32_check.cpp:97]   --->   Operation 716 'extractvalue' 'stage0_imag_15_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 717 [1/5] (2.10ns)   --->   "%cmul_ret2 = call i32 @cmul, i16 %stage0_real_2_2, i16 %stage0_imag_2_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 717 'call' 'cmul_ret2' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 718 [1/1] (0.00ns)   --->   "%c_real = extractvalue i32 %cmul_ret2" [FFT32_check.cpp:131]   --->   Operation 718 'extractvalue' 'c_real' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 719 [1/1] (0.00ns)   --->   "%c_imag = extractvalue i32 %cmul_ret2" [FFT32_check.cpp:131]   --->   Operation 719 'extractvalue' 'c_imag' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 720 [2/5] (5.58ns)   --->   "%cmul_ret3 = call i32 @cmul, i16 %stage0_real_3_2, i16 %stage0_imag_3_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 720 'call' 'cmul_ret3' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 721 [3/5] (5.58ns)   --->   "%cmul_ret13 = call i32 @cmul, i16 %stage0_real_17_2, i16 %stage0_imag_17_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 721 'call' 'cmul_ret13' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 722 [4/5] (5.58ns)   --->   "%cmul_ret14 = call i32 @cmul, i16 %stage0_real_18_2, i16 %stage0_imag_18_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 722 'call' 'cmul_ret14' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 723 [5/5] (6.60ns)   --->   "%cmul_ret15 = call i32 @cmul, i16 %stage0_real_19_2, i16 %stage0_imag_19_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 723 'call' 'cmul_ret15' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 724 [2/21] (7.10ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 724 'call' 'w_real_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 725 [2/21] (7.10ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 725 'call' 'w_imag_9' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 726 [4/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 726 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 727 [4/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 727 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 728 [6/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 728 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 729 [6/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 729 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 730 [8/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 730 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 731 [8/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 731 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 732 [10/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 732 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 733 [10/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 733 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 734 [12/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 734 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 735 [12/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 735 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 736 [14/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 736 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 737 [14/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 737 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 738 [16/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 738 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 739 [16/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 739 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 740 [18/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 740 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 741 [18/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 741 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 742 [20/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 742 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 743 [20/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 743 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.10>
ST_33 : Operation 744 [1/1] (4.15ns)   --->   "%call_ret7 = call i128 @radix4_bfly, i16 %stage0_real_28, i16 %stage0_imag_28, i16 %stage0_real_29, i16 %stage0_imag_29, i16 %stage0_real_30, i16 %stage0_imag_30, i16 %stage0_real_31, i16 %stage0_imag_31" [FFT32_check.cpp:97]   --->   Operation 744 'call' 'call_ret7' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 745 [1/1] (0.00ns)   --->   "%stage0_real_28_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 745 'extractvalue' 'stage0_real_28_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 746 [1/1] (0.00ns)   --->   "%stage0_imag_28_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 746 'extractvalue' 'stage0_imag_28_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 747 [1/1] (0.00ns)   --->   "%stage0_real_29_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 747 'extractvalue' 'stage0_real_29_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 748 [1/1] (0.00ns)   --->   "%stage0_imag_29_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 748 'extractvalue' 'stage0_imag_29_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 749 [1/1] (0.00ns)   --->   "%stage0_real_30_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 749 'extractvalue' 'stage0_real_30_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 750 [1/1] (0.00ns)   --->   "%stage0_imag_30_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 750 'extractvalue' 'stage0_imag_30_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 751 [1/1] (0.00ns)   --->   "%stage0_real_31_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 751 'extractvalue' 'stage0_real_31_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 752 [1/1] (0.00ns)   --->   "%stage0_imag_31_2 = extractvalue i128 %call_ret7" [FFT32_check.cpp:97]   --->   Operation 752 'extractvalue' 'stage0_imag_31_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 753 [1/5] (2.10ns)   --->   "%cmul_ret3 = call i32 @cmul, i16 %stage0_real_3_2, i16 %stage0_imag_3_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 753 'call' 'cmul_ret3' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 754 [1/1] (0.00ns)   --->   "%d_real = extractvalue i32 %cmul_ret3" [FFT32_check.cpp:132]   --->   Operation 754 'extractvalue' 'd_real' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 755 [1/1] (0.00ns)   --->   "%d_imag = extractvalue i32 %cmul_ret3" [FFT32_check.cpp:132]   --->   Operation 755 'extractvalue' 'd_imag' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 756 [1/1] (4.15ns)   --->   "%call_ret8 = call i128 @radix4_bfly.1, i16 %stage0_real_0_2, i16 %stage0_imag_0_2, i16 %b_real, i16 %b_imag, i16 %c_real, i16 %c_imag, i16 %d_real, i16 %d_imag" [FFT32_check.cpp:133]   --->   Operation 756 'call' 'call_ret8' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 757 [1/1] (0.00ns)   --->   "%a_real = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 757 'extractvalue' 'a_real' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 758 [1/1] (0.00ns)   --->   "%a_imag = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 758 'extractvalue' 'a_imag' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 759 [1/1] (0.00ns)   --->   "%b_real_16 = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 759 'extractvalue' 'b_real_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 760 [1/1] (0.00ns)   --->   "%b_imag_16 = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 760 'extractvalue' 'b_imag_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 761 [1/1] (0.00ns)   --->   "%c_real_16 = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 761 'extractvalue' 'c_real_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 762 [1/1] (0.00ns)   --->   "%c_imag_16 = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 762 'extractvalue' 'c_imag_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 763 [1/1] (0.00ns)   --->   "%d_real_16 = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 763 'extractvalue' 'd_real_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 764 [1/1] (0.00ns)   --->   "%d_imag_16 = extractvalue i128 %call_ret8" [FFT32_check.cpp:133]   --->   Operation 764 'extractvalue' 'd_imag_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 765 [5/5] (6.60ns)   --->   "%cmul_ret4 = call i32 @cmul, i16 %stage0_real_5_2, i16 %stage0_imag_5_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 765 'call' 'cmul_ret4' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 766 [2/5] (5.58ns)   --->   "%cmul_ret13 = call i32 @cmul, i16 %stage0_real_17_2, i16 %stage0_imag_17_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 766 'call' 'cmul_ret13' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 767 [3/5] (5.58ns)   --->   "%cmul_ret14 = call i32 @cmul, i16 %stage0_real_18_2, i16 %stage0_imag_18_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 767 'call' 'cmul_ret14' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 768 [4/5] (5.58ns)   --->   "%cmul_ret15 = call i32 @cmul, i16 %stage0_real_19_2, i16 %stage0_imag_19_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 768 'call' 'cmul_ret15' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 769 [1/21] (3.69ns)   --->   "%w_real_9 = call i14 @cos<16, 4>, i14 9145" [FFT32_check.cpp:124]   --->   Operation 769 'call' 'w_real_9' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 770 [1/21] (1.81ns)   --->   "%w_imag_9 = call i14 @sin<16, 4>, i14 9145" [FFT32_check.cpp:125]   --->   Operation 770 'call' 'w_imag_9' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 771 [3/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 771 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 772 [3/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 772 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 773 [5/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 773 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 774 [5/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 774 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 775 [7/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 775 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 776 [7/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 776 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 777 [9/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 777 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 778 [9/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 778 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 779 [11/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 779 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 780 [11/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 780 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 781 [13/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 781 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 782 [13/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 782 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 783 [15/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 783 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 784 [15/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 784 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 785 [17/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 785 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 786 [17/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 786 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 787 [19/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 787 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 788 [19/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 788 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.10>
ST_34 : Operation 789 [4/5] (5.58ns)   --->   "%cmul_ret4 = call i32 @cmul, i16 %stage0_real_5_2, i16 %stage0_imag_5_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 789 'call' 'cmul_ret4' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 790 [5/5] (6.60ns)   --->   "%cmul_ret5 = call i32 @cmul, i16 %stage0_real_6_2, i16 %stage0_imag_6_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 790 'call' 'cmul_ret5' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 791 [1/5] (2.10ns)   --->   "%cmul_ret13 = call i32 @cmul, i16 %stage0_real_17_2, i16 %stage0_imag_17_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 791 'call' 'cmul_ret13' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 792 [1/1] (0.00ns)   --->   "%b_real_8 = extractvalue i32 %cmul_ret13" [FFT32_check.cpp:130]   --->   Operation 792 'extractvalue' 'b_real_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 793 [1/1] (0.00ns)   --->   "%b_imag_8 = extractvalue i32 %cmul_ret13" [FFT32_check.cpp:130]   --->   Operation 793 'extractvalue' 'b_imag_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 794 [2/5] (5.58ns)   --->   "%cmul_ret14 = call i32 @cmul, i16 %stage0_real_18_2, i16 %stage0_imag_18_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 794 'call' 'cmul_ret14' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 795 [3/5] (5.58ns)   --->   "%cmul_ret15 = call i32 @cmul, i16 %stage0_real_19_2, i16 %stage0_imag_19_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 795 'call' 'cmul_ret15' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 796 [2/21] (7.10ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 796 'call' 'w_real_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 797 [2/21] (7.10ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 797 'call' 'w_imag_5' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 798 [4/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 798 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 799 [4/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 799 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 800 [6/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 800 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 801 [6/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 801 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 802 [8/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 802 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 803 [8/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 803 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 804 [10/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 804 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 805 [10/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 805 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 806 [12/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 806 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 807 [12/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 807 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 808 [14/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 808 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 809 [14/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 809 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 810 [16/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 810 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 811 [16/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 811 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 812 [18/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 812 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 813 [18/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 813 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.10>
ST_35 : Operation 814 [3/5] (5.58ns)   --->   "%cmul_ret4 = call i32 @cmul, i16 %stage0_real_5_2, i16 %stage0_imag_5_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 814 'call' 'cmul_ret4' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 815 [4/5] (5.58ns)   --->   "%cmul_ret5 = call i32 @cmul, i16 %stage0_real_6_2, i16 %stage0_imag_6_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 815 'call' 'cmul_ret5' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 816 [5/5] (6.60ns)   --->   "%cmul_ret6 = call i32 @cmul, i16 %stage0_real_7_2, i16 %stage0_imag_7_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 816 'call' 'cmul_ret6' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 817 [1/5] (2.10ns)   --->   "%cmul_ret14 = call i32 @cmul, i16 %stage0_real_18_2, i16 %stage0_imag_18_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 817 'call' 'cmul_ret14' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 818 [1/1] (0.00ns)   --->   "%c_real_8 = extractvalue i32 %cmul_ret14" [FFT32_check.cpp:131]   --->   Operation 818 'extractvalue' 'c_real_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 819 [1/1] (0.00ns)   --->   "%c_imag_8 = extractvalue i32 %cmul_ret14" [FFT32_check.cpp:131]   --->   Operation 819 'extractvalue' 'c_imag_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 820 [2/5] (5.58ns)   --->   "%cmul_ret15 = call i32 @cmul, i16 %stage0_real_19_2, i16 %stage0_imag_19_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 820 'call' 'cmul_ret15' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 821 [1/21] (3.69ns)   --->   "%w_real_5 = call i14 @cos<16, 4>, i14 12362" [FFT32_check.cpp:149]   --->   Operation 821 'call' 'w_real_5' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 822 [1/21] (1.81ns)   --->   "%w_imag_5 = call i14 @sin<16, 4>, i14 12362" [FFT32_check.cpp:150]   --->   Operation 822 'call' 'w_imag_5' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 823 [3/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 823 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 824 [3/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 824 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 825 [5/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 825 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 826 [5/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 826 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 827 [7/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 827 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 828 [7/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 828 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 829 [9/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 829 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 830 [9/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 830 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 831 [11/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 831 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 832 [11/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 832 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 833 [13/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 833 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 834 [13/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 834 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 835 [15/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 835 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 836 [15/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 836 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 837 [17/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 837 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 838 [17/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 838 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.10>
ST_36 : Operation 839 [2/5] (5.58ns)   --->   "%cmul_ret4 = call i32 @cmul, i16 %stage0_real_5_2, i16 %stage0_imag_5_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 839 'call' 'cmul_ret4' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 840 [3/5] (5.58ns)   --->   "%cmul_ret5 = call i32 @cmul, i16 %stage0_real_6_2, i16 %stage0_imag_6_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 840 'call' 'cmul_ret5' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 841 [4/5] (5.58ns)   --->   "%cmul_ret6 = call i32 @cmul, i16 %stage0_real_7_2, i16 %stage0_imag_7_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 841 'call' 'cmul_ret6' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 842 [1/5] (2.10ns)   --->   "%cmul_ret15 = call i32 @cmul, i16 %stage0_real_19_2, i16 %stage0_imag_19_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 842 'call' 'cmul_ret15' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 843 [1/1] (0.00ns)   --->   "%d_real_8 = extractvalue i32 %cmul_ret15" [FFT32_check.cpp:132]   --->   Operation 843 'extractvalue' 'd_real_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 844 [1/1] (0.00ns)   --->   "%d_imag_8 = extractvalue i32 %cmul_ret15" [FFT32_check.cpp:132]   --->   Operation 844 'extractvalue' 'd_imag_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 845 [1/1] (4.15ns)   --->   "%call_ret12 = call i128 @radix4_bfly.1, i16 %stage0_real_16_2, i16 %stage0_imag_16_2, i16 %b_real_8, i16 %b_imag_8, i16 %c_real_8, i16 %c_imag_8, i16 %d_real_8, i16 %d_imag_8" [FFT32_check.cpp:133]   --->   Operation 845 'call' 'call_ret12' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 846 [1/1] (0.00ns)   --->   "%a_real_18 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 846 'extractvalue' 'a_real_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 847 [1/1] (0.00ns)   --->   "%a_imag_18 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 847 'extractvalue' 'a_imag_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 848 [1/1] (0.00ns)   --->   "%b_real_20 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 848 'extractvalue' 'b_real_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 849 [1/1] (0.00ns)   --->   "%b_imag_20 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 849 'extractvalue' 'b_imag_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 850 [1/1] (0.00ns)   --->   "%c_real_20 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 850 'extractvalue' 'c_real_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 851 [1/1] (0.00ns)   --->   "%c_imag_20 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 851 'extractvalue' 'c_imag_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 852 [1/1] (0.00ns)   --->   "%d_real_20 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 852 'extractvalue' 'd_real_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 853 [1/1] (0.00ns)   --->   "%d_imag_20 = extractvalue i128 %call_ret12" [FFT32_check.cpp:133]   --->   Operation 853 'extractvalue' 'd_imag_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 854 [5/5] (6.60ns)   --->   "%cmul_ret16 = call i32 @cmul, i16 %stage0_real_21_2, i16 %stage0_imag_21_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 854 'call' 'cmul_ret16' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 855 [2/21] (7.10ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 855 'call' 'w_real_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 856 [2/21] (7.10ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 856 'call' 'w_imag_7' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 857 [4/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 857 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 858 [4/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 858 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 859 [6/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 859 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 860 [6/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 860 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 861 [8/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 861 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 862 [8/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 862 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 863 [10/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 863 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 864 [10/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 864 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 865 [12/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 865 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 866 [12/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 866 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 867 [14/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 867 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 868 [14/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 868 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 869 [16/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 869 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 870 [16/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 870 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.10>
ST_37 : Operation 871 [1/5] (2.10ns)   --->   "%cmul_ret4 = call i32 @cmul, i16 %stage0_real_5_2, i16 %stage0_imag_5_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:130]   --->   Operation 871 'call' 'cmul_ret4' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 872 [1/1] (0.00ns)   --->   "%b_real_2 = extractvalue i32 %cmul_ret4" [FFT32_check.cpp:130]   --->   Operation 872 'extractvalue' 'b_real_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 873 [1/1] (0.00ns)   --->   "%b_imag_2 = extractvalue i32 %cmul_ret4" [FFT32_check.cpp:130]   --->   Operation 873 'extractvalue' 'b_imag_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 874 [2/5] (5.58ns)   --->   "%cmul_ret5 = call i32 @cmul, i16 %stage0_real_6_2, i16 %stage0_imag_6_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 874 'call' 'cmul_ret5' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 875 [3/5] (5.58ns)   --->   "%cmul_ret6 = call i32 @cmul, i16 %stage0_real_7_2, i16 %stage0_imag_7_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 875 'call' 'cmul_ret6' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 876 [4/5] (5.58ns)   --->   "%cmul_ret16 = call i32 @cmul, i16 %stage0_real_21_2, i16 %stage0_imag_21_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 876 'call' 'cmul_ret16' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 877 [5/5] (6.60ns)   --->   "%cmul_ret17 = call i32 @cmul, i16 %stage0_real_22_2, i16 %stage0_imag_22_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 877 'call' 'cmul_ret17' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 878 [5/5] (6.53ns)   --->   "%call_ret16 = call i64 @radix2_bfly, i16 %a_real, i16 %a_imag, i16 %a_real_18, i16 %a_imag_18, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:151]   --->   Operation 878 'call' 'call_ret16' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 879 [1/21] (3.69ns)   --->   "%w_real_7 = call i14 @cos<16, 4>, i14 10754" [FFT32_check.cpp:149]   --->   Operation 879 'call' 'w_real_7' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 880 [1/21] (1.81ns)   --->   "%w_imag_7 = call i14 @sin<16, 4>, i14 10754" [FFT32_check.cpp:150]   --->   Operation 880 'call' 'w_imag_7' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 881 [3/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 881 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 882 [3/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 882 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 883 [5/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 883 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 884 [5/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 884 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 885 [7/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 885 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 886 [7/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 886 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 887 [9/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 887 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 888 [9/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 888 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 889 [11/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 889 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 890 [11/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 890 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 891 [13/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 891 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 892 [13/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 892 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 893 [15/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 893 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 894 [15/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 894 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.10>
ST_38 : Operation 895 [1/5] (2.10ns)   --->   "%cmul_ret5 = call i32 @cmul, i16 %stage0_real_6_2, i16 %stage0_imag_6_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:131]   --->   Operation 895 'call' 'cmul_ret5' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 896 [1/1] (0.00ns)   --->   "%c_real_2 = extractvalue i32 %cmul_ret5" [FFT32_check.cpp:131]   --->   Operation 896 'extractvalue' 'c_real_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 897 [1/1] (0.00ns)   --->   "%c_imag_2 = extractvalue i32 %cmul_ret5" [FFT32_check.cpp:131]   --->   Operation 897 'extractvalue' 'c_imag_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 898 [2/5] (5.58ns)   --->   "%cmul_ret6 = call i32 @cmul, i16 %stage0_real_7_2, i16 %stage0_imag_7_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 898 'call' 'cmul_ret6' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 899 [3/5] (5.58ns)   --->   "%cmul_ret16 = call i32 @cmul, i16 %stage0_real_21_2, i16 %stage0_imag_21_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 899 'call' 'cmul_ret16' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 900 [4/5] (5.58ns)   --->   "%cmul_ret17 = call i32 @cmul, i16 %stage0_real_22_2, i16 %stage0_imag_22_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 900 'call' 'cmul_ret17' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 901 [5/5] (6.60ns)   --->   "%cmul_ret18 = call i32 @cmul, i16 %stage0_real_23_2, i16 %stage0_imag_23_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 901 'call' 'cmul_ret18' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 902 [4/5] (5.58ns)   --->   "%call_ret16 = call i64 @radix2_bfly, i16 %a_real, i16 %a_imag, i16 %a_real_18, i16 %a_imag_18, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:151]   --->   Operation 902 'call' 'call_ret16' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 903 [2/21] (7.10ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 903 'call' 'w_real_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 904 [2/21] (7.10ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 904 'call' 'w_imag_8' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 905 [4/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 905 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 906 [4/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 906 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 907 [6/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 907 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 908 [6/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 908 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 909 [8/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 909 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 910 [8/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 910 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 911 [10/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 911 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 912 [10/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 912 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 913 [12/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 913 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 914 [12/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 914 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 915 [14/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 915 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 916 [14/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 916 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.10>
ST_39 : Operation 917 [1/5] (2.10ns)   --->   "%cmul_ret6 = call i32 @cmul, i16 %stage0_real_7_2, i16 %stage0_imag_7_2, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:132]   --->   Operation 917 'call' 'cmul_ret6' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 918 [1/1] (0.00ns)   --->   "%d_real_2 = extractvalue i32 %cmul_ret6" [FFT32_check.cpp:132]   --->   Operation 918 'extractvalue' 'd_real_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 919 [1/1] (0.00ns)   --->   "%d_imag_2 = extractvalue i32 %cmul_ret6" [FFT32_check.cpp:132]   --->   Operation 919 'extractvalue' 'd_imag_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 920 [1/1] (4.15ns)   --->   "%call_ret9 = call i128 @radix4_bfly.1, i16 %stage0_real_4_2, i16 %stage0_imag_4_2, i16 %b_real_2, i16 %b_imag_2, i16 %c_real_2, i16 %c_imag_2, i16 %d_real_2, i16 %d_imag_2" [FFT32_check.cpp:133]   --->   Operation 920 'call' 'call_ret9' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 921 [1/1] (0.00ns)   --->   "%a_real_15 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 921 'extractvalue' 'a_real_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 922 [1/1] (0.00ns)   --->   "%a_imag_15 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 922 'extractvalue' 'a_imag_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 923 [1/1] (0.00ns)   --->   "%b_real_17 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 923 'extractvalue' 'b_real_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 924 [1/1] (0.00ns)   --->   "%b_imag_17 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 924 'extractvalue' 'b_imag_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 925 [1/1] (0.00ns)   --->   "%c_real_17 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 925 'extractvalue' 'c_real_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 926 [1/1] (0.00ns)   --->   "%c_imag_17 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 926 'extractvalue' 'c_imag_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 927 [1/1] (0.00ns)   --->   "%d_real_17 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 927 'extractvalue' 'd_real_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 928 [1/1] (0.00ns)   --->   "%d_imag_17 = extractvalue i128 %call_ret9" [FFT32_check.cpp:133]   --->   Operation 928 'extractvalue' 'd_imag_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 929 [5/5] (6.60ns)   --->   "%cmul_ret7 = call i32 @cmul, i16 %stage0_real_9_2, i16 %stage0_imag_9_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 929 'call' 'cmul_ret7' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 930 [2/5] (5.58ns)   --->   "%cmul_ret16 = call i32 @cmul, i16 %stage0_real_21_2, i16 %stage0_imag_21_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 930 'call' 'cmul_ret16' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 931 [3/5] (5.58ns)   --->   "%cmul_ret17 = call i32 @cmul, i16 %stage0_real_22_2, i16 %stage0_imag_22_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 931 'call' 'cmul_ret17' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 932 [4/5] (5.58ns)   --->   "%cmul_ret18 = call i32 @cmul, i16 %stage0_real_23_2, i16 %stage0_imag_23_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 932 'call' 'cmul_ret18' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 933 [3/5] (5.58ns)   --->   "%call_ret16 = call i64 @radix2_bfly, i16 %a_real, i16 %a_imag, i16 %a_real_18, i16 %a_imag_18, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:151]   --->   Operation 933 'call' 'call_ret16' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 934 [5/5] (6.53ns)   --->   "%call_ret17 = call i64 @radix2_bfly, i16 %b_real_16, i16 %b_imag_16, i16 %b_real_20, i16 %b_imag_20, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:151]   --->   Operation 934 'call' 'call_ret17' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 935 [1/21] (3.69ns)   --->   "%w_real_8 = call i14 @cos<16, 4>, i14 9950" [FFT32_check.cpp:149]   --->   Operation 935 'call' 'w_real_8' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 936 [1/21] (1.81ns)   --->   "%w_imag_8 = call i14 @sin<16, 4>, i14 9950" [FFT32_check.cpp:150]   --->   Operation 936 'call' 'w_imag_8' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 937 [3/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 937 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 938 [3/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 938 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 939 [5/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 939 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 940 [5/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 940 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 941 [7/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 941 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 942 [7/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 942 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 943 [9/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 943 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 944 [9/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 944 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 945 [11/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 945 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 946 [11/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 946 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 947 [13/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 947 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 948 [13/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 948 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.10>
ST_40 : Operation 949 [4/5] (5.58ns)   --->   "%cmul_ret7 = call i32 @cmul, i16 %stage0_real_9_2, i16 %stage0_imag_9_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 949 'call' 'cmul_ret7' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 950 [5/5] (6.60ns)   --->   "%cmul_ret8 = call i32 @cmul, i16 %stage0_real_10_2, i16 %stage0_imag_10_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 950 'call' 'cmul_ret8' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 951 [1/5] (2.10ns)   --->   "%cmul_ret16 = call i32 @cmul, i16 %stage0_real_21_2, i16 %stage0_imag_21_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:130]   --->   Operation 951 'call' 'cmul_ret16' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 952 [1/1] (0.00ns)   --->   "%b_real_10 = extractvalue i32 %cmul_ret16" [FFT32_check.cpp:130]   --->   Operation 952 'extractvalue' 'b_real_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 953 [1/1] (0.00ns)   --->   "%b_imag_10 = extractvalue i32 %cmul_ret16" [FFT32_check.cpp:130]   --->   Operation 953 'extractvalue' 'b_imag_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 954 [2/5] (5.58ns)   --->   "%cmul_ret17 = call i32 @cmul, i16 %stage0_real_22_2, i16 %stage0_imag_22_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 954 'call' 'cmul_ret17' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 955 [3/5] (5.58ns)   --->   "%cmul_ret18 = call i32 @cmul, i16 %stage0_real_23_2, i16 %stage0_imag_23_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 955 'call' 'cmul_ret18' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 956 [2/5] (5.58ns)   --->   "%call_ret16 = call i64 @radix2_bfly, i16 %a_real, i16 %a_imag, i16 %a_real_18, i16 %a_imag_18, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:151]   --->   Operation 956 'call' 'call_ret16' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 957 [4/5] (5.58ns)   --->   "%call_ret17 = call i64 @radix2_bfly, i16 %b_real_16, i16 %b_imag_16, i16 %b_real_20, i16 %b_imag_20, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:151]   --->   Operation 957 'call' 'call_ret17' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 958 [2/21] (7.10ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 958 'call' 'w_real_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 959 [2/21] (7.10ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 959 'call' 'w_imag_10' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 960 [4/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 960 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 961 [4/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 961 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 962 [6/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 962 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 963 [6/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 963 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 964 [8/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 964 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 965 [8/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 965 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 966 [10/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 966 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 967 [10/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 967 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 968 [12/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 968 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 969 [12/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 969 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.10>
ST_41 : Operation 970 [3/5] (5.58ns)   --->   "%cmul_ret7 = call i32 @cmul, i16 %stage0_real_9_2, i16 %stage0_imag_9_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 970 'call' 'cmul_ret7' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 971 [4/5] (5.58ns)   --->   "%cmul_ret8 = call i32 @cmul, i16 %stage0_real_10_2, i16 %stage0_imag_10_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 971 'call' 'cmul_ret8' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 972 [5/5] (6.60ns)   --->   "%cmul_ret9 = call i32 @cmul, i16 %stage0_real_11_2, i16 %stage0_imag_11_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 972 'call' 'cmul_ret9' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 973 [1/5] (2.10ns)   --->   "%cmul_ret17 = call i32 @cmul, i16 %stage0_real_22_2, i16 %stage0_imag_22_2, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:131]   --->   Operation 973 'call' 'cmul_ret17' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 974 [1/1] (0.00ns)   --->   "%c_real_10 = extractvalue i32 %cmul_ret17" [FFT32_check.cpp:131]   --->   Operation 974 'extractvalue' 'c_real_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 975 [1/1] (0.00ns)   --->   "%c_imag_10 = extractvalue i32 %cmul_ret17" [FFT32_check.cpp:131]   --->   Operation 975 'extractvalue' 'c_imag_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 976 [2/5] (5.58ns)   --->   "%cmul_ret18 = call i32 @cmul, i16 %stage0_real_23_2, i16 %stage0_imag_23_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 976 'call' 'cmul_ret18' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 977 [1/5] (4.17ns)   --->   "%call_ret16 = call i64 @radix2_bfly, i16 %a_real, i16 %a_imag, i16 %a_real_18, i16 %a_imag_18, i14 %w_real, i14 %w_imag" [FFT32_check.cpp:151]   --->   Operation 977 'call' 'call_ret16' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 978 [1/1] (0.00ns)   --->   "%stage2_real_0_1 = extractvalue i64 %call_ret16" [FFT32_check.cpp:151]   --->   Operation 978 'extractvalue' 'stage2_real_0_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 979 [1/1] (0.00ns)   --->   "%stage2_imag_0_1 = extractvalue i64 %call_ret16" [FFT32_check.cpp:151]   --->   Operation 979 'extractvalue' 'stage2_imag_0_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 980 [1/1] (0.00ns)   --->   "%stage2_real_16_1 = extractvalue i64 %call_ret16" [FFT32_check.cpp:151]   --->   Operation 980 'extractvalue' 'stage2_real_16_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 981 [1/1] (0.00ns)   --->   "%stage2_imag_16_1 = extractvalue i64 %call_ret16" [FFT32_check.cpp:151]   --->   Operation 981 'extractvalue' 'stage2_imag_16_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 982 [3/5] (5.58ns)   --->   "%call_ret17 = call i64 @radix2_bfly, i16 %b_real_16, i16 %b_imag_16, i16 %b_real_20, i16 %b_imag_20, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:151]   --->   Operation 982 'call' 'call_ret17' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 983 [5/5] (6.53ns)   --->   "%call_ret18 = call i64 @radix2_bfly, i16 %c_real_16, i16 %c_imag_16, i16 %c_real_20, i16 %c_imag_20, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:151]   --->   Operation 983 'call' 'call_ret18' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 984 [1/21] (3.69ns)   --->   "%w_real_10 = call i14 @cos<16, 4>, i14 8341" [FFT32_check.cpp:149]   --->   Operation 984 'call' 'w_real_10' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 985 [1/21] (1.81ns)   --->   "%w_imag_10 = call i14 @sin<16, 4>, i14 8341" [FFT32_check.cpp:150]   --->   Operation 985 'call' 'w_imag_10' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 986 [3/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 986 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 987 [3/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 987 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 988 [5/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 988 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 989 [5/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 989 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 990 [7/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 990 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 991 [7/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 991 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 992 [9/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 992 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 993 [9/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 993 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 994 [11/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 994 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 995 [11/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 995 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.10>
ST_42 : Operation 996 [2/5] (5.58ns)   --->   "%cmul_ret7 = call i32 @cmul, i16 %stage0_real_9_2, i16 %stage0_imag_9_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 996 'call' 'cmul_ret7' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 997 [3/5] (5.58ns)   --->   "%cmul_ret8 = call i32 @cmul, i16 %stage0_real_10_2, i16 %stage0_imag_10_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 997 'call' 'cmul_ret8' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 998 [4/5] (5.58ns)   --->   "%cmul_ret9 = call i32 @cmul, i16 %stage0_real_11_2, i16 %stage0_imag_11_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 998 'call' 'cmul_ret9' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 999 [1/5] (2.10ns)   --->   "%cmul_ret18 = call i32 @cmul, i16 %stage0_real_23_2, i16 %stage0_imag_23_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:132]   --->   Operation 999 'call' 'cmul_ret18' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1000 [1/1] (0.00ns)   --->   "%d_real_10 = extractvalue i32 %cmul_ret18" [FFT32_check.cpp:132]   --->   Operation 1000 'extractvalue' 'd_real_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1001 [1/1] (0.00ns)   --->   "%d_imag_10 = extractvalue i32 %cmul_ret18" [FFT32_check.cpp:132]   --->   Operation 1001 'extractvalue' 'd_imag_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1002 [1/1] (4.15ns)   --->   "%call_ret13 = call i128 @radix4_bfly.1, i16 %stage0_real_20_2, i16 %stage0_imag_20_2, i16 %b_real_10, i16 %b_imag_10, i16 %c_real_10, i16 %c_imag_10, i16 %d_real_10, i16 %d_imag_10" [FFT32_check.cpp:133]   --->   Operation 1002 'call' 'call_ret13' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1003 [1/1] (0.00ns)   --->   "%a_real_19 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1003 'extractvalue' 'a_real_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1004 [1/1] (0.00ns)   --->   "%a_imag_19 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1004 'extractvalue' 'a_imag_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1005 [1/1] (0.00ns)   --->   "%b_real_21 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1005 'extractvalue' 'b_real_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1006 [1/1] (0.00ns)   --->   "%b_imag_21 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1006 'extractvalue' 'b_imag_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1007 [1/1] (0.00ns)   --->   "%c_real_21 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1007 'extractvalue' 'c_real_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1008 [1/1] (0.00ns)   --->   "%c_imag_21 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1008 'extractvalue' 'c_imag_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1009 [1/1] (0.00ns)   --->   "%d_real_21 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1009 'extractvalue' 'd_real_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1010 [1/1] (0.00ns)   --->   "%d_imag_21 = extractvalue i128 %call_ret13" [FFT32_check.cpp:133]   --->   Operation 1010 'extractvalue' 'd_imag_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1011 [5/5] (6.60ns)   --->   "%cmul_ret19 = call i32 @cmul, i16 %stage0_real_25_2, i16 %stage0_imag_25_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1011 'call' 'cmul_ret19' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1012 [2/5] (5.58ns)   --->   "%call_ret17 = call i64 @radix2_bfly, i16 %b_real_16, i16 %b_imag_16, i16 %b_real_20, i16 %b_imag_20, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:151]   --->   Operation 1012 'call' 'call_ret17' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1013 [4/5] (5.58ns)   --->   "%call_ret18 = call i64 @radix2_bfly, i16 %c_real_16, i16 %c_imag_16, i16 %c_real_20, i16 %c_imag_20, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:151]   --->   Operation 1013 'call' 'call_ret18' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1014 [2/21] (7.10ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 1014 'call' 'w_real_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1015 [2/21] (7.10ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 1015 'call' 'w_imag_11' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1016 [4/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 1016 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1017 [4/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 1017 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1018 [6/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 1018 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1019 [6/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 1019 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1020 [8/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1020 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1021 [8/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1021 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1022 [10/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1022 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 1023 [10/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1023 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.10>
ST_43 : Operation 1024 [1/5] (2.10ns)   --->   "%cmul_ret7 = call i32 @cmul, i16 %stage0_real_9_2, i16 %stage0_imag_9_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 1024 'call' 'cmul_ret7' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1025 [1/1] (0.00ns)   --->   "%b_real_4 = extractvalue i32 %cmul_ret7" [FFT32_check.cpp:130]   --->   Operation 1025 'extractvalue' 'b_real_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1026 [1/1] (0.00ns)   --->   "%b_imag_4 = extractvalue i32 %cmul_ret7" [FFT32_check.cpp:130]   --->   Operation 1026 'extractvalue' 'b_imag_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1027 [2/5] (5.58ns)   --->   "%cmul_ret8 = call i32 @cmul, i16 %stage0_real_10_2, i16 %stage0_imag_10_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1027 'call' 'cmul_ret8' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1028 [3/5] (5.58ns)   --->   "%cmul_ret9 = call i32 @cmul, i16 %stage0_real_11_2, i16 %stage0_imag_11_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1028 'call' 'cmul_ret9' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1029 [4/5] (5.58ns)   --->   "%cmul_ret19 = call i32 @cmul, i16 %stage0_real_25_2, i16 %stage0_imag_25_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1029 'call' 'cmul_ret19' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1030 [5/5] (6.60ns)   --->   "%cmul_ret20 = call i32 @cmul, i16 %stage0_real_26_2, i16 %stage0_imag_26_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1030 'call' 'cmul_ret20' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1031 [1/5] (4.17ns)   --->   "%call_ret17 = call i64 @radix2_bfly, i16 %b_real_16, i16 %b_imag_16, i16 %b_real_20, i16 %b_imag_20, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:151]   --->   Operation 1031 'call' 'call_ret17' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1032 [1/1] (0.00ns)   --->   "%stage2_real_1_1 = extractvalue i64 %call_ret17" [FFT32_check.cpp:151]   --->   Operation 1032 'extractvalue' 'stage2_real_1_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1033 [1/1] (0.00ns)   --->   "%stage2_imag_1_1 = extractvalue i64 %call_ret17" [FFT32_check.cpp:151]   --->   Operation 1033 'extractvalue' 'stage2_imag_1_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1034 [1/1] (0.00ns)   --->   "%stage2_real_17_1 = extractvalue i64 %call_ret17" [FFT32_check.cpp:151]   --->   Operation 1034 'extractvalue' 'stage2_real_17_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1035 [1/1] (0.00ns)   --->   "%stage2_imag_17_1 = extractvalue i64 %call_ret17" [FFT32_check.cpp:151]   --->   Operation 1035 'extractvalue' 'stage2_imag_17_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1036 [3/5] (5.58ns)   --->   "%call_ret18 = call i64 @radix2_bfly, i16 %c_real_16, i16 %c_imag_16, i16 %c_real_20, i16 %c_imag_20, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:151]   --->   Operation 1036 'call' 'call_ret18' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1037 [5/5] (6.53ns)   --->   "%call_ret19 = call i64 @radix2_bfly, i16 %d_real_16, i16 %d_imag_16, i16 %d_real_20, i16 %d_imag_20, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:151]   --->   Operation 1037 'call' 'call_ret19' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1038 [1/21] (3.69ns)   --->   "%w_real_11 = call i14 @cos<16, 4>, i14 7537" [FFT32_check.cpp:149]   --->   Operation 1038 'call' 'w_real_11' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1039 [1/21] (1.81ns)   --->   "%w_imag_11 = call i14 @sin<16, 4>, i14 7537" [FFT32_check.cpp:150]   --->   Operation 1039 'call' 'w_imag_11' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1040 [3/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 1040 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1041 [3/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 1041 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1042 [5/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 1042 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1043 [5/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 1043 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1044 [7/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1044 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1045 [7/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1045 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1046 [9/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1046 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 1047 [9/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1047 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.10>
ST_44 : Operation 1048 [1/5] (2.10ns)   --->   "%cmul_ret8 = call i32 @cmul, i16 %stage0_real_10_2, i16 %stage0_imag_10_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1048 'call' 'cmul_ret8' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1049 [1/1] (0.00ns)   --->   "%c_real_4 = extractvalue i32 %cmul_ret8" [FFT32_check.cpp:131]   --->   Operation 1049 'extractvalue' 'c_real_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1050 [1/1] (0.00ns)   --->   "%c_imag_4 = extractvalue i32 %cmul_ret8" [FFT32_check.cpp:131]   --->   Operation 1050 'extractvalue' 'c_imag_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1051 [2/5] (5.58ns)   --->   "%cmul_ret9 = call i32 @cmul, i16 %stage0_real_11_2, i16 %stage0_imag_11_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1051 'call' 'cmul_ret9' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1052 [3/5] (5.58ns)   --->   "%cmul_ret19 = call i32 @cmul, i16 %stage0_real_25_2, i16 %stage0_imag_25_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1052 'call' 'cmul_ret19' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1053 [4/5] (5.58ns)   --->   "%cmul_ret20 = call i32 @cmul, i16 %stage0_real_26_2, i16 %stage0_imag_26_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1053 'call' 'cmul_ret20' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1054 [5/5] (6.60ns)   --->   "%cmul_ret21 = call i32 @cmul, i16 %stage0_real_27_2, i16 %stage0_imag_27_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1054 'call' 'cmul_ret21' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1055 [2/5] (5.58ns)   --->   "%call_ret18 = call i64 @radix2_bfly, i16 %c_real_16, i16 %c_imag_16, i16 %c_real_20, i16 %c_imag_20, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:151]   --->   Operation 1055 'call' 'call_ret18' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1056 [4/5] (5.58ns)   --->   "%call_ret19 = call i64 @radix2_bfly, i16 %d_real_16, i16 %d_imag_16, i16 %d_real_20, i16 %d_imag_20, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:151]   --->   Operation 1056 'call' 'call_ret19' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1057 [2/21] (7.10ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 1057 'call' 'w_real_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1058 [2/21] (7.10ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 1058 'call' 'w_imag_12' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1059 [4/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 1059 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1060 [4/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 1060 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1061 [6/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1061 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1062 [6/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1062 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1063 [8/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1063 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 1064 [8/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1064 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.10>
ST_45 : Operation 1065 [1/5] (2.10ns)   --->   "%cmul_ret9 = call i32 @cmul, i16 %stage0_real_11_2, i16 %stage0_imag_11_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1065 'call' 'cmul_ret9' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1066 [1/1] (0.00ns)   --->   "%d_real_4 = extractvalue i32 %cmul_ret9" [FFT32_check.cpp:132]   --->   Operation 1066 'extractvalue' 'd_real_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1067 [1/1] (0.00ns)   --->   "%d_imag_4 = extractvalue i32 %cmul_ret9" [FFT32_check.cpp:132]   --->   Operation 1067 'extractvalue' 'd_imag_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1068 [1/1] (4.15ns)   --->   "%call_ret10 = call i128 @radix4_bfly.1, i16 %stage0_real_8_2, i16 %stage0_imag_8_2, i16 %b_real_4, i16 %b_imag_4, i16 %c_real_4, i16 %c_imag_4, i16 %d_real_4, i16 %d_imag_4" [FFT32_check.cpp:133]   --->   Operation 1068 'call' 'call_ret10' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1069 [1/1] (0.00ns)   --->   "%a_real_16 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1069 'extractvalue' 'a_real_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1070 [1/1] (0.00ns)   --->   "%a_imag_16 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1070 'extractvalue' 'a_imag_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1071 [1/1] (0.00ns)   --->   "%b_real_18 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1071 'extractvalue' 'b_real_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1072 [1/1] (0.00ns)   --->   "%b_imag_18 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1072 'extractvalue' 'b_imag_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1073 [1/1] (0.00ns)   --->   "%c_real_18 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1073 'extractvalue' 'c_real_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1074 [1/1] (0.00ns)   --->   "%c_imag_18 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1074 'extractvalue' 'c_imag_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1075 [1/1] (0.00ns)   --->   "%d_real_18 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1075 'extractvalue' 'd_real_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1076 [1/1] (0.00ns)   --->   "%d_imag_18 = extractvalue i128 %call_ret10" [FFT32_check.cpp:133]   --->   Operation 1076 'extractvalue' 'd_imag_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1077 [5/5] (6.60ns)   --->   "%cmul_ret10 = call i32 @cmul, i16 %stage0_real_13_2, i16 %stage0_imag_13_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 1077 'call' 'cmul_ret10' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1078 [2/5] (5.58ns)   --->   "%cmul_ret19 = call i32 @cmul, i16 %stage0_real_25_2, i16 %stage0_imag_25_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1078 'call' 'cmul_ret19' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1079 [3/5] (5.58ns)   --->   "%cmul_ret20 = call i32 @cmul, i16 %stage0_real_26_2, i16 %stage0_imag_26_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1079 'call' 'cmul_ret20' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1080 [4/5] (5.58ns)   --->   "%cmul_ret21 = call i32 @cmul, i16 %stage0_real_27_2, i16 %stage0_imag_27_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1080 'call' 'cmul_ret21' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1081 [1/5] (4.17ns)   --->   "%call_ret18 = call i64 @radix2_bfly, i16 %c_real_16, i16 %c_imag_16, i16 %c_real_20, i16 %c_imag_20, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:151]   --->   Operation 1081 'call' 'call_ret18' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1082 [1/1] (0.00ns)   --->   "%stage2_real_2_1 = extractvalue i64 %call_ret18" [FFT32_check.cpp:151]   --->   Operation 1082 'extractvalue' 'stage2_real_2_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1083 [1/1] (0.00ns)   --->   "%stage2_imag_2_1 = extractvalue i64 %call_ret18" [FFT32_check.cpp:151]   --->   Operation 1083 'extractvalue' 'stage2_imag_2_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1084 [1/1] (0.00ns)   --->   "%stage2_real_18_1 = extractvalue i64 %call_ret18" [FFT32_check.cpp:151]   --->   Operation 1084 'extractvalue' 'stage2_real_18_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1085 [1/1] (0.00ns)   --->   "%stage2_imag_18_1 = extractvalue i64 %call_ret18" [FFT32_check.cpp:151]   --->   Operation 1085 'extractvalue' 'stage2_imag_18_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1086 [3/5] (5.58ns)   --->   "%call_ret19 = call i64 @radix2_bfly, i16 %d_real_16, i16 %d_imag_16, i16 %d_real_20, i16 %d_imag_20, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:151]   --->   Operation 1086 'call' 'call_ret19' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1087 [5/5] (6.53ns)   --->   "%call_ret20 = call i64 @radix2_bfly, i16 %a_real_15, i16 %a_imag_15, i16 %a_real_19, i16 %a_imag_19, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:151]   --->   Operation 1087 'call' 'call_ret20' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1088 [1/21] (3.69ns)   --->   "%w_real_12 = call i14 @cos<16, 4>, i14 6733" [FFT32_check.cpp:149]   --->   Operation 1088 'call' 'w_real_12' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1089 [1/21] (1.81ns)   --->   "%w_imag_12 = call i14 @sin<16, 4>, i14 6733" [FFT32_check.cpp:150]   --->   Operation 1089 'call' 'w_imag_12' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1090 [3/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 1090 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1091 [3/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 1091 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1092 [5/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1092 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1093 [5/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1093 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1094 [7/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1094 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 1095 [7/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1095 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.10>
ST_46 : Operation 1096 [4/5] (5.58ns)   --->   "%cmul_ret10 = call i32 @cmul, i16 %stage0_real_13_2, i16 %stage0_imag_13_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 1096 'call' 'cmul_ret10' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1097 [5/5] (6.60ns)   --->   "%cmul_ret11 = call i32 @cmul, i16 %stage0_real_14_2, i16 %stage0_imag_14_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1097 'call' 'cmul_ret11' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1098 [1/5] (2.10ns)   --->   "%cmul_ret19 = call i32 @cmul, i16 %stage0_real_25_2, i16 %stage0_imag_25_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1098 'call' 'cmul_ret19' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1099 [1/1] (0.00ns)   --->   "%b_real_12 = extractvalue i32 %cmul_ret19" [FFT32_check.cpp:130]   --->   Operation 1099 'extractvalue' 'b_real_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1100 [1/1] (0.00ns)   --->   "%b_imag_12 = extractvalue i32 %cmul_ret19" [FFT32_check.cpp:130]   --->   Operation 1100 'extractvalue' 'b_imag_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1101 [2/5] (5.58ns)   --->   "%cmul_ret20 = call i32 @cmul, i16 %stage0_real_26_2, i16 %stage0_imag_26_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1101 'call' 'cmul_ret20' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1102 [3/5] (5.58ns)   --->   "%cmul_ret21 = call i32 @cmul, i16 %stage0_real_27_2, i16 %stage0_imag_27_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1102 'call' 'cmul_ret21' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1103 [2/5] (5.58ns)   --->   "%call_ret19 = call i64 @radix2_bfly, i16 %d_real_16, i16 %d_imag_16, i16 %d_real_20, i16 %d_imag_20, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:151]   --->   Operation 1103 'call' 'call_ret19' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1104 [4/5] (5.58ns)   --->   "%call_ret20 = call i64 @radix2_bfly, i16 %a_real_15, i16 %a_imag_15, i16 %a_real_19, i16 %a_imag_19, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:151]   --->   Operation 1104 'call' 'call_ret20' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1105 [2/21] (7.10ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 1105 'call' 'w_real_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1106 [2/21] (7.10ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 1106 'call' 'w_imag_13' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1107 [4/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1107 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1108 [4/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1108 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1109 [6/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1109 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 1110 [6/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1110 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.10>
ST_47 : Operation 1111 [3/5] (5.58ns)   --->   "%cmul_ret10 = call i32 @cmul, i16 %stage0_real_13_2, i16 %stage0_imag_13_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 1111 'call' 'cmul_ret10' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1112 [4/5] (5.58ns)   --->   "%cmul_ret11 = call i32 @cmul, i16 %stage0_real_14_2, i16 %stage0_imag_14_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1112 'call' 'cmul_ret11' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1113 [5/5] (6.60ns)   --->   "%cmul_ret12 = call i32 @cmul, i16 %stage0_real_15_2, i16 %stage0_imag_15_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1113 'call' 'cmul_ret12' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1114 [1/5] (2.10ns)   --->   "%cmul_ret20 = call i32 @cmul, i16 %stage0_real_26_2, i16 %stage0_imag_26_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1114 'call' 'cmul_ret20' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1115 [1/1] (0.00ns)   --->   "%c_real_12 = extractvalue i32 %cmul_ret20" [FFT32_check.cpp:131]   --->   Operation 1115 'extractvalue' 'c_real_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1116 [1/1] (0.00ns)   --->   "%c_imag_12 = extractvalue i32 %cmul_ret20" [FFT32_check.cpp:131]   --->   Operation 1116 'extractvalue' 'c_imag_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1117 [2/5] (5.58ns)   --->   "%cmul_ret21 = call i32 @cmul, i16 %stage0_real_27_2, i16 %stage0_imag_27_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1117 'call' 'cmul_ret21' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1118 [1/5] (4.17ns)   --->   "%call_ret19 = call i64 @radix2_bfly, i16 %d_real_16, i16 %d_imag_16, i16 %d_real_20, i16 %d_imag_20, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:151]   --->   Operation 1118 'call' 'call_ret19' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1119 [1/1] (0.00ns)   --->   "%stage2_real_3_1 = extractvalue i64 %call_ret19" [FFT32_check.cpp:151]   --->   Operation 1119 'extractvalue' 'stage2_real_3_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1120 [1/1] (0.00ns)   --->   "%stage2_imag_3_1 = extractvalue i64 %call_ret19" [FFT32_check.cpp:151]   --->   Operation 1120 'extractvalue' 'stage2_imag_3_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1121 [1/1] (0.00ns)   --->   "%stage2_real_19_1 = extractvalue i64 %call_ret19" [FFT32_check.cpp:151]   --->   Operation 1121 'extractvalue' 'stage2_real_19_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1122 [1/1] (0.00ns)   --->   "%stage2_imag_19_1 = extractvalue i64 %call_ret19" [FFT32_check.cpp:151]   --->   Operation 1122 'extractvalue' 'stage2_imag_19_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1123 [3/5] (5.58ns)   --->   "%call_ret20 = call i64 @radix2_bfly, i16 %a_real_15, i16 %a_imag_15, i16 %a_real_19, i16 %a_imag_19, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:151]   --->   Operation 1123 'call' 'call_ret20' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1124 [5/5] (6.53ns)   --->   "%call_ret21 = call i64 @radix2_bfly, i16 %b_real_17, i16 %b_imag_17, i16 %b_real_21, i16 %b_imag_21, i14 %w_real_5, i14 %w_imag_5" [FFT32_check.cpp:151]   --->   Operation 1124 'call' 'call_ret21' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1125 [1/21] (3.69ns)   --->   "%w_real_13 = call i14 @cos<16, 4>, i14 5928" [FFT32_check.cpp:149]   --->   Operation 1125 'call' 'w_real_13' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1126 [1/21] (1.81ns)   --->   "%w_imag_13 = call i14 @sin<16, 4>, i14 5928" [FFT32_check.cpp:150]   --->   Operation 1126 'call' 'w_imag_13' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1127 [3/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1127 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1128 [3/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1128 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1129 [5/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1129 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 1130 [5/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1130 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.10>
ST_48 : Operation 1131 [2/5] (5.58ns)   --->   "%cmul_ret10 = call i32 @cmul, i16 %stage0_real_13_2, i16 %stage0_imag_13_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 1131 'call' 'cmul_ret10' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1132 [3/5] (5.58ns)   --->   "%cmul_ret11 = call i32 @cmul, i16 %stage0_real_14_2, i16 %stage0_imag_14_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1132 'call' 'cmul_ret11' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1133 [4/5] (5.58ns)   --->   "%cmul_ret12 = call i32 @cmul, i16 %stage0_real_15_2, i16 %stage0_imag_15_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1133 'call' 'cmul_ret12' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1134 [1/5] (2.10ns)   --->   "%cmul_ret21 = call i32 @cmul, i16 %stage0_real_27_2, i16 %stage0_imag_27_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1134 'call' 'cmul_ret21' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1135 [1/1] (0.00ns)   --->   "%d_real_12 = extractvalue i32 %cmul_ret21" [FFT32_check.cpp:132]   --->   Operation 1135 'extractvalue' 'd_real_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1136 [1/1] (0.00ns)   --->   "%d_imag_12 = extractvalue i32 %cmul_ret21" [FFT32_check.cpp:132]   --->   Operation 1136 'extractvalue' 'd_imag_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1137 [1/1] (4.15ns)   --->   "%call_ret14 = call i128 @radix4_bfly.1, i16 %stage0_real_24_2, i16 %stage0_imag_24_2, i16 %b_real_12, i16 %b_imag_12, i16 %c_real_12, i16 %c_imag_12, i16 %d_real_12, i16 %d_imag_12" [FFT32_check.cpp:133]   --->   Operation 1137 'call' 'call_ret14' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1138 [1/1] (0.00ns)   --->   "%a_real_20 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1138 'extractvalue' 'a_real_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1139 [1/1] (0.00ns)   --->   "%a_imag_20 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1139 'extractvalue' 'a_imag_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1140 [1/1] (0.00ns)   --->   "%b_real_22 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1140 'extractvalue' 'b_real_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1141 [1/1] (0.00ns)   --->   "%b_imag_22 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1141 'extractvalue' 'b_imag_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1142 [1/1] (0.00ns)   --->   "%c_real_22 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1142 'extractvalue' 'c_real_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1143 [1/1] (0.00ns)   --->   "%c_imag_22 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1143 'extractvalue' 'c_imag_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1144 [1/1] (0.00ns)   --->   "%d_real_22 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1144 'extractvalue' 'd_real_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1145 [1/1] (0.00ns)   --->   "%d_imag_22 = extractvalue i128 %call_ret14" [FFT32_check.cpp:133]   --->   Operation 1145 'extractvalue' 'd_imag_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1146 [5/5] (6.60ns)   --->   "%cmul_ret22 = call i32 @cmul, i16 %stage0_real_29_2, i16 %stage0_imag_29_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1146 'call' 'cmul_ret22' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1147 [2/5] (5.58ns)   --->   "%call_ret20 = call i64 @radix2_bfly, i16 %a_real_15, i16 %a_imag_15, i16 %a_real_19, i16 %a_imag_19, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:151]   --->   Operation 1147 'call' 'call_ret20' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1148 [4/5] (5.58ns)   --->   "%call_ret21 = call i64 @radix2_bfly, i16 %b_real_17, i16 %b_imag_17, i16 %b_real_21, i16 %b_imag_21, i14 %w_real_5, i14 %w_imag_5" [FFT32_check.cpp:151]   --->   Operation 1148 'call' 'call_ret21' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1149 [2/21] (7.10ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1149 'call' 'w_real_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1150 [2/21] (7.10ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1150 'call' 'w_imag_14' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1151 [4/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1151 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 1152 [4/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1152 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.10>
ST_49 : Operation 1153 [1/5] (2.10ns)   --->   "%cmul_ret10 = call i32 @cmul, i16 %stage0_real_13_2, i16 %stage0_imag_13_2, i14 %w_real_1, i14 %w_imag_1" [FFT32_check.cpp:130]   --->   Operation 1153 'call' 'cmul_ret10' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1154 [1/1] (0.00ns)   --->   "%b_real_6 = extractvalue i32 %cmul_ret10" [FFT32_check.cpp:130]   --->   Operation 1154 'extractvalue' 'b_real_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1155 [1/1] (0.00ns)   --->   "%b_imag_6 = extractvalue i32 %cmul_ret10" [FFT32_check.cpp:130]   --->   Operation 1155 'extractvalue' 'b_imag_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1156 [2/5] (5.58ns)   --->   "%cmul_ret11 = call i32 @cmul, i16 %stage0_real_14_2, i16 %stage0_imag_14_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1156 'call' 'cmul_ret11' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1157 [3/5] (5.58ns)   --->   "%cmul_ret12 = call i32 @cmul, i16 %stage0_real_15_2, i16 %stage0_imag_15_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1157 'call' 'cmul_ret12' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1158 [4/5] (5.58ns)   --->   "%cmul_ret22 = call i32 @cmul, i16 %stage0_real_29_2, i16 %stage0_imag_29_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1158 'call' 'cmul_ret22' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1159 [5/5] (6.60ns)   --->   "%cmul_ret23 = call i32 @cmul, i16 %stage0_real_30_2, i16 %stage0_imag_30_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1159 'call' 'cmul_ret23' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1160 [1/5] (4.17ns)   --->   "%call_ret20 = call i64 @radix2_bfly, i16 %a_real_15, i16 %a_imag_15, i16 %a_real_19, i16 %a_imag_19, i14 %w_real_4, i14 %w_imag_4" [FFT32_check.cpp:151]   --->   Operation 1160 'call' 'call_ret20' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1161 [1/1] (0.00ns)   --->   "%stage2_real_4_1 = extractvalue i64 %call_ret20" [FFT32_check.cpp:151]   --->   Operation 1161 'extractvalue' 'stage2_real_4_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1162 [1/1] (0.00ns)   --->   "%stage2_imag_4_1 = extractvalue i64 %call_ret20" [FFT32_check.cpp:151]   --->   Operation 1162 'extractvalue' 'stage2_imag_4_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1163 [1/1] (0.00ns)   --->   "%stage2_real_20_1 = extractvalue i64 %call_ret20" [FFT32_check.cpp:151]   --->   Operation 1163 'extractvalue' 'stage2_real_20_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1164 [1/1] (0.00ns)   --->   "%stage2_imag_20_1 = extractvalue i64 %call_ret20" [FFT32_check.cpp:151]   --->   Operation 1164 'extractvalue' 'stage2_imag_20_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1165 [3/5] (5.58ns)   --->   "%call_ret21 = call i64 @radix2_bfly, i16 %b_real_17, i16 %b_imag_17, i16 %b_real_21, i16 %b_imag_21, i14 %w_real_5, i14 %w_imag_5" [FFT32_check.cpp:151]   --->   Operation 1165 'call' 'call_ret21' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1166 [5/5] (6.53ns)   --->   "%call_ret22 = call i64 @radix2_bfly, i16 %c_real_17, i16 %c_imag_17, i16 %c_real_21, i16 %c_imag_21, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:151]   --->   Operation 1166 'call' 'call_ret22' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1167 [1/21] (3.69ns)   --->   "%w_real_14 = call i14 @cos<16, 4>, i14 5124" [FFT32_check.cpp:149]   --->   Operation 1167 'call' 'w_real_14' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1168 [1/21] (1.81ns)   --->   "%w_imag_14 = call i14 @sin<16, 4>, i14 5124" [FFT32_check.cpp:150]   --->   Operation 1168 'call' 'w_imag_14' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1169 [3/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1169 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 1170 [3/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1170 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.10>
ST_50 : Operation 1171 [1/5] (2.10ns)   --->   "%cmul_ret11 = call i32 @cmul, i16 %stage0_real_14_2, i16 %stage0_imag_14_2, i14 %w_real_2, i14 %w_imag_2" [FFT32_check.cpp:131]   --->   Operation 1171 'call' 'cmul_ret11' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1172 [1/1] (0.00ns)   --->   "%c_real_6 = extractvalue i32 %cmul_ret11" [FFT32_check.cpp:131]   --->   Operation 1172 'extractvalue' 'c_real_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1173 [1/1] (0.00ns)   --->   "%c_imag_6 = extractvalue i32 %cmul_ret11" [FFT32_check.cpp:131]   --->   Operation 1173 'extractvalue' 'c_imag_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1174 [2/5] (5.58ns)   --->   "%cmul_ret12 = call i32 @cmul, i16 %stage0_real_15_2, i16 %stage0_imag_15_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1174 'call' 'cmul_ret12' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1175 [3/5] (5.58ns)   --->   "%cmul_ret22 = call i32 @cmul, i16 %stage0_real_29_2, i16 %stage0_imag_29_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1175 'call' 'cmul_ret22' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1176 [4/5] (5.58ns)   --->   "%cmul_ret23 = call i32 @cmul, i16 %stage0_real_30_2, i16 %stage0_imag_30_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1176 'call' 'cmul_ret23' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1177 [5/5] (6.60ns)   --->   "%cmul_ret = call i32 @cmul, i16 %stage0_real_31_2, i16 %stage0_imag_31_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1177 'call' 'cmul_ret' <Predicate = true> <Delay = 6.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1178 [2/5] (5.58ns)   --->   "%call_ret21 = call i64 @radix2_bfly, i16 %b_real_17, i16 %b_imag_17, i16 %b_real_21, i16 %b_imag_21, i14 %w_real_5, i14 %w_imag_5" [FFT32_check.cpp:151]   --->   Operation 1178 'call' 'call_ret21' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1179 [4/5] (5.58ns)   --->   "%call_ret22 = call i64 @radix2_bfly, i16 %c_real_17, i16 %c_imag_17, i16 %c_real_21, i16 %c_imag_21, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:151]   --->   Operation 1179 'call' 'call_ret22' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1180 [2/21] (7.10ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1180 'call' 'w_real_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1181 [2/21] (7.10ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1181 'call' 'w_imag_15' <Predicate = true> <Delay = 7.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.53>
ST_51 : Operation 1182 [1/5] (2.10ns)   --->   "%cmul_ret12 = call i32 @cmul, i16 %stage0_real_15_2, i16 %stage0_imag_15_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:132]   --->   Operation 1182 'call' 'cmul_ret12' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1183 [1/1] (0.00ns)   --->   "%d_real_6 = extractvalue i32 %cmul_ret12" [FFT32_check.cpp:132]   --->   Operation 1183 'extractvalue' 'd_real_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1184 [1/1] (0.00ns)   --->   "%d_imag_6 = extractvalue i32 %cmul_ret12" [FFT32_check.cpp:132]   --->   Operation 1184 'extractvalue' 'd_imag_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1185 [1/1] (4.15ns)   --->   "%call_ret11 = call i128 @radix4_bfly.1, i16 %stage0_real_12_2, i16 %stage0_imag_12_2, i16 %b_real_6, i16 %b_imag_6, i16 %c_real_6, i16 %c_imag_6, i16 %d_real_6, i16 %d_imag_6" [FFT32_check.cpp:133]   --->   Operation 1185 'call' 'call_ret11' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1186 [1/1] (0.00ns)   --->   "%a_real_17 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1186 'extractvalue' 'a_real_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1187 [1/1] (0.00ns)   --->   "%a_imag_17 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1187 'extractvalue' 'a_imag_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1188 [1/1] (0.00ns)   --->   "%b_real_19 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1188 'extractvalue' 'b_real_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1189 [1/1] (0.00ns)   --->   "%b_imag_19 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1189 'extractvalue' 'b_imag_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1190 [1/1] (0.00ns)   --->   "%c_real_19 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1190 'extractvalue' 'c_real_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1191 [1/1] (0.00ns)   --->   "%c_imag_19 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1191 'extractvalue' 'c_imag_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1192 [1/1] (0.00ns)   --->   "%d_real_19 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1192 'extractvalue' 'd_real_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1193 [1/1] (0.00ns)   --->   "%d_imag_19 = extractvalue i128 %call_ret11" [FFT32_check.cpp:133]   --->   Operation 1193 'extractvalue' 'd_imag_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1194 [2/5] (5.58ns)   --->   "%cmul_ret22 = call i32 @cmul, i16 %stage0_real_29_2, i16 %stage0_imag_29_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1194 'call' 'cmul_ret22' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1195 [3/5] (5.58ns)   --->   "%cmul_ret23 = call i32 @cmul, i16 %stage0_real_30_2, i16 %stage0_imag_30_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1195 'call' 'cmul_ret23' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1196 [4/5] (5.58ns)   --->   "%cmul_ret = call i32 @cmul, i16 %stage0_real_31_2, i16 %stage0_imag_31_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1196 'call' 'cmul_ret' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1197 [1/5] (4.17ns)   --->   "%call_ret21 = call i64 @radix2_bfly, i16 %b_real_17, i16 %b_imag_17, i16 %b_real_21, i16 %b_imag_21, i14 %w_real_5, i14 %w_imag_5" [FFT32_check.cpp:151]   --->   Operation 1197 'call' 'call_ret21' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1198 [1/1] (0.00ns)   --->   "%stage2_real_5_1 = extractvalue i64 %call_ret21" [FFT32_check.cpp:151]   --->   Operation 1198 'extractvalue' 'stage2_real_5_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1199 [1/1] (0.00ns)   --->   "%stage2_imag_5_1 = extractvalue i64 %call_ret21" [FFT32_check.cpp:151]   --->   Operation 1199 'extractvalue' 'stage2_imag_5_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1200 [1/1] (0.00ns)   --->   "%stage2_real_21_1 = extractvalue i64 %call_ret21" [FFT32_check.cpp:151]   --->   Operation 1200 'extractvalue' 'stage2_real_21_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1201 [1/1] (0.00ns)   --->   "%stage2_imag_21_1 = extractvalue i64 %call_ret21" [FFT32_check.cpp:151]   --->   Operation 1201 'extractvalue' 'stage2_imag_21_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1202 [3/5] (5.58ns)   --->   "%call_ret22 = call i64 @radix2_bfly, i16 %c_real_17, i16 %c_imag_17, i16 %c_real_21, i16 %c_imag_21, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:151]   --->   Operation 1202 'call' 'call_ret22' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1203 [5/5] (6.53ns)   --->   "%call_ret23 = call i64 @radix2_bfly, i16 %d_real_17, i16 %d_imag_17, i16 %d_real_21, i16 %d_imag_21, i14 %w_real_7, i14 %w_imag_7" [FFT32_check.cpp:151]   --->   Operation 1203 'call' 'call_ret23' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1204 [1/21] (3.69ns)   --->   "%w_real_15 = call i14 @cos<16, 4>, i14 4320" [FFT32_check.cpp:149]   --->   Operation 1204 'call' 'w_real_15' <Predicate = true> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1205 [1/21] (1.81ns)   --->   "%w_imag_15 = call i14 @sin<16, 4>, i14 4320" [FFT32_check.cpp:150]   --->   Operation 1205 'call' 'w_imag_15' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 5.58>
ST_52 : Operation 1206 [1/5] (2.10ns)   --->   "%cmul_ret22 = call i32 @cmul, i16 %stage0_real_29_2, i16 %stage0_imag_29_2, i14 %w_real_3, i14 %w_imag_3" [FFT32_check.cpp:130]   --->   Operation 1206 'call' 'cmul_ret22' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1207 [1/1] (0.00ns)   --->   "%b_real_14 = extractvalue i32 %cmul_ret22" [FFT32_check.cpp:130]   --->   Operation 1207 'extractvalue' 'b_real_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1208 [1/1] (0.00ns)   --->   "%b_imag_14 = extractvalue i32 %cmul_ret22" [FFT32_check.cpp:130]   --->   Operation 1208 'extractvalue' 'b_imag_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1209 [2/5] (5.58ns)   --->   "%cmul_ret23 = call i32 @cmul, i16 %stage0_real_30_2, i16 %stage0_imag_30_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1209 'call' 'cmul_ret23' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1210 [3/5] (5.58ns)   --->   "%cmul_ret = call i32 @cmul, i16 %stage0_real_31_2, i16 %stage0_imag_31_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1210 'call' 'cmul_ret' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1211 [2/5] (5.58ns)   --->   "%call_ret22 = call i64 @radix2_bfly, i16 %c_real_17, i16 %c_imag_17, i16 %c_real_21, i16 %c_imag_21, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:151]   --->   Operation 1211 'call' 'call_ret22' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1212 [4/5] (5.58ns)   --->   "%call_ret23 = call i64 @radix2_bfly, i16 %d_real_17, i16 %d_imag_17, i16 %d_real_21, i16 %d_imag_21, i14 %w_real_7, i14 %w_imag_7" [FFT32_check.cpp:151]   --->   Operation 1212 'call' 'call_ret23' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 6.53>
ST_53 : Operation 1213 [1/5] (2.10ns)   --->   "%cmul_ret23 = call i32 @cmul, i16 %stage0_real_30_2, i16 %stage0_imag_30_2, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:131]   --->   Operation 1213 'call' 'cmul_ret23' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1214 [1/1] (0.00ns)   --->   "%c_real_14 = extractvalue i32 %cmul_ret23" [FFT32_check.cpp:131]   --->   Operation 1214 'extractvalue' 'c_real_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1215 [1/1] (0.00ns)   --->   "%c_imag_14 = extractvalue i32 %cmul_ret23" [FFT32_check.cpp:131]   --->   Operation 1215 'extractvalue' 'c_imag_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1216 [2/5] (5.58ns)   --->   "%cmul_ret = call i32 @cmul, i16 %stage0_real_31_2, i16 %stage0_imag_31_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1216 'call' 'cmul_ret' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1217 [1/5] (4.17ns)   --->   "%call_ret22 = call i64 @radix2_bfly, i16 %c_real_17, i16 %c_imag_17, i16 %c_real_21, i16 %c_imag_21, i14 %w_real_6, i14 %w_imag_6" [FFT32_check.cpp:151]   --->   Operation 1217 'call' 'call_ret22' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1218 [1/1] (0.00ns)   --->   "%stage2_real_6_1 = extractvalue i64 %call_ret22" [FFT32_check.cpp:151]   --->   Operation 1218 'extractvalue' 'stage2_real_6_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1219 [1/1] (0.00ns)   --->   "%stage2_imag_6_1 = extractvalue i64 %call_ret22" [FFT32_check.cpp:151]   --->   Operation 1219 'extractvalue' 'stage2_imag_6_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1220 [1/1] (0.00ns)   --->   "%stage2_real_22_1 = extractvalue i64 %call_ret22" [FFT32_check.cpp:151]   --->   Operation 1220 'extractvalue' 'stage2_real_22_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1221 [1/1] (0.00ns)   --->   "%stage2_imag_22_1 = extractvalue i64 %call_ret22" [FFT32_check.cpp:151]   --->   Operation 1221 'extractvalue' 'stage2_imag_22_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1222 [3/5] (5.58ns)   --->   "%call_ret23 = call i64 @radix2_bfly, i16 %d_real_17, i16 %d_imag_17, i16 %d_real_21, i16 %d_imag_21, i14 %w_real_7, i14 %w_imag_7" [FFT32_check.cpp:151]   --->   Operation 1222 'call' 'call_ret23' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 1223 [5/5] (6.53ns)   --->   "%call_ret24 = call i64 @radix2_bfly, i16 %a_real_16, i16 %a_imag_16, i16 %a_real_20, i16 %a_imag_20, i14 %w_real_8, i14 %w_imag_8" [FFT32_check.cpp:151]   --->   Operation 1223 'call' 'call_ret24' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 6.25>
ST_54 : Operation 1224 [1/5] (2.10ns)   --->   "%cmul_ret = call i32 @cmul, i16 %stage0_real_31_2, i16 %stage0_imag_31_2, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:132]   --->   Operation 1224 'call' 'cmul_ret' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1225 [1/1] (0.00ns)   --->   "%d_real_14 = extractvalue i32 %cmul_ret" [FFT32_check.cpp:132]   --->   Operation 1225 'extractvalue' 'd_real_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1226 [1/1] (0.00ns)   --->   "%d_imag_14 = extractvalue i32 %cmul_ret" [FFT32_check.cpp:132]   --->   Operation 1226 'extractvalue' 'd_imag_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1227 [1/1] (4.15ns)   --->   "%call_ret15 = call i128 @radix4_bfly.1, i16 %stage0_real_28_2, i16 %stage0_imag_28_2, i16 %b_real_14, i16 %b_imag_14, i16 %c_real_14, i16 %c_imag_14, i16 %d_real_14, i16 %d_imag_14" [FFT32_check.cpp:133]   --->   Operation 1227 'call' 'call_ret15' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1228 [1/1] (0.00ns)   --->   "%a_real_21 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1228 'extractvalue' 'a_real_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1229 [1/1] (0.00ns)   --->   "%a_imag_21 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1229 'extractvalue' 'a_imag_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1230 [1/1] (0.00ns)   --->   "%b_real_23 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1230 'extractvalue' 'b_real_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1231 [1/1] (0.00ns)   --->   "%b_imag_23 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1231 'extractvalue' 'b_imag_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1232 [1/1] (0.00ns)   --->   "%c_real_23 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1232 'extractvalue' 'c_real_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1233 [1/1] (0.00ns)   --->   "%c_imag_23 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1233 'extractvalue' 'c_imag_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1234 [1/1] (0.00ns)   --->   "%d_real_23 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1234 'extractvalue' 'd_real_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1235 [1/1] (0.00ns)   --->   "%d_imag_23 = extractvalue i128 %call_ret15" [FFT32_check.cpp:133]   --->   Operation 1235 'extractvalue' 'd_imag_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1236 [2/5] (5.58ns)   --->   "%call_ret23 = call i64 @radix2_bfly, i16 %d_real_17, i16 %d_imag_17, i16 %d_real_21, i16 %d_imag_21, i14 %w_real_7, i14 %w_imag_7" [FFT32_check.cpp:151]   --->   Operation 1236 'call' 'call_ret23' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1237 [4/5] (5.58ns)   --->   "%call_ret24 = call i64 @radix2_bfly, i16 %a_real_16, i16 %a_imag_16, i16 %a_real_20, i16 %a_imag_20, i14 %w_real_8, i14 %w_imag_8" [FFT32_check.cpp:151]   --->   Operation 1237 'call' 'call_ret24' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 6.53>
ST_55 : Operation 1238 [1/5] (4.17ns)   --->   "%call_ret23 = call i64 @radix2_bfly, i16 %d_real_17, i16 %d_imag_17, i16 %d_real_21, i16 %d_imag_21, i14 %w_real_7, i14 %w_imag_7" [FFT32_check.cpp:151]   --->   Operation 1238 'call' 'call_ret23' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1239 [1/1] (0.00ns)   --->   "%stage2_real_7_1 = extractvalue i64 %call_ret23" [FFT32_check.cpp:151]   --->   Operation 1239 'extractvalue' 'stage2_real_7_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1240 [1/1] (0.00ns)   --->   "%stage2_imag_7_1 = extractvalue i64 %call_ret23" [FFT32_check.cpp:151]   --->   Operation 1240 'extractvalue' 'stage2_imag_7_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1241 [1/1] (0.00ns)   --->   "%stage2_real_23_1 = extractvalue i64 %call_ret23" [FFT32_check.cpp:151]   --->   Operation 1241 'extractvalue' 'stage2_real_23_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1242 [1/1] (0.00ns)   --->   "%stage2_imag_23_1 = extractvalue i64 %call_ret23" [FFT32_check.cpp:151]   --->   Operation 1242 'extractvalue' 'stage2_imag_23_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1243 [3/5] (5.58ns)   --->   "%call_ret24 = call i64 @radix2_bfly, i16 %a_real_16, i16 %a_imag_16, i16 %a_real_20, i16 %a_imag_20, i14 %w_real_8, i14 %w_imag_8" [FFT32_check.cpp:151]   --->   Operation 1243 'call' 'call_ret24' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1244 [5/5] (6.53ns)   --->   "%call_ret25 = call i64 @radix2_bfly, i16 %b_real_18, i16 %b_imag_18, i16 %b_real_22, i16 %b_imag_22, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:151]   --->   Operation 1244 'call' 'call_ret25' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 5.58>
ST_56 : Operation 1245 [2/5] (5.58ns)   --->   "%call_ret24 = call i64 @radix2_bfly, i16 %a_real_16, i16 %a_imag_16, i16 %a_real_20, i16 %a_imag_20, i14 %w_real_8, i14 %w_imag_8" [FFT32_check.cpp:151]   --->   Operation 1245 'call' 'call_ret24' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 1246 [4/5] (5.58ns)   --->   "%call_ret25 = call i64 @radix2_bfly, i16 %b_real_18, i16 %b_imag_18, i16 %b_real_22, i16 %b_imag_22, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:151]   --->   Operation 1246 'call' 'call_ret25' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 6.53>
ST_57 : Operation 1247 [1/5] (4.17ns)   --->   "%call_ret24 = call i64 @radix2_bfly, i16 %a_real_16, i16 %a_imag_16, i16 %a_real_20, i16 %a_imag_20, i14 %w_real_8, i14 %w_imag_8" [FFT32_check.cpp:151]   --->   Operation 1247 'call' 'call_ret24' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1248 [1/1] (0.00ns)   --->   "%stage2_real_8_1 = extractvalue i64 %call_ret24" [FFT32_check.cpp:151]   --->   Operation 1248 'extractvalue' 'stage2_real_8_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1249 [1/1] (0.00ns)   --->   "%stage2_imag_8_1 = extractvalue i64 %call_ret24" [FFT32_check.cpp:151]   --->   Operation 1249 'extractvalue' 'stage2_imag_8_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1250 [1/1] (0.00ns)   --->   "%stage2_real_24_1 = extractvalue i64 %call_ret24" [FFT32_check.cpp:151]   --->   Operation 1250 'extractvalue' 'stage2_real_24_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1251 [1/1] (0.00ns)   --->   "%stage2_imag_24_1 = extractvalue i64 %call_ret24" [FFT32_check.cpp:151]   --->   Operation 1251 'extractvalue' 'stage2_imag_24_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1252 [3/5] (5.58ns)   --->   "%call_ret25 = call i64 @radix2_bfly, i16 %b_real_18, i16 %b_imag_18, i16 %b_real_22, i16 %b_imag_22, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:151]   --->   Operation 1252 'call' 'call_ret25' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1253 [5/5] (6.53ns)   --->   "%call_ret26 = call i64 @radix2_bfly, i16 %c_real_18, i16 %c_imag_18, i16 %c_real_22, i16 %c_imag_22, i14 %w_real_10, i14 %w_imag_10" [FFT32_check.cpp:151]   --->   Operation 1253 'call' 'call_ret26' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1254 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_0_1, i16 %stage2_real_0_1" [FFT32_check.cpp:162]   --->   Operation 1254 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1255 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_s" [FFT32_check.cpp:162]   --->   Operation 1255 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 58 <SV = 57> <Delay = 5.58>
ST_58 : Operation 1256 [2/5] (5.58ns)   --->   "%call_ret25 = call i64 @radix2_bfly, i16 %b_real_18, i16 %b_imag_18, i16 %b_real_22, i16 %b_imag_22, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:151]   --->   Operation 1256 'call' 'call_ret25' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1257 [4/5] (5.58ns)   --->   "%call_ret26 = call i64 @radix2_bfly, i16 %c_real_18, i16 %c_imag_18, i16 %c_real_22, i16 %c_imag_22, i14 %w_real_10, i14 %w_imag_10" [FFT32_check.cpp:151]   --->   Operation 1257 'call' 'call_ret26' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1258 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_1_1, i16 %stage2_real_1_1" [FFT32_check.cpp:162]   --->   Operation 1258 'bitconcatenate' 'p_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1259 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_1" [FFT32_check.cpp:162]   --->   Operation 1259 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 59 <SV = 58> <Delay = 6.53>
ST_59 : Operation 1260 [1/5] (4.17ns)   --->   "%call_ret25 = call i64 @radix2_bfly, i16 %b_real_18, i16 %b_imag_18, i16 %b_real_22, i16 %b_imag_22, i14 %w_real_9, i14 %w_imag_9" [FFT32_check.cpp:151]   --->   Operation 1260 'call' 'call_ret25' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1261 [1/1] (0.00ns)   --->   "%stage2_real_9_1 = extractvalue i64 %call_ret25" [FFT32_check.cpp:151]   --->   Operation 1261 'extractvalue' 'stage2_real_9_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1262 [1/1] (0.00ns)   --->   "%stage2_imag_9_1 = extractvalue i64 %call_ret25" [FFT32_check.cpp:151]   --->   Operation 1262 'extractvalue' 'stage2_imag_9_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1263 [1/1] (0.00ns)   --->   "%stage2_real_25_1 = extractvalue i64 %call_ret25" [FFT32_check.cpp:151]   --->   Operation 1263 'extractvalue' 'stage2_real_25_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1264 [1/1] (0.00ns)   --->   "%stage2_imag_25_1 = extractvalue i64 %call_ret25" [FFT32_check.cpp:151]   --->   Operation 1264 'extractvalue' 'stage2_imag_25_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1265 [3/5] (5.58ns)   --->   "%call_ret26 = call i64 @radix2_bfly, i16 %c_real_18, i16 %c_imag_18, i16 %c_real_22, i16 %c_imag_22, i14 %w_real_10, i14 %w_imag_10" [FFT32_check.cpp:151]   --->   Operation 1265 'call' 'call_ret26' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1266 [5/5] (6.53ns)   --->   "%call_ret27 = call i64 @radix2_bfly, i16 %d_real_18, i16 %d_imag_18, i16 %d_real_22, i16 %d_imag_22, i14 %w_real_11, i14 %w_imag_11" [FFT32_check.cpp:151]   --->   Operation 1266 'call' 'call_ret27' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 1267 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_2_1, i16 %stage2_real_2_1" [FFT32_check.cpp:162]   --->   Operation 1267 'bitconcatenate' 'p_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1268 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_2" [FFT32_check.cpp:162]   --->   Operation 1268 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 60 <SV = 59> <Delay = 5.58>
ST_60 : Operation 1269 [2/5] (5.58ns)   --->   "%call_ret26 = call i64 @radix2_bfly, i16 %c_real_18, i16 %c_imag_18, i16 %c_real_22, i16 %c_imag_22, i14 %w_real_10, i14 %w_imag_10" [FFT32_check.cpp:151]   --->   Operation 1269 'call' 'call_ret26' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1270 [4/5] (5.58ns)   --->   "%call_ret27 = call i64 @radix2_bfly, i16 %d_real_18, i16 %d_imag_18, i16 %d_real_22, i16 %d_imag_22, i14 %w_real_11, i14 %w_imag_11" [FFT32_check.cpp:151]   --->   Operation 1270 'call' 'call_ret27' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 1271 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_3_1, i16 %stage2_real_3_1" [FFT32_check.cpp:162]   --->   Operation 1271 'bitconcatenate' 'p_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1272 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_3" [FFT32_check.cpp:162]   --->   Operation 1272 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 61 <SV = 60> <Delay = 6.53>
ST_61 : Operation 1273 [1/5] (4.17ns)   --->   "%call_ret26 = call i64 @radix2_bfly, i16 %c_real_18, i16 %c_imag_18, i16 %c_real_22, i16 %c_imag_22, i14 %w_real_10, i14 %w_imag_10" [FFT32_check.cpp:151]   --->   Operation 1273 'call' 'call_ret26' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1274 [1/1] (0.00ns)   --->   "%stage2_real_10_1 = extractvalue i64 %call_ret26" [FFT32_check.cpp:151]   --->   Operation 1274 'extractvalue' 'stage2_real_10_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1275 [1/1] (0.00ns)   --->   "%stage2_imag_10_1 = extractvalue i64 %call_ret26" [FFT32_check.cpp:151]   --->   Operation 1275 'extractvalue' 'stage2_imag_10_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1276 [1/1] (0.00ns)   --->   "%stage2_real_26_1 = extractvalue i64 %call_ret26" [FFT32_check.cpp:151]   --->   Operation 1276 'extractvalue' 'stage2_real_26_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1277 [1/1] (0.00ns)   --->   "%stage2_imag_26_1 = extractvalue i64 %call_ret26" [FFT32_check.cpp:151]   --->   Operation 1277 'extractvalue' 'stage2_imag_26_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1278 [3/5] (5.58ns)   --->   "%call_ret27 = call i64 @radix2_bfly, i16 %d_real_18, i16 %d_imag_18, i16 %d_real_22, i16 %d_imag_22, i14 %w_real_11, i14 %w_imag_11" [FFT32_check.cpp:151]   --->   Operation 1278 'call' 'call_ret27' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1279 [5/5] (6.53ns)   --->   "%call_ret28 = call i64 @radix2_bfly, i16 %a_real_17, i16 %a_imag_17, i16 %a_real_21, i16 %a_imag_21, i14 %w_real_12, i14 %w_imag_12" [FFT32_check.cpp:151]   --->   Operation 1279 'call' 'call_ret28' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 1280 [1/1] (0.00ns)   --->   "%p_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_4_1, i16 %stage2_real_4_1" [FFT32_check.cpp:162]   --->   Operation 1280 'bitconcatenate' 'p_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1281 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_4" [FFT32_check.cpp:162]   --->   Operation 1281 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 62 <SV = 61> <Delay = 5.58>
ST_62 : Operation 1282 [2/5] (5.58ns)   --->   "%call_ret27 = call i64 @radix2_bfly, i16 %d_real_18, i16 %d_imag_18, i16 %d_real_22, i16 %d_imag_22, i14 %w_real_11, i14 %w_imag_11" [FFT32_check.cpp:151]   --->   Operation 1282 'call' 'call_ret27' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1283 [4/5] (5.58ns)   --->   "%call_ret28 = call i64 @radix2_bfly, i16 %a_real_17, i16 %a_imag_17, i16 %a_real_21, i16 %a_imag_21, i14 %w_real_12, i14 %w_imag_12" [FFT32_check.cpp:151]   --->   Operation 1283 'call' 'call_ret28' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 1284 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_5_1, i16 %stage2_real_5_1" [FFT32_check.cpp:162]   --->   Operation 1284 'bitconcatenate' 'p_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1285 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_5" [FFT32_check.cpp:162]   --->   Operation 1285 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 63 <SV = 62> <Delay = 6.53>
ST_63 : Operation 1286 [1/5] (4.17ns)   --->   "%call_ret27 = call i64 @radix2_bfly, i16 %d_real_18, i16 %d_imag_18, i16 %d_real_22, i16 %d_imag_22, i14 %w_real_11, i14 %w_imag_11" [FFT32_check.cpp:151]   --->   Operation 1286 'call' 'call_ret27' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1287 [1/1] (0.00ns)   --->   "%stage2_real_11_1 = extractvalue i64 %call_ret27" [FFT32_check.cpp:151]   --->   Operation 1287 'extractvalue' 'stage2_real_11_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1288 [1/1] (0.00ns)   --->   "%stage2_imag_11_1 = extractvalue i64 %call_ret27" [FFT32_check.cpp:151]   --->   Operation 1288 'extractvalue' 'stage2_imag_11_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1289 [1/1] (0.00ns)   --->   "%stage2_real_27_1 = extractvalue i64 %call_ret27" [FFT32_check.cpp:151]   --->   Operation 1289 'extractvalue' 'stage2_real_27_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1290 [1/1] (0.00ns)   --->   "%stage2_imag_27_1 = extractvalue i64 %call_ret27" [FFT32_check.cpp:151]   --->   Operation 1290 'extractvalue' 'stage2_imag_27_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1291 [3/5] (5.58ns)   --->   "%call_ret28 = call i64 @radix2_bfly, i16 %a_real_17, i16 %a_imag_17, i16 %a_real_21, i16 %a_imag_21, i14 %w_real_12, i14 %w_imag_12" [FFT32_check.cpp:151]   --->   Operation 1291 'call' 'call_ret28' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1292 [5/5] (6.53ns)   --->   "%call_ret29 = call i64 @radix2_bfly, i16 %b_real_19, i16 %b_imag_19, i16 %b_real_23, i16 %b_imag_23, i14 %w_real_13, i14 %w_imag_13" [FFT32_check.cpp:151]   --->   Operation 1292 'call' 'call_ret29' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1293 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_6_1, i16 %stage2_real_6_1" [FFT32_check.cpp:162]   --->   Operation 1293 'bitconcatenate' 'p_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1294 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_6" [FFT32_check.cpp:162]   --->   Operation 1294 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 64 <SV = 63> <Delay = 5.58>
ST_64 : Operation 1295 [2/5] (5.58ns)   --->   "%call_ret28 = call i64 @radix2_bfly, i16 %a_real_17, i16 %a_imag_17, i16 %a_real_21, i16 %a_imag_21, i14 %w_real_12, i14 %w_imag_12" [FFT32_check.cpp:151]   --->   Operation 1295 'call' 'call_ret28' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1296 [4/5] (5.58ns)   --->   "%call_ret29 = call i64 @radix2_bfly, i16 %b_real_19, i16 %b_imag_19, i16 %b_real_23, i16 %b_imag_23, i14 %w_real_13, i14 %w_imag_13" [FFT32_check.cpp:151]   --->   Operation 1296 'call' 'call_ret29' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 1297 [1/1] (0.00ns)   --->   "%p_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_7_1, i16 %stage2_real_7_1" [FFT32_check.cpp:162]   --->   Operation 1297 'bitconcatenate' 'p_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1298 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_7" [FFT32_check.cpp:162]   --->   Operation 1298 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 65 <SV = 64> <Delay = 6.53>
ST_65 : Operation 1299 [1/5] (4.17ns)   --->   "%call_ret28 = call i64 @radix2_bfly, i16 %a_real_17, i16 %a_imag_17, i16 %a_real_21, i16 %a_imag_21, i14 %w_real_12, i14 %w_imag_12" [FFT32_check.cpp:151]   --->   Operation 1299 'call' 'call_ret28' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1300 [1/1] (0.00ns)   --->   "%stage2_real_12_1 = extractvalue i64 %call_ret28" [FFT32_check.cpp:151]   --->   Operation 1300 'extractvalue' 'stage2_real_12_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1301 [1/1] (0.00ns)   --->   "%stage2_imag_12_1 = extractvalue i64 %call_ret28" [FFT32_check.cpp:151]   --->   Operation 1301 'extractvalue' 'stage2_imag_12_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1302 [1/1] (0.00ns)   --->   "%stage2_real_28_1 = extractvalue i64 %call_ret28" [FFT32_check.cpp:151]   --->   Operation 1302 'extractvalue' 'stage2_real_28_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1303 [1/1] (0.00ns)   --->   "%stage2_imag_28_1 = extractvalue i64 %call_ret28" [FFT32_check.cpp:151]   --->   Operation 1303 'extractvalue' 'stage2_imag_28_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1304 [3/5] (5.58ns)   --->   "%call_ret29 = call i64 @radix2_bfly, i16 %b_real_19, i16 %b_imag_19, i16 %b_real_23, i16 %b_imag_23, i14 %w_real_13, i14 %w_imag_13" [FFT32_check.cpp:151]   --->   Operation 1304 'call' 'call_ret29' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1305 [5/5] (6.53ns)   --->   "%call_ret30 = call i64 @radix2_bfly, i16 %c_real_19, i16 %c_imag_19, i16 %c_real_23, i16 %c_imag_23, i14 %w_real_14, i14 %w_imag_14" [FFT32_check.cpp:151]   --->   Operation 1305 'call' 'call_ret30' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 1306 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_8_1, i16 %stage2_real_8_1" [FFT32_check.cpp:162]   --->   Operation 1306 'bitconcatenate' 'p_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1307 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_8" [FFT32_check.cpp:162]   --->   Operation 1307 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 66 <SV = 65> <Delay = 5.58>
ST_66 : Operation 1308 [2/5] (5.58ns)   --->   "%call_ret29 = call i64 @radix2_bfly, i16 %b_real_19, i16 %b_imag_19, i16 %b_real_23, i16 %b_imag_23, i14 %w_real_13, i14 %w_imag_13" [FFT32_check.cpp:151]   --->   Operation 1308 'call' 'call_ret29' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1309 [4/5] (5.58ns)   --->   "%call_ret30 = call i64 @radix2_bfly, i16 %c_real_19, i16 %c_imag_19, i16 %c_real_23, i16 %c_imag_23, i14 %w_real_14, i14 %w_imag_14" [FFT32_check.cpp:151]   --->   Operation 1309 'call' 'call_ret30' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 1310 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_9_1, i16 %stage2_real_9_1" [FFT32_check.cpp:162]   --->   Operation 1310 'bitconcatenate' 'p_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1311 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_9" [FFT32_check.cpp:162]   --->   Operation 1311 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 67 <SV = 66> <Delay = 6.53>
ST_67 : Operation 1312 [1/5] (4.17ns)   --->   "%call_ret29 = call i64 @radix2_bfly, i16 %b_real_19, i16 %b_imag_19, i16 %b_real_23, i16 %b_imag_23, i14 %w_real_13, i14 %w_imag_13" [FFT32_check.cpp:151]   --->   Operation 1312 'call' 'call_ret29' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1313 [1/1] (0.00ns)   --->   "%stage2_real_13_1 = extractvalue i64 %call_ret29" [FFT32_check.cpp:151]   --->   Operation 1313 'extractvalue' 'stage2_real_13_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1314 [1/1] (0.00ns)   --->   "%stage2_imag_13_1 = extractvalue i64 %call_ret29" [FFT32_check.cpp:151]   --->   Operation 1314 'extractvalue' 'stage2_imag_13_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1315 [1/1] (0.00ns)   --->   "%stage2_real_29_1 = extractvalue i64 %call_ret29" [FFT32_check.cpp:151]   --->   Operation 1315 'extractvalue' 'stage2_real_29_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1316 [1/1] (0.00ns)   --->   "%stage2_imag_29_1 = extractvalue i64 %call_ret29" [FFT32_check.cpp:151]   --->   Operation 1316 'extractvalue' 'stage2_imag_29_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1317 [3/5] (5.58ns)   --->   "%call_ret30 = call i64 @radix2_bfly, i16 %c_real_19, i16 %c_imag_19, i16 %c_real_23, i16 %c_imag_23, i14 %w_real_14, i14 %w_imag_14" [FFT32_check.cpp:151]   --->   Operation 1317 'call' 'call_ret30' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1318 [5/5] (6.53ns)   --->   "%call_ret31 = call i64 @radix2_bfly, i16 %d_real_19, i16 %d_imag_19, i16 %d_real_23, i16 %d_imag_23, i14 %w_real_15, i14 %w_imag_15" [FFT32_check.cpp:151]   --->   Operation 1318 'call' 'call_ret31' <Predicate = true> <Delay = 6.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 1319 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_10_1, i16 %stage2_real_10_1" [FFT32_check.cpp:162]   --->   Operation 1319 'bitconcatenate' 'p_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1320 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_10" [FFT32_check.cpp:162]   --->   Operation 1320 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 68 <SV = 67> <Delay = 5.58>
ST_68 : Operation 1321 [2/5] (5.58ns)   --->   "%call_ret30 = call i64 @radix2_bfly, i16 %c_real_19, i16 %c_imag_19, i16 %c_real_23, i16 %c_imag_23, i14 %w_real_14, i14 %w_imag_14" [FFT32_check.cpp:151]   --->   Operation 1321 'call' 'call_ret30' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1322 [4/5] (5.58ns)   --->   "%call_ret31 = call i64 @radix2_bfly, i16 %d_real_19, i16 %d_imag_19, i16 %d_real_23, i16 %d_imag_23, i14 %w_real_15, i14 %w_imag_15" [FFT32_check.cpp:151]   --->   Operation 1322 'call' 'call_ret31' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1323 [1/1] (0.00ns)   --->   "%p_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_11_1, i16 %stage2_real_11_1" [FFT32_check.cpp:162]   --->   Operation 1323 'bitconcatenate' 'p_11' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1324 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_11" [FFT32_check.cpp:162]   --->   Operation 1324 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 69 <SV = 68> <Delay = 5.58>
ST_69 : Operation 1325 [1/5] (4.17ns)   --->   "%call_ret30 = call i64 @radix2_bfly, i16 %c_real_19, i16 %c_imag_19, i16 %c_real_23, i16 %c_imag_23, i14 %w_real_14, i14 %w_imag_14" [FFT32_check.cpp:151]   --->   Operation 1325 'call' 'call_ret30' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 1326 [1/1] (0.00ns)   --->   "%stage2_real_14_1 = extractvalue i64 %call_ret30" [FFT32_check.cpp:151]   --->   Operation 1326 'extractvalue' 'stage2_real_14_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1327 [1/1] (0.00ns)   --->   "%stage2_imag_14_1 = extractvalue i64 %call_ret30" [FFT32_check.cpp:151]   --->   Operation 1327 'extractvalue' 'stage2_imag_14_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1328 [1/1] (0.00ns)   --->   "%stage2_real_30_1 = extractvalue i64 %call_ret30" [FFT32_check.cpp:151]   --->   Operation 1328 'extractvalue' 'stage2_real_30_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1329 [1/1] (0.00ns)   --->   "%stage2_imag_30_1 = extractvalue i64 %call_ret30" [FFT32_check.cpp:151]   --->   Operation 1329 'extractvalue' 'stage2_imag_30_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1330 [3/5] (5.58ns)   --->   "%call_ret31 = call i64 @radix2_bfly, i16 %d_real_19, i16 %d_imag_19, i16 %d_real_23, i16 %d_imag_23, i14 %w_real_15, i14 %w_imag_15" [FFT32_check.cpp:151]   --->   Operation 1330 'call' 'call_ret31' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 1331 [1/1] (0.00ns)   --->   "%p_12 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_12_1, i16 %stage2_real_12_1" [FFT32_check.cpp:162]   --->   Operation 1331 'bitconcatenate' 'p_12' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1332 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_12" [FFT32_check.cpp:162]   --->   Operation 1332 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 70 <SV = 69> <Delay = 5.58>
ST_70 : Operation 1333 [2/5] (5.58ns)   --->   "%call_ret31 = call i64 @radix2_bfly, i16 %d_real_19, i16 %d_imag_19, i16 %d_real_23, i16 %d_imag_23, i14 %w_real_15, i14 %w_imag_15" [FFT32_check.cpp:151]   --->   Operation 1333 'call' 'call_ret31' <Predicate = true> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 1334 [1/1] (0.00ns)   --->   "%p_13 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_13_1, i16 %stage2_real_13_1" [FFT32_check.cpp:162]   --->   Operation 1334 'bitconcatenate' 'p_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1335 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_13" [FFT32_check.cpp:162]   --->   Operation 1335 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 71 <SV = 70> <Delay = 4.17>
ST_71 : Operation 1336 [1/5] (4.17ns)   --->   "%call_ret31 = call i64 @radix2_bfly, i16 %d_real_19, i16 %d_imag_19, i16 %d_real_23, i16 %d_imag_23, i14 %w_real_15, i14 %w_imag_15" [FFT32_check.cpp:151]   --->   Operation 1336 'call' 'call_ret31' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1337 [1/1] (0.00ns)   --->   "%stage2_real_15_1 = extractvalue i64 %call_ret31" [FFT32_check.cpp:151]   --->   Operation 1337 'extractvalue' 'stage2_real_15_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1338 [1/1] (0.00ns)   --->   "%stage2_imag_15_1 = extractvalue i64 %call_ret31" [FFT32_check.cpp:151]   --->   Operation 1338 'extractvalue' 'stage2_imag_15_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1339 [1/1] (0.00ns)   --->   "%stage2_real_31_1 = extractvalue i64 %call_ret31" [FFT32_check.cpp:151]   --->   Operation 1339 'extractvalue' 'stage2_real_31_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1340 [1/1] (0.00ns)   --->   "%stage2_imag_31_1 = extractvalue i64 %call_ret31" [FFT32_check.cpp:151]   --->   Operation 1340 'extractvalue' 'stage2_imag_31_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1341 [1/1] (0.00ns)   --->   "%p_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_14_1, i16 %stage2_real_14_1" [FFT32_check.cpp:162]   --->   Operation 1341 'bitconcatenate' 'p_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1342 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_14" [FFT32_check.cpp:162]   --->   Operation 1342 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 72 <SV = 71> <Delay = 3.47>
ST_72 : Operation 1343 [1/1] (0.00ns)   --->   "%p_15 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_15_1, i16 %stage2_real_15_1" [FFT32_check.cpp:162]   --->   Operation 1343 'bitconcatenate' 'p_15' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1344 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_15" [FFT32_check.cpp:162]   --->   Operation 1344 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 73 <SV = 72> <Delay = 3.47>
ST_73 : Operation 1345 [1/1] (0.00ns)   --->   "%p_16 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_16_1, i16 %stage2_real_16_1" [FFT32_check.cpp:162]   --->   Operation 1345 'bitconcatenate' 'p_16' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1346 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_16" [FFT32_check.cpp:162]   --->   Operation 1346 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 74 <SV = 73> <Delay = 3.47>
ST_74 : Operation 1347 [1/1] (0.00ns)   --->   "%p_17 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_17_1, i16 %stage2_real_17_1" [FFT32_check.cpp:162]   --->   Operation 1347 'bitconcatenate' 'p_17' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1348 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_17" [FFT32_check.cpp:162]   --->   Operation 1348 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 75 <SV = 74> <Delay = 3.47>
ST_75 : Operation 1349 [1/1] (0.00ns)   --->   "%p_18 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_18_1, i16 %stage2_real_18_1" [FFT32_check.cpp:162]   --->   Operation 1349 'bitconcatenate' 'p_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1350 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_18" [FFT32_check.cpp:162]   --->   Operation 1350 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 76 <SV = 75> <Delay = 3.47>
ST_76 : Operation 1351 [1/1] (0.00ns)   --->   "%p_19 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_19_1, i16 %stage2_real_19_1" [FFT32_check.cpp:162]   --->   Operation 1351 'bitconcatenate' 'p_19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1352 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_19" [FFT32_check.cpp:162]   --->   Operation 1352 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 77 <SV = 76> <Delay = 3.47>
ST_77 : Operation 1353 [1/1] (0.00ns)   --->   "%p_20 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_20_1, i16 %stage2_real_20_1" [FFT32_check.cpp:162]   --->   Operation 1353 'bitconcatenate' 'p_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1354 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_20" [FFT32_check.cpp:162]   --->   Operation 1354 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 78 <SV = 77> <Delay = 3.47>
ST_78 : Operation 1355 [1/1] (0.00ns)   --->   "%p_21 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_21_1, i16 %stage2_real_21_1" [FFT32_check.cpp:162]   --->   Operation 1355 'bitconcatenate' 'p_21' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1356 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_21" [FFT32_check.cpp:162]   --->   Operation 1356 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 79 <SV = 78> <Delay = 3.47>
ST_79 : Operation 1357 [1/1] (0.00ns)   --->   "%p_22 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_22_1, i16 %stage2_real_22_1" [FFT32_check.cpp:162]   --->   Operation 1357 'bitconcatenate' 'p_22' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1358 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_22" [FFT32_check.cpp:162]   --->   Operation 1358 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 80 <SV = 79> <Delay = 3.47>
ST_80 : Operation 1359 [1/1] (0.00ns)   --->   "%p_23 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_23_1, i16 %stage2_real_23_1" [FFT32_check.cpp:162]   --->   Operation 1359 'bitconcatenate' 'p_23' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1360 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_23" [FFT32_check.cpp:162]   --->   Operation 1360 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 81 <SV = 80> <Delay = 3.47>
ST_81 : Operation 1361 [1/1] (0.00ns)   --->   "%p_24 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_24_1, i16 %stage2_real_24_1" [FFT32_check.cpp:162]   --->   Operation 1361 'bitconcatenate' 'p_24' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1362 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_24" [FFT32_check.cpp:162]   --->   Operation 1362 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 82 <SV = 81> <Delay = 3.47>
ST_82 : Operation 1363 [1/1] (0.00ns)   --->   "%p_25 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_25_1, i16 %stage2_real_25_1" [FFT32_check.cpp:162]   --->   Operation 1363 'bitconcatenate' 'p_25' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1364 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_25" [FFT32_check.cpp:162]   --->   Operation 1364 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 83 <SV = 82> <Delay = 3.47>
ST_83 : Operation 1365 [1/1] (0.00ns)   --->   "%p_26 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_26_1, i16 %stage2_real_26_1" [FFT32_check.cpp:162]   --->   Operation 1365 'bitconcatenate' 'p_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1366 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_26" [FFT32_check.cpp:162]   --->   Operation 1366 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 84 <SV = 83> <Delay = 3.47>
ST_84 : Operation 1367 [1/1] (0.00ns)   --->   "%p_27 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_27_1, i16 %stage2_real_27_1" [FFT32_check.cpp:162]   --->   Operation 1367 'bitconcatenate' 'p_27' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1368 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_27" [FFT32_check.cpp:162]   --->   Operation 1368 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 85 <SV = 84> <Delay = 3.47>
ST_85 : Operation 1369 [1/1] (0.00ns)   --->   "%p_28 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_28_1, i16 %stage2_real_28_1" [FFT32_check.cpp:162]   --->   Operation 1369 'bitconcatenate' 'p_28' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1370 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_28" [FFT32_check.cpp:162]   --->   Operation 1370 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 86 <SV = 85> <Delay = 3.47>
ST_86 : Operation 1371 [1/1] (0.00ns)   --->   "%p_29 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_29_1, i16 %stage2_real_29_1" [FFT32_check.cpp:162]   --->   Operation 1371 'bitconcatenate' 'p_29' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1372 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_29" [FFT32_check.cpp:162]   --->   Operation 1372 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 87 <SV = 86> <Delay = 3.47>
ST_87 : Operation 1373 [1/1] (0.00ns)   --->   "%p_30 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 0, i16 %stage2_imag_30_1, i16 %stage2_real_30_1" [FFT32_check.cpp:162]   --->   Operation 1373 'bitconcatenate' 'p_30' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1374 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_30" [FFT32_check.cpp:162]   --->   Operation 1374 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 88 <SV = 87> <Delay = 3.47>
ST_88 : Operation 1375 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty" [D:/Vivado/FFT_sol/FFT_sol_2/opt4_just_pipe_all/directives.tcl:8]   --->   Operation 1375 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1376 [1/1] (0.00ns)   --->   "%spectopmodule_ln63 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [FFT32_check.cpp:63]   --->   Operation 1376 'spectopmodule' 'spectopmodule_ln63' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %in_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 1377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1378 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %in_stream"   --->   Operation 1378 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %out_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 1379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1380 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %out_stream"   --->   Operation 1380 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1381 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 1, i16 %stage2_imag_31_1, i16 %stage2_real_31_1" [FFT32_check.cpp:162]   --->   Operation 1381 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1382 [1/1] (3.47ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %out_stream, i33 %p_0" [FFT32_check.cpp:162]   --->   Operation 1382 'write' 'write_ln162' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_88 : Operation 1383 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [FFT32_check.cpp:164]   --->   Operation 1383 'ret' 'ret_ln164' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_stream_read     (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_0      (trunc         ) [ 00111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
stage0_imag_0      (partselect    ) [ 00111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
in_stream_read_1   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_16     (trunc         ) [ 00011111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
stage0_imag_16     (partselect    ) [ 00011111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
in_stream_read_2   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_8      (trunc         ) [ 00001111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
stage0_imag_8      (partselect    ) [ 00001111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
in_stream_read_3   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_24     (trunc         ) [ 00000111111111111111111111111100000000000000000000000000000000000000000000000000000000000]
stage0_imag_24     (partselect    ) [ 00000111111111111111111111111100000000000000000000000000000000000000000000000000000000000]
in_stream_read_4   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_4      (trunc         ) [ 00000011111111111111111111111110000000000000000000000000000000000000000000000000000000000]
stage0_imag_4      (partselect    ) [ 00000011111111111111111111111110000000000000000000000000000000000000000000000000000000000]
in_stream_read_5   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_20     (trunc         ) [ 00000001111111111111111111111111000000000000000000000000000000000000000000000000000000000]
stage0_imag_20     (partselect    ) [ 00000001111111111111111111111111000000000000000000000000000000000000000000000000000000000]
in_stream_read_6   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_12     (trunc         ) [ 00000000111111111111111111111111100000000000000000000000000000000000000000000000000000000]
stage0_imag_12     (partselect    ) [ 00000000111111111111111111111111100000000000000000000000000000000000000000000000000000000]
in_stream_read_7   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_28     (trunc         ) [ 01000000011111111111111111111111110000000000000000000000000000000000000000000000000000000]
stage0_imag_28     (partselect    ) [ 01000000011111111111111111111111110000000000000000000000000000000000000000000000000000000]
in_stream_read_8   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_2      (trunc         ) [ 00000000001111111111111111100000000000000000000000000000000000000000000000000000000000000]
stage0_imag_2      (partselect    ) [ 00000000001111111111111111100000000000000000000000000000000000000000000000000000000000000]
in_stream_read_9   (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_18     (trunc         ) [ 00000000000111111111111111110000000000000000000000000000000000000000000000000000000000000]
stage0_imag_18     (partselect    ) [ 00000000000111111111111111110000000000000000000000000000000000000000000000000000000000000]
in_stream_read_10  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_10     (trunc         ) [ 00000000000011111111111111111000000000000000000000000000000000000000000000000000000000000]
stage0_imag_10     (partselect    ) [ 00000000000011111111111111111000000000000000000000000000000000000000000000000000000000000]
in_stream_read_11  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_26     (trunc         ) [ 00000000000001111111111111111100000000000000000000000000000000000000000000000000000000000]
stage0_imag_26     (partselect    ) [ 00000000000001111111111111111100000000000000000000000000000000000000000000000000000000000]
in_stream_read_12  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_6      (trunc         ) [ 00000000000000111111111111111110000000000000000000000000000000000000000000000000000000000]
stage0_imag_6      (partselect    ) [ 00000000000000111111111111111110000000000000000000000000000000000000000000000000000000000]
in_stream_read_13  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_22     (trunc         ) [ 00000000000000011111111111111111000000000000000000000000000000000000000000000000000000000]
stage0_imag_22     (partselect    ) [ 00000000000000011111111111111111000000000000000000000000000000000000000000000000000000000]
in_stream_read_14  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_14     (trunc         ) [ 00000000000000001111111111111111100000000000000000000000000000000000000000000000000000000]
stage0_imag_14     (partselect    ) [ 00000000000000001111111111111111100000000000000000000000000000000000000000000000000000000]
in_stream_read_15  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_30     (trunc         ) [ 01000000000000000111111111111111110000000000000000000000000000000000000000000000000000000]
stage0_imag_30     (partselect    ) [ 01000000000000000111111111111111110000000000000000000000000000000000000000000000000000000]
in_stream_read_16  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_1      (trunc         ) [ 00000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
stage0_imag_1      (partselect    ) [ 00000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
in_stream_read_17  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_17     (trunc         ) [ 00000000000000000001111111110000000000000000000000000000000000000000000000000000000000000]
stage0_imag_17     (partselect    ) [ 00000000000000000001111111110000000000000000000000000000000000000000000000000000000000000]
in_stream_read_18  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_9      (trunc         ) [ 00000000000000000000111111111000000000000000000000000000000000000000000000000000000000000]
stage0_imag_9      (partselect    ) [ 00000000000000000000111111111000000000000000000000000000000000000000000000000000000000000]
in_stream_read_19  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_25     (trunc         ) [ 00000000000000000000011111111100000000000000000000000000000000000000000000000000000000000]
stage0_imag_25     (partselect    ) [ 00000000000000000000011111111100000000000000000000000000000000000000000000000000000000000]
in_stream_read_20  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_5      (trunc         ) [ 00000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
stage0_imag_5      (partselect    ) [ 00000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
w_real             (call          ) [ 01111111000000000000001111111111111111110000000000000000000000000000000000000000000000000]
w_imag             (call          ) [ 01111111000000000000001111111111111111110000000000000000000000000000000000000000000000000]
in_stream_read_21  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_21     (trunc         ) [ 00000000000000000000000111111111000000000000000000000000000000000000000000000000000000000]
stage0_imag_21     (partselect    ) [ 00000000000000000000000111111111000000000000000000000000000000000000000000000000000000000]
in_stream_read_22  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_13     (trunc         ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
stage0_imag_13     (partselect    ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
w_real_2           (call          ) [ 01111111111111111110000011111111111111111111111111100000000000000000000000000000000000000]
w_imag_2           (call          ) [ 01111111111111111110000011111111111111111111111111100000000000000000000000000000000000000]
in_stream_read_23  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_29     (trunc         ) [ 01000000000000000000000001111111110000000000000000000000000000000000000000000000000000000]
stage0_imag_29     (partselect    ) [ 01000000000000000000000001111111110000000000000000000000000000000000000000000000000000000]
in_stream_read_24  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_3      (trunc         ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
stage0_imag_3      (partselect    ) [ 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
w_real_4           (call          ) [ 01111111111111000000000000111111111111111111110000000000000000000000000000000000000000000]
w_imag_4           (call          ) [ 01111111111111000000000000111111111111111111110000000000000000000000000000000000000000000]
in_stream_read_25  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_19     (trunc         ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
stage0_imag_19     (partselect    ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
call_ret           (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_0_2    (extractvalue  ) [ 01000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
stage0_imag_0_2    (extractvalue  ) [ 01000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
stage0_real_1_2    (extractvalue  ) [ 00000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
stage0_imag_1_2    (extractvalue  ) [ 00000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
stage0_real_2_2    (extractvalue  ) [ 00000000000000000000000000011111100000000000000000000000000000000000000000000000000000000]
stage0_imag_2_2    (extractvalue  ) [ 00000000000000000000000000011111100000000000000000000000000000000000000000000000000000000]
stage0_real_3_2    (extractvalue  ) [ 01000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
stage0_imag_3_2    (extractvalue  ) [ 01000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
in_stream_read_26  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_11     (trunc         ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
stage0_imag_11     (partselect    ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
call_ret4          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_16_2   (extractvalue  ) [ 01111000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
stage0_imag_16_2   (extractvalue  ) [ 01111000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
stage0_real_17_2   (extractvalue  ) [ 01100000000000000000000000001111111000000000000000000000000000000000000000000000000000000]
stage0_imag_17_2   (extractvalue  ) [ 01100000000000000000000000001111111000000000000000000000000000000000000000000000000000000]
stage0_real_18_2   (extractvalue  ) [ 01110000000000000000000000001111111100000000000000000000000000000000000000000000000000000]
stage0_imag_18_2   (extractvalue  ) [ 01110000000000000000000000001111111100000000000000000000000000000000000000000000000000000]
stage0_real_19_2   (extractvalue  ) [ 01111000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
stage0_imag_19_2   (extractvalue  ) [ 01111000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
w_real_6           (call          ) [ 01111111111111111111110000001111111111111111111111111100000000000000000000000000000000000]
w_imag_6           (call          ) [ 01111111111111111111110000001111111111111111111111111100000000000000000000000000000000000]
in_stream_read_27  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_27     (trunc         ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
stage0_imag_27     (partselect    ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
call_ret2          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_8_2    (extractvalue  ) [ 01111111111111000000000000000111111111111111110000000000000000000000000000000000000000000]
stage0_imag_8_2    (extractvalue  ) [ 01111111111111000000000000000111111111111111110000000000000000000000000000000000000000000]
stage0_real_9_2    (extractvalue  ) [ 01111111111100000000000000000111111111111111000000000000000000000000000000000000000000000]
stage0_imag_9_2    (extractvalue  ) [ 01111111111100000000000000000111111111111111000000000000000000000000000000000000000000000]
stage0_real_10_2   (extractvalue  ) [ 01111111111110000000000000000111111111111111100000000000000000000000000000000000000000000]
stage0_imag_10_2   (extractvalue  ) [ 01111111111110000000000000000111111111111111100000000000000000000000000000000000000000000]
stage0_real_11_2   (extractvalue  ) [ 01111111111111000000000000000111111111111111110000000000000000000000000000000000000000000]
stage0_imag_11_2   (extractvalue  ) [ 01111111111111000000000000000111111111111111110000000000000000000000000000000000000000000]
in_stream_read_28  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_7      (trunc         ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
stage0_imag_7      (partselect    ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
call_ret6          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_24_2   (extractvalue  ) [ 01111111111111111000000000000011111111111111111110000000000000000000000000000000000000000]
stage0_imag_24_2   (extractvalue  ) [ 01111111111111111000000000000011111111111111111110000000000000000000000000000000000000000]
stage0_real_25_2   (extractvalue  ) [ 01111111111111100000000000000011111111111111111000000000000000000000000000000000000000000]
stage0_imag_25_2   (extractvalue  ) [ 01111111111111100000000000000011111111111111111000000000000000000000000000000000000000000]
stage0_real_26_2   (extractvalue  ) [ 01111111111111110000000000000011111111111111111100000000000000000000000000000000000000000]
stage0_imag_26_2   (extractvalue  ) [ 01111111111111110000000000000011111111111111111100000000000000000000000000000000000000000]
stage0_real_27_2   (extractvalue  ) [ 01111111111111111000000000000011111111111111111110000000000000000000000000000000000000000]
stage0_imag_27_2   (extractvalue  ) [ 01111111111111111000000000000011111111111111111110000000000000000000000000000000000000000]
w_real_1           (call          ) [ 01111111111111111100000000000011111111111111111111000000000000000000000000000000000000000]
w_imag_1           (call          ) [ 01111111111111111100000000000011111111111111111111000000000000000000000000000000000000000]
in_stream_read_29  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_23     (trunc         ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
stage0_imag_23     (partselect    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
call_ret1          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_4_2    (extractvalue  ) [ 01111111000000000000000000000001111111110000000000000000000000000000000000000000000000000]
stage0_imag_4_2    (extractvalue  ) [ 01111111000000000000000000000001111111110000000000000000000000000000000000000000000000000]
stage0_real_5_2    (extractvalue  ) [ 01111100000000000000000000000001111111000000000000000000000000000000000000000000000000000]
stage0_imag_5_2    (extractvalue  ) [ 01111100000000000000000000000001111111000000000000000000000000000000000000000000000000000]
stage0_real_6_2    (extractvalue  ) [ 01111110000000000000000000000001111111100000000000000000000000000000000000000000000000000]
stage0_imag_6_2    (extractvalue  ) [ 01111110000000000000000000000001111111100000000000000000000000000000000000000000000000000]
stage0_real_7_2    (extractvalue  ) [ 01111111000000000000000000000001111111110000000000000000000000000000000000000000000000000]
stage0_imag_7_2    (extractvalue  ) [ 01111111000000000000000000000001111111110000000000000000000000000000000000000000000000000]
in_stream_read_30  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_15     (trunc         ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
stage0_imag_15     (partselect    ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
call_ret5          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_20_2   (extractvalue  ) [ 01111111111000000000000000000000111111111110000000000000000000000000000000000000000000000]
stage0_imag_20_2   (extractvalue  ) [ 01111111111000000000000000000000111111111110000000000000000000000000000000000000000000000]
stage0_real_21_2   (extractvalue  ) [ 01111111100000000000000000000000111111111000000000000000000000000000000000000000000000000]
stage0_imag_21_2   (extractvalue  ) [ 01111111100000000000000000000000111111111000000000000000000000000000000000000000000000000]
stage0_real_22_2   (extractvalue  ) [ 01111111110000000000000000000000111111111100000000000000000000000000000000000000000000000]
stage0_imag_22_2   (extractvalue  ) [ 01111111110000000000000000000000111111111100000000000000000000000000000000000000000000000]
stage0_real_23_2   (extractvalue  ) [ 01111111111000000000000000000000111111111110000000000000000000000000000000000000000000000]
stage0_imag_23_2   (extractvalue  ) [ 01111111111000000000000000000000111111111110000000000000000000000000000000000000000000000]
cmul_ret1          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real             (extractvalue  ) [ 01000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
b_imag             (extractvalue  ) [ 01000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
w_real_3           (call          ) [ 01111111111111111111100000000000111111111111111111111000000000000000000000000000000000000]
w_imag_3           (call          ) [ 01111111111111111111100000000000111111111111111111111000000000000000000000000000000000000]
in_stream_read_31  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_31     (trunc         ) [ 01000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
stage0_imag_31     (partselect    ) [ 01000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
call_ret3          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_12_2   (extractvalue  ) [ 01111111111111111111000000000000011111111111111111110000000000000000000000000000000000000]
stage0_imag_12_2   (extractvalue  ) [ 01111111111111111111000000000000011111111111111111110000000000000000000000000000000000000]
stage0_real_13_2   (extractvalue  ) [ 01111111111111111100000000000000011111111111111111000000000000000000000000000000000000000]
stage0_imag_13_2   (extractvalue  ) [ 01111111111111111100000000000000011111111111111111000000000000000000000000000000000000000]
stage0_real_14_2   (extractvalue  ) [ 01111111111111111110000000000000011111111111111111100000000000000000000000000000000000000]
stage0_imag_14_2   (extractvalue  ) [ 01111111111111111110000000000000011111111111111111100000000000000000000000000000000000000]
stage0_real_15_2   (extractvalue  ) [ 01111111111111111111000000000000011111111111111111110000000000000000000000000000000000000]
stage0_imag_15_2   (extractvalue  ) [ 01111111111111111111000000000000011111111111111111110000000000000000000000000000000000000]
cmul_ret2          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real             (extractvalue  ) [ 01000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
c_imag             (extractvalue  ) [ 01000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
call_ret7          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage0_real_28_2   (extractvalue  ) [ 00111111111111111111111000000000001111111111111111111110000000000000000000000000000000000]
stage0_imag_28_2   (extractvalue  ) [ 00111111111111111111111000000000001111111111111111111110000000000000000000000000000000000]
stage0_real_29_2   (extractvalue  ) [ 00111111111111111111100000000000001111111111111111111000000000000000000000000000000000000]
stage0_imag_29_2   (extractvalue  ) [ 00111111111111111111100000000000001111111111111111111000000000000000000000000000000000000]
stage0_real_30_2   (extractvalue  ) [ 00111111111111111111110000000000001111111111111111111100000000000000000000000000000000000]
stage0_imag_30_2   (extractvalue  ) [ 00111111111111111111110000000000001111111111111111111100000000000000000000000000000000000]
stage0_real_31_2   (extractvalue  ) [ 00111111111111111111111000000000001111111111111111111110000000000000000000000000000000000]
stage0_imag_31_2   (extractvalue  ) [ 00111111111111111111111000000000001111111111111111111110000000000000000000000000000000000]
cmul_ret3          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real             (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag             (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret8          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real             (extractvalue  ) [ 00111110000000000000000000000000001111100000000000000000000000000000000000000000000000000]
a_imag             (extractvalue  ) [ 00111110000000000000000000000000001111100000000000000000000000000000000000000000000000000]
b_real_16          (extractvalue  ) [ 00111111100000000000000000000000001111111000000000000000000000000000000000000000000000000]
b_imag_16          (extractvalue  ) [ 00111111100000000000000000000000001111111000000000000000000000000000000000000000000000000]
c_real_16          (extractvalue  ) [ 00111111111000000000000000000000001111111110000000000000000000000000000000000000000000000]
c_imag_16          (extractvalue  ) [ 00111111111000000000000000000000001111111110000000000000000000000000000000000000000000000]
d_real_16          (extractvalue  ) [ 00111111111110000000000000000000001111111111100000000000000000000000000000000000000000000]
d_imag_16          (extractvalue  ) [ 00111111111110000000000000000000001111111111100000000000000000000000000000000000000000000]
w_real_9           (call          ) [ 00111111111111111111111100000000001111111111111111111111000000000000000000000000000000000]
w_imag_9           (call          ) [ 00111111111111111111111100000000001111111111111111111111000000000000000000000000000000000]
cmul_ret13         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_8           (extractvalue  ) [ 00011000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
b_imag_8           (extractvalue  ) [ 00011000000000000000000000000000000110000000000000000000000000000000000000000000000000000]
cmul_ret14         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_8           (extractvalue  ) [ 00001000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
c_imag_8           (extractvalue  ) [ 00001000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
w_real_5           (call          ) [ 00001111111111110000000000000000000011111111111100000000000000000000000000000000000000000]
w_imag_5           (call          ) [ 00001111111111110000000000000000000011111111111100000000000000000000000000000000000000000]
cmul_ret15         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_8           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_8           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret12         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_18          (extractvalue  ) [ 00000100000000000000000000000000000001000000000000000000000000000000000000000000000000000]
a_imag_18          (extractvalue  ) [ 00000100000000000000000000000000000001000000000000000000000000000000000000000000000000000]
b_real_20          (extractvalue  ) [ 00000111000000000000000000000000000001110000000000000000000000000000000000000000000000000]
b_imag_20          (extractvalue  ) [ 00000111000000000000000000000000000001110000000000000000000000000000000000000000000000000]
c_real_20          (extractvalue  ) [ 00000111110000000000000000000000000001111100000000000000000000000000000000000000000000000]
c_imag_20          (extractvalue  ) [ 00000111110000000000000000000000000001111100000000000000000000000000000000000000000000000]
d_real_20          (extractvalue  ) [ 00000111111100000000000000000000000001111111000000000000000000000000000000000000000000000]
d_imag_20          (extractvalue  ) [ 00000111111100000000000000000000000001111111000000000000000000000000000000000000000000000]
cmul_ret4          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_2           (extractvalue  ) [ 00000011000000000000000000000000000000110000000000000000000000000000000000000000000000000]
b_imag_2           (extractvalue  ) [ 00000011000000000000000000000000000000110000000000000000000000000000000000000000000000000]
w_real_7           (call          ) [ 00000011111111111111000000000000000000111111111111110000000000000000000000000000000000000]
w_imag_7           (call          ) [ 00000011111111111111000000000000000000111111111111110000000000000000000000000000000000000]
cmul_ret5          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_2           (extractvalue  ) [ 00000001000000000000000000000000000000010000000000000000000000000000000000000000000000000]
c_imag_2           (extractvalue  ) [ 00000001000000000000000000000000000000010000000000000000000000000000000000000000000000000]
cmul_ret6          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_2           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_2           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret9          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_15          (extractvalue  ) [ 00000000111111100000000000000000000000001111111000000000000000000000000000000000000000000]
a_imag_15          (extractvalue  ) [ 00000000111111100000000000000000000000001111111000000000000000000000000000000000000000000]
b_real_17          (extractvalue  ) [ 00000000111111111000000000000000000000001111111110000000000000000000000000000000000000000]
b_imag_17          (extractvalue  ) [ 00000000111111111000000000000000000000001111111110000000000000000000000000000000000000000]
c_real_17          (extractvalue  ) [ 00000000111111111110000000000000000000001111111111100000000000000000000000000000000000000]
c_imag_17          (extractvalue  ) [ 00000000111111111110000000000000000000001111111111100000000000000000000000000000000000000]
d_real_17          (extractvalue  ) [ 00000000111111111111100000000000000000001111111111111000000000000000000000000000000000000]
d_imag_17          (extractvalue  ) [ 00000000111111111111100000000000000000001111111111111000000000000000000000000000000000000]
w_real_8           (call          ) [ 00000000111111111111110000000000000000001111111111111100000000000000000000000000000000000]
w_imag_8           (call          ) [ 00000000111111111111110000000000000000001111111111111100000000000000000000000000000000000]
cmul_ret16         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_10          (extractvalue  ) [ 00000000011000000000000000000000000000000110000000000000000000000000000000000000000000000]
b_imag_10          (extractvalue  ) [ 00000000011000000000000000000000000000000110000000000000000000000000000000000000000000000]
cmul_ret17         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_10          (extractvalue  ) [ 00000000001000000000000000000000000000000010000000000000000000000000000000000000000000000]
c_imag_10          (extractvalue  ) [ 00000000001000000000000000000000000000000010000000000000000000000000000000000000000000000]
call_ret16         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_0_1    (extractvalue  ) [ 00000000001111111111111111000000000000000011111111111111110000000000000000000000000000000]
stage2_imag_0_1    (extractvalue  ) [ 00000000001111111111111111000000000000000011111111111111110000000000000000000000000000000]
stage2_real_16_1   (extractvalue  ) [ 01111111111111111111111111111111100000000011111111111111111111111111111111000000000000000]
stage2_imag_16_1   (extractvalue  ) [ 01111111111111111111111111111111100000000011111111111111111111111111111111000000000000000]
w_real_10          (call          ) [ 00000000001111111111111111000000000000000011111111111111110000000000000000000000000000000]
w_imag_10          (call          ) [ 00000000001111111111111111000000000000000011111111111111110000000000000000000000000000000]
cmul_ret18         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_10          (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_10          (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret13         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_19          (extractvalue  ) [ 00000000000111000000000000000000000000000001110000000000000000000000000000000000000000000]
a_imag_19          (extractvalue  ) [ 00000000000111000000000000000000000000000001110000000000000000000000000000000000000000000]
b_real_21          (extractvalue  ) [ 00000000000111110000000000000000000000000001111100000000000000000000000000000000000000000]
b_imag_21          (extractvalue  ) [ 00000000000111110000000000000000000000000001111100000000000000000000000000000000000000000]
c_real_21          (extractvalue  ) [ 00000000000111111100000000000000000000000001111111000000000000000000000000000000000000000]
c_imag_21          (extractvalue  ) [ 00000000000111111100000000000000000000000001111111000000000000000000000000000000000000000]
d_real_21          (extractvalue  ) [ 00000000000111111111000000000000000000000001111111110000000000000000000000000000000000000]
d_imag_21          (extractvalue  ) [ 00000000000111111111000000000000000000000001111111110000000000000000000000000000000000000]
cmul_ret7          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_4           (extractvalue  ) [ 00000000000011000000000000000000000000000000110000000000000000000000000000000000000000000]
b_imag_4           (extractvalue  ) [ 00000000000011000000000000000000000000000000110000000000000000000000000000000000000000000]
call_ret17         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_1_1    (extractvalue  ) [ 00000000000011111111111111100000000000000000111111111111111000000000000000000000000000000]
stage2_imag_1_1    (extractvalue  ) [ 00000000000011111111111111100000000000000000111111111111111000000000000000000000000000000]
stage2_real_17_1   (extractvalue  ) [ 01111111111011111111111111111111100000000000111111111111111111111111111111100000000000000]
stage2_imag_17_1   (extractvalue  ) [ 01111111111011111111111111111111100000000000111111111111111111111111111111100000000000000]
w_real_11          (call          ) [ 00000000000011111111111111110000000000000000111111111111111100000000000000000000000000000]
w_imag_11          (call          ) [ 00000000000011111111111111110000000000000000111111111111111100000000000000000000000000000]
cmul_ret8          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_4           (extractvalue  ) [ 00000000000001000000000000000000000000000000010000000000000000000000000000000000000000000]
c_imag_4           (extractvalue  ) [ 00000000000001000000000000000000000000000000010000000000000000000000000000000000000000000]
cmul_ret9          (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_4           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_4           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret10         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_16          (extractvalue  ) [ 00000000000000111111111000000000000000000000001111111110000000000000000000000000000000000]
a_imag_16          (extractvalue  ) [ 00000000000000111111111000000000000000000000001111111110000000000000000000000000000000000]
b_real_18          (extractvalue  ) [ 00000000000000111111111110000000000000000000001111111111100000000000000000000000000000000]
b_imag_18          (extractvalue  ) [ 00000000000000111111111110000000000000000000001111111111100000000000000000000000000000000]
c_real_18          (extractvalue  ) [ 00000000000000111111111111100000000000000000001111111111111000000000000000000000000000000]
c_imag_18          (extractvalue  ) [ 00000000000000111111111111100000000000000000001111111111111000000000000000000000000000000]
d_real_18          (extractvalue  ) [ 00000000000000111111111111111000000000000000001111111111111110000000000000000000000000000]
d_imag_18          (extractvalue  ) [ 00000000000000111111111111111000000000000000001111111111111110000000000000000000000000000]
call_ret18         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_2_1    (extractvalue  ) [ 00000000000000111111111111110000000000000000001111111111111100000000000000000000000000000]
stage2_imag_2_1    (extractvalue  ) [ 00000000000000111111111111110000000000000000001111111111111100000000000000000000000000000]
stage2_real_18_1   (extractvalue  ) [ 01111111111100111111111111111111100000000000001111111111111111111111111111110000000000000]
stage2_imag_18_1   (extractvalue  ) [ 01111111111100111111111111111111100000000000001111111111111111111111111111110000000000000]
w_real_12          (call          ) [ 00000000000000111111111111111100000000000000001111111111111111000000000000000000000000000]
w_imag_12          (call          ) [ 00000000000000111111111111111100000000000000001111111111111111000000000000000000000000000]
cmul_ret19         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_12          (extractvalue  ) [ 00000000000000011000000000000000000000000000000110000000000000000000000000000000000000000]
b_imag_12          (extractvalue  ) [ 00000000000000011000000000000000000000000000000110000000000000000000000000000000000000000]
cmul_ret20         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_12          (extractvalue  ) [ 00000000000000001000000000000000000000000000000010000000000000000000000000000000000000000]
c_imag_12          (extractvalue  ) [ 00000000000000001000000000000000000000000000000010000000000000000000000000000000000000000]
call_ret19         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_3_1    (extractvalue  ) [ 00000000000000001111111111111000000000000000000011111111111110000000000000000000000000000]
stage2_imag_3_1    (extractvalue  ) [ 00000000000000001111111111111000000000000000000011111111111110000000000000000000000000000]
stage2_real_19_1   (extractvalue  ) [ 01111111111110001111111111111111100000000000000011111111111111111111111111111000000000000]
stage2_imag_19_1   (extractvalue  ) [ 01111111111110001111111111111111100000000000000011111111111111111111111111111000000000000]
w_real_13          (call          ) [ 00000000000000001111111111111111000000000000000011111111111111110000000000000000000000000]
w_imag_13          (call          ) [ 00000000000000001111111111111111000000000000000011111111111111110000000000000000000000000]
cmul_ret21         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_12          (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_12          (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret14         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_20          (extractvalue  ) [ 00000000000000000111110000000000000000000000000001111100000000000000000000000000000000000]
a_imag_20          (extractvalue  ) [ 00000000000000000111110000000000000000000000000001111100000000000000000000000000000000000]
b_real_22          (extractvalue  ) [ 00000000000000000111111100000000000000000000000001111111000000000000000000000000000000000]
b_imag_22          (extractvalue  ) [ 00000000000000000111111100000000000000000000000001111111000000000000000000000000000000000]
c_real_22          (extractvalue  ) [ 00000000000000000111111111000000000000000000000001111111110000000000000000000000000000000]
c_imag_22          (extractvalue  ) [ 00000000000000000111111111000000000000000000000001111111110000000000000000000000000000000]
d_real_22          (extractvalue  ) [ 00000000000000000111111111110000000000000000000001111111111100000000000000000000000000000]
d_imag_22          (extractvalue  ) [ 00000000000000000111111111110000000000000000000001111111111100000000000000000000000000000]
cmul_ret10         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_6           (extractvalue  ) [ 00000000000000000011000000000000000000000000000000110000000000000000000000000000000000000]
b_imag_6           (extractvalue  ) [ 00000000000000000011000000000000000000000000000000110000000000000000000000000000000000000]
call_ret20         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_4_1    (extractvalue  ) [ 00000000000000000011111111111100000000000000000000111111111111000000000000000000000000000]
stage2_imag_4_1    (extractvalue  ) [ 00000000000000000011111111111100000000000000000000111111111111000000000000000000000000000]
stage2_real_20_1   (extractvalue  ) [ 01111111111111000011111111111111100000000000000000111111111111111111111111111100000000000]
stage2_imag_20_1   (extractvalue  ) [ 01111111111111000011111111111111100000000000000000111111111111111111111111111100000000000]
w_real_14          (call          ) [ 01000000000000000011111111111111100000000000000000111111111111111100000000000000000000000]
w_imag_14          (call          ) [ 01000000000000000011111111111111100000000000000000111111111111111100000000000000000000000]
cmul_ret11         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_6           (extractvalue  ) [ 00000000000000000001000000000000000000000000000000010000000000000000000000000000000000000]
c_imag_6           (extractvalue  ) [ 00000000000000000001000000000000000000000000000000010000000000000000000000000000000000000]
cmul_ret12         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_6           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_6           (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret11         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_17          (extractvalue  ) [ 00000000000000000000111111111110000000000000000000001111111111100000000000000000000000000]
a_imag_17          (extractvalue  ) [ 00000000000000000000111111111110000000000000000000001111111111100000000000000000000000000]
b_real_19          (extractvalue  ) [ 00000000000000000000111111111111100000000000000000001111111111111000000000000000000000000]
b_imag_19          (extractvalue  ) [ 00000000000000000000111111111111100000000000000000001111111111111000000000000000000000000]
c_real_19          (extractvalue  ) [ 01100000000000000000111111111111100000000000000000001111111111111110000000000000000000000]
c_imag_19          (extractvalue  ) [ 01100000000000000000111111111111100000000000000000001111111111111110000000000000000000000]
d_real_19          (extractvalue  ) [ 01111000000000000000111111111111100000000000000000001111111111111111100000000000000000000]
d_imag_19          (extractvalue  ) [ 01111000000000000000111111111111100000000000000000001111111111111111100000000000000000000]
call_ret21         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_5_1    (extractvalue  ) [ 00000000000000000000111111111110000000000000000000001111111111100000000000000000000000000]
stage2_imag_5_1    (extractvalue  ) [ 00000000000000000000111111111110000000000000000000001111111111100000000000000000000000000]
stage2_real_21_1   (extractvalue  ) [ 01111111111111100000111111111111100000000000000000001111111111111111111111111110000000000]
stage2_imag_21_1   (extractvalue  ) [ 01111111111111100000111111111111100000000000000000001111111111111111111111111110000000000]
w_real_15          (call          ) [ 01110000000000000000111111111111100000000000000000001111111111111111000000000000000000000]
w_imag_15          (call          ) [ 01110000000000000000111111111111100000000000000000001111111111111111000000000000000000000]
cmul_ret22         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_real_14          (extractvalue  ) [ 00000000000000000000011000000000000000000000000000000110000000000000000000000000000000000]
b_imag_14          (extractvalue  ) [ 00000000000000000000011000000000000000000000000000000110000000000000000000000000000000000]
cmul_ret23         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_real_14          (extractvalue  ) [ 00000000000000000000001000000000000000000000000000000010000000000000000000000000000000000]
c_imag_14          (extractvalue  ) [ 00000000000000000000001000000000000000000000000000000010000000000000000000000000000000000]
call_ret22         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_6_1    (extractvalue  ) [ 00000000000000000000001111111111000000000000000000000011111111110000000000000000000000000]
stage2_imag_6_1    (extractvalue  ) [ 00000000000000000000001111111111000000000000000000000011111111110000000000000000000000000]
stage2_real_22_1   (extractvalue  ) [ 01111111111111110000001111111111100000000000000000000011111111111111111111111111000000000]
stage2_imag_22_1   (extractvalue  ) [ 01111111111111110000001111111111100000000000000000000011111111111111111111111111000000000]
cmul_ret           (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_real_14          (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d_imag_14          (extractvalue  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret15         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_real_21          (extractvalue  ) [ 00000000000000000000000111111100000000000000000000000001111111000000000000000000000000000]
a_imag_21          (extractvalue  ) [ 00000000000000000000000111111100000000000000000000000001111111000000000000000000000000000]
b_real_23          (extractvalue  ) [ 00000000000000000000000111111111000000000000000000000001111111110000000000000000000000000]
b_imag_23          (extractvalue  ) [ 00000000000000000000000111111111000000000000000000000001111111110000000000000000000000000]
c_real_23          (extractvalue  ) [ 01000000000000000000000111111111100000000000000000000001111111111100000000000000000000000]
c_imag_23          (extractvalue  ) [ 01000000000000000000000111111111100000000000000000000001111111111100000000000000000000000]
d_real_23          (extractvalue  ) [ 01110000000000000000000111111111100000000000000000000001111111111111000000000000000000000]
d_imag_23          (extractvalue  ) [ 01110000000000000000000111111111100000000000000000000001111111111111000000000000000000000]
call_ret23         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_7_1    (extractvalue  ) [ 00000000000000000000000011111111100000000000000000000000111111111000000000000000000000000]
stage2_imag_7_1    (extractvalue  ) [ 00000000000000000000000011111111100000000000000000000000111111111000000000000000000000000]
stage2_real_23_1   (extractvalue  ) [ 01111111111111111000000011111111100000000000000000000000111111111111111111111111100000000]
stage2_imag_23_1   (extractvalue  ) [ 01111111111111111000000011111111100000000000000000000000111111111111111111111111100000000]
call_ret24         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_8_1    (extractvalue  ) [ 01000000000000000000000000111111100000000000000000000000001111111100000000000000000000000]
stage2_imag_8_1    (extractvalue  ) [ 01000000000000000000000000111111100000000000000000000000001111111100000000000000000000000]
stage2_real_24_1   (extractvalue  ) [ 01111111111111111100000000111111100000000000000000000000001111111111111111111111110000000]
stage2_imag_24_1   (extractvalue  ) [ 01111111111111111100000000111111100000000000000000000000001111111111111111111111110000000]
p_s                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret25         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_9_1    (extractvalue  ) [ 01100000000000000000000000001111100000000000000000000000000011111110000000000000000000000]
stage2_imag_9_1    (extractvalue  ) [ 01100000000000000000000000001111100000000000000000000000000011111110000000000000000000000]
stage2_real_25_1   (extractvalue  ) [ 01111111111111111110000000001111100000000000000000000000000011111111111111111111111000000]
stage2_imag_25_1   (extractvalue  ) [ 01111111111111111110000000001111100000000000000000000000000011111111111111111111111000000]
p_2                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_3                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret26         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_10_1   (extractvalue  ) [ 01110000000000000000000000000011100000000000000000000000000000111111000000000000000000000]
stage2_imag_10_1   (extractvalue  ) [ 01110000000000000000000000000011100000000000000000000000000000111111000000000000000000000]
stage2_real_26_1   (extractvalue  ) [ 01111111111111111111000000000011100000000000000000000000000000111111111111111111111100000]
stage2_imag_26_1   (extractvalue  ) [ 01111111111111111111000000000011100000000000000000000000000000111111111111111111111100000]
p_4                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_5                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret27         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_11_1   (extractvalue  ) [ 01111000000000000000000000000000100000000000000000000000000000001111100000000000000000000]
stage2_imag_11_1   (extractvalue  ) [ 01111000000000000000000000000000100000000000000000000000000000001111100000000000000000000]
stage2_real_27_1   (extractvalue  ) [ 01111111111111111111100000000000100000000000000000000000000000001111111111111111111110000]
stage2_imag_27_1   (extractvalue  ) [ 01111111111111111111100000000000100000000000000000000000000000001111111111111111111110000]
p_6                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret28         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_12_1   (extractvalue  ) [ 00111100000000000000000000000000000000000000000000000000000000000011110000000000000000000]
stage2_imag_12_1   (extractvalue  ) [ 00111100000000000000000000000000000000000000000000000000000000000011110000000000000000000]
stage2_real_28_1   (extractvalue  ) [ 00111111111111111111110000000000000000000000000000000000000000000011111111111111111111000]
stage2_imag_28_1   (extractvalue  ) [ 00111111111111111111110000000000000000000000000000000000000000000011111111111111111111000]
p_8                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_9                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret29         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_13_1   (extractvalue  ) [ 00001110000000000000000000000000000000000000000000000000000000000000111000000000000000000]
stage2_imag_13_1   (extractvalue  ) [ 00001110000000000000000000000000000000000000000000000000000000000000111000000000000000000]
stage2_real_29_1   (extractvalue  ) [ 00001111111111111111111000000000000000000000000000000000000000000000111111111111111111100]
stage2_imag_29_1   (extractvalue  ) [ 00001111111111111111111000000000000000000000000000000000000000000000111111111111111111100]
p_10               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_11               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret30         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_14_1   (extractvalue  ) [ 00000011000000000000000000000000000000000000000000000000000000000000001100000000000000000]
stage2_imag_14_1   (extractvalue  ) [ 00000011000000000000000000000000000000000000000000000000000000000000001100000000000000000]
stage2_real_30_1   (extractvalue  ) [ 00000011111111111111111100000000000000000000000000000000000000000000001111111111111111110]
stage2_imag_30_1   (extractvalue  ) [ 00000011111111111111111100000000000000000000000000000000000000000000001111111111111111110]
p_12               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret31         (call          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stage2_real_15_1   (extractvalue  ) [ 00000000100000000000000000000000000000000000000000000000000000000000000010000000000000000]
stage2_imag_15_1   (extractvalue  ) [ 00000000100000000000000000000000000000000000000000000000000000000000000010000000000000000]
stage2_real_31_1   (extractvalue  ) [ 00000000111111111111111110000000000000000000000000000000000000000000000011111111111111111]
stage2_imag_31_1   (extractvalue  ) [ 00000000111111111111111110000000000000000000000000000000000000000000000011111111111111111]
p_14               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_15               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_16               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_17               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_18               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_19               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_20               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_21               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_22               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_23               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_24               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_25               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_26               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_27               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_28               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_29               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_30               (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln8   (specpipeline  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln63 (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_0                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln162        (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln164          (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos<16, 4>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin<16, 4>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix4_bfly"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmul"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix4_bfly.1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix2_bfly"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="33" slack="0"/>
<pin id="86" dir="0" index="1" bw="33" slack="0"/>
<pin id="87" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_read/1 in_stream_read_1/2 in_stream_read_2/3 in_stream_read_3/4 in_stream_read_4/5 in_stream_read_5/6 in_stream_read_6/7 in_stream_read_7/8 in_stream_read_8/9 in_stream_read_9/10 in_stream_read_10/11 in_stream_read_11/12 in_stream_read_12/13 in_stream_read_13/14 in_stream_read_14/15 in_stream_read_15/16 in_stream_read_16/17 in_stream_read_17/18 in_stream_read_18/19 in_stream_read_19/20 in_stream_read_20/21 in_stream_read_21/22 in_stream_read_22/23 in_stream_read_23/24 in_stream_read_24/25 in_stream_read_25/26 in_stream_read_26/27 in_stream_read_27/28 in_stream_read_28/29 in_stream_read_29/30 in_stream_read_30/31 in_stream_read_31/32 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="33" slack="0"/>
<pin id="93" dir="0" index="2" bw="33" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln162/57 write_ln162/58 write_ln162/59 write_ln162/60 write_ln162/61 write_ln162/62 write_ln162/63 write_ln162/64 write_ln162/65 write_ln162/66 write_ln162/67 write_ln162/68 write_ln162/69 write_ln162/70 write_ln162/71 write_ln162/72 write_ln162/73 write_ln162/74 write_ln162/75 write_ln162/76 write_ln162/77 write_ln162/78 write_ln162/79 write_ln162/80 write_ln162/81 write_ln162/82 write_ln162/83 write_ln162/84 write_ln162/85 write_ln162/86 write_ln162/87 write_ln162/88 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_cos_16_4_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="14" slack="0"/>
<pin id="100" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="w_real/1 w_real_2/3 w_real_4/5 w_real_6/7 w_real_1/9 w_real_3/11 w_real_9/13 w_real_5/15 w_real_7/17 w_real_8/19 w_real_10/21 w_real_11/23 w_real_12/25 w_real_13/27 w_real_14/29 w_real_15/31 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_sin_16_4_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="w_imag/1 w_imag_2/3 w_imag_4/5 w_imag_6/7 w_imag_1/9 w_imag_3/11 w_imag_9/13 w_imag_5/15 w_imag_7/17 w_imag_8/19 w_imag_10/21 w_imag_11/23 w_imag_12/25 w_imag_13/27 w_imag_14/29 w_imag_15/31 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_radix4_bfly_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="128" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="25"/>
<pin id="142" dir="0" index="2" bw="16" slack="25"/>
<pin id="143" dir="0" index="3" bw="16" slack="9"/>
<pin id="144" dir="0" index="4" bw="16" slack="9"/>
<pin id="145" dir="0" index="5" bw="16" slack="17"/>
<pin id="146" dir="0" index="6" bw="16" slack="17"/>
<pin id="147" dir="0" index="7" bw="16" slack="1"/>
<pin id="148" dir="0" index="8" bw="16" slack="1"/>
<pin id="149" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/26 call_ret4/27 call_ret2/28 call_ret6/29 call_ret1/30 call_ret5/31 call_ret3/32 call_ret7/33 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_cmul_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="1"/>
<pin id="154" dir="0" index="2" bw="16" slack="1"/>
<pin id="155" dir="0" index="3" bw="14" slack="5"/>
<pin id="156" dir="0" index="4" bw="14" slack="5"/>
<pin id="157" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cmul_ret1/27 cmul_ret2/28 cmul_ret3/29 cmul_ret13/30 cmul_ret14/31 cmul_ret15/32 cmul_ret4/33 cmul_ret5/34 cmul_ret6/35 cmul_ret16/36 cmul_ret17/37 cmul_ret18/38 cmul_ret7/39 cmul_ret8/40 cmul_ret9/41 cmul_ret19/42 cmul_ret20/43 cmul_ret21/44 cmul_ret10/45 cmul_ret11/46 cmul_ret12/47 cmul_ret22/48 cmul_ret23/49 cmul_ret/50 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_radix4_bfly_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="7"/>
<pin id="162" dir="0" index="2" bw="16" slack="7"/>
<pin id="163" dir="0" index="3" bw="16" slack="2"/>
<pin id="164" dir="0" index="4" bw="16" slack="2"/>
<pin id="165" dir="0" index="5" bw="16" slack="1"/>
<pin id="166" dir="0" index="6" bw="16" slack="1"/>
<pin id="167" dir="0" index="7" bw="16" slack="0"/>
<pin id="168" dir="0" index="8" bw="16" slack="0"/>
<pin id="169" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/33 call_ret12/36 call_ret9/39 call_ret13/42 call_ret10/45 call_ret14/48 call_ret11/51 call_ret15/54 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_radix2_bfly_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="4"/>
<pin id="174" dir="0" index="2" bw="16" slack="4"/>
<pin id="175" dir="0" index="3" bw="16" slack="1"/>
<pin id="176" dir="0" index="4" bw="16" slack="1"/>
<pin id="177" dir="0" index="5" bw="14" slack="10"/>
<pin id="178" dir="0" index="6" bw="14" slack="10"/>
<pin id="179" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret16/37 call_ret17/39 call_ret18/41 call_ret19/43 call_ret20/45 call_ret21/47 call_ret22/49 call_ret23/51 call_ret24/53 call_ret25/55 call_ret26/57 call_ret27/59 call_ret28/61 call_ret29/63 call_ret30/65 call_ret31/67 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="33" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="stage0_imag_0/1 stage0_imag_16/2 stage0_imag_8/3 stage0_imag_24/4 stage0_imag_4/5 stage0_imag_20/6 stage0_imag_12/7 stage0_imag_28/8 stage0_imag_2/9 stage0_imag_18/10 stage0_imag_10/11 stage0_imag_26/12 stage0_imag_6/13 stage0_imag_22/14 stage0_imag_14/15 stage0_imag_30/16 stage0_imag_1/17 stage0_imag_17/18 stage0_imag_9/19 stage0_imag_25/20 stage0_imag_5/21 stage0_imag_21/22 stage0_imag_13/23 stage0_imag_29/24 stage0_imag_3/25 stage0_imag_19/26 stage0_imag_11/27 stage0_imag_27/28 stage0_imag_7/29 stage0_imag_23/30 stage0_imag_15/31 stage0_imag_31/32 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_real_0_2/26 stage0_real_16_2/27 stage0_real_8_2/28 stage0_real_24_2/29 stage0_real_4_2/30 stage0_real_20_2/31 stage0_real_12_2/32 stage0_real_28_2/33 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="128" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_imag_0_2/26 stage0_imag_16_2/27 stage0_imag_8_2/28 stage0_imag_24_2/29 stage0_imag_4_2/30 stage0_imag_20_2/31 stage0_imag_12_2/32 stage0_imag_28_2/33 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="0"/>
<pin id="201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_real_1_2/26 stage0_real_17_2/27 stage0_real_9_2/28 stage0_real_25_2/29 stage0_real_5_2/30 stage0_real_21_2/31 stage0_real_13_2/32 stage0_real_29_2/33 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="128" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_imag_1_2/26 stage0_imag_17_2/27 stage0_imag_9_2/28 stage0_imag_25_2/29 stage0_imag_5_2/30 stage0_imag_21_2/31 stage0_imag_13_2/32 stage0_imag_29_2/33 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="128" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_real_2_2/26 stage0_real_18_2/27 stage0_real_10_2/28 stage0_real_26_2/29 stage0_real_6_2/30 stage0_real_22_2/31 stage0_real_14_2/32 stage0_real_30_2/33 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="128" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_imag_2_2/26 stage0_imag_18_2/27 stage0_imag_10_2/28 stage0_imag_26_2/29 stage0_imag_6_2/30 stage0_imag_22_2/31 stage0_imag_14_2/32 stage0_imag_30_2/33 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="128" slack="0"/>
<pin id="217" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_real_3_2/26 stage0_real_19_2/27 stage0_real_11_2/28 stage0_real_27_2/29 stage0_real_7_2/30 stage0_real_23_2/31 stage0_real_15_2/32 stage0_real_31_2/33 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage0_imag_3_2/26 stage0_imag_19_2/27 stage0_imag_11_2/28 stage0_imag_27_2/29 stage0_imag_7_2/30 stage0_imag_23_2/31 stage0_imag_15_2/32 stage0_imag_31_2/33 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="b_real/31 c_real/32 d_real/33 b_real_8/34 c_real_8/35 d_real_8/36 b_real_2/37 c_real_2/38 d_real_2/39 b_real_10/40 c_real_10/41 d_real_10/42 b_real_4/43 c_real_4/44 d_real_4/45 b_real_12/46 c_real_12/47 d_real_12/48 b_real_6/49 c_real_6/50 d_real_6/51 b_real_14/52 c_real_14/53 d_real_14/54 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="b_imag/31 c_imag/32 d_imag/33 b_imag_8/34 c_imag_8/35 d_imag_8/36 b_imag_2/37 c_imag_2/38 d_imag_2/39 b_imag_10/40 c_imag_10/41 d_imag_10/42 b_imag_4/43 c_imag_4/44 d_imag_4/45 b_imag_12/46 c_imag_12/47 d_imag_12/48 b_imag_6/49 c_imag_6/50 d_imag_6/51 b_imag_14/52 c_imag_14/53 d_imag_14/54 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="128" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="a_real/33 a_real_18/36 a_real_15/39 a_real_19/42 a_real_16/45 a_real_20/48 a_real_17/51 a_real_21/54 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="128" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="a_imag/33 a_imag_18/36 a_imag_15/39 a_imag_19/42 a_imag_16/45 a_imag_20/48 a_imag_17/51 a_imag_21/54 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="128" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="b_real_16/33 b_real_20/36 b_real_17/39 b_real_21/42 b_real_18/45 b_real_22/48 b_real_19/51 b_real_23/54 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="128" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="b_imag_16/33 b_imag_20/36 b_imag_17/39 b_imag_21/42 b_imag_18/45 b_imag_22/48 b_imag_19/51 b_imag_23/54 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="128" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="c_real_16/33 c_real_20/36 c_real_17/39 c_real_21/42 c_real_18/45 c_real_22/48 c_real_19/51 c_real_23/54 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="128" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="c_imag_16/33 c_imag_20/36 c_imag_17/39 c_imag_21/42 c_imag_18/45 c_imag_22/48 c_imag_19/51 c_imag_23/54 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="128" slack="0"/>
<pin id="259" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="d_real_16/33 d_real_20/36 d_real_17/39 d_real_21/42 d_real_18/45 d_real_22/48 d_real_19/51 d_real_23/54 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="128" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="d_imag_16/33 d_imag_20/36 d_imag_17/39 d_imag_21/42 d_imag_18/45 d_imag_22/48 d_imag_19/51 d_imag_23/54 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage2_real_0_1/41 stage2_real_1_1/43 stage2_real_2_1/45 stage2_real_3_1/47 stage2_real_4_1/49 stage2_real_5_1/51 stage2_real_6_1/53 stage2_real_7_1/55 stage2_real_8_1/57 stage2_real_9_1/59 stage2_real_10_1/61 stage2_real_11_1/63 stage2_real_12_1/65 stage2_real_13_1/67 stage2_real_14_1/69 stage2_real_15_1/71 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage2_imag_0_1/41 stage2_imag_1_1/43 stage2_imag_2_1/45 stage2_imag_3_1/47 stage2_imag_4_1/49 stage2_imag_5_1/51 stage2_imag_6_1/53 stage2_imag_7_1/55 stage2_imag_8_1/57 stage2_imag_9_1/59 stage2_imag_10_1/61 stage2_imag_11_1/63 stage2_imag_12_1/65 stage2_imag_13_1/67 stage2_imag_14_1/69 stage2_imag_15_1/71 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage2_real_16_1/41 stage2_real_17_1/43 stage2_real_18_1/45 stage2_real_19_1/47 stage2_real_20_1/49 stage2_real_21_1/51 stage2_real_22_1/53 stage2_real_23_1/55 stage2_real_24_1/57 stage2_real_25_1/59 stage2_real_26_1/61 stage2_real_27_1/63 stage2_real_28_1/65 stage2_real_29_1/67 stage2_real_30_1/69 stage2_real_31_1/71 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stage2_imag_16_1/41 stage2_imag_17_1/43 stage2_imag_18_1/45 stage2_imag_19_1/47 stage2_imag_20_1/49 stage2_imag_21_1/51 stage2_imag_22_1/53 stage2_imag_23_1/55 stage2_imag_24_1/57 stage2_imag_25_1/59 stage2_imag_26_1/61 stage2_imag_27_1/63 stage2_imag_28_1/65 stage2_imag_29_1/67 stage2_imag_30_1/69 stage2_imag_31_1/71 "/>
</bind>
</comp>

<comp id="281" class="1005" name="reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_imag_0 stage0_imag_19 stage0_imag_11 stage0_imag_27 stage0_imag_7 stage0_imag_23 stage0_imag_15 stage0_imag_31 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="14" slack="6"/>
<pin id="289" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="w_real w_real_8 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="14" slack="6"/>
<pin id="295" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="w_imag w_imag_8 "/>
</bind>
</comp>

<comp id="299" class="1005" name="reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="7"/>
<pin id="301" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="stage0_real_0_2 stage0_real_28_2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="7"/>
<pin id="306" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="stage0_imag_0_2 stage0_imag_28_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_1_2 stage0_real_21_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_imag_1_2 stage0_imag_21_2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="2"/>
<pin id="321" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="stage0_real_2_2 stage0_real_14_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="2"/>
<pin id="326" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="stage0_imag_2_2 stage0_imag_14_2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="3"/>
<pin id="331" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage0_real_3_2 stage0_real_31_2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="3"/>
<pin id="336" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage0_imag_3_2 stage0_imag_31_2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="2"/>
<pin id="341" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_real b_real_8 b_real_2 b_real_10 b_real_4 b_real_12 b_real_6 b_real_14 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="2"/>
<pin id="346" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="b_imag b_imag_8 b_imag_2 b_imag_10 b_imag_4 b_imag_12 b_imag_6 b_imag_14 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_real c_real_8 c_real_2 c_real_10 c_real_4 c_real_12 c_real_6 c_real_14 "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_imag c_imag_8 c_imag_2 c_imag_10 c_imag_4 c_imag_12 c_imag_6 c_imag_14 "/>
</bind>
</comp>

<comp id="359" class="1005" name="reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="4"/>
<pin id="361" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="a_real a_real_15 a_real_20 a_real_21 "/>
</bind>
</comp>

<comp id="365" class="1005" name="reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="4"/>
<pin id="367" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="a_imag a_imag_15 a_imag_20 a_imag_21 "/>
</bind>
</comp>

<comp id="371" class="1005" name="reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="5"/>
<pin id="373" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="b_real_16 b_real_21 b_real_22 "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="5"/>
<pin id="379" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="b_imag_16 b_imag_21 b_imag_22 "/>
</bind>
</comp>

<comp id="383" class="1005" name="reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="7"/>
<pin id="385" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="c_real_16 c_real_21 c_real_23 "/>
</bind>
</comp>

<comp id="389" class="1005" name="reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="7"/>
<pin id="391" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="c_imag_16 c_imag_21 c_imag_23 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="10"/>
<pin id="397" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="d_real_16 d_real_18 "/>
</bind>
</comp>

<comp id="400" class="1005" name="reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="10"/>
<pin id="402" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="d_imag_16 d_imag_18 "/>
</bind>
</comp>

<comp id="405" class="1005" name="reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="12"/>
<pin id="407" dir="1" index="1" bw="14" slack="12"/>
</pin_list>
<bind>
<opset="w_real_5 w_real_13 "/>
</bind>
</comp>

<comp id="410" class="1005" name="reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="12"/>
<pin id="412" dir="1" index="1" bw="14" slack="12"/>
</pin_list>
<bind>
<opset="w_imag_5 w_imag_13 "/>
</bind>
</comp>

<comp id="415" class="1005" name="reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_real_18 a_real_19 a_real_16 "/>
</bind>
</comp>

<comp id="421" class="1005" name="reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="1"/>
<pin id="423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_imag_18 a_imag_19 a_imag_16 "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="3"/>
<pin id="429" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="b_real_20 b_real_17 b_real_19 "/>
</bind>
</comp>

<comp id="433" class="1005" name="reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="3"/>
<pin id="435" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="b_imag_20 b_imag_17 b_imag_19 "/>
</bind>
</comp>

<comp id="439" class="1005" name="reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="5"/>
<pin id="441" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="c_real_20 c_real_18 "/>
</bind>
</comp>

<comp id="445" class="1005" name="reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="5"/>
<pin id="447" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="c_imag_20 c_imag_18 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="7"/>
<pin id="453" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="d_real_20 d_real_22 "/>
</bind>
</comp>

<comp id="456" class="1005" name="reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="7"/>
<pin id="458" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="d_imag_20 d_imag_22 "/>
</bind>
</comp>

<comp id="461" class="1005" name="reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="14"/>
<pin id="463" dir="1" index="1" bw="14" slack="14"/>
</pin_list>
<bind>
<opset="w_real_7 w_real_15 "/>
</bind>
</comp>

<comp id="466" class="1005" name="reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="14"/>
<pin id="468" dir="1" index="1" bw="14" slack="14"/>
</pin_list>
<bind>
<opset="w_imag_7 w_imag_15 "/>
</bind>
</comp>

<comp id="471" class="1005" name="reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="10"/>
<pin id="473" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="c_real_17 c_real_19 "/>
</bind>
</comp>

<comp id="476" class="1005" name="reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="10"/>
<pin id="478" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="c_imag_17 c_imag_19 "/>
</bind>
</comp>

<comp id="481" class="1005" name="reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="12"/>
<pin id="483" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="d_real_17 d_real_23 "/>
</bind>
</comp>

<comp id="487" class="1005" name="reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="12"/>
<pin id="489" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="d_imag_17 d_imag_23 "/>
</bind>
</comp>

<comp id="493" class="1005" name="reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="1"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage2_real_0_1 stage2_real_8_1 stage2_real_12_1 stage2_real_14_1 stage2_real_15_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage2_imag_0_1 stage2_imag_8_1 stage2_imag_12_1 stage2_imag_14_1 stage2_imag_15_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="9"/>
<pin id="503" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="d_real_21 d_real_19 "/>
</bind>
</comp>

<comp id="507" class="1005" name="reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="9"/>
<pin id="509" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="d_imag_21 d_imag_19 "/>
</bind>
</comp>

<comp id="513" class="1005" name="reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="3"/>
<pin id="515" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage2_real_1_1 stage2_real_9_1 stage2_real_13_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="3"/>
<pin id="519" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage2_imag_1_1 stage2_imag_9_1 stage2_imag_13_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="6"/>
<pin id="523" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="stage2_real_2_1 stage2_real_10_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="6"/>
<pin id="527" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="stage2_imag_2_1 stage2_imag_10_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="5"/>
<pin id="531" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="stage2_real_3_1 stage2_real_11_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="5"/>
<pin id="535" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="stage2_imag_3_1 stage2_imag_11_1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="stage0_real_0_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="33" slack="0"/>
<pin id="539" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_0/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="stage0_real_16_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="33" slack="0"/>
<pin id="543" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_16/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="stage0_real_8_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="33" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_8/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="stage0_real_24_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="33" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_24/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="stage0_real_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="33" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_4/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="stage0_real_20_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="33" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_20/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="stage0_real_12_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="33" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_12/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="stage0_real_28_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="33" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_28/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="stage0_real_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="33" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_2/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="stage0_real_18_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="33" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_18/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="stage0_real_10_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="33" slack="0"/>
<pin id="579" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_10/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="stage0_real_26_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="33" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_26/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="stage0_real_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="33" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_6/13 "/>
</bind>
</comp>

<comp id="589" class="1004" name="stage0_real_22_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="33" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_22/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="stage0_real_14_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="33" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_14/15 "/>
</bind>
</comp>

<comp id="597" class="1004" name="stage0_real_30_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="33" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_30/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="stage0_real_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="33" slack="0"/>
<pin id="603" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_1/17 "/>
</bind>
</comp>

<comp id="605" class="1004" name="stage0_real_17_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="33" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_17/18 "/>
</bind>
</comp>

<comp id="609" class="1004" name="stage0_real_9_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="33" slack="0"/>
<pin id="611" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_9/19 "/>
</bind>
</comp>

<comp id="613" class="1004" name="stage0_real_25_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="33" slack="0"/>
<pin id="615" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_25/20 "/>
</bind>
</comp>

<comp id="617" class="1004" name="stage0_real_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="33" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_5/21 "/>
</bind>
</comp>

<comp id="621" class="1004" name="stage0_real_21_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="33" slack="0"/>
<pin id="623" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_21/22 "/>
</bind>
</comp>

<comp id="625" class="1004" name="stage0_real_13_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="33" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_13/23 "/>
</bind>
</comp>

<comp id="629" class="1004" name="stage0_real_29_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="33" slack="0"/>
<pin id="631" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_29/24 "/>
</bind>
</comp>

<comp id="633" class="1004" name="stage0_real_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="33" slack="0"/>
<pin id="635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_3/25 "/>
</bind>
</comp>

<comp id="637" class="1004" name="stage0_real_19_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="33" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_19/26 "/>
</bind>
</comp>

<comp id="641" class="1004" name="stage0_real_11_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="33" slack="0"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_11/27 "/>
</bind>
</comp>

<comp id="645" class="1004" name="stage0_real_27_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="33" slack="0"/>
<pin id="647" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_27/28 "/>
</bind>
</comp>

<comp id="649" class="1004" name="stage0_real_7_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="33" slack="0"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_7/29 "/>
</bind>
</comp>

<comp id="653" class="1004" name="stage0_real_23_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="33" slack="0"/>
<pin id="655" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_23/30 "/>
</bind>
</comp>

<comp id="657" class="1004" name="stage0_real_15_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="33" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_15/31 "/>
</bind>
</comp>

<comp id="661" class="1004" name="stage0_real_31_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="33" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stage0_real_31/32 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_s_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="33" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="16" slack="16"/>
<pin id="669" dir="0" index="3" bw="16" slack="16"/>
<pin id="670" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/57 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="33" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="0" index="2" bw="16" slack="15"/>
<pin id="680" dir="0" index="3" bw="16" slack="15"/>
<pin id="681" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/58 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="33" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="16" slack="14"/>
<pin id="691" dir="0" index="3" bw="16" slack="14"/>
<pin id="692" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_2/59 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="33" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="16" slack="13"/>
<pin id="702" dir="0" index="3" bw="16" slack="13"/>
<pin id="703" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_3/60 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="33" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="0" index="2" bw="16" slack="12"/>
<pin id="713" dir="0" index="3" bw="16" slack="12"/>
<pin id="714" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_4/61 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="33" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="0" index="2" bw="16" slack="11"/>
<pin id="722" dir="0" index="3" bw="16" slack="11"/>
<pin id="723" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_5/62 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_6_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="33" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="16" slack="10"/>
<pin id="731" dir="0" index="3" bw="16" slack="10"/>
<pin id="732" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_6/63 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_7_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="33" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="0" index="2" bw="16" slack="9"/>
<pin id="740" dir="0" index="3" bw="16" slack="9"/>
<pin id="741" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_7/64 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_8_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="33" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="0" index="2" bw="16" slack="8"/>
<pin id="749" dir="0" index="3" bw="16" slack="8"/>
<pin id="750" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_8/65 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_9_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="33" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="0" index="2" bw="16" slack="7"/>
<pin id="760" dir="0" index="3" bw="16" slack="7"/>
<pin id="761" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_9/66 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_10_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="33" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="0" index="2" bw="16" slack="6"/>
<pin id="771" dir="0" index="3" bw="16" slack="6"/>
<pin id="772" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_10/67 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_11_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="33" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="16" slack="5"/>
<pin id="782" dir="0" index="3" bw="16" slack="5"/>
<pin id="783" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_11/68 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_12_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="33" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="0" index="2" bw="16" slack="4"/>
<pin id="793" dir="0" index="3" bw="16" slack="4"/>
<pin id="794" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_12/69 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_13_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="33" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="16" slack="3"/>
<pin id="804" dir="0" index="3" bw="16" slack="3"/>
<pin id="805" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_13/70 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_14_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="33" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="16" slack="2"/>
<pin id="815" dir="0" index="3" bw="16" slack="2"/>
<pin id="816" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_14/71 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_15_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="33" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="0" index="2" bw="16" slack="1"/>
<pin id="826" dir="0" index="3" bw="16" slack="1"/>
<pin id="827" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_15/72 "/>
</bind>
</comp>

<comp id="833" class="1004" name="p_16_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="33" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="0" index="2" bw="16" slack="32"/>
<pin id="837" dir="0" index="3" bw="16" slack="32"/>
<pin id="838" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_16/73 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_17_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="33" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="16" slack="31"/>
<pin id="846" dir="0" index="3" bw="16" slack="31"/>
<pin id="847" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_17/74 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_18_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="33" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="16" slack="30"/>
<pin id="855" dir="0" index="3" bw="16" slack="30"/>
<pin id="856" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_18/75 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_19_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="33" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="16" slack="29"/>
<pin id="864" dir="0" index="3" bw="16" slack="29"/>
<pin id="865" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_19/76 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_20_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="33" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="16" slack="28"/>
<pin id="873" dir="0" index="3" bw="16" slack="28"/>
<pin id="874" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_20/77 "/>
</bind>
</comp>

<comp id="878" class="1004" name="p_21_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="33" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="16" slack="27"/>
<pin id="882" dir="0" index="3" bw="16" slack="27"/>
<pin id="883" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_21/78 "/>
</bind>
</comp>

<comp id="887" class="1004" name="p_22_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="33" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="0" index="2" bw="16" slack="26"/>
<pin id="891" dir="0" index="3" bw="16" slack="26"/>
<pin id="892" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_22/79 "/>
</bind>
</comp>

<comp id="896" class="1004" name="p_23_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="33" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="16" slack="25"/>
<pin id="900" dir="0" index="3" bw="16" slack="25"/>
<pin id="901" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_23/80 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_24_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="33" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="16" slack="24"/>
<pin id="909" dir="0" index="3" bw="16" slack="24"/>
<pin id="910" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_24/81 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_25_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="33" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="16" slack="23"/>
<pin id="918" dir="0" index="3" bw="16" slack="23"/>
<pin id="919" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_25/82 "/>
</bind>
</comp>

<comp id="923" class="1004" name="p_26_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="33" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="16" slack="22"/>
<pin id="927" dir="0" index="3" bw="16" slack="22"/>
<pin id="928" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_26/83 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_27_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="33" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="16" slack="21"/>
<pin id="936" dir="0" index="3" bw="16" slack="21"/>
<pin id="937" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_27/84 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_28_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="33" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="0" index="2" bw="16" slack="20"/>
<pin id="945" dir="0" index="3" bw="16" slack="20"/>
<pin id="946" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_28/85 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_29_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="33" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="16" slack="19"/>
<pin id="954" dir="0" index="3" bw="16" slack="19"/>
<pin id="955" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_29/86 "/>
</bind>
</comp>

<comp id="959" class="1004" name="p_30_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="33" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="0" index="2" bw="16" slack="18"/>
<pin id="963" dir="0" index="3" bw="16" slack="18"/>
<pin id="964" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_30/87 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_0_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="33" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="0" index="2" bw="16" slack="17"/>
<pin id="972" dir="0" index="3" bw="16" slack="17"/>
<pin id="973" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/88 "/>
</bind>
</comp>

<comp id="977" class="1005" name="stage0_real_0_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="25"/>
<pin id="979" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_0 "/>
</bind>
</comp>

<comp id="982" class="1005" name="stage0_real_16_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="25"/>
<pin id="984" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_16 "/>
</bind>
</comp>

<comp id="987" class="1005" name="stage0_imag_16_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="25"/>
<pin id="989" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_16 "/>
</bind>
</comp>

<comp id="992" class="1005" name="stage0_real_8_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="25"/>
<pin id="994" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_8 "/>
</bind>
</comp>

<comp id="997" class="1005" name="stage0_imag_8_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="16" slack="25"/>
<pin id="999" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_8 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="stage0_real_24_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="25"/>
<pin id="1004" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_24 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="stage0_imag_24_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="25"/>
<pin id="1009" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_24 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="stage0_real_4_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="25"/>
<pin id="1014" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_4 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="stage0_imag_4_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="25"/>
<pin id="1019" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_4 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="stage0_real_20_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="25"/>
<pin id="1024" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_20 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="stage0_imag_20_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="25"/>
<pin id="1029" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_20 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="stage0_real_12_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="25"/>
<pin id="1034" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_12 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="stage0_imag_12_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="25"/>
<pin id="1039" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_12 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="stage0_real_28_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="25"/>
<pin id="1044" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_real_28 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="stage0_imag_28_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="25"/>
<pin id="1049" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage0_imag_28 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="stage0_real_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="17"/>
<pin id="1054" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="stage0_imag_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="17"/>
<pin id="1059" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_2 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="stage0_real_18_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="17"/>
<pin id="1064" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_18 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="stage0_imag_18_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="17"/>
<pin id="1069" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_18 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="stage0_real_10_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="17"/>
<pin id="1074" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_10 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="stage0_imag_10_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="17"/>
<pin id="1079" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_10 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="stage0_real_26_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="17"/>
<pin id="1084" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_26 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="stage0_imag_26_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="17"/>
<pin id="1089" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_26 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="stage0_real_6_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="17"/>
<pin id="1094" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_6 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="stage0_imag_6_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="17"/>
<pin id="1099" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_6 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="stage0_real_22_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="17"/>
<pin id="1104" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_22 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="stage0_imag_22_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="17"/>
<pin id="1109" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_22 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="stage0_real_14_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="17"/>
<pin id="1114" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_14 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="stage0_imag_14_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="17"/>
<pin id="1119" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_14 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="stage0_real_30_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="17"/>
<pin id="1124" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_30 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="stage0_imag_30_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="17"/>
<pin id="1129" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_30 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="stage0_real_1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="9"/>
<pin id="1134" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="stage0_imag_1_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="9"/>
<pin id="1139" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="stage0_real_17_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="16" slack="9"/>
<pin id="1144" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_17 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="stage0_imag_17_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="9"/>
<pin id="1149" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_17 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="stage0_real_9_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="9"/>
<pin id="1154" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_9 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="stage0_imag_9_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="9"/>
<pin id="1159" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_9 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="stage0_real_25_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="16" slack="9"/>
<pin id="1164" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_25 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="stage0_imag_25_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="16" slack="9"/>
<pin id="1169" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_25 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="stage0_real_5_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="9"/>
<pin id="1174" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_5 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="stage0_imag_5_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="9"/>
<pin id="1179" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_5 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="stage0_real_21_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="9"/>
<pin id="1184" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_21 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="stage0_imag_21_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="9"/>
<pin id="1189" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_21 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="stage0_real_13_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="9"/>
<pin id="1194" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_13 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="stage0_imag_13_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="16" slack="9"/>
<pin id="1199" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_13 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="w_real_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="14" slack="7"/>
<pin id="1204" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="w_real_2 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="w_imag_2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="14" slack="7"/>
<pin id="1210" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="w_imag_2 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="stage0_real_29_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="9"/>
<pin id="1216" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_29 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="stage0_imag_29_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="9"/>
<pin id="1221" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_29 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="stage0_real_3_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="1"/>
<pin id="1226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_3 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="stage0_imag_3_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="1"/>
<pin id="1231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_imag_3 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="w_real_4_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="14" slack="6"/>
<pin id="1236" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="w_real_4 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="w_imag_4_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="14" slack="6"/>
<pin id="1242" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="w_imag_4 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="stage0_real_19_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="1"/>
<pin id="1248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_19 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="stage0_real_11_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="16" slack="1"/>
<pin id="1253" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_11 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="stage0_real_16_2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="16" slack="9"/>
<pin id="1258" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_16_2 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="stage0_imag_16_2_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="9"/>
<pin id="1263" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_16_2 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="stage0_real_17_2_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="16" slack="3"/>
<pin id="1268" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage0_real_17_2 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="stage0_imag_17_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="16" slack="3"/>
<pin id="1273" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage0_imag_17_2 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="stage0_real_18_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="4"/>
<pin id="1278" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="stage0_real_18_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="stage0_imag_18_2_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="16" slack="4"/>
<pin id="1283" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="stage0_imag_18_2 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="stage0_real_19_2_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="5"/>
<pin id="1288" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="stage0_real_19_2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="stage0_imag_19_2_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="5"/>
<pin id="1293" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="stage0_imag_19_2 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="w_real_6_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="14" slack="5"/>
<pin id="1298" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="w_real_6 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="w_imag_6_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="14" slack="5"/>
<pin id="1304" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="w_imag_6 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="stage0_real_27_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="16" slack="1"/>
<pin id="1310" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_27 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="stage0_real_8_2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="16" slack="17"/>
<pin id="1315" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_real_8_2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="stage0_imag_8_2_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="16" slack="17"/>
<pin id="1320" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage0_imag_8_2 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="stage0_real_9_2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="11"/>
<pin id="1325" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="stage0_real_9_2 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="stage0_imag_9_2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="11"/>
<pin id="1330" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="stage0_imag_9_2 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="stage0_real_10_2_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="16" slack="12"/>
<pin id="1335" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="stage0_real_10_2 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="stage0_imag_10_2_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="12"/>
<pin id="1340" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="stage0_imag_10_2 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="stage0_real_11_2_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="13"/>
<pin id="1345" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="stage0_real_11_2 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="stage0_imag_11_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="16" slack="13"/>
<pin id="1350" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="stage0_imag_11_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="stage0_real_7_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="16" slack="1"/>
<pin id="1355" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_7 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="stage0_real_24_2_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="19"/>
<pin id="1360" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="stage0_real_24_2 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="stage0_imag_24_2_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="19"/>
<pin id="1365" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="stage0_imag_24_2 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="stage0_real_25_2_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="16" slack="13"/>
<pin id="1370" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="stage0_real_25_2 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="stage0_imag_25_2_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="16" slack="13"/>
<pin id="1375" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="stage0_imag_25_2 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="stage0_real_26_2_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="14"/>
<pin id="1380" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="stage0_real_26_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="stage0_imag_26_2_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="16" slack="14"/>
<pin id="1385" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="stage0_imag_26_2 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="stage0_real_27_2_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="16" slack="15"/>
<pin id="1390" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="stage0_real_27_2 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="stage0_imag_27_2_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="16" slack="15"/>
<pin id="1395" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="stage0_imag_27_2 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="w_real_1_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="14" slack="10"/>
<pin id="1400" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="w_real_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="w_imag_1_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="14" slack="10"/>
<pin id="1406" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="w_imag_1 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="stage0_real_23_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="16" slack="1"/>
<pin id="1412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_23 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="stage0_real_4_2_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="16" slack="9"/>
<pin id="1417" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_real_4_2 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="stage0_imag_4_2_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="9"/>
<pin id="1422" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage0_imag_4_2 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="stage0_real_5_2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="16" slack="3"/>
<pin id="1427" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage0_real_5_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="stage0_imag_5_2_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="16" slack="3"/>
<pin id="1432" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="stage0_imag_5_2 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="stage0_real_6_2_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="16" slack="4"/>
<pin id="1437" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="stage0_real_6_2 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="stage0_imag_6_2_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="16" slack="4"/>
<pin id="1442" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="stage0_imag_6_2 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="stage0_real_7_2_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="16" slack="5"/>
<pin id="1447" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="stage0_real_7_2 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="stage0_imag_7_2_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="16" slack="5"/>
<pin id="1452" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="stage0_imag_7_2 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="stage0_real_15_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="1"/>
<pin id="1457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_15 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="stage0_real_20_2_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="16" slack="11"/>
<pin id="1462" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="stage0_real_20_2 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="stage0_imag_20_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="16" slack="11"/>
<pin id="1467" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="stage0_imag_20_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="stage0_real_22_2_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="16" slack="6"/>
<pin id="1472" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="stage0_real_22_2 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="stage0_imag_22_2_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="16" slack="6"/>
<pin id="1477" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="stage0_imag_22_2 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="stage0_real_23_2_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="16" slack="7"/>
<pin id="1482" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="stage0_real_23_2 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="stage0_imag_23_2_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="16" slack="7"/>
<pin id="1487" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="stage0_imag_23_2 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="w_real_3_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="14" slack="10"/>
<pin id="1492" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="w_real_3 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="w_imag_3_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="14" slack="10"/>
<pin id="1498" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="w_imag_3 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="stage0_real_31_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="1"/>
<pin id="1504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stage0_real_31 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="stage0_real_12_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="19"/>
<pin id="1509" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="stage0_real_12_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="stage0_imag_12_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="19"/>
<pin id="1514" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="stage0_imag_12_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="stage0_real_13_2_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="16" slack="13"/>
<pin id="1519" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="stage0_real_13_2 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="stage0_imag_13_2_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="13"/>
<pin id="1524" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="stage0_imag_13_2 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="stage0_real_15_2_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="16" slack="15"/>
<pin id="1529" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="stage0_real_15_2 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="stage0_imag_15_2_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="16" slack="15"/>
<pin id="1534" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="stage0_imag_15_2 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="stage0_real_29_2_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="16" slack="15"/>
<pin id="1539" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="stage0_real_29_2 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="stage0_imag_29_2_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="16" slack="15"/>
<pin id="1544" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="stage0_imag_29_2 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="stage0_real_30_2_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="16"/>
<pin id="1549" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="stage0_real_30_2 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="stage0_imag_30_2_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="16"/>
<pin id="1554" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="stage0_imag_30_2 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="w_real_9_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="14" slack="11"/>
<pin id="1559" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="w_real_9 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="w_imag_9_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="14" slack="11"/>
<pin id="1565" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="w_imag_9 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="stage2_real_16_1_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="16" slack="32"/>
<pin id="1571" dir="1" index="1" bw="16" slack="32"/>
</pin_list>
<bind>
<opset="stage2_real_16_1 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="stage2_imag_16_1_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="16" slack="32"/>
<pin id="1576" dir="1" index="1" bw="16" slack="32"/>
</pin_list>
<bind>
<opset="stage2_imag_16_1 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="w_real_10_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="14" slack="16"/>
<pin id="1581" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_real_10 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="w_imag_10_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="14" slack="16"/>
<pin id="1586" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_imag_10 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="stage2_real_17_1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="16" slack="31"/>
<pin id="1591" dir="1" index="1" bw="16" slack="31"/>
</pin_list>
<bind>
<opset="stage2_real_17_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="stage2_imag_17_1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="16" slack="31"/>
<pin id="1596" dir="1" index="1" bw="16" slack="31"/>
</pin_list>
<bind>
<opset="stage2_imag_17_1 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="w_real_11_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="14" slack="16"/>
<pin id="1601" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_real_11 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="w_imag_11_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="14" slack="16"/>
<pin id="1606" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_imag_11 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="b_real_18_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="16" slack="10"/>
<pin id="1611" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="b_real_18 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="b_imag_18_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="16" slack="10"/>
<pin id="1616" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="b_imag_18 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="stage2_real_18_1_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="16" slack="30"/>
<pin id="1621" dir="1" index="1" bw="16" slack="30"/>
</pin_list>
<bind>
<opset="stage2_real_18_1 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="stage2_imag_18_1_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="16" slack="30"/>
<pin id="1626" dir="1" index="1" bw="16" slack="30"/>
</pin_list>
<bind>
<opset="stage2_imag_18_1 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="w_real_12_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="14" slack="16"/>
<pin id="1631" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_real_12 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="w_imag_12_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="14" slack="16"/>
<pin id="1636" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_imag_12 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="stage2_real_19_1_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="16" slack="29"/>
<pin id="1641" dir="1" index="1" bw="16" slack="29"/>
</pin_list>
<bind>
<opset="stage2_real_19_1 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="stage2_imag_19_1_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="16" slack="29"/>
<pin id="1646" dir="1" index="1" bw="16" slack="29"/>
</pin_list>
<bind>
<opset="stage2_imag_19_1 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="c_real_22_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="16" slack="9"/>
<pin id="1651" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="c_real_22 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="c_imag_22_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="16" slack="9"/>
<pin id="1656" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="c_imag_22 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="stage2_real_4_1_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="16" slack="12"/>
<pin id="1661" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="stage2_real_4_1 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="stage2_imag_4_1_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="16" slack="12"/>
<pin id="1666" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="stage2_imag_4_1 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="stage2_real_20_1_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="16" slack="28"/>
<pin id="1671" dir="1" index="1" bw="16" slack="28"/>
</pin_list>
<bind>
<opset="stage2_real_20_1 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="stage2_imag_20_1_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="16" slack="28"/>
<pin id="1676" dir="1" index="1" bw="16" slack="28"/>
</pin_list>
<bind>
<opset="stage2_imag_20_1 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="w_real_14_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="14" slack="16"/>
<pin id="1681" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_real_14 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="w_imag_14_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="14" slack="16"/>
<pin id="1686" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_imag_14 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="a_real_17_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="16" slack="10"/>
<pin id="1691" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="a_real_17 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="a_imag_17_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="16" slack="10"/>
<pin id="1696" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="a_imag_17 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="stage2_real_5_1_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="16" slack="11"/>
<pin id="1701" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="stage2_real_5_1 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="stage2_imag_5_1_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="16" slack="11"/>
<pin id="1706" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="stage2_imag_5_1 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="stage2_real_21_1_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="16" slack="27"/>
<pin id="1711" dir="1" index="1" bw="16" slack="27"/>
</pin_list>
<bind>
<opset="stage2_real_21_1 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="stage2_imag_21_1_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="16" slack="27"/>
<pin id="1716" dir="1" index="1" bw="16" slack="27"/>
</pin_list>
<bind>
<opset="stage2_imag_21_1 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="stage2_real_6_1_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="16" slack="10"/>
<pin id="1721" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="stage2_real_6_1 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="stage2_imag_6_1_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="16" slack="10"/>
<pin id="1726" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="stage2_imag_6_1 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="stage2_real_22_1_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="16" slack="26"/>
<pin id="1731" dir="1" index="1" bw="16" slack="26"/>
</pin_list>
<bind>
<opset="stage2_real_22_1 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="stage2_imag_22_1_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="16" slack="26"/>
<pin id="1736" dir="1" index="1" bw="16" slack="26"/>
</pin_list>
<bind>
<opset="stage2_imag_22_1 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="b_real_23_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="16" slack="9"/>
<pin id="1741" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="b_real_23 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="b_imag_23_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="16" slack="9"/>
<pin id="1746" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="b_imag_23 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="stage2_real_7_1_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="16" slack="9"/>
<pin id="1751" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage2_real_7_1 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="stage2_imag_7_1_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="16" slack="9"/>
<pin id="1756" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="stage2_imag_7_1 "/>
</bind>
</comp>

<comp id="1759" class="1005" name="stage2_real_23_1_reg_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="16" slack="25"/>
<pin id="1761" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage2_real_23_1 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="stage2_imag_23_1_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="16" slack="25"/>
<pin id="1766" dir="1" index="1" bw="16" slack="25"/>
</pin_list>
<bind>
<opset="stage2_imag_23_1 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="stage2_real_24_1_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="16" slack="24"/>
<pin id="1771" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="stage2_real_24_1 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="stage2_imag_24_1_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="16" slack="24"/>
<pin id="1776" dir="1" index="1" bw="16" slack="24"/>
</pin_list>
<bind>
<opset="stage2_imag_24_1 "/>
</bind>
</comp>

<comp id="1779" class="1005" name="stage2_real_25_1_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="16" slack="23"/>
<pin id="1781" dir="1" index="1" bw="16" slack="23"/>
</pin_list>
<bind>
<opset="stage2_real_25_1 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="stage2_imag_25_1_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="16" slack="23"/>
<pin id="1786" dir="1" index="1" bw="16" slack="23"/>
</pin_list>
<bind>
<opset="stage2_imag_25_1 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="stage2_real_26_1_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="16" slack="22"/>
<pin id="1791" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="stage2_real_26_1 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="stage2_imag_26_1_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="16" slack="22"/>
<pin id="1796" dir="1" index="1" bw="16" slack="22"/>
</pin_list>
<bind>
<opset="stage2_imag_26_1 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="stage2_real_27_1_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="16" slack="21"/>
<pin id="1801" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="stage2_real_27_1 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="stage2_imag_27_1_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="16" slack="21"/>
<pin id="1806" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="stage2_imag_27_1 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="stage2_real_28_1_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="16" slack="20"/>
<pin id="1811" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="stage2_real_28_1 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="stage2_imag_28_1_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="20"/>
<pin id="1816" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="stage2_imag_28_1 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="stage2_real_29_1_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="16" slack="19"/>
<pin id="1821" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="stage2_real_29_1 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="stage2_imag_29_1_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="16" slack="19"/>
<pin id="1826" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="stage2_imag_29_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="stage2_real_30_1_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="16" slack="18"/>
<pin id="1831" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="stage2_real_30_1 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="stage2_imag_30_1_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="16" slack="18"/>
<pin id="1836" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="stage2_imag_30_1 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="stage2_real_31_1_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="16" slack="17"/>
<pin id="1841" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage2_real_31_1 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="stage2_imag_31_1_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="16" slack="17"/>
<pin id="1846" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="stage2_imag_31_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="84" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="139" pin="9"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="139" pin="9"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="139" pin="9"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="139" pin="9"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="139" pin="9"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="139" pin="9"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="139" pin="9"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="139" pin="9"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="151" pin="5"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="159" pin=7"/></net>

<net id="231"><net_src comp="151" pin="5"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="159" pin=8"/></net>

<net id="236"><net_src comp="159" pin="9"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="159" pin="9"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="159" pin="9"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="159" pin="9"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="159" pin="9"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="159" pin="9"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="159" pin="9"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="159" pin="9"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="171" pin="7"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="171" pin="7"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="171" pin="7"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="171" pin="7"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="181" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="290"><net_src comp="97" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="296"><net_src comp="118" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="302"><net_src comp="191" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="307"><net_src comp="195" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="312"><net_src comp="199" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="317"><net_src comp="203" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="322"><net_src comp="207" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="327"><net_src comp="211" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="332"><net_src comp="215" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="337"><net_src comp="219" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="342"><net_src comp="223" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="347"><net_src comp="228" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="352"><net_src comp="223" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="357"><net_src comp="228" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="362"><net_src comp="233" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="368"><net_src comp="237" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="374"><net_src comp="241" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="380"><net_src comp="245" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="386"><net_src comp="249" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="392"><net_src comp="253" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="398"><net_src comp="257" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="403"><net_src comp="261" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="408"><net_src comp="97" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="413"><net_src comp="118" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="418"><net_src comp="233" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="424"><net_src comp="237" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="430"><net_src comp="241" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="436"><net_src comp="245" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="442"><net_src comp="249" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="448"><net_src comp="253" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="454"><net_src comp="257" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="459"><net_src comp="261" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="464"><net_src comp="97" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="469"><net_src comp="118" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="474"><net_src comp="249" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="479"><net_src comp="253" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="484"><net_src comp="257" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="490"><net_src comp="261" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="496"><net_src comp="265" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="269" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="257" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="510"><net_src comp="261" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="516"><net_src comp="265" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="269" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="265" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="269" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="265" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="269" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="84" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="84" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="84" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="84" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="84" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="84" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="84" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="84" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="84" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="84" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="84" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="84" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="84" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="84" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="84" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="84" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="84" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="84" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="84" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="84" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="84" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="84" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="84" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="84" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="84" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="84" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="84" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="84" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="84" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="84" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="84" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="84" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="56" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="58" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="497" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="493" pin="1"/><net_sink comp="665" pin=3"/></net>

<net id="675"><net_src comp="665" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="682"><net_src comp="56" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="58" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="517" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="513" pin="1"/><net_sink comp="676" pin=3"/></net>

<net id="686"><net_src comp="676" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="693"><net_src comp="56" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="58" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="525" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="521" pin="1"/><net_sink comp="687" pin=3"/></net>

<net id="697"><net_src comp="687" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="704"><net_src comp="56" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="58" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="533" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="529" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="708"><net_src comp="698" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="715"><net_src comp="56" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="709" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="724"><net_src comp="56" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="718" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="733"><net_src comp="56" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="58" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="727" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="742"><net_src comp="56" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="58" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="736" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="751"><net_src comp="56" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="58" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="497" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="493" pin="1"/><net_sink comp="745" pin=3"/></net>

<net id="755"><net_src comp="745" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="762"><net_src comp="56" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="58" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="517" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="513" pin="1"/><net_sink comp="756" pin=3"/></net>

<net id="766"><net_src comp="756" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="773"><net_src comp="56" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="58" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="525" pin="1"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="521" pin="1"/><net_sink comp="767" pin=3"/></net>

<net id="777"><net_src comp="767" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="784"><net_src comp="56" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="58" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="533" pin="1"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="529" pin="1"/><net_sink comp="778" pin=3"/></net>

<net id="788"><net_src comp="778" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="795"><net_src comp="56" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="58" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="497" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="493" pin="1"/><net_sink comp="789" pin=3"/></net>

<net id="799"><net_src comp="789" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="806"><net_src comp="56" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="58" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="517" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="513" pin="1"/><net_sink comp="800" pin=3"/></net>

<net id="810"><net_src comp="800" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="817"><net_src comp="56" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="58" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="497" pin="1"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="493" pin="1"/><net_sink comp="811" pin=3"/></net>

<net id="821"><net_src comp="811" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="828"><net_src comp="56" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="58" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="830"><net_src comp="497" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="831"><net_src comp="493" pin="1"/><net_sink comp="822" pin=3"/></net>

<net id="832"><net_src comp="822" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="839"><net_src comp="56" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="58" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="833" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="848"><net_src comp="56" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="58" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="842" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="857"><net_src comp="56" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="58" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="851" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="866"><net_src comp="56" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="58" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="860" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="875"><net_src comp="56" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="58" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="869" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="884"><net_src comp="56" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="58" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="878" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="893"><net_src comp="56" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="58" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="887" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="902"><net_src comp="56" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="58" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="896" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="911"><net_src comp="56" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="58" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="905" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="920"><net_src comp="56" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="58" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="914" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="929"><net_src comp="56" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="58" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="923" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="938"><net_src comp="56" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="58" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="940"><net_src comp="932" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="947"><net_src comp="56" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="58" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="941" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="956"><net_src comp="56" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="58" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="950" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="965"><net_src comp="56" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="58" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="967"><net_src comp="959" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="974"><net_src comp="56" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="82" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="976"><net_src comp="968" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="980"><net_src comp="537" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="985"><net_src comp="541" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="990"><net_src comp="181" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="995"><net_src comp="545" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1000"><net_src comp="181" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1005"><net_src comp="549" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1010"><net_src comp="181" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1015"><net_src comp="553" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1020"><net_src comp="181" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1025"><net_src comp="557" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1030"><net_src comp="181" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1035"><net_src comp="561" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1040"><net_src comp="181" pin="4"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1045"><net_src comp="565" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="1050"><net_src comp="181" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="1055"><net_src comp="569" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1060"><net_src comp="181" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1065"><net_src comp="573" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1070"><net_src comp="181" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1075"><net_src comp="577" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1080"><net_src comp="181" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1085"><net_src comp="581" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1090"><net_src comp="181" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1095"><net_src comp="585" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1100"><net_src comp="181" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1105"><net_src comp="589" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1110"><net_src comp="181" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1115"><net_src comp="593" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1120"><net_src comp="181" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1125"><net_src comp="597" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="1130"><net_src comp="181" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="1135"><net_src comp="601" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1140"><net_src comp="181" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1145"><net_src comp="605" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1150"><net_src comp="181" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1155"><net_src comp="609" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1160"><net_src comp="181" pin="4"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1165"><net_src comp="613" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1170"><net_src comp="181" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1175"><net_src comp="617" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1180"><net_src comp="181" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1185"><net_src comp="621" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1190"><net_src comp="181" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1195"><net_src comp="625" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1200"><net_src comp="181" pin="4"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1205"><net_src comp="97" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1211"><net_src comp="118" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1217"><net_src comp="629" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="1222"><net_src comp="181" pin="4"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="1227"><net_src comp="633" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1232"><net_src comp="181" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="139" pin=8"/></net>

<net id="1237"><net_src comp="97" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1243"><net_src comp="118" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1249"><net_src comp="637" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1254"><net_src comp="641" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1259"><net_src comp="191" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1264"><net_src comp="195" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1269"><net_src comp="199" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1274"><net_src comp="203" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1279"><net_src comp="207" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1284"><net_src comp="211" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1289"><net_src comp="215" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1294"><net_src comp="219" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1299"><net_src comp="97" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1305"><net_src comp="118" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1311"><net_src comp="645" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1316"><net_src comp="191" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1321"><net_src comp="195" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1326"><net_src comp="199" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1331"><net_src comp="203" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1336"><net_src comp="207" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1341"><net_src comp="211" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1346"><net_src comp="215" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1351"><net_src comp="219" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1356"><net_src comp="649" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1361"><net_src comp="191" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1366"><net_src comp="195" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1371"><net_src comp="199" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1376"><net_src comp="203" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1381"><net_src comp="207" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1386"><net_src comp="211" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1391"><net_src comp="215" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1396"><net_src comp="219" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1401"><net_src comp="97" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1407"><net_src comp="118" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1413"><net_src comp="653" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1418"><net_src comp="191" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1423"><net_src comp="195" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1428"><net_src comp="199" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1433"><net_src comp="203" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1438"><net_src comp="207" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1443"><net_src comp="211" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1448"><net_src comp="215" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1453"><net_src comp="219" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1458"><net_src comp="657" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1463"><net_src comp="191" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1468"><net_src comp="195" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1473"><net_src comp="207" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1478"><net_src comp="211" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1483"><net_src comp="215" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1488"><net_src comp="219" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1493"><net_src comp="97" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1499"><net_src comp="118" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1505"><net_src comp="661" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="139" pin=7"/></net>

<net id="1510"><net_src comp="191" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1515"><net_src comp="195" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1520"><net_src comp="199" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1525"><net_src comp="203" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1530"><net_src comp="215" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1535"><net_src comp="219" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1540"><net_src comp="199" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1545"><net_src comp="203" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1550"><net_src comp="207" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="1555"><net_src comp="211" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1560"><net_src comp="97" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="151" pin=3"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1566"><net_src comp="118" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1572"><net_src comp="273" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="833" pin=3"/></net>

<net id="1577"><net_src comp="277" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="1582"><net_src comp="97" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1587"><net_src comp="118" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1592"><net_src comp="273" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="842" pin=3"/></net>

<net id="1597"><net_src comp="277" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="1602"><net_src comp="97" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1607"><net_src comp="118" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1612"><net_src comp="241" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1617"><net_src comp="245" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1622"><net_src comp="273" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="851" pin=3"/></net>

<net id="1627"><net_src comp="277" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1632"><net_src comp="97" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1637"><net_src comp="118" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1642"><net_src comp="273" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="860" pin=3"/></net>

<net id="1647"><net_src comp="277" pin="1"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1652"><net_src comp="249" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="1657"><net_src comp="253" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="1662"><net_src comp="265" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="709" pin=3"/></net>

<net id="1667"><net_src comp="269" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="1672"><net_src comp="273" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="869" pin=3"/></net>

<net id="1677"><net_src comp="277" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="869" pin=2"/></net>

<net id="1682"><net_src comp="97" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="1687"><net_src comp="118" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="1692"><net_src comp="233" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1697"><net_src comp="237" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1702"><net_src comp="265" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="718" pin=3"/></net>

<net id="1707"><net_src comp="269" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="1712"><net_src comp="273" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="878" pin=3"/></net>

<net id="1717"><net_src comp="277" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1722"><net_src comp="265" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="727" pin=3"/></net>

<net id="1727"><net_src comp="269" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="1732"><net_src comp="273" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="887" pin=3"/></net>

<net id="1737"><net_src comp="277" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="1742"><net_src comp="241" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="1747"><net_src comp="245" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="1752"><net_src comp="265" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="736" pin=3"/></net>

<net id="1757"><net_src comp="269" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1762"><net_src comp="273" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="1763"><net_src comp="1759" pin="1"/><net_sink comp="896" pin=3"/></net>

<net id="1767"><net_src comp="277" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="1772"><net_src comp="273" pin="1"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="905" pin=3"/></net>

<net id="1777"><net_src comp="277" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="1782"><net_src comp="273" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="914" pin=3"/></net>

<net id="1787"><net_src comp="277" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="1792"><net_src comp="273" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="923" pin=3"/></net>

<net id="1797"><net_src comp="277" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="1802"><net_src comp="273" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="932" pin=3"/></net>

<net id="1807"><net_src comp="277" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="932" pin=2"/></net>

<net id="1812"><net_src comp="273" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="941" pin=3"/></net>

<net id="1817"><net_src comp="277" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="941" pin=2"/></net>

<net id="1822"><net_src comp="273" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="950" pin=3"/></net>

<net id="1827"><net_src comp="277" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="950" pin=2"/></net>

<net id="1832"><net_src comp="273" pin="1"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="959" pin=3"/></net>

<net id="1837"><net_src comp="277" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="959" pin=2"/></net>

<net id="1842"><net_src comp="273" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="968" pin=3"/></net>

<net id="1847"><net_src comp="277" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="968" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
 - Input state : 
	Port: fft32 : in_stream | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		stage0_real_0_2 : 1
		stage0_imag_0_2 : 1
		stage0_real_1_2 : 1
		stage0_imag_1_2 : 1
		stage0_real_2_2 : 1
		stage0_imag_2_2 : 1
		stage0_real_3_2 : 1
		stage0_imag_3_2 : 1
	State 27
		stage0_real_16_2 : 1
		stage0_imag_16_2 : 1
		stage0_real_17_2 : 1
		stage0_imag_17_2 : 1
		stage0_real_18_2 : 1
		stage0_imag_18_2 : 1
		stage0_real_19_2 : 1
		stage0_imag_19_2 : 1
	State 28
		stage0_real_8_2 : 1
		stage0_imag_8_2 : 1
		stage0_real_9_2 : 1
		stage0_imag_9_2 : 1
		stage0_real_10_2 : 1
		stage0_imag_10_2 : 1
		stage0_real_11_2 : 1
		stage0_imag_11_2 : 1
	State 29
		stage0_real_24_2 : 1
		stage0_imag_24_2 : 1
		stage0_real_25_2 : 1
		stage0_imag_25_2 : 1
		stage0_real_26_2 : 1
		stage0_imag_26_2 : 1
		stage0_real_27_2 : 1
		stage0_imag_27_2 : 1
	State 30
		stage0_real_4_2 : 1
		stage0_imag_4_2 : 1
		stage0_real_5_2 : 1
		stage0_imag_5_2 : 1
		stage0_real_6_2 : 1
		stage0_imag_6_2 : 1
		stage0_real_7_2 : 1
		stage0_imag_7_2 : 1
	State 31
		stage0_real_20_2 : 1
		stage0_imag_20_2 : 1
		stage0_real_21_2 : 1
		stage0_imag_21_2 : 1
		stage0_real_22_2 : 1
		stage0_imag_22_2 : 1
		stage0_real_23_2 : 1
		stage0_imag_23_2 : 1
		b_real : 1
		b_imag : 1
	State 32
		stage0_real_12_2 : 1
		stage0_imag_12_2 : 1
		stage0_real_13_2 : 1
		stage0_imag_13_2 : 1
		stage0_real_14_2 : 1
		stage0_imag_14_2 : 1
		stage0_real_15_2 : 1
		stage0_imag_15_2 : 1
		c_real : 1
		c_imag : 1
	State 33
		stage0_real_28_2 : 1
		stage0_imag_28_2 : 1
		stage0_real_29_2 : 1
		stage0_imag_29_2 : 1
		stage0_real_30_2 : 1
		stage0_imag_30_2 : 1
		stage0_real_31_2 : 1
		stage0_imag_31_2 : 1
		d_real : 1
		d_imag : 1
		call_ret8 : 2
		a_real : 3
		a_imag : 3
		b_real_16 : 3
		b_imag_16 : 3
		c_real_16 : 3
		c_imag_16 : 3
		d_real_16 : 3
		d_imag_16 : 3
	State 34
		b_real_8 : 1
		b_imag_8 : 1
	State 35
		c_real_8 : 1
		c_imag_8 : 1
	State 36
		d_real_8 : 1
		d_imag_8 : 1
		call_ret12 : 2
		a_real_18 : 3
		a_imag_18 : 3
		b_real_20 : 3
		b_imag_20 : 3
		c_real_20 : 3
		c_imag_20 : 3
		d_real_20 : 3
		d_imag_20 : 3
	State 37
		b_real_2 : 1
		b_imag_2 : 1
	State 38
		c_real_2 : 1
		c_imag_2 : 1
	State 39
		d_real_2 : 1
		d_imag_2 : 1
		call_ret9 : 2
		a_real_15 : 3
		a_imag_15 : 3
		b_real_17 : 3
		b_imag_17 : 3
		c_real_17 : 3
		c_imag_17 : 3
		d_real_17 : 3
		d_imag_17 : 3
	State 40
		b_real_10 : 1
		b_imag_10 : 1
	State 41
		c_real_10 : 1
		c_imag_10 : 1
		stage2_real_0_1 : 1
		stage2_imag_0_1 : 1
		stage2_real_16_1 : 1
		stage2_imag_16_1 : 1
	State 42
		d_real_10 : 1
		d_imag_10 : 1
		call_ret13 : 2
		a_real_19 : 3
		a_imag_19 : 3
		b_real_21 : 3
		b_imag_21 : 3
		c_real_21 : 3
		c_imag_21 : 3
		d_real_21 : 3
		d_imag_21 : 3
	State 43
		b_real_4 : 1
		b_imag_4 : 1
		stage2_real_1_1 : 1
		stage2_imag_1_1 : 1
		stage2_real_17_1 : 1
		stage2_imag_17_1 : 1
	State 44
		c_real_4 : 1
		c_imag_4 : 1
	State 45
		d_real_4 : 1
		d_imag_4 : 1
		call_ret10 : 2
		a_real_16 : 3
		a_imag_16 : 3
		b_real_18 : 3
		b_imag_18 : 3
		c_real_18 : 3
		c_imag_18 : 3
		d_real_18 : 3
		d_imag_18 : 3
		stage2_real_2_1 : 1
		stage2_imag_2_1 : 1
		stage2_real_18_1 : 1
		stage2_imag_18_1 : 1
	State 46
		b_real_12 : 1
		b_imag_12 : 1
	State 47
		c_real_12 : 1
		c_imag_12 : 1
		stage2_real_3_1 : 1
		stage2_imag_3_1 : 1
		stage2_real_19_1 : 1
		stage2_imag_19_1 : 1
	State 48
		d_real_12 : 1
		d_imag_12 : 1
		call_ret14 : 2
		a_real_20 : 3
		a_imag_20 : 3
		b_real_22 : 3
		b_imag_22 : 3
		c_real_22 : 3
		c_imag_22 : 3
		d_real_22 : 3
		d_imag_22 : 3
	State 49
		b_real_6 : 1
		b_imag_6 : 1
		stage2_real_4_1 : 1
		stage2_imag_4_1 : 1
		stage2_real_20_1 : 1
		stage2_imag_20_1 : 1
	State 50
		c_real_6 : 1
		c_imag_6 : 1
	State 51
		d_real_6 : 1
		d_imag_6 : 1
		call_ret11 : 2
		a_real_17 : 3
		a_imag_17 : 3
		b_real_19 : 3
		b_imag_19 : 3
		c_real_19 : 3
		c_imag_19 : 3
		d_real_19 : 3
		d_imag_19 : 3
		stage2_real_5_1 : 1
		stage2_imag_5_1 : 1
		stage2_real_21_1 : 1
		stage2_imag_21_1 : 1
	State 52
		b_real_14 : 1
		b_imag_14 : 1
	State 53
		c_real_14 : 1
		c_imag_14 : 1
		stage2_real_6_1 : 1
		stage2_imag_6_1 : 1
		stage2_real_22_1 : 1
		stage2_imag_22_1 : 1
	State 54
		d_real_14 : 1
		d_imag_14 : 1
		call_ret15 : 2
		a_real_21 : 3
		a_imag_21 : 3
		b_real_23 : 3
		b_imag_23 : 3
		c_real_23 : 3
		c_imag_23 : 3
		d_real_23 : 3
		d_imag_23 : 3
	State 55
		stage2_real_7_1 : 1
		stage2_imag_7_1 : 1
		stage2_real_23_1 : 1
		stage2_imag_23_1 : 1
	State 56
	State 57
		stage2_real_8_1 : 1
		stage2_imag_8_1 : 1
		stage2_real_24_1 : 1
		stage2_imag_24_1 : 1
		write_ln162 : 1
	State 58
		write_ln162 : 1
	State 59
		stage2_real_9_1 : 1
		stage2_imag_9_1 : 1
		stage2_real_25_1 : 1
		stage2_imag_25_1 : 1
		write_ln162 : 1
	State 60
		write_ln162 : 1
	State 61
		stage2_real_10_1 : 1
		stage2_imag_10_1 : 1
		stage2_real_26_1 : 1
		stage2_imag_26_1 : 1
		write_ln162 : 1
	State 62
		write_ln162 : 1
	State 63
		stage2_real_11_1 : 1
		stage2_imag_11_1 : 1
		stage2_real_27_1 : 1
		stage2_imag_27_1 : 1
		write_ln162 : 1
	State 64
		write_ln162 : 1
	State 65
		stage2_real_12_1 : 1
		stage2_imag_12_1 : 1
		stage2_real_28_1 : 1
		stage2_imag_28_1 : 1
		write_ln162 : 1
	State 66
		write_ln162 : 1
	State 67
		stage2_real_13_1 : 1
		stage2_imag_13_1 : 1
		stage2_real_29_1 : 1
		stage2_imag_29_1 : 1
		write_ln162 : 1
	State 68
		write_ln162 : 1
	State 69
		stage2_real_14_1 : 1
		stage2_imag_14_1 : 1
		stage2_real_30_1 : 1
		stage2_imag_30_1 : 1
		write_ln162 : 1
	State 70
		write_ln162 : 1
	State 71
		stage2_real_15_1 : 1
		stage2_imag_15_1 : 1
		stage2_real_31_1 : 1
		stage2_imag_31_1 : 1
		write_ln162 : 1
	State 72
		write_ln162 : 1
	State 73
		write_ln162 : 1
	State 74
		write_ln162 : 1
	State 75
		write_ln162 : 1
	State 76
		write_ln162 : 1
	State 77
		write_ln162 : 1
	State 78
		write_ln162 : 1
	State 79
		write_ln162 : 1
	State 80
		write_ln162 : 1
	State 81
		write_ln162 : 1
	State 82
		write_ln162 : 1
	State 83
		write_ln162 : 1
	State 84
		write_ln162 : 1
	State 85
		write_ln162 : 1
	State 86
		write_ln162 : 1
	State 87
		write_ln162 : 1
	State 88
		write_ln162 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |   grp_cos_16_4_s_fu_97   |    2    |  1.7073 |   715   |   3157  |
|          |   grp_sin_16_4_s_fu_118  |    2    |  1.7073 |   717   |   3150  |
|   call   |  grp_radix4_bfly_fu_139  |    0    |    0    |    0    |   368   |
|          |      grp_cmul_fu_151     |    4    |  6.5906 |   140   |    58   |
|          | grp_radix4_bfly_1_fu_159 |    0    |    0    |    0    |   368   |
|          |  grp_radix2_bfly_fu_171  |    4    |  4.8833 |   216   |   136   |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |      grp_read_fu_84      |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   write  |      grp_write_fu_90     |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|partselect|        grp_fu_181        |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        grp_fu_191        |    0    |    0    |    0    |    0    |
|          |        grp_fu_195        |    0    |    0    |    0    |    0    |
|          |        grp_fu_199        |    0    |    0    |    0    |    0    |
|          |        grp_fu_203        |    0    |    0    |    0    |    0    |
|          |        grp_fu_207        |    0    |    0    |    0    |    0    |
|          |        grp_fu_211        |    0    |    0    |    0    |    0    |
|          |        grp_fu_215        |    0    |    0    |    0    |    0    |
|          |        grp_fu_219        |    0    |    0    |    0    |    0    |
|          |        grp_fu_223        |    0    |    0    |    0    |    0    |
|          |        grp_fu_228        |    0    |    0    |    0    |    0    |
|extractvalue|        grp_fu_233        |    0    |    0    |    0    |    0    |
|          |        grp_fu_237        |    0    |    0    |    0    |    0    |
|          |        grp_fu_241        |    0    |    0    |    0    |    0    |
|          |        grp_fu_245        |    0    |    0    |    0    |    0    |
|          |        grp_fu_249        |    0    |    0    |    0    |    0    |
|          |        grp_fu_253        |    0    |    0    |    0    |    0    |
|          |        grp_fu_257        |    0    |    0    |    0    |    0    |
|          |        grp_fu_261        |    0    |    0    |    0    |    0    |
|          |        grp_fu_265        |    0    |    0    |    0    |    0    |
|          |        grp_fu_269        |    0    |    0    |    0    |    0    |
|          |        grp_fu_273        |    0    |    0    |    0    |    0    |
|          |        grp_fu_277        |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |   stage0_real_0_fu_537   |    0    |    0    |    0    |    0    |
|          |   stage0_real_16_fu_541  |    0    |    0    |    0    |    0    |
|          |   stage0_real_8_fu_545   |    0    |    0    |    0    |    0    |
|          |   stage0_real_24_fu_549  |    0    |    0    |    0    |    0    |
|          |   stage0_real_4_fu_553   |    0    |    0    |    0    |    0    |
|          |   stage0_real_20_fu_557  |    0    |    0    |    0    |    0    |
|          |   stage0_real_12_fu_561  |    0    |    0    |    0    |    0    |
|          |   stage0_real_28_fu_565  |    0    |    0    |    0    |    0    |
|          |   stage0_real_2_fu_569   |    0    |    0    |    0    |    0    |
|          |   stage0_real_18_fu_573  |    0    |    0    |    0    |    0    |
|          |   stage0_real_10_fu_577  |    0    |    0    |    0    |    0    |
|          |   stage0_real_26_fu_581  |    0    |    0    |    0    |    0    |
|          |   stage0_real_6_fu_585   |    0    |    0    |    0    |    0    |
|          |   stage0_real_22_fu_589  |    0    |    0    |    0    |    0    |
|          |   stage0_real_14_fu_593  |    0    |    0    |    0    |    0    |
|   trunc  |   stage0_real_30_fu_597  |    0    |    0    |    0    |    0    |
|          |   stage0_real_1_fu_601   |    0    |    0    |    0    |    0    |
|          |   stage0_real_17_fu_605  |    0    |    0    |    0    |    0    |
|          |   stage0_real_9_fu_609   |    0    |    0    |    0    |    0    |
|          |   stage0_real_25_fu_613  |    0    |    0    |    0    |    0    |
|          |   stage0_real_5_fu_617   |    0    |    0    |    0    |    0    |
|          |   stage0_real_21_fu_621  |    0    |    0    |    0    |    0    |
|          |   stage0_real_13_fu_625  |    0    |    0    |    0    |    0    |
|          |   stage0_real_29_fu_629  |    0    |    0    |    0    |    0    |
|          |   stage0_real_3_fu_633   |    0    |    0    |    0    |    0    |
|          |   stage0_real_19_fu_637  |    0    |    0    |    0    |    0    |
|          |   stage0_real_11_fu_641  |    0    |    0    |    0    |    0    |
|          |   stage0_real_27_fu_645  |    0    |    0    |    0    |    0    |
|          |   stage0_real_7_fu_649   |    0    |    0    |    0    |    0    |
|          |   stage0_real_23_fu_653  |    0    |    0    |    0    |    0    |
|          |   stage0_real_15_fu_657  |    0    |    0    |    0    |    0    |
|          |   stage0_real_31_fu_661  |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        p_s_fu_665        |    0    |    0    |    0    |    0    |
|          |        p_1_fu_676        |    0    |    0    |    0    |    0    |
|          |        p_2_fu_687        |    0    |    0    |    0    |    0    |
|          |        p_3_fu_698        |    0    |    0    |    0    |    0    |
|          |        p_4_fu_709        |    0    |    0    |    0    |    0    |
|          |        p_5_fu_718        |    0    |    0    |    0    |    0    |
|          |        p_6_fu_727        |    0    |    0    |    0    |    0    |
|          |        p_7_fu_736        |    0    |    0    |    0    |    0    |
|          |        p_8_fu_745        |    0    |    0    |    0    |    0    |
|          |        p_9_fu_756        |    0    |    0    |    0    |    0    |
|          |        p_10_fu_767       |    0    |    0    |    0    |    0    |
|          |        p_11_fu_778       |    0    |    0    |    0    |    0    |
|          |        p_12_fu_789       |    0    |    0    |    0    |    0    |
|          |        p_13_fu_800       |    0    |    0    |    0    |    0    |
|          |        p_14_fu_811       |    0    |    0    |    0    |    0    |
|bitconcatenate|        p_15_fu_822       |    0    |    0    |    0    |    0    |
|          |        p_16_fu_833       |    0    |    0    |    0    |    0    |
|          |        p_17_fu_842       |    0    |    0    |    0    |    0    |
|          |        p_18_fu_851       |    0    |    0    |    0    |    0    |
|          |        p_19_fu_860       |    0    |    0    |    0    |    0    |
|          |        p_20_fu_869       |    0    |    0    |    0    |    0    |
|          |        p_21_fu_878       |    0    |    0    |    0    |    0    |
|          |        p_22_fu_887       |    0    |    0    |    0    |    0    |
|          |        p_23_fu_896       |    0    |    0    |    0    |    0    |
|          |        p_24_fu_905       |    0    |    0    |    0    |    0    |
|          |        p_25_fu_914       |    0    |    0    |    0    |    0    |
|          |        p_26_fu_923       |    0    |    0    |    0    |    0    |
|          |        p_27_fu_932       |    0    |    0    |    0    |    0    |
|          |        p_28_fu_941       |    0    |    0    |    0    |    0    |
|          |        p_29_fu_950       |    0    |    0    |    0    |    0    |
|          |        p_30_fu_959       |    0    |    0    |    0    |    0    |
|          |        p_0_fu_968        |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    12   | 14.8885 |   1788  |   7237  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    a_imag_17_reg_1694   |   16   |
|    a_real_17_reg_1689   |   16   |
|    b_imag_18_reg_1614   |   16   |
|    b_imag_23_reg_1744   |   16   |
|    b_real_18_reg_1609   |   16   |
|    b_real_23_reg_1739   |   16   |
|    c_imag_22_reg_1654   |   16   |
|    c_real_22_reg_1649   |   16   |
|         reg_281         |   16   |
|         reg_287         |   14   |
|         reg_293         |   14   |
|         reg_299         |   16   |
|         reg_304         |   16   |
|         reg_309         |   16   |
|         reg_314         |   16   |
|         reg_319         |   16   |
|         reg_324         |   16   |
|         reg_329         |   16   |
|         reg_334         |   16   |
|         reg_339         |   16   |
|         reg_344         |   16   |
|         reg_349         |   16   |
|         reg_354         |   16   |
|         reg_359         |   16   |
|         reg_365         |   16   |
|         reg_371         |   16   |
|         reg_377         |   16   |
|         reg_383         |   16   |
|         reg_389         |   16   |
|         reg_395         |   16   |
|         reg_400         |   16   |
|         reg_405         |   14   |
|         reg_410         |   14   |
|         reg_415         |   16   |
|         reg_421         |   16   |
|         reg_427         |   16   |
|         reg_433         |   16   |
|         reg_439         |   16   |
|         reg_445         |   16   |
|         reg_451         |   16   |
|         reg_456         |   16   |
|         reg_461         |   14   |
|         reg_466         |   14   |
|         reg_471         |   16   |
|         reg_476         |   16   |
|         reg_481         |   16   |
|         reg_487         |   16   |
|         reg_493         |   16   |
|         reg_497         |   16   |
|         reg_501         |   16   |
|         reg_507         |   16   |
|         reg_513         |   16   |
|         reg_517         |   16   |
|         reg_521         |   16   |
|         reg_525         |   16   |
|         reg_529         |   16   |
|         reg_533         |   16   |
|stage0_imag_10_2_reg_1338|   16   |
| stage0_imag_10_reg_1077 |   16   |
|stage0_imag_11_2_reg_1348|   16   |
|stage0_imag_12_2_reg_1512|   16   |
| stage0_imag_12_reg_1037 |   16   |
|stage0_imag_13_2_reg_1522|   16   |
| stage0_imag_13_reg_1197 |   16   |
| stage0_imag_14_reg_1117 |   16   |
|stage0_imag_15_2_reg_1532|   16   |
|stage0_imag_16_2_reg_1261|   16   |
|  stage0_imag_16_reg_987 |   16   |
|stage0_imag_17_2_reg_1271|   16   |
| stage0_imag_17_reg_1147 |   16   |
|stage0_imag_18_2_reg_1281|   16   |
| stage0_imag_18_reg_1067 |   16   |
|stage0_imag_19_2_reg_1291|   16   |
|  stage0_imag_1_reg_1137 |   16   |
|stage0_imag_20_2_reg_1465|   16   |
| stage0_imag_20_reg_1027 |   16   |
| stage0_imag_21_reg_1187 |   16   |
|stage0_imag_22_2_reg_1475|   16   |
| stage0_imag_22_reg_1107 |   16   |
|stage0_imag_23_2_reg_1485|   16   |
|stage0_imag_24_2_reg_1363|   16   |
| stage0_imag_24_reg_1007 |   16   |
|stage0_imag_25_2_reg_1373|   16   |
| stage0_imag_25_reg_1167 |   16   |
|stage0_imag_26_2_reg_1383|   16   |
| stage0_imag_26_reg_1087 |   16   |
|stage0_imag_27_2_reg_1393|   16   |
| stage0_imag_28_reg_1047 |   16   |
|stage0_imag_29_2_reg_1542|   16   |
| stage0_imag_29_reg_1219 |   16   |
|  stage0_imag_2_reg_1057 |   16   |
|stage0_imag_30_2_reg_1552|   16   |
| stage0_imag_30_reg_1127 |   16   |
|  stage0_imag_3_reg_1229 |   16   |
| stage0_imag_4_2_reg_1420|   16   |
|  stage0_imag_4_reg_1017 |   16   |
| stage0_imag_5_2_reg_1430|   16   |
|  stage0_imag_5_reg_1177 |   16   |
| stage0_imag_6_2_reg_1440|   16   |
|  stage0_imag_6_reg_1097 |   16   |
| stage0_imag_7_2_reg_1450|   16   |
| stage0_imag_8_2_reg_1318|   16   |
|  stage0_imag_8_reg_997  |   16   |
| stage0_imag_9_2_reg_1328|   16   |
|  stage0_imag_9_reg_1157 |   16   |
|  stage0_real_0_reg_977  |   16   |
|stage0_real_10_2_reg_1333|   16   |
| stage0_real_10_reg_1072 |   16   |
|stage0_real_11_2_reg_1343|   16   |
| stage0_real_11_reg_1251 |   16   |
|stage0_real_12_2_reg_1507|   16   |
| stage0_real_12_reg_1032 |   16   |
|stage0_real_13_2_reg_1517|   16   |
| stage0_real_13_reg_1192 |   16   |
| stage0_real_14_reg_1112 |   16   |
|stage0_real_15_2_reg_1527|   16   |
| stage0_real_15_reg_1455 |   16   |
|stage0_real_16_2_reg_1256|   16   |
|  stage0_real_16_reg_982 |   16   |
|stage0_real_17_2_reg_1266|   16   |
| stage0_real_17_reg_1142 |   16   |
|stage0_real_18_2_reg_1276|   16   |
| stage0_real_18_reg_1062 |   16   |
|stage0_real_19_2_reg_1286|   16   |
| stage0_real_19_reg_1246 |   16   |
|  stage0_real_1_reg_1132 |   16   |
|stage0_real_20_2_reg_1460|   16   |
| stage0_real_20_reg_1022 |   16   |
| stage0_real_21_reg_1182 |   16   |
|stage0_real_22_2_reg_1470|   16   |
| stage0_real_22_reg_1102 |   16   |
|stage0_real_23_2_reg_1480|   16   |
| stage0_real_23_reg_1410 |   16   |
|stage0_real_24_2_reg_1358|   16   |
| stage0_real_24_reg_1002 |   16   |
|stage0_real_25_2_reg_1368|   16   |
| stage0_real_25_reg_1162 |   16   |
|stage0_real_26_2_reg_1378|   16   |
| stage0_real_26_reg_1082 |   16   |
|stage0_real_27_2_reg_1388|   16   |
| stage0_real_27_reg_1308 |   16   |
| stage0_real_28_reg_1042 |   16   |
|stage0_real_29_2_reg_1537|   16   |
| stage0_real_29_reg_1214 |   16   |
|  stage0_real_2_reg_1052 |   16   |
|stage0_real_30_2_reg_1547|   16   |
| stage0_real_30_reg_1122 |   16   |
| stage0_real_31_reg_1502 |   16   |
|  stage0_real_3_reg_1224 |   16   |
| stage0_real_4_2_reg_1415|   16   |
|  stage0_real_4_reg_1012 |   16   |
| stage0_real_5_2_reg_1425|   16   |
|  stage0_real_5_reg_1172 |   16   |
| stage0_real_6_2_reg_1435|   16   |
|  stage0_real_6_reg_1092 |   16   |
| stage0_real_7_2_reg_1445|   16   |
|  stage0_real_7_reg_1353 |   16   |
| stage0_real_8_2_reg_1313|   16   |
|  stage0_real_8_reg_992  |   16   |
| stage0_real_9_2_reg_1323|   16   |
|  stage0_real_9_reg_1152 |   16   |
|stage2_imag_16_1_reg_1574|   16   |
|stage2_imag_17_1_reg_1594|   16   |
|stage2_imag_18_1_reg_1624|   16   |
|stage2_imag_19_1_reg_1644|   16   |
|stage2_imag_20_1_reg_1674|   16   |
|stage2_imag_21_1_reg_1714|   16   |
|stage2_imag_22_1_reg_1734|   16   |
|stage2_imag_23_1_reg_1764|   16   |
|stage2_imag_24_1_reg_1774|   16   |
|stage2_imag_25_1_reg_1784|   16   |
|stage2_imag_26_1_reg_1794|   16   |
|stage2_imag_27_1_reg_1804|   16   |
|stage2_imag_28_1_reg_1814|   16   |
|stage2_imag_29_1_reg_1824|   16   |
|stage2_imag_30_1_reg_1834|   16   |
|stage2_imag_31_1_reg_1844|   16   |
| stage2_imag_4_1_reg_1664|   16   |
| stage2_imag_5_1_reg_1704|   16   |
| stage2_imag_6_1_reg_1724|   16   |
| stage2_imag_7_1_reg_1754|   16   |
|stage2_real_16_1_reg_1569|   16   |
|stage2_real_17_1_reg_1589|   16   |
|stage2_real_18_1_reg_1619|   16   |
|stage2_real_19_1_reg_1639|   16   |
|stage2_real_20_1_reg_1669|   16   |
|stage2_real_21_1_reg_1709|   16   |
|stage2_real_22_1_reg_1729|   16   |
|stage2_real_23_1_reg_1759|   16   |
|stage2_real_24_1_reg_1769|   16   |
|stage2_real_25_1_reg_1779|   16   |
|stage2_real_26_1_reg_1789|   16   |
|stage2_real_27_1_reg_1799|   16   |
|stage2_real_28_1_reg_1809|   16   |
|stage2_real_29_1_reg_1819|   16   |
|stage2_real_30_1_reg_1829|   16   |
|stage2_real_31_1_reg_1839|   16   |
| stage2_real_4_1_reg_1659|   16   |
| stage2_real_5_1_reg_1699|   16   |
| stage2_real_6_1_reg_1719|   16   |
| stage2_real_7_1_reg_1749|   16   |
|    w_imag_10_reg_1584   |   14   |
|    w_imag_11_reg_1604   |   14   |
|    w_imag_12_reg_1634   |   14   |
|    w_imag_14_reg_1684   |   14   |
|    w_imag_1_reg_1404    |   14   |
|    w_imag_2_reg_1208    |   14   |
|    w_imag_3_reg_1496    |   14   |
|    w_imag_4_reg_1240    |   14   |
|    w_imag_6_reg_1302    |   14   |
|    w_imag_9_reg_1563    |   14   |
|    w_real_10_reg_1579   |   14   |
|    w_real_11_reg_1599   |   14   |
|    w_real_12_reg_1629   |   14   |
|    w_real_14_reg_1679   |   14   |
|    w_real_1_reg_1398    |   14   |
|    w_real_2_reg_1202    |   14   |
|    w_real_3_reg_1490    |   14   |
|    w_real_4_reg_1234    |   14   |
|    w_real_6_reg_1296    |   14   |
|    w_real_9_reg_1557    |   14   |
+-------------------------+--------+
|          Total          |  3484  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_90     |  p2  |  32  |  33  |  1056  ||   142   |
|   grp_cos_16_4_s_fu_97   |  p1  |  16  |  14  |   224  ||    31   |
|   grp_sin_16_4_s_fu_118  |  p1  |  16  |  14  |   224  ||    31   |
|  grp_radix4_bfly_fu_139  |  p1  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p2  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p3  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p4  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p5  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p6  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p7  |   8  |  16  |   128  ||    42   |
|  grp_radix4_bfly_fu_139  |  p8  |   2  |  16  |   32   ||    9    |
|      grp_cmul_fu_151     |  p1  |  21  |  16  |   336  ||   106   |
|      grp_cmul_fu_151     |  p2  |  21  |  16  |   336  ||   106   |
|      grp_cmul_fu_151     |  p3  |   7  |  14  |   98   ||    37   |
|      grp_cmul_fu_151     |  p4  |   7  |  14  |   98   ||    37   |
| grp_radix4_bfly_1_fu_159 |  p1  |   7  |  16  |   112  ||    37   |
| grp_radix4_bfly_1_fu_159 |  p2  |   7  |  16  |   112  ||    37   |
|  grp_radix2_bfly_fu_171  |  p1  |  12  |  16  |   192  ||    65   |
|  grp_radix2_bfly_fu_171  |  p2  |  12  |  16  |   192  ||    65   |
|  grp_radix2_bfly_fu_171  |  p3  |  11  |  16  |   176  ||    59   |
|  grp_radix2_bfly_fu_171  |  p4  |  11  |  16  |   176  ||    59   |
|  grp_radix2_bfly_fu_171  |  p5  |  13  |  14  |   182  ||    65   |
|  grp_radix2_bfly_fu_171  |  p6  |  13  |  14  |   182  ||    65   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  4624  || 56.0937 ||   1245  |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   14   |  1788  |  7237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   56   |    -   |  1245  |
|  Register |    -   |    -   |  3484  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   70   |  5272  |  8482  |
+-----------+--------+--------+--------+--------+
