// Seed: 1433288238
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3
);
  wire id_5;
  module_2(
      id_5, id_5
  );
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    input  tri0 id_3
);
  assign id_2 = 1;
  notif1 (id_2, id_3, id_0);
  module_0(
      id_2, id_0, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1'b0] = id_2;
  id_4(
      .id_0(id_2), .id_1(!1), .id_2(1), .id_3(""), .id_4(""), .id_5("")
  );
  real  id_5;
  uwire id_6 = 1;
endmodule
