// Seed: 2486097519
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5
    , id_10,
    output uwire id_6,
    output tri1 id_7,
    output wire id_8
);
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2
    , id_30,
    input uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output logic id_6,
    output uwire id_7,
    input logic id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    input wand id_12,
    input tri id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wor id_16,
    output tri id_17,
    input wor id_18,
    input wand id_19,
    input tri0 id_20,
    output tri id_21,
    input tri0 id_22,
    input tri1 id_23,
    input supply0 id_24,
    input tri0 id_25,
    output tri1 id_26
    , id_31,
    output wire id_27,
    input tri1 id_28
);
  assign id_0 = ~(id_24);
  tri0 id_32, id_33, id_34 = 1;
  always @(1 or id_25)
    if (1'b0 == id_23 - 1) id_6 <= id_8;
    else id_31 <= 1'b0;
  module_0(
      id_4, id_19, id_26, id_14, id_9, id_24, id_15, id_21, id_15
  );
endmodule
