

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_79_2'
================================================================
* Date:           Sat May 11 11:31:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.401 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.208 us|  0.208 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg74 = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg73 = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg68 = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg67 = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_addr_reg62 = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_addr_reg62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_reg61 = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_reg61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_addr_reg56 = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_addr_reg56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reuse_reg55 = alloca i32 1"   --->   Operation 12 'alloca' 'reuse_reg55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_addr_reg50 = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_addr_reg50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reuse_reg49 = alloca i32 1"   --->   Operation 14 'alloca' 'reuse_reg49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reuse_addr_reg44 = alloca i32 1"   --->   Operation 15 'alloca' 'reuse_addr_reg44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_reg43 = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_reg43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_addr_reg38 = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_addr_reg38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reuse_reg37 = alloca i32 1"   --->   Operation 18 'alloca' 'reuse_reg37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reuse_addr_reg32 = alloca i32 1"   --->   Operation 19 'alloca' 'reuse_addr_reg32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_reg31 = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_reg31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_addr_reg26 = alloca i32 1"   --->   Operation 21 'alloca' 'reuse_addr_reg26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reuse_reg25 = alloca i32 1"   --->   Operation 22 'alloca' 'reuse_reg25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reuse_addr_reg20 = alloca i32 1"   --->   Operation 23 'alloca' 'reuse_addr_reg20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reuse_reg19 = alloca i32 1"   --->   Operation 24 'alloca' 'reuse_reg19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reuse_addr_reg14 = alloca i32 1"   --->   Operation 25 'alloca' 'reuse_addr_reg14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_reg13 = alloca i32 1"   --->   Operation 26 'alloca' 'reuse_reg13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reuse_addr_reg8 = alloca i32 1"   --->   Operation 27 'alloca' 'reuse_addr_reg8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reuse_reg7 = alloca i32 1"   --->   Operation 28 'alloca' 'reuse_reg7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg2 = alloca i32 1"   --->   Operation 29 'alloca' 'reuse_addr_reg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reuse_reg1 = alloca i32 1"   --->   Operation 30 'alloca' 'reuse_reg1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 31 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 32 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 33 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 192, i8 %i_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg2"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg7"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg8"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg13"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg14"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg19"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg20"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg25"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg26"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg31"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg32"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg37"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg38"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg43"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg44"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg49"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg50"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg55"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg56"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg61"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg62"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg67"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg68"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %reuse_reg73"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg74"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [receiver.cpp:81]   --->   Operation 64 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp_eq  i8 %i, i8 0" [receiver.cpp:79]   --->   Operation 66 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc42.split, void %for.end43.exitStub" [receiver.cpp:79]   --->   Operation 68 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.91ns)   --->   "%add_ln81 = add i8 %i, i8 255" [receiver.cpp:81]   --->   Operation 69 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 70 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %lshr_ln1" [receiver.cpp:81]   --->   Operation 71 'zext' 'zext_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%delay_line_I_7_addr = getelementptr i18 %delay_line_I_7, i64 0, i64 %zext_ln81" [receiver.cpp:81]   --->   Operation 72 'getelementptr' 'delay_line_I_7_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln81_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 73 'partselect' 'lshr_ln81_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%reuse_addr_reg74_load = load i64 %reuse_addr_reg74"   --->   Operation 74 'load' 'reuse_addr_reg74_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (2.32ns)   --->   "%delay_line_I_7_load = load i5 %delay_line_I_7_addr" [receiver.cpp:81]   --->   Operation 75 'load' 'delay_line_I_7_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 76 [1/1] (2.77ns)   --->   "%addr_cmp77 = icmp_eq  i64 %reuse_addr_reg74_load, i64 %zext_ln81" [receiver.cpp:81]   --->   Operation 76 'icmp' 'addr_cmp77' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%delay_line_Q_7_addr = getelementptr i18 %delay_line_Q_7, i64 0, i64 %zext_ln81" [receiver.cpp:82]   --->   Operation 77 'getelementptr' 'delay_line_Q_7_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%reuse_addr_reg68_load = load i64 %reuse_addr_reg68"   --->   Operation 78 'load' 'reuse_addr_reg68_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%delay_line_Q_7_load = load i5 %delay_line_Q_7_addr" [receiver.cpp:82]   --->   Operation 79 'load' 'delay_line_Q_7_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 80 [1/1] (2.77ns)   --->   "%addr_cmp71 = icmp_eq  i64 %reuse_addr_reg68_load, i64 %zext_ln81" [receiver.cpp:81]   --->   Operation 80 'icmp' 'addr_cmp71' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.91ns)   --->   "%add_ln81_1 = add i8 %i, i8 254" [receiver.cpp:81]   --->   Operation 81 'add' 'add_ln81_1' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln81_2 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_1, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 82 'partselect' 'lshr_ln81_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i5 %lshr_ln81_2" [receiver.cpp:81]   --->   Operation 83 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%delay_line_I_6_addr = getelementptr i18 %delay_line_I_6, i64 0, i64 %zext_ln81_2" [receiver.cpp:81]   --->   Operation 84 'getelementptr' 'delay_line_I_6_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%reuse_addr_reg62_load = load i64 %reuse_addr_reg62"   --->   Operation 85 'load' 'reuse_addr_reg62_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%delay_line_I_6_load = load i5 %delay_line_I_6_addr" [receiver.cpp:81]   --->   Operation 86 'load' 'delay_line_I_6_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 87 [1/1] (2.77ns)   --->   "%addr_cmp65 = icmp_eq  i64 %reuse_addr_reg62_load, i64 %zext_ln81_2" [receiver.cpp:81]   --->   Operation 87 'icmp' 'addr_cmp65' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81, i64 %reuse_addr_reg74" [receiver.cpp:81]   --->   Operation 88 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%delay_line_Q_6_addr = getelementptr i18 %delay_line_Q_6, i64 0, i64 %zext_ln81_2" [receiver.cpp:82]   --->   Operation 89 'getelementptr' 'delay_line_Q_6_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%reuse_addr_reg56_load = load i64 %reuse_addr_reg56"   --->   Operation 90 'load' 'reuse_addr_reg56_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (2.32ns)   --->   "%delay_line_Q_6_load = load i5 %delay_line_Q_6_addr" [receiver.cpp:82]   --->   Operation 91 'load' 'delay_line_Q_6_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 92 [1/1] (2.77ns)   --->   "%addr_cmp59 = icmp_eq  i64 %reuse_addr_reg56_load, i64 %zext_ln81_2" [receiver.cpp:81]   --->   Operation 92 'icmp' 'addr_cmp59' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81, i64 %reuse_addr_reg68" [receiver.cpp:81]   --->   Operation 93 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (1.91ns)   --->   "%add_ln81_2 = add i8 %i, i8 253" [receiver.cpp:81]   --->   Operation 94 'add' 'add_ln81_2' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln81_3 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_2, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 95 'partselect' 'lshr_ln81_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i5 %lshr_ln81_3" [receiver.cpp:81]   --->   Operation 96 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%delay_line_I_5_addr = getelementptr i18 %delay_line_I_5, i64 0, i64 %zext_ln81_3" [receiver.cpp:81]   --->   Operation 97 'getelementptr' 'delay_line_I_5_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%reuse_addr_reg50_load = load i64 %reuse_addr_reg50"   --->   Operation 98 'load' 'reuse_addr_reg50_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (2.32ns)   --->   "%delay_line_I_5_load = load i5 %delay_line_I_5_addr" [receiver.cpp:81]   --->   Operation 99 'load' 'delay_line_I_5_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 100 [1/1] (2.77ns)   --->   "%addr_cmp53 = icmp_eq  i64 %reuse_addr_reg50_load, i64 %zext_ln81_3" [receiver.cpp:81]   --->   Operation 100 'icmp' 'addr_cmp53' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_2, i64 %reuse_addr_reg62" [receiver.cpp:81]   --->   Operation 101 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%delay_line_Q_5_addr = getelementptr i18 %delay_line_Q_5, i64 0, i64 %zext_ln81_3" [receiver.cpp:82]   --->   Operation 102 'getelementptr' 'delay_line_Q_5_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%reuse_addr_reg44_load = load i64 %reuse_addr_reg44"   --->   Operation 103 'load' 'reuse_addr_reg44_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%delay_line_Q_5_load = load i5 %delay_line_Q_5_addr" [receiver.cpp:82]   --->   Operation 104 'load' 'delay_line_Q_5_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 105 [1/1] (2.77ns)   --->   "%addr_cmp47 = icmp_eq  i64 %reuse_addr_reg44_load, i64 %zext_ln81_3" [receiver.cpp:81]   --->   Operation 105 'icmp' 'addr_cmp47' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_2, i64 %reuse_addr_reg56" [receiver.cpp:81]   --->   Operation 106 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 107 [1/1] (1.91ns)   --->   "%add_ln81_3 = add i8 %i, i8 252" [receiver.cpp:81]   --->   Operation 107 'add' 'add_ln81_3' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln81_4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_3, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 108 'partselect' 'lshr_ln81_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i5 %lshr_ln81_4" [receiver.cpp:81]   --->   Operation 109 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%delay_line_I_4_addr = getelementptr i18 %delay_line_I_4, i64 0, i64 %zext_ln81_4" [receiver.cpp:81]   --->   Operation 110 'getelementptr' 'delay_line_I_4_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%reuse_addr_reg38_load = load i64 %reuse_addr_reg38"   --->   Operation 111 'load' 'reuse_addr_reg38_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%delay_line_I_4_load = load i5 %delay_line_I_4_addr" [receiver.cpp:81]   --->   Operation 112 'load' 'delay_line_I_4_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 113 [1/1] (2.77ns)   --->   "%addr_cmp41 = icmp_eq  i64 %reuse_addr_reg38_load, i64 %zext_ln81_4" [receiver.cpp:81]   --->   Operation 113 'icmp' 'addr_cmp41' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_3, i64 %reuse_addr_reg50" [receiver.cpp:81]   --->   Operation 114 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%delay_line_Q_4_addr = getelementptr i18 %delay_line_Q_4, i64 0, i64 %zext_ln81_4" [receiver.cpp:82]   --->   Operation 115 'getelementptr' 'delay_line_Q_4_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%reuse_addr_reg32_load = load i64 %reuse_addr_reg32"   --->   Operation 116 'load' 'reuse_addr_reg32_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%delay_line_Q_4_load = load i5 %delay_line_Q_4_addr" [receiver.cpp:82]   --->   Operation 117 'load' 'delay_line_Q_4_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 118 [1/1] (2.77ns)   --->   "%addr_cmp35 = icmp_eq  i64 %reuse_addr_reg32_load, i64 %zext_ln81_4" [receiver.cpp:81]   --->   Operation 118 'icmp' 'addr_cmp35' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_3, i64 %reuse_addr_reg44" [receiver.cpp:81]   --->   Operation 119 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln81_4 = add i8 %i, i8 251" [receiver.cpp:81]   --->   Operation 120 'add' 'add_ln81_4' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln81_5 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_4, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 121 'partselect' 'lshr_ln81_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i5 %lshr_ln81_5" [receiver.cpp:81]   --->   Operation 122 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%delay_line_I_3_addr = getelementptr i18 %delay_line_I_3, i64 0, i64 %zext_ln81_5" [receiver.cpp:81]   --->   Operation 123 'getelementptr' 'delay_line_I_3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%reuse_addr_reg26_load = load i64 %reuse_addr_reg26"   --->   Operation 124 'load' 'reuse_addr_reg26_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%delay_line_I_3_load = load i5 %delay_line_I_3_addr" [receiver.cpp:81]   --->   Operation 125 'load' 'delay_line_I_3_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 126 [1/1] (2.77ns)   --->   "%addr_cmp29 = icmp_eq  i64 %reuse_addr_reg26_load, i64 %zext_ln81_5" [receiver.cpp:81]   --->   Operation 126 'icmp' 'addr_cmp29' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_4, i64 %reuse_addr_reg38" [receiver.cpp:81]   --->   Operation 127 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%delay_line_Q_3_addr = getelementptr i18 %delay_line_Q_3, i64 0, i64 %zext_ln81_5" [receiver.cpp:82]   --->   Operation 128 'getelementptr' 'delay_line_Q_3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%reuse_addr_reg20_load = load i64 %reuse_addr_reg20"   --->   Operation 129 'load' 'reuse_addr_reg20_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.32ns)   --->   "%delay_line_Q_3_load = load i5 %delay_line_Q_3_addr" [receiver.cpp:82]   --->   Operation 130 'load' 'delay_line_Q_3_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 131 [1/1] (2.77ns)   --->   "%addr_cmp23 = icmp_eq  i64 %reuse_addr_reg20_load, i64 %zext_ln81_5" [receiver.cpp:81]   --->   Operation 131 'icmp' 'addr_cmp23' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_4, i64 %reuse_addr_reg32" [receiver.cpp:81]   --->   Operation 132 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 133 [1/1] (1.91ns)   --->   "%add_ln81_5 = add i8 %i, i8 250" [receiver.cpp:81]   --->   Operation 133 'add' 'add_ln81_5' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln81_6 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_5, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 134 'partselect' 'lshr_ln81_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i5 %lshr_ln81_6" [receiver.cpp:81]   --->   Operation 135 'zext' 'zext_ln81_6' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%delay_line_I_2_addr = getelementptr i18 %delay_line_I_2, i64 0, i64 %zext_ln81_6" [receiver.cpp:81]   --->   Operation 136 'getelementptr' 'delay_line_I_2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%reuse_addr_reg14_load = load i64 %reuse_addr_reg14"   --->   Operation 137 'load' 'reuse_addr_reg14_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%delay_line_I_2_load = load i5 %delay_line_I_2_addr" [receiver.cpp:81]   --->   Operation 138 'load' 'delay_line_I_2_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 139 [1/1] (2.77ns)   --->   "%addr_cmp17 = icmp_eq  i64 %reuse_addr_reg14_load, i64 %zext_ln81_6" [receiver.cpp:81]   --->   Operation 139 'icmp' 'addr_cmp17' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_5, i64 %reuse_addr_reg26" [receiver.cpp:81]   --->   Operation 140 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%delay_line_Q_2_addr = getelementptr i18 %delay_line_Q_2, i64 0, i64 %zext_ln81_6" [receiver.cpp:82]   --->   Operation 141 'getelementptr' 'delay_line_Q_2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%reuse_addr_reg8_load = load i64 %reuse_addr_reg8"   --->   Operation 142 'load' 'reuse_addr_reg8_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (2.32ns)   --->   "%delay_line_Q_2_load = load i5 %delay_line_Q_2_addr" [receiver.cpp:82]   --->   Operation 143 'load' 'delay_line_Q_2_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 144 [1/1] (2.77ns)   --->   "%addr_cmp11 = icmp_eq  i64 %reuse_addr_reg8_load, i64 %zext_ln81_6" [receiver.cpp:81]   --->   Operation 144 'icmp' 'addr_cmp11' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_5, i64 %reuse_addr_reg20" [receiver.cpp:81]   --->   Operation 145 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 146 [1/1] (1.91ns)   --->   "%add_ln81_6 = add i8 %i, i8 249" [receiver.cpp:81]   --->   Operation 146 'add' 'add_ln81_6' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln81_7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_6, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 147 'partselect' 'lshr_ln81_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln81_7 = zext i5 %lshr_ln81_7" [receiver.cpp:81]   --->   Operation 148 'zext' 'zext_ln81_7' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%delay_line_I_1_addr = getelementptr i18 %delay_line_I_1, i64 0, i64 %zext_ln81_7" [receiver.cpp:81]   --->   Operation 149 'getelementptr' 'delay_line_I_1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%reuse_addr_reg2_load = load i64 %reuse_addr_reg2"   --->   Operation 150 'load' 'reuse_addr_reg2_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (2.32ns)   --->   "%delay_line_I_1_load = load i5 %delay_line_I_1_addr" [receiver.cpp:81]   --->   Operation 151 'load' 'delay_line_I_1_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 152 [1/1] (2.77ns)   --->   "%addr_cmp5 = icmp_eq  i64 %reuse_addr_reg2_load, i64 %zext_ln81_7" [receiver.cpp:81]   --->   Operation 152 'icmp' 'addr_cmp5' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_6, i64 %reuse_addr_reg14" [receiver.cpp:81]   --->   Operation 153 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%delay_line_Q_1_addr = getelementptr i18 %delay_line_Q_1, i64 0, i64 %zext_ln81_7" [receiver.cpp:82]   --->   Operation 154 'getelementptr' 'delay_line_Q_1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 155 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%delay_line_Q_1_load = load i5 %delay_line_Q_1_addr" [receiver.cpp:82]   --->   Operation 156 'load' 'delay_line_Q_1_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 157 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln81_7" [receiver.cpp:81]   --->   Operation 157 'icmp' 'addr_cmp' <Predicate = (!icmp_ln79)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_6, i64 %reuse_addr_reg8" [receiver.cpp:81]   --->   Operation 158 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 159 [1/1] (1.91ns)   --->   "%add_ln81_7 = add i8 %i, i8 248" [receiver.cpp:81]   --->   Operation 159 'add' 'add_ln81_7' <Predicate = (!icmp_ln79)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%lshr_ln81_8 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln81_7, i32 3, i32 7" [receiver.cpp:81]   --->   Operation 160 'partselect' 'lshr_ln81_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln81_8 = zext i5 %lshr_ln81_8" [receiver.cpp:81]   --->   Operation 161 'zext' 'zext_ln81_8' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%delay_line_I_0_addr_1 = getelementptr i18 %delay_line_I_0, i64 0, i64 %zext_ln81_8" [receiver.cpp:81]   --->   Operation 162 'getelementptr' 'delay_line_I_0_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (2.32ns)   --->   "%delay_line_I_0_load = load i5 %delay_line_I_0_addr_1" [receiver.cpp:81]   --->   Operation 163 'load' 'delay_line_I_0_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_7, i64 %reuse_addr_reg2" [receiver.cpp:81]   --->   Operation 164 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%delay_line_Q_0_addr_1 = getelementptr i18 %delay_line_Q_0, i64 0, i64 %zext_ln81_8" [receiver.cpp:82]   --->   Operation 165 'getelementptr' 'delay_line_Q_0_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (2.32ns)   --->   "%delay_line_Q_0_load = load i5 %delay_line_Q_0_addr_1" [receiver.cpp:82]   --->   Operation 166 'load' 'delay_line_Q_0_load' <Predicate = (!icmp_ln79)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_2 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln81 = store i64 %zext_ln81_7, i64 %reuse_addr_reg" [receiver.cpp:81]   --->   Operation 167 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln79 = store i8 %add_ln81_7, i8 %i_1" [receiver.cpp:79]   --->   Operation 168 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 248 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [receiver.cpp:79]   --->   Operation 169 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i5 %lshr_ln81_1" [receiver.cpp:81]   --->   Operation 170 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%delay_line_I_0_addr = getelementptr i18 %delay_line_I_0, i64 0, i64 %zext_ln81_1" [receiver.cpp:81]   --->   Operation 171 'getelementptr' 'delay_line_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%reuse_reg73_load = load i18 %reuse_reg73"   --->   Operation 172 'load' 'reuse_reg73_load' <Predicate = (addr_cmp77)> <Delay = 0.00>
ST_3 : Operation 173 [1/2] (2.32ns)   --->   "%delay_line_I_7_load = load i5 %delay_line_I_7_addr" [receiver.cpp:81]   --->   Operation 173 'load' 'delay_line_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 174 [1/1] (0.75ns)   --->   "%reuse_select78 = select i1 %addr_cmp77, i18 %reuse_reg73_load, i18 %delay_line_I_7_load" [receiver.cpp:81]   --->   Operation 174 'select' 'reuse_select78' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select78, i5 %delay_line_I_0_addr" [receiver.cpp:81]   --->   Operation 175 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%delay_line_Q_0_addr = getelementptr i18 %delay_line_Q_0, i64 0, i64 %zext_ln81_1" [receiver.cpp:82]   --->   Operation 176 'getelementptr' 'delay_line_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%reuse_reg67_load = load i18 %reuse_reg67"   --->   Operation 177 'load' 'reuse_reg67_load' <Predicate = (addr_cmp71)> <Delay = 0.00>
ST_3 : Operation 178 [1/2] (2.32ns)   --->   "%delay_line_Q_7_load = load i5 %delay_line_Q_7_addr" [receiver.cpp:82]   --->   Operation 178 'load' 'delay_line_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 179 [1/1] (0.75ns)   --->   "%reuse_select72 = select i1 %addr_cmp71, i18 %reuse_reg67_load, i18 %delay_line_Q_7_load" [receiver.cpp:81]   --->   Operation 179 'select' 'reuse_select72' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select72, i5 %delay_line_Q_0_addr" [receiver.cpp:82]   --->   Operation 180 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%reuse_reg61_load = load i18 %reuse_reg61"   --->   Operation 181 'load' 'reuse_reg61_load' <Predicate = (addr_cmp65)> <Delay = 0.00>
ST_3 : Operation 182 [1/2] (2.32ns)   --->   "%delay_line_I_6_load = load i5 %delay_line_I_6_addr" [receiver.cpp:81]   --->   Operation 182 'load' 'delay_line_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 183 [1/1] (0.75ns)   --->   "%reuse_select66 = select i1 %addr_cmp65, i18 %reuse_reg61_load, i18 %delay_line_I_6_load" [receiver.cpp:81]   --->   Operation 183 'select' 'reuse_select66' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select66, i5 %delay_line_I_7_addr" [receiver.cpp:81]   --->   Operation 184 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select66, i18 %reuse_reg73" [receiver.cpp:81]   --->   Operation 185 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%reuse_reg55_load = load i18 %reuse_reg55"   --->   Operation 186 'load' 'reuse_reg55_load' <Predicate = (addr_cmp59)> <Delay = 0.00>
ST_3 : Operation 187 [1/2] (2.32ns)   --->   "%delay_line_Q_6_load = load i5 %delay_line_Q_6_addr" [receiver.cpp:82]   --->   Operation 187 'load' 'delay_line_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 188 [1/1] (0.75ns)   --->   "%reuse_select60 = select i1 %addr_cmp59, i18 %reuse_reg55_load, i18 %delay_line_Q_6_load" [receiver.cpp:81]   --->   Operation 188 'select' 'reuse_select60' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select60, i5 %delay_line_Q_7_addr" [receiver.cpp:82]   --->   Operation 189 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select60, i18 %reuse_reg67" [receiver.cpp:81]   --->   Operation 190 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%reuse_reg49_load = load i18 %reuse_reg49"   --->   Operation 191 'load' 'reuse_reg49_load' <Predicate = (addr_cmp53)> <Delay = 0.00>
ST_3 : Operation 192 [1/2] (2.32ns)   --->   "%delay_line_I_5_load = load i5 %delay_line_I_5_addr" [receiver.cpp:81]   --->   Operation 192 'load' 'delay_line_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 193 [1/1] (0.75ns)   --->   "%reuse_select54 = select i1 %addr_cmp53, i18 %reuse_reg49_load, i18 %delay_line_I_5_load" [receiver.cpp:81]   --->   Operation 193 'select' 'reuse_select54' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select54, i5 %delay_line_I_6_addr" [receiver.cpp:81]   --->   Operation 194 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select54, i18 %reuse_reg61" [receiver.cpp:81]   --->   Operation 195 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%reuse_reg43_load = load i18 %reuse_reg43"   --->   Operation 196 'load' 'reuse_reg43_load' <Predicate = (addr_cmp47)> <Delay = 0.00>
ST_3 : Operation 197 [1/2] (2.32ns)   --->   "%delay_line_Q_5_load = load i5 %delay_line_Q_5_addr" [receiver.cpp:82]   --->   Operation 197 'load' 'delay_line_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 198 [1/1] (0.75ns)   --->   "%reuse_select48 = select i1 %addr_cmp47, i18 %reuse_reg43_load, i18 %delay_line_Q_5_load" [receiver.cpp:81]   --->   Operation 198 'select' 'reuse_select48' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select48, i5 %delay_line_Q_6_addr" [receiver.cpp:82]   --->   Operation 199 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 200 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select48, i18 %reuse_reg55" [receiver.cpp:81]   --->   Operation 200 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%reuse_reg37_load = load i18 %reuse_reg37"   --->   Operation 201 'load' 'reuse_reg37_load' <Predicate = (addr_cmp41)> <Delay = 0.00>
ST_3 : Operation 202 [1/2] (2.32ns)   --->   "%delay_line_I_4_load = load i5 %delay_line_I_4_addr" [receiver.cpp:81]   --->   Operation 202 'load' 'delay_line_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 203 [1/1] (0.75ns)   --->   "%reuse_select42 = select i1 %addr_cmp41, i18 %reuse_reg37_load, i18 %delay_line_I_4_load" [receiver.cpp:81]   --->   Operation 203 'select' 'reuse_select42' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select42, i5 %delay_line_I_5_addr" [receiver.cpp:81]   --->   Operation 204 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select42, i18 %reuse_reg49" [receiver.cpp:81]   --->   Operation 205 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%reuse_reg31_load = load i18 %reuse_reg31"   --->   Operation 206 'load' 'reuse_reg31_load' <Predicate = (addr_cmp35)> <Delay = 0.00>
ST_3 : Operation 207 [1/2] (2.32ns)   --->   "%delay_line_Q_4_load = load i5 %delay_line_Q_4_addr" [receiver.cpp:82]   --->   Operation 207 'load' 'delay_line_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 208 [1/1] (0.75ns)   --->   "%reuse_select36 = select i1 %addr_cmp35, i18 %reuse_reg31_load, i18 %delay_line_Q_4_load" [receiver.cpp:81]   --->   Operation 208 'select' 'reuse_select36' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select36, i5 %delay_line_Q_5_addr" [receiver.cpp:82]   --->   Operation 209 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select36, i18 %reuse_reg43" [receiver.cpp:81]   --->   Operation 210 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%reuse_reg25_load = load i18 %reuse_reg25"   --->   Operation 211 'load' 'reuse_reg25_load' <Predicate = (addr_cmp29)> <Delay = 0.00>
ST_3 : Operation 212 [1/2] (2.32ns)   --->   "%delay_line_I_3_load = load i5 %delay_line_I_3_addr" [receiver.cpp:81]   --->   Operation 212 'load' 'delay_line_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 213 [1/1] (0.75ns)   --->   "%reuse_select30 = select i1 %addr_cmp29, i18 %reuse_reg25_load, i18 %delay_line_I_3_load" [receiver.cpp:81]   --->   Operation 213 'select' 'reuse_select30' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select30, i5 %delay_line_I_4_addr" [receiver.cpp:81]   --->   Operation 214 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 215 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select30, i18 %reuse_reg37" [receiver.cpp:81]   --->   Operation 215 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%reuse_reg19_load = load i18 %reuse_reg19"   --->   Operation 216 'load' 'reuse_reg19_load' <Predicate = (addr_cmp23)> <Delay = 0.00>
ST_3 : Operation 217 [1/2] (2.32ns)   --->   "%delay_line_Q_3_load = load i5 %delay_line_Q_3_addr" [receiver.cpp:82]   --->   Operation 217 'load' 'delay_line_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 218 [1/1] (0.75ns)   --->   "%reuse_select24 = select i1 %addr_cmp23, i18 %reuse_reg19_load, i18 %delay_line_Q_3_load" [receiver.cpp:81]   --->   Operation 218 'select' 'reuse_select24' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select24, i5 %delay_line_Q_4_addr" [receiver.cpp:82]   --->   Operation 219 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select24, i18 %reuse_reg31" [receiver.cpp:81]   --->   Operation 220 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%reuse_reg13_load = load i18 %reuse_reg13"   --->   Operation 221 'load' 'reuse_reg13_load' <Predicate = (addr_cmp17)> <Delay = 0.00>
ST_3 : Operation 222 [1/2] (2.32ns)   --->   "%delay_line_I_2_load = load i5 %delay_line_I_2_addr" [receiver.cpp:81]   --->   Operation 222 'load' 'delay_line_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 223 [1/1] (0.75ns)   --->   "%reuse_select18 = select i1 %addr_cmp17, i18 %reuse_reg13_load, i18 %delay_line_I_2_load" [receiver.cpp:81]   --->   Operation 223 'select' 'reuse_select18' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select18, i5 %delay_line_I_3_addr" [receiver.cpp:81]   --->   Operation 224 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select18, i18 %reuse_reg25" [receiver.cpp:81]   --->   Operation 225 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%reuse_reg7_load = load i18 %reuse_reg7"   --->   Operation 226 'load' 'reuse_reg7_load' <Predicate = (addr_cmp11)> <Delay = 0.00>
ST_3 : Operation 227 [1/2] (2.32ns)   --->   "%delay_line_Q_2_load = load i5 %delay_line_Q_2_addr" [receiver.cpp:82]   --->   Operation 227 'load' 'delay_line_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 228 [1/1] (0.75ns)   --->   "%reuse_select12 = select i1 %addr_cmp11, i18 %reuse_reg7_load, i18 %delay_line_Q_2_load" [receiver.cpp:81]   --->   Operation 228 'select' 'reuse_select12' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select12, i5 %delay_line_Q_3_addr" [receiver.cpp:82]   --->   Operation 229 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select12, i18 %reuse_reg19" [receiver.cpp:81]   --->   Operation 230 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%reuse_reg1_load = load i18 %reuse_reg1"   --->   Operation 231 'load' 'reuse_reg1_load' <Predicate = (addr_cmp5)> <Delay = 0.00>
ST_3 : Operation 232 [1/2] (2.32ns)   --->   "%delay_line_I_1_load = load i5 %delay_line_I_1_addr" [receiver.cpp:81]   --->   Operation 232 'load' 'delay_line_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 233 [1/1] (0.75ns)   --->   "%reuse_select6 = select i1 %addr_cmp5, i18 %reuse_reg1_load, i18 %delay_line_I_1_load" [receiver.cpp:81]   --->   Operation 233 'select' 'reuse_select6' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %reuse_select6, i5 %delay_line_I_2_addr" [receiver.cpp:81]   --->   Operation 234 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select6, i18 %reuse_reg13" [receiver.cpp:81]   --->   Operation 235 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i18 %reuse_reg"   --->   Operation 236 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 237 [1/2] (2.32ns)   --->   "%delay_line_Q_1_load = load i5 %delay_line_Q_1_addr" [receiver.cpp:82]   --->   Operation 237 'load' 'delay_line_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 238 [1/1] (0.75ns)   --->   "%reuse_select = select i1 %addr_cmp, i18 %reuse_reg_load, i18 %delay_line_Q_1_load" [receiver.cpp:81]   --->   Operation 238 'select' 'reuse_select' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %reuse_select, i5 %delay_line_Q_2_addr" [receiver.cpp:82]   --->   Operation 239 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 240 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %reuse_select, i18 %reuse_reg7" [receiver.cpp:81]   --->   Operation 240 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 241 [1/2] (2.32ns)   --->   "%delay_line_I_0_load = load i5 %delay_line_I_0_addr_1" [receiver.cpp:81]   --->   Operation 241 'load' 'delay_line_I_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln81 = store i18 %delay_line_I_0_load, i5 %delay_line_I_1_addr" [receiver.cpp:81]   --->   Operation 242 'store' 'store_ln81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 243 [1/1] (1.58ns)   --->   "%store_ln81 = store i18 %delay_line_I_0_load, i18 %reuse_reg1" [receiver.cpp:81]   --->   Operation 243 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 244 [1/2] (2.32ns)   --->   "%delay_line_Q_0_load = load i5 %delay_line_Q_0_addr_1" [receiver.cpp:82]   --->   Operation 244 'load' 'delay_line_Q_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 245 [1/1] (2.32ns)   --->   "%store_ln82 = store i18 %delay_line_Q_0_load, i5 %delay_line_Q_1_addr" [receiver.cpp:82]   --->   Operation 245 'store' 'store_ln82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_3 : Operation 246 [1/1] (1.58ns)   --->   "%store_ln82 = store i18 %delay_line_Q_0_load, i18 %reuse_reg" [receiver.cpp:82]   --->   Operation 246 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc42" [receiver.cpp:79]   --->   Operation 247 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [45]  (0 ns)
	'store' operation ('store_ln0') of constant 192 on local variable 'i' [46]  (1.59 ns)

 <State 2>: 4.69ns
The critical path consists of the following:
	'load' operation ('i', receiver.cpp:81) on local variable 'i' [77]  (0 ns)
	'add' operation ('add_ln81', receiver.cpp:81) [84]  (1.92 ns)
	'icmp' operation ('addr_cmp77', receiver.cpp:81) [94]  (2.78 ns)

 <State 3>: 5.4ns
The critical path consists of the following:
	'load' operation ('delay_line_I_7_load', receiver.cpp:81) on array 'delay_line_I_7' [93]  (2.32 ns)
	'select' operation ('reuse_select78', receiver.cpp:81) [95]  (0.756 ns)
	'store' operation ('store_ln81', receiver.cpp:81) of variable 'reuse_select78', receiver.cpp:81 on array 'delay_line_I_0' [96]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
