- 👋 Hi, I’m @Venkatsai96s
- 👀 I’m interested in VLSI Domain
- 🌱 I’m currently learning System Verilog and UVM
- 💞️ I’m looking to collaborate on Chip Verification Projects
- 📫 How to reach me ...

<!---
Venkatsai96s/Venkatsai96s is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
