0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/edward/Documents/FPGA_Workspace/led_stream/led_stream.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/edward/Documents/FPGA_Workspace/led_stream/led_stream.srcs/sources_1/new/led_stream.v,1652945800,verilog,,,,led_stream,,,,,,,,
