// Generated by CIRCT 42e53322a
module pa_fmau_ex1_special_judge(	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:3
  input        cp0_fpu_xx_dqnan,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:43
  input  [2:0] dp_xx_ex1_cnan,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:70
               dp_xx_ex1_inf,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:95
               dp_xx_ex1_norm,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:119
               dp_xx_ex1_qnan,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:144
               dp_xx_ex1_snan,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:169
               dp_xx_ex1_zero,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:194
               ex1_inst_rm,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:219
  input        ex1_mac,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:241
  input  [9:0] ex1_mult_expnt,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:259
  input        ex1_mult_sign,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:285
               ex1_src2_sign,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:309
               ex1_sub_vld,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:333
  output       ex1_special_cmplt,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:356
  output [4:0] fmau_fpu_ex1_fflags,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:384
  output [7:0] fmau_fpu_ex1_special_sel,	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:414
  output [3:0] fmau_fpu_ex1_special_sign	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:2:449
);

  wire       _GEN;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:80:11
  wire       _GEN_0;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:71:11
  wire       _GEN_1;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:63:11
  wire       _GEN_2;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:41:11
  wire       _GEN_3;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:34:11
  wire       _GEN_4;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:27:11
  wire [2:0] _GEN_5 = {_GEN_2, 2'h0} | {1'h0, {_GEN_3, 1'h0} | {1'h0, _GEN_4}};	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:10:14, :14:14, :15:10, :16:10, :17:10, :18:10, :19:10, :20:10, :27:11, :34:11, :41:11
  wire [2:0] _GEN_6 = {_GEN, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN_1}};	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:10:14, :14:14, :21:10, :22:10, :23:10, :24:10, :25:11, :26:11, :63:11, :71:11, :80:11
  assign _GEN_4 = |dp_xx_ex1_snan;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:27:11
  assign _GEN_3 =
    dp_xx_ex1_zero[0] & dp_xx_ex1_inf[1] | dp_xx_ex1_zero[1] & dp_xx_ex1_inf[0];	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11
  assign _GEN_2 =
    dp_xx_ex1_inf[0] & dp_xx_ex1_norm[1] & dp_xx_ex1_inf[2] & ex1_sub_vld
    | dp_xx_ex1_inf[1] & dp_xx_ex1_norm[0] & dp_xx_ex1_inf[2] & ex1_sub_vld
    | dp_xx_ex1_inf[0] & dp_xx_ex1_inf[1] & dp_xx_ex1_inf[2] & ex1_sub_vld;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:29:11, :32:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11
  wire       ex1_fmau_of =
    ex1_mult_expnt[9:8] == 2'h1 & (&(dp_xx_ex1_norm[1:0]))
    & (dp_xx_ex1_norm[2] | dp_xx_ex1_zero[2]) | ex1_mult_expnt == 10'hFF
    & (&(dp_xx_ex1_norm[1:0])) & ~ex1_mac;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:12:17, :13:14, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :54:11, :55:11
  assign _GEN_1 =
    dp_xx_ex1_snan[0] | dp_xx_ex1_qnan[0] & ~(dp_xx_ex1_snan[1]) & ~(dp_xx_ex1_snan[2]);	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11
  assign _GEN_0 =
    ~(dp_xx_ex1_snan[0]) & dp_xx_ex1_snan[1] | ~(dp_xx_ex1_snan[0]) & ~(dp_xx_ex1_qnan[0])
    & dp_xx_ex1_qnan[1] & ~(dp_xx_ex1_snan[2]);	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:56:11, :57:11, :58:11, :59:11, :60:11, :64:11, :65:11, :66:11, :67:11, :70:11, :71:11
  wire       _GEN_7 = ~(dp_xx_ex1_snan[0]) & ~(dp_xx_ex1_snan[1]);	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:56:11, :58:11, :61:11, :64:11, :74:11
  assign _GEN =
    _GEN_7 & dp_xx_ex1_snan[2] | _GEN_7 & ~(dp_xx_ex1_qnan[0]) & ~(dp_xx_ex1_qnan[1])
    & dp_xx_ex1_qnan[2];	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:57:11, :59:11, :66:11, :67:11, :74:11, :75:11, :76:11, :77:11, :79:11, :80:11
  wire       _GEN_8 = dp_xx_ex1_zero[0] & dp_xx_ex1_norm[1];	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:28:11, :35:11, :104:11
  wire       _GEN_9 = dp_xx_ex1_zero[1] & dp_xx_ex1_norm[0];	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:31:11, :38:11, :106:11
  wire       _GEN_10 = dp_xx_ex1_zero[0] & dp_xx_ex1_zero[1];	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:28:11, :31:11, :108:11
  wire       _GEN_11 = ex1_inst_rm == 3'h2;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:11:14, :111:11
  wire       _GEN_12 = ex1_inst_rm == 3'h3;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:9:14, :121:12
  wire [7:0] _GEN_13 =
    {_GEN_6 & ~dp_xx_ex1_cnan & {3{cp0_fpu_xx_dqnan}},
     _GEN_6[0] & (dp_xx_ex1_cnan[0] | ~cp0_fpu_xx_dqnan) | _GEN_6[1]
       & (dp_xx_ex1_cnan[1] | ~cp0_fpu_xx_dqnan) | _GEN_6[2]
       & (dp_xx_ex1_cnan[2] | ~cp0_fpu_xx_dqnan) | _GEN_5[1] & ~(_GEN_6[2]) | _GEN_5[2],
     ex1_fmau_of
       & (ex1_inst_rm == 3'h1 | ~ex1_mult_sign & _GEN_11 | ex1_mult_sign & _GEN_12),
     (|dp_xx_ex1_inf) & _GEN_6 == 3'h0 & ~(_GEN_5[1]) & ~(_GEN_5[2]) | ex1_fmau_of
       & (ex1_inst_rm[1:0] == 2'h0 | ex1_mult_sign & _GEN_11 | ~ex1_mult_sign & _GEN_12),
     _GEN_8 & dp_xx_ex1_zero[2] | _GEN_9 & dp_xx_ex1_zero[2] | _GEN_10
       & dp_xx_ex1_zero[2],
     _GEN_8 & dp_xx_ex1_norm[2] | _GEN_9 & dp_xx_ex1_norm[2] | _GEN_10
       & dp_xx_ex1_norm[2]};	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:7:14, :8:14, :10:14, :20:10, :26:11, :46:11, :47:11, :55:11, :81:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :89:11, :90:11, :91:11, :92:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:11, :109:11, :110:11, :111:11, :113:11, :114:11, :115:12, :116:12, :117:12, :118:12, :119:12, :120:12, :121:12, :122:12, :123:12, :124:12, :125:12, :126:12, :131:12, :133:12, :134:12, :135:12, :136:12, :137:12, :138:12, :139:12, :140:12, :141:12
  assign ex1_special_cmplt = |_GEN_13;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:141:12, :142:12, :145:5
  assign fmau_fpu_ex1_fflags = {|_GEN_5, 1'h0, ex1_fmau_of, 1'h0, ex1_fmau_of};	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:14:14, :20:10, :42:11, :55:11, :143:12, :145:5
  assign fmau_fpu_ex1_special_sel = _GEN_13;	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:141:12, :145:5
  assign fmau_fpu_ex1_special_sign =
    {ex1_mult_sign,
     (|(dp_xx_ex1_inf[1:0])) | ex1_fmau_of ? ex1_mult_sign : ex1_src2_sign,
     ex1_sub_vld ? _GEN_11 : ex1_mult_sign,
     ex1_src2_sign};	// /tmp/tmp.2O0TSxibYA/40048_opene906_E906_RTL_FACTORY_gen_rtl_fmau_rtl_pa_fmau_ex1_special_judge.cleaned.mlir:55:11, :111:11, :112:11, :127:12, :128:12, :129:12, :130:12, :144:12, :145:5
endmodule

