Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 24 17:35:18 2018
| Host         : DESKTOP-28DBK6Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.861        0.000                      0                12529        0.060        0.000                      0                12529        3.000        0.000                       0                  2103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
dcm1/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                         8.808        0.000                      0                    1        0.329        0.000                      0                    1        4.500        0.000                       0                     2  
dcm1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.536        0.000                      0                10607        0.060        0.000                      0                10607        8.750        0.000                       0                  1918  
  clk_out2_clk_wiz_0       25.566        0.000                      0                 1880        0.212        0.000                      0                 1880       19.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                 clk_out1_clk_wiz_0        0.861        0.000                      0                   41        2.754        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 reset_l_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 13.309 - 10.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221     3.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.518     4.220 r  reset_l_temp_reg/Q
                         net (fo=1, routed)           0.626     4.846    reset_l_temp
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.898    13.309    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism              0.394    13.702    
                         clock uncertainty           -0.035    13.667    
    SLICE_X38Y113        FDRE (Setup_fdre_C_D)       -0.013    13.654    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  8.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 reset_l_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_l_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.744%)  route 0.229ns (58.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.164     1.351 r  reset_l_temp_reg/Q
                         net (fo=1, routed)           0.229     1.580    reset_l_temp
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.092     1.529    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
                         clock pessimism             -0.342     1.187    
    SLICE_X38Y113        FDRE (Hold_fdre_C_D)         0.064     1.251    reset_l_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y113  reset_l_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y113  reset_l_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_sync_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_sync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y113  reset_l_temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dcm1/inst/clk_in1
  To Clock:  dcm1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcm1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.582ns  (logic 1.106ns (7.585%)  route 13.476ns (92.415%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 17.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.124     3.099    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     3.223 r  rsrc1/rsrcmareg/myrom_i_33/O
                         net (fo=1, routed)           1.023     4.246    rsrc1/rsrcmareg/myrom_i_33_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.154     4.400 r  rsrc1/rsrcmareg/myrom_i_3/O
                         net (fo=145, routed)         7.784    12.184    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.757    17.326    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.743    
                         clock uncertainty           -0.084    17.660    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.940    16.720    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.720    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.725ns  (logic 1.076ns (7.307%)  route 13.649ns (92.693%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 17.331 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.145     3.120    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X48Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.244 r  rsrc1/rsrcmareg/myrom_i_50/O
                         net (fo=1, routed)           0.670     3.915    rsrc1/rsrcmareg/myrom_i_50_n_0
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  rsrc1/rsrcmareg/myrom_i_11/O
                         net (fo=145, routed)         8.289    12.327    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.763    17.331    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.741    
                         clock uncertainty           -0.084    17.658    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    16.921    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.477ns  (logic 1.076ns (7.432%)  route 13.401ns (92.568%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 17.292 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          0.895     2.871    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X50Y100        LUT3 (Prop_lut3_I1_O)        0.124     2.995 r  rsrc1/rsrcmareg/myrom_i_48/O
                         net (fo=1, routed)           0.689     3.684    rsrc1/rsrcmareg/myrom_i_48_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.124     3.808 r  rsrc1/rsrcmareg/myrom_i_10/O
                         net (fo=145, routed)         8.272    12.080    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.723    17.292    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.701    
                         clock uncertainty           -0.084    17.618    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    16.881    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 1.076ns (7.439%)  route 13.388ns (92.561%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 17.296 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          0.895     2.871    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X50Y100        LUT3 (Prop_lut3_I1_O)        0.124     2.995 r  rsrc1/rsrcmareg/myrom_i_48/O
                         net (fo=1, routed)           0.689     3.684    rsrc1/rsrcmareg/myrom_i_48_n_0
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.124     3.808 r  rsrc1/rsrcmareg/myrom_i_10/O
                         net (fo=145, routed)         8.258    12.066    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.728    17.296    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.706    
                         clock uncertainty           -0.084    17.623    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    16.886    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.886    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.247ns  (logic 1.101ns (7.728%)  route 13.146ns (92.272%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.710ns = ( 17.290 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.339     3.314    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.124     3.438 r  rsrc1/rsrcmareg/myrom_i_40/O
                         net (fo=1, routed)           0.670     4.108    rsrc1/rsrcmareg/myrom_i_40_n_0
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.149     4.257 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         7.592    11.849    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.721    17.290    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.708    
                         clock uncertainty           -0.084    17.624    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.945    16.679    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.679    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 1.486ns (10.306%)  route 12.933ns (89.694%))
  Logic Levels:           6  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 17.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.620    -2.402    rsrc1/rsrcmareg/clk_out1
    SLICE_X44Y102        FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.946 r  rsrc1/rsrcmareg/address_reg[3]_rep/Q
                         net (fo=310, routed)         2.491     0.545    sram1/myarray_reg_512_767_2_2/A1
    SLICE_X42Y93         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     0.669 r  sram1/myarray_reg_512_767_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     0.669    sram1/myarray_reg_512_767_2_2/OD
    SLICE_X42Y93         MUXF7 (Prop_muxf7_I0_O)      0.241     0.910 r  sram1/myarray_reg_512_767_2_2/F7.B/O
                         net (fo=1, routed)           0.000     0.910    sram1/myarray_reg_512_767_2_2/O0
    SLICE_X42Y93         MUXF8 (Prop_muxf8_I0_O)      0.098     1.008 r  sram1/myarray_reg_512_767_2_2/F8/O
                         net (fo=1, routed)           0.990     1.999    sram1/myarray_reg_512_767_2_2_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.319     2.318 r  sram1/myrom_i_65/O
                         net (fo=1, routed)           0.867     3.185    rsrc1/rsrcmareg/address_reg[11]_2
    SLICE_X44Y98         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  rsrc1/rsrcmareg/myrom_i_45/O
                         net (fo=1, routed)           0.639     3.948    rsrc1/rsrcmareg/myrom_i_45_n_0
    SLICE_X44Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.072 r  rsrc1/rsrcmareg/myrom_i_9/O
                         net (fo=145, routed)         7.945    12.017    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.706    17.275    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.692    
                         clock uncertainty           -0.084    17.609    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    16.872    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.872    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.175ns  (logic 1.106ns (7.803%)  route 13.069ns (92.197%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 17.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.124     3.099    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     3.223 r  rsrc1/rsrcmareg/myrom_i_33/O
                         net (fo=1, routed)           1.023     4.246    rsrc1/rsrcmareg/myrom_i_33_n_0
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.154     4.400 r  rsrc1/rsrcmareg/myrom_i_3/O
                         net (fo=145, routed)         7.377    11.777    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.706    17.275    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.692    
                         clock uncertainty           -0.084    17.609    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.940    16.669    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.312ns  (logic 1.076ns (7.518%)  route 13.236ns (92.482%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 17.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          0.985     1.412    rsrc1/rsrcmareg/E[0]
    SLICE_X49Y103        LUT4 (Prop_lut4_I3_O)        0.124     1.536 r  rsrc1/rsrcmareg/myrom_i_55/O
                         net (fo=64, routed)          1.412     2.948    rsrc1/rsrcmareg/myrom_i_55_n_0
    SLICE_X49Y94         LUT3 (Prop_lut3_I0_O)        0.124     3.072 r  rsrc1/rsrcmareg/myrom_i_36/O
                         net (fo=1, routed)           0.425     3.497    rsrc1/rsrcmareg/myrom_i_36_n_0
    SLICE_X48Y93         LUT2 (Prop_lut2_I1_O)        0.124     3.621 r  rsrc1/rsrcmareg/myrom_i_4/O
                         net (fo=145, routed)         8.293    11.914    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.757    17.326    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.743    
                         clock uncertainty           -0.084    17.660    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    16.923    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.923    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 1.101ns (7.826%)  route 12.967ns (92.174%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 17.326 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.339     3.314    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.124     3.438 r  rsrc1/rsrcmareg/myrom_i_40/O
                         net (fo=1, routed)           0.670     4.108    rsrc1/rsrcmareg/myrom_i_40_n_0
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.149     4.257 r  rsrc1/rsrcmareg/myrom_i_6/O
                         net (fo=145, routed)         7.413    11.670    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.757    17.326    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.418    17.743    
                         clock uncertainty           -0.084    17.660    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.945    16.715    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.715    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 rsrc1/rsrccontrol/upc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.217ns  (logic 1.076ns (7.568%)  route 13.141ns (92.432%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 17.296 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.624    -2.398    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  rsrc1/rsrccontrol/upc_reg[0]/Q
                         net (fo=50, routed)          1.460    -0.482    rsrc1/rsrccontrol/upc[0]
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124    -0.358 r  rsrc1/rsrccontrol/mdi[31]_i_3/O
                         net (fo=1, routed)           0.661     0.303    rsrc1/rsrccontrol/mdi[31]_i_3_n_0
    SLICE_X32Y106        LUT5 (Prop_lut5_I0_O)        0.124     0.427 r  rsrc1/rsrccontrol/mdi[31]_i_1/O
                         net (fo=34, routed)          1.425     1.851    rsrc1/rsrcmareg/E[0]
    SLICE_X51Y104        LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  rsrc1/rsrcmareg/myrom_i_57/O
                         net (fo=64, routed)          1.145     3.120    rsrc1/rsrcmareg/myrom_i_57_n_0
    SLICE_X48Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.244 r  rsrc1/rsrcmareg/myrom_i_50/O
                         net (fo=1, routed)           0.670     3.915    rsrc1/rsrcmareg/myrom_i_50_n_0
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  rsrc1/rsrcmareg/myrom_i_11/O
                         net (fo=145, routed)         7.780    11.819    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.728    17.296    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.410    17.706    
                         clock uncertainty           -0.084    17.623    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    16.886    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.886    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  5.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_13_13/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.563    -0.851    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y100        FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=232, routed)         0.242    -0.468    sram1/myarray_reg_256_511_13_13/A0
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    sram1/myarray_reg_256_511_13_13/WCLK
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_A/CLK
                         clock pessimism              0.440    -0.838    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.528    sram1/myarray_reg_256_511_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_13_13/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.563    -0.851    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y100        FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=232, routed)         0.242    -0.468    sram1/myarray_reg_256_511_13_13/A0
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    sram1/myarray_reg_256_511_13_13/WCLK
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_B/CLK
                         clock pessimism              0.440    -0.838    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.528    sram1/myarray_reg_256_511_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_13_13/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.563    -0.851    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y100        FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=232, routed)         0.242    -0.468    sram1/myarray_reg_256_511_13_13/A0
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    sram1/myarray_reg_256_511_13_13/WCLK
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_C/CLK
                         clock pessimism              0.440    -0.838    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.528    sram1/myarray_reg_256_511_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_13_13/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.563    -0.851    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y100        FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=232, routed)         0.242    -0.468    sram1/myarray_reg_256_511_13_13/A0
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    sram1/myarray_reg_256_511_13_13/WCLK
    SLICE_X42Y100        RAMS64E                                      r  sram1/myarray_reg_256_511_13_13/RAMS64E_D/CLK
                         clock pessimism              0.440    -0.838    
    SLICE_X42Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.528    sram1/myarray_reg_256_511_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_21_21/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.320%)  route 0.247ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.571    -0.843    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rsrc1/rsrcmareg/address_reg[4]_rep/Q
                         net (fo=292, routed)         0.247    -0.455    sram1/myarray_reg_768_1023_21_21/A2
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.840    -1.271    sram1/myarray_reg_768_1023_21_21/WCLK
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_A/CLK
                         clock pessimism              0.463    -0.808    
    SLICE_X34Y92         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.554    sram1/myarray_reg_768_1023_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_21_21/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.320%)  route 0.247ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.571    -0.843    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rsrc1/rsrcmareg/address_reg[4]_rep/Q
                         net (fo=292, routed)         0.247    -0.455    sram1/myarray_reg_768_1023_21_21/A2
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.840    -1.271    sram1/myarray_reg_768_1023_21_21/WCLK
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_B/CLK
                         clock pessimism              0.463    -0.808    
    SLICE_X34Y92         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.554    sram1/myarray_reg_768_1023_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_21_21/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.320%)  route 0.247ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.571    -0.843    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rsrc1/rsrcmareg/address_reg[4]_rep/Q
                         net (fo=292, routed)         0.247    -0.455    sram1/myarray_reg_768_1023_21_21/A2
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.840    -1.271    sram1/myarray_reg_768_1023_21_21/WCLK
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_C/CLK
                         clock pessimism              0.463    -0.808    
    SLICE_X34Y92         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.554    sram1/myarray_reg_768_1023_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_768_1023_21_21/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.320%)  route 0.247ns (63.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.571    -0.843    rsrc1/rsrcmareg/clk_out1
    SLICE_X33Y93         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rsrc1/rsrcmareg/address_reg[4]_rep/Q
                         net (fo=292, routed)         0.247    -0.455    sram1/myarray_reg_768_1023_21_21/A2
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.840    -1.271    sram1/myarray_reg_768_1023_21_21/WCLK
    SLICE_X34Y92         RAMS64E                                      r  sram1/myarray_reg_768_1023_21_21/RAMS64E_D/CLK
                         clock pessimism              0.463    -0.808    
    SLICE_X34Y92         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.554    sram1/myarray_reg_768_1023_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_0_255_15_15/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.252%)  route 0.310ns (68.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.563    -0.851    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y100        FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=232, routed)         0.310    -0.400    sram1/myarray_reg_0_255_15_15/A0
    SLICE_X46Y100        RAMS64E                                      r  sram1/myarray_reg_0_255_15_15/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.832    -1.279    sram1/myarray_reg_0_255_15_15/WCLK
    SLICE_X46Y100        RAMS64E                                      r  sram1/myarray_reg_0_255_15_15/RAMS64E_A/CLK
                         clock pessimism              0.463    -0.816    
    SLICE_X46Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.506    sram1/myarray_reg_0_255_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_0_255_15_15/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.252%)  route 0.310ns (68.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.563    -0.851    rsrc1/rsrcmareg/clk_out1
    SLICE_X43Y100        FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=232, routed)         0.310    -0.400    sram1/myarray_reg_0_255_15_15/A0
    SLICE_X46Y100        RAMS64E                                      r  sram1/myarray_reg_0_255_15_15/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.832    -1.279    sram1/myarray_reg_0_255_15_15/WCLK
    SLICE_X46Y100        RAMS64E                                      r  sram1/myarray_reg_0_255_15_15/RAMS64E_B/CLK
                         clock pessimism              0.463    -0.816    
    SLICE_X46Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.506    sram1/myarray_reg_0_255_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y32     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y38     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y24     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y106    sram1/myarray_reg_256_511_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y107    sram1/myarray_reg_256_511_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y107    sram1/myarray_reg_256_511_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y109    sram1/myarray_reg_256_511_25_25/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y107    sram1/myarray_reg_256_511_27_27/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y107    sram1/myarray_reg_256_511_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y107    sram1/myarray_reg_256_511_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y107    sram1/myarray_reg_256_511_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y109    sram1/myarray_reg_256_511_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y109    sram1/myarray_reg_256_511_29_29/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.566ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.283ns  (logic 1.517ns (10.621%)  route 12.766ns (89.379%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.615    -2.406    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         9.412     7.523    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X62Y176        LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     7.647    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_47_n_0
    SLICE_X62Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     7.888 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.888    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_21_n_0
    SLICE_X62Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     7.986 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8/O
                         net (fo=1, routed)           3.355    11.341    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_8_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I1_O)        0.319    11.660 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.660    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X63Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    11.877 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    11.877    vga1/doutb[4]
    SLICE_X63Y105        FDRE                                         r  vga1/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.495    37.063    vga1/CLK
    SLICE_X63Y105        FDRE                                         r  vga1/b_reg[2]/C
                         clock pessimism              0.410    37.473    
                         clock uncertainty           -0.095    37.378    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.064    37.442    vga1/b_reg[2]
  -------------------------------------------------------------------
                         required time                         37.442    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 25.566    

Slack (MET) :             25.593ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.687ns  (logic 0.456ns (3.332%)  route 13.231ns (96.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 37.298 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.788    -2.233    vga1/CLK
    SLICE_X64Y169        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)        13.231    11.454    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.729    37.298    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410    37.707    
                         clock uncertainty           -0.095    37.613    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    37.047    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                 25.593    

Slack (MET) :             25.746ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.151ns  (logic 1.510ns (10.671%)  route 12.641ns (89.329%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.615    -2.406    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         8.883     6.994    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X62Y178        LUT6 (Prop_lut6_I2_O)        0.124     7.118 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_50/O
                         net (fo=1, routed)           0.000     7.118    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_50_n_0
    SLICE_X62Y178        MUXF7 (Prop_muxf7_I1_O)      0.214     7.332 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     7.332    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_22_n_0
    SLICE_X62Y178        MUXF8 (Prop_muxf8_I1_O)      0.088     7.420 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_8/O
                         net (fo=1, routed)           3.758    11.178    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_8_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I1_O)        0.319    11.497 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.497    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X62Y107        MUXF7 (Prop_muxf7_I1_O)      0.247    11.744 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    11.744    vga1/doutb[3]
    SLICE_X62Y107        FDRE                                         r  vga1/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.494    37.062    vga1/CLK
    SLICE_X62Y107        FDRE                                         r  vga1/b_reg[1]/C
                         clock pessimism              0.410    37.472    
                         clock uncertainty           -0.095    37.377    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)        0.113    37.490    vga1/b_reg[1]
  -------------------------------------------------------------------
                         required time                         37.490    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 25.746    

Slack (MET) :             25.930ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.349ns  (logic 0.456ns (3.416%)  route 12.893ns (96.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 37.297 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.788    -2.233    vga1/CLK
    SLICE_X64Y169        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)        12.893    11.116    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.728    37.297    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410    37.706    
                         clock uncertainty           -0.095    37.612    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    37.046    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.046    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                 25.930    

Slack (MET) :             26.061ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.788ns  (logic 1.524ns (11.053%)  route 12.264ns (88.947%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.615    -2.406    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         8.986     7.097    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X64Y175        LUT6 (Prop_lut6_I2_O)        0.124     7.221 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_48/O
                         net (fo=1, routed)           0.000     7.221    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_48_n_0
    SLICE_X64Y175        MUXF7 (Prop_muxf7_I1_O)      0.245     7.466 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.466    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_21_n_0
    SLICE_X64Y175        MUXF8 (Prop_muxf8_I0_O)      0.104     7.570 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           3.278    10.849    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.316    11.165 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.165    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    11.382 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    11.382    vga1/doutb[2]
    SLICE_X64Y105        FDRE                                         r  vga1/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.496    37.064    vga1/CLK
    SLICE_X64Y105        FDRE                                         r  vga1/g_reg[3]/C
                         clock pessimism              0.410    37.474    
                         clock uncertainty           -0.095    37.379    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)        0.064    37.443    vga1/g_reg[3]
  -------------------------------------------------------------------
                         required time                         37.443    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 26.061    

Slack (MET) :             26.109ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 1.475ns (10.735%)  route 12.265ns (89.265%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.615    -2.406    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/Q
                         net (fo=128, routed)         9.326     7.438    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep_n_0
    SLICE_X62Y177        LUT6 (Prop_lut6_I2_O)        0.124     7.562 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     7.562    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_49_n_0
    SLICE_X62Y177        MUXF7 (Prop_muxf7_I0_O)      0.209     7.771 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     7.771    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_22_n_0
    SLICE_X62Y177        MUXF8 (Prop_muxf8_I1_O)      0.088     7.859 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_8/O
                         net (fo=1, routed)           2.939    10.798    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_8_n_0
    SLICE_X64Y107        LUT6 (Prop_lut6_I1_O)        0.319    11.117 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.117    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X64Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    11.334 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000    11.334    vga1/doutb[1]
    SLICE_X64Y107        FDRE                                         r  vga1/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.495    37.063    vga1/CLK
    SLICE_X64Y107        FDRE                                         r  vga1/g_reg[2]/C
                         clock pessimism              0.410    37.473    
                         clock uncertainty           -0.095    37.378    
    SLICE_X64Y107        FDRE (Setup_fdre_C_D)        0.064    37.442    vga1/g_reg[2]
  -------------------------------------------------------------------
                         required time                         37.442    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 26.109    

Slack (MET) :             26.266ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 0.456ns (3.505%)  route 12.555ns (96.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 37.294 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.788    -2.233    vga1/CLK
    SLICE_X64Y169        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)        12.555    10.778    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.726    37.294    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410    37.704    
                         clock uncertainty           -0.095    37.610    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    37.044    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 26.266    

Slack (MET) :             26.273ns  (required time - arrival time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.991ns  (logic 0.456ns (3.510%)  route 12.535ns (96.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 37.282 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.233ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.788    -2.233    vga1/CLK
    SLICE_X64Y169        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.456    -1.777 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)        12.535    10.758    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.713    37.281    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410    37.691    
                         clock uncertainty           -0.095    37.597    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    37.031    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.031    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                 26.273    

Slack (MET) :             26.511ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 0.642ns (4.885%)  route 12.499ns (95.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 37.278 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.604    -2.418    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.900 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=129, routed)        12.158    10.258    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y12         LUT4 (Prop_lut4_I3_O)        0.124    10.382 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_377/O
                         net (fo=1, routed)           0.341    10.723    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_253
    RAMB36_X1Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.710    37.278    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.410    37.688    
                         clock uncertainty           -0.095    37.594    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.234    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                 26.511    

Slack (MET) :             26.565ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 1.455ns (10.954%)  route 11.828ns (89.046%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.615    -2.406    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=128, routed)         8.393     6.443    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X62Y179        LUT6 (Prop_lut6_I4_O)        0.124     6.567 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_47/O
                         net (fo=1, routed)           0.000     6.567    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_47_n_0
    SLICE_X62Y179        MUXF7 (Prop_muxf7_I0_O)      0.241     6.808 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     6.808    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_21_n_0
    SLICE_X62Y179        MUXF8 (Prop_muxf8_I0_O)      0.098     6.906 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_8/O
                         net (fo=1, routed)           3.435    10.340    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_8_n_0
    SLICE_X63Y107        LUT6 (Prop_lut6_I1_O)        0.319    10.659 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.659    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X63Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    10.876 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    10.876    vga1/doutb[5]
    SLICE_X63Y107        FDRE                                         r  vga1/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.494    37.062    vga1/CLK
    SLICE_X63Y107        FDRE                                         r  vga1/b_reg[3]/C
                         clock pessimism              0.410    37.472    
                         clock uncertainty           -0.095    37.377    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)        0.064    37.441    vga1/b_reg[3]
  -------------------------------------------------------------------
                         required time                         37.441    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                 26.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.558    -0.856    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.127    -0.564    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X57Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.826    -1.285    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism              0.442    -0.843    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.066    -0.777    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.860    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.580    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -1.288    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.428    -0.860    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.059    -0.801    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.801    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.558    -0.856    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.571    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.826    -1.285    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism              0.429    -0.856    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.059    -0.797    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.558    -0.856    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.571    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.826    -1.285    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y81         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism              0.429    -0.856    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.052    -0.804    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga1/h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.816%)  route 0.117ns (32.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.860    vga1/CLK
    SLICE_X54Y115        FDRE                                         r  vga1/h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.148    -0.712 r  vga1/h_reg[8]/Q
                         net (fo=9, routed)           0.117    -0.595    vga1/h_reg__1[8]
    SLICE_X54Y115        LUT6 (Prop_lut6_I1_O)        0.098    -0.497 r  vga1/h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.497    vga1/plusOp[9]
    SLICE_X54Y115        FDRE                                         r  vga1/h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -1.289    vga1/CLK
    SLICE_X54Y115        FDRE                                         r  vga1/h_reg[9]/C
                         clock pessimism              0.429    -0.860    
    SLICE_X54Y115        FDRE (Hold_fdre_C_D)         0.121    -0.739    vga1/h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga1/v_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.170%)  route 0.150ns (39.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.555    -0.859    vga1/CLK
    SLICE_X57Y114        FDRE                                         r  vga1/v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.731 f  vga1/v_reg[9]/Q
                         net (fo=4, routed)           0.150    -0.581    vga1/v_reg__0[9]
    SLICE_X55Y114        LUT6 (Prop_lut6_I5_O)        0.098    -0.483 r  vga1/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.483    vga1/vs_i_1_n_0
    SLICE_X55Y114        FDRE                                         r  vga1/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -1.288    vga1/CLK
    SLICE_X55Y114        FDRE                                         r  vga1/vs_reg/C
                         clock pessimism              0.463    -0.825    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.092    -0.733    vga1/vs_reg
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.351%)  route 0.138ns (45.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.860    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=129, routed)         0.138    -0.558    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -1.288    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y114        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.428    -0.860    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.052    -0.808    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga1/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.698%)  route 0.190ns (47.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.552    -0.862    vga1/CLK
    SLICE_X54Y117        FDRE                                         r  vga1/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.698 r  vga1/h_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.508    vga1/h_reg__1[1]
    SLICE_X54Y116        LUT5 (Prop_lut5_I2_O)        0.048    -0.460 r  vga1/h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    vga1/plusOp[4]
    SLICE_X54Y116        FDRE                                         r  vga1/h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.821    -1.290    vga1/CLK
    SLICE_X54Y116        FDRE                                         r  vga1/h_reg[4]/C
                         clock pessimism              0.443    -0.847    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.133    -0.714    vga1/h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga1/v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.439%)  route 0.172ns (47.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.555    -0.859    vga1/CLK
    SLICE_X57Y114        FDRE                                         r  vga1/v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  vga1/v_reg[6]/Q
                         net (fo=9, routed)           0.172    -0.545    vga1/v_reg__0[6]
    SLICE_X57Y114        LUT5 (Prop_lut5_I3_O)        0.049    -0.496 r  vga1/v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.496    vga1/plusOp__0[9]
    SLICE_X57Y114        FDRE                                         r  vga1/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.824    -1.287    vga1/CLK
    SLICE_X57Y114        FDRE                                         r  vga1/v_reg[9]/C
                         clock pessimism              0.428    -0.859    
    SLICE_X57Y114        FDRE (Hold_fdre_C_D)         0.107    -0.752    vga1/v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.860    vga1/CLK
    SLICE_X55Y113        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  vga1/v_reg[3]/Q
                         net (fo=10, routed)          0.180    -0.538    vga1/v_reg__0[3]
    SLICE_X55Y113        LUT4 (Prop_lut4_I3_O)        0.042    -0.496 r  vga1/v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.496    vga1/plusOp__0[3]
    SLICE_X55Y113        FDRE                                         r  vga1/v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -1.288    vga1/CLK
    SLICE_X55Y113        FDRE                                         r  vga1/v_reg[3]/C
                         clock pessimism              0.428    -0.860    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.105    -0.755    vga1/v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y32     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y13     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y38     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y24     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y114    vga1/v_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y114    vga1/v_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y114    vga1/v_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y114    vga1/v_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y169    vga1/h_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y113    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y105    vga1/r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y107    vga1/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    vga1/r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y113    vga1/v_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y114    vga1/v_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y113    vga1/v_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y114    vga1/v_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   dcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  dcm1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.895ns  (logic 0.776ns (40.940%)  route 1.119ns (59.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.955    15.598    rsrc1/rsrccontrol/SR[0]
    SLICE_X32Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[5]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X32Y109        FDRE (Setup_fdre_C_R)       -0.429    16.459    rsrc1/rsrccontrol/upc_reg[5]
  -------------------------------------------------------------------
                         required time                         16.459    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.891ns  (logic 0.776ns (41.035%)  route 1.115ns (58.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.951    15.594    rsrc1/rsrccontrol/SR[0]
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrccontrol/clk_out1
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[4]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X33Y109        FDRE (Setup_fdre_C_R)       -0.429    16.459    rsrc1/rsrccontrol/upc_reg[4]
  -------------------------------------------------------------------
                         required time                         16.459    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.891ns  (logic 0.776ns (41.035%)  route 1.115ns (58.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.951    15.594    rsrc1/rsrccontrol/SR[0]
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrccontrol/clk_out1
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[6]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X33Y109        FDRE (Setup_fdre_C_R)       -0.429    16.459    rsrc1/rsrccontrol/upc_reg[6]
  -------------------------------------------------------------------
                         required time                         16.459    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.891ns  (logic 0.776ns (41.035%)  route 1.115ns (58.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.951    15.594    rsrc1/rsrccontrol/SR[0]
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrccontrol/clk_out1
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[7]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X33Y109        FDRE (Setup_fdre_C_R)       -0.429    16.459    rsrc1/rsrccontrol/upc_reg[7]
  -------------------------------------------------------------------
                         required time                         16.459    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.891ns  (logic 0.776ns (41.035%)  route 1.115ns (58.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 17.070 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.951    15.594    rsrc1/rsrccontrol/SR[0]
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.502    17.070    rsrc1/rsrccontrol/clk_out1
    SLICE_X33Y109        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[8]/C
                         clock pessimism              0.000    17.070    
                         clock uncertainty           -0.182    16.888    
    SLICE_X33Y109        FDRE (Setup_fdre_C_R)       -0.429    16.459    rsrc1/rsrccontrol/upc_reg[8]
  -------------------------------------------------------------------
                         required time                         16.459    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.856ns  (logic 0.776ns (41.807%)  route 1.080ns (58.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.916    15.559    rsrc1/rsrcpc/SR[0]
    SLICE_X37Y105        FDRE                                         r  rsrc1/rsrcpc/pc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrcpc/clk_out1
    SLICE_X37Y105        FDRE                                         r  rsrc1/rsrcpc/pc_reg[12]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X37Y105        FDRE (Setup_fdre_C_R)       -0.429    16.460    rsrc1/rsrcpc/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.856ns  (logic 0.776ns (41.807%)  route 1.080ns (58.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.916    15.559    rsrc1/rsrcpc/SR[0]
    SLICE_X37Y105        FDRE                                         r  rsrc1/rsrcpc/pc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrcpc/clk_out1
    SLICE_X37Y105        FDRE                                         r  rsrc1/rsrcpc/pc_reg[25]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X37Y105        FDRE (Setup_fdre_C_R)       -0.429    16.460    rsrc1/rsrcpc/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.750ns  (logic 0.776ns (44.353%)  route 0.974ns (55.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.809    15.452    rsrc1/rsrccontrol/SR[0]
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[0]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X32Y108        FDRE (Setup_fdre_C_R)       -0.429    16.460    rsrc1/rsrccontrol/upc_reg[0]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.750ns  (logic 0.776ns (44.353%)  route 0.974ns (55.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.809    15.452    rsrc1/rsrccontrol/SR[0]
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrccontrol/clk_out1
    SLICE_X32Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[3]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X32Y108        FDRE (Setup_fdre_C_R)       -0.429    16.460    rsrc1/rsrccontrol/upc_reg[3]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrccontrol/upc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        1.745ns  (logic 0.776ns (44.463%)  route 0.969ns (55.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 17.071 - 20.000 ) 
    Source Clock Delay      (SCD):    3.702ns = ( 13.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.221    13.702    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.478    14.180 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.164    14.345    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.298    14.643 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.805    15.448    rsrc1/rsrccontrol/SR[0]
    SLICE_X33Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        1.503    17.071    rsrc1/rsrccontrol/clk_out1
    SLICE_X33Y108        FDRE                                         r  rsrc1/rsrccontrol/upc_reg[1]/C
                         clock pessimism              0.000    17.071    
                         clock uncertainty           -0.182    16.889    
    SLICE_X33Y108        FDRE (Setup_fdre_C_R)       -0.429    16.460    rsrc1/rsrccontrol/upc_reg[1]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                         -15.448    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.754ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.666%)  route 0.230ns (48.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.173     1.663    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.829    -1.282    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[10]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X38Y114        FDRE (Hold_fdre_C_R)         0.009    -1.091    rsrc1/rsrcpc/pc_reg[10]
  -------------------------------------------------------------------
                         required time                          1.091    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.754ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.666%)  route 0.230ns (48.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.173     1.663    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.829    -1.282    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[1]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X38Y114        FDRE (Hold_fdre_C_R)         0.009    -1.091    rsrc1/rsrcpc/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          1.091    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.754ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.666%)  route 0.230ns (48.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.173     1.663    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.829    -1.282    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[3]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X38Y114        FDRE (Hold_fdre_C_R)         0.009    -1.091    rsrc1/rsrcpc/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.091    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.754ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.666%)  route 0.230ns (48.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.173     1.663    rsrc1/rsrcpc/SR[0]
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.829    -1.282    rsrc1/rsrcpc/clk_out1
    SLICE_X38Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[5]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X38Y114        FDRE (Hold_fdre_C_R)         0.009    -1.091    rsrc1/rsrcpc/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          1.091    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.781ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.666%)  route 0.230ns (48.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.173     1.663    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.829    -1.282    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y114        FDRE                                         r  rsrc1/rsrcpc/pc_reg[9]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X39Y114        FDRE (Hold_fdre_C_R)        -0.018    -1.118    rsrc1/rsrcpc/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.005%)  route 0.277ns (52.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.220     1.711    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[0]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.182    -1.096    
    SLICE_X39Y107        FDRE (Hold_fdre_C_R)        -0.018    -1.114    rsrc1/rsrcpc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.005%)  route 0.277ns (52.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.220     1.711    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[11]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.182    -1.096    
    SLICE_X39Y107        FDRE (Hold_fdre_C_R)        -0.018    -1.114    rsrc1/rsrcpc/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.005%)  route 0.277ns (52.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.220     1.711    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[27]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.182    -1.096    
    SLICE_X39Y107        FDRE (Hold_fdre_C_R)        -0.018    -1.114    rsrc1/rsrcpc/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.005%)  route 0.277ns (52.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.220     1.711    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[28]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.182    -1.096    
    SLICE_X39Y107        FDRE (Hold_fdre_C_R)        -0.018    -1.114    rsrc1/rsrcpc/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 reset_l_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsrc1/rsrcpc/pc_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.246ns (47.005%)  route 0.277ns (52.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.938     1.187    clk_IBUF
    SLICE_X38Y113        FDRE                                         r  reset_l_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.148     1.335 f  reset_l_sync_reg/Q
                         net (fo=1, routed)           0.057     1.393    rsrc1/rsrcpc/reset_l_sync_reg
    SLICE_X38Y113        LUT1 (Prop_lut1_I0_O)        0.098     1.491 r  rsrc1/rsrcpc/upc[8]_i_1/O
                         net (fo=41, routed)          0.220     1.711    rsrc1/rsrcpc/SR[0]
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    dcm1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  dcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    dcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  dcm1/inst/clkout1_buf/O
                         net (fo=1916, routed)        0.833    -1.278    rsrc1/rsrcpc/clk_out1
    SLICE_X39Y107        FDRE                                         r  rsrc1/rsrcpc/pc_reg[31]/C
                         clock pessimism              0.000    -1.278    
                         clock uncertainty            0.182    -1.096    
    SLICE_X39Y107        FDRE (Hold_fdre_C_R)        -0.018    -1.114    rsrc1/rsrcpc/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          1.114    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  2.824    





