Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Wed Aug 16 18:25:27 2023
| Host         : LTK2008N0093475 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap_bus_timing_summary_routed.rpt -pb sap_bus_timing_summary_routed.pb -rpx sap_bus_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_bus
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  101         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 97 register/latch pins with no clock driven by root clock pin: btn_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.292        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.292        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.923ns (71.384%)  route 0.771ns (28.616%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.536    count_reg[16]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.650    count_reg[20]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.873 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.873    count_reg[24]_i_1_n_7
    SLICE_X0Y26          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.879    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.920ns (71.352%)  route 0.771ns (28.648%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.536    count_reg[16]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.870 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.870    count_reg[20]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.899ns (71.127%)  route 0.771ns (28.873%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.536    count_reg[16]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.849 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.849    count_reg[20]_i_1_n_4
    SLICE_X0Y25          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.825ns (70.304%)  route 0.771ns (29.696%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.536    count_reg[16]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.775 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.775    count_reg[20]_i_1_n_5
    SLICE_X0Y25          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.809ns (70.120%)  route 0.771ns (29.881%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.536    count_reg[16]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.759 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.759    count_reg[20]_i_1_n_7
    SLICE_X0Y25          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.747 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.747    count_reg[16]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.176    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.726 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.726    count_reg[16]_i_1_n_4
    SLICE_X0Y24          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.176    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.652 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.652    count_reg[16]_i_1_n_5
    SLICE_X0Y24          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.176    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.413    count_reg[12]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.636 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.636    count_reg[16]_i_1_n_7
    SLICE_X0Y24          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.877    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)        0.062    15.176    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.627     5.179    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.635 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.397    count_reg_n_0_[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.071 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    count_reg[0]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.185    count_reg[4]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.299    count_reg[8]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.633 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.633    count_reg[12]_i_1_n_6
    SLICE_X0Y23          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.879    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)        0.062    15.178    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.815    count_reg_n_0_[0]
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.860    count[0]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.930 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    count_reg[0]_i_1_n_7
    SLICE_X0Y20          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.015    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.606    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.815    count_reg_n_0_[16]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    count_reg[16]_i_1_n_7
    SLICE_X0Y24          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     2.010    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.815    count_reg_n_0_[20]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    count_reg[20]_i_1_n_7
    SLICE_X0Y25          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     2.010    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.816    count_reg_n_0_[12]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    count_reg[12]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[4]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    count_reg[4]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.014    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[8]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    count_reg[8]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.295%)  route 0.191ns (42.705%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[24]/Q
                         net (fo=2, routed)           0.191     1.830    slow_clk
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    count_reg[24]_i_1_n_7
    SLICE_X0Y26          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.815    count_reg_n_0_[0]
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.860 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.860    count[0]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.966 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    count_reg[0]_i_1_n_6
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.015    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.606    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.815    count_reg_n_0_[16]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.966 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    count_reg[16]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     2.010    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.815    count_reg_n_0_[20]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.966 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    count_reg[20]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     2.010    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           234 Endpoints
Min Delay           234 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.565ns  (logic 7.072ns (40.260%)  route 10.493ns (59.740%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT3=1 LUT4=3 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 f  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 f  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 f  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 f  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.008     9.663    RAM/mybus[4]
    SLICE_X4Y19          LUT4 (Prop_lut4_I1_O)        0.152     9.815 r  RAM/cat_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.303    10.119    output_register/cat_OBUF[2]_inst_i_1
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.326    10.445 r  output_register/cat_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.809    11.254    disp_mux/cat[2]_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I2_O)        0.154    11.408 r  disp_mux/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.448    13.856    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.709    17.565 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.565    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.561ns  (logic 6.639ns (37.802%)  route 10.923ns (62.198%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.008     9.663    RAM/mybus[4]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     9.787 r  RAM/cat_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.279    10.067    disp_mux/cat_OBUF[3]_inst_i_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.124    10.191 r  disp_mux/cat_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.586    10.777    CS/cat[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.901 r  CS/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.125    14.026    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    17.561 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.561    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.826ns  (logic 6.639ns (39.459%)  route 10.187ns (60.541%))
  Logic Levels:           14  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.085     9.740    RAM/mybus[4]
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.124     9.864 r  RAM/cat_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.590    10.454    output_register/cat_OBUF[5]_inst_i_1_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  output_register/cat_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.713    11.292    CS/cat[5]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.416 r  CS/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874    13.290    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    16.826 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.826    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.628ns  (logic 6.517ns (39.196%)  route 10.110ns (60.804%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.178     9.833    RAM/mybus[4]
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.124     9.957 f  RAM/cat_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.670    10.627    output_register/cat[6]
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.124    10.751 r  output_register/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.338    13.089    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    16.628 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.628    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.167ns  (logic 6.518ns (40.319%)  route 9.649ns (59.681%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.313     9.968    RAM/mybus[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124    10.092 f  RAM/cat_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.286    10.378    output_register/cat[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.502 r  output_register/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.125    12.628    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.167 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.167    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.162ns  (logic 6.515ns (40.307%)  route 9.648ns (59.693%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          0.858     9.513    RAM/mybus[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.637 r  RAM/cat_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.580    10.216    output_register/cat[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124    10.340 r  output_register/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.286    12.627    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    16.162 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.162    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.617ns  (logic 6.497ns (41.601%)  route 9.120ns (58.399%))
  Logic Levels:           13  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.990 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.818     6.809    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     7.108 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.641     7.749    register_b/data_reg_reg[4]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.873 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.658     8.531    RAM/data_reg_reg[4]_1
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.165     9.821    RAM/mybus[4]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     9.945 r  RAM/cat_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.162    10.106    RAM/cat_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124    10.230 r  RAM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.869    12.099    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.617 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.617    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/instr_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.778ns  (logic 2.750ns (28.123%)  route 7.028ns (71.877%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.006 r  add_sub/_inferred__2/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.949     6.955    RAM/result[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.302     7.257 r  RAM/memory_reg_0_15_6_6_i_3/O
                         net (fo=1, routed)           0.396     7.654    register_b/data_reg_reg[6]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.778 r  register_b/memory_reg_0_15_6_6_i_2/O
                         net (fo=1, routed)           0.667     8.445    RAM/data_reg_reg[6]
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.569 r  RAM/memory_reg_0_15_6_6_i_1/O
                         net (fo=12, routed)          1.210     9.778    IR/mybus[6]
    SLICE_X2Y20          FDCE                                         r  IR/instr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_register/data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.654ns  (logic 2.750ns (28.486%)  route 6.904ns (71.514%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.006 r  add_sub/_inferred__2/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.949     6.955    RAM/result[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.302     7.257 r  RAM/memory_reg_0_15_6_6_i_3/O
                         net (fo=1, routed)           0.396     7.654    register_b/data_reg_reg[6]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.778 r  register_b/memory_reg_0_15_6_6_i_2/O
                         net (fo=1, routed)           0.667     8.445    RAM/data_reg_reg[6]
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.569 r  RAM/memory_reg_0_15_6_6_i_1/O
                         net (fo=12, routed)          1.085     9.654    output_register/D[6]
    SLICE_X3Y18          FDRE                                         r  output_register/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_a/data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 2.750ns (29.292%)  route 6.638ns (70.708%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  CS/t_state_reg[3]/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.459     0.459 f  CS/t_state_reg[3]/Q
                         net (fo=17, routed)          1.227     1.686    CS/t_state[3]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.148     1.834 r  CS/LED_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.485     2.318    CS/LED_OBUF[12]_inst_i_2_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.328     2.646 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.036     3.682    register_a/LED_OBUF[1]
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.150     3.832 r  register_a/i___0_carry_i_3/O
                         net (fo=2, routed)           1.059     4.891    register_a/DI[0]
    SLICE_X7Y19          LUT4 (Prop_lut4_I3_O)        0.326     5.217 r  register_a/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.217    add_sub/S[1]
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.767 r  add_sub/_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.767    add_sub/_inferred__2/i___0_carry_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.006 r  add_sub/_inferred__2/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.949     6.955    RAM/result[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.302     7.257 r  RAM/memory_reg_0_15_6_6_i_3/O
                         net (fo=1, routed)           0.396     7.654    register_b/data_reg_reg[6]_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     7.778 r  register_b/memory_reg_0_15_6_6_i_2/O
                         net (fo=1, routed)           0.667     8.445    RAM/data_reg_reg[6]
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.124     8.569 r  RAM/memory_reg_0_15_6_6_i_1/O
                         net (fo=12, routed)          0.820     9.388    register_a/D[6]
    SLICE_X3Y20          FDRE                                         r  register_a/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_a/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_a/data_out_gated_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.454%)  route 0.113ns (44.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  register_a/data_reg_reg[1]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_a/data_reg_reg[1]/Q
                         net (fo=3, routed)           0.113     0.254    register_a/reg_a[1]
    SLICE_X6Y17          FDRE                                         r  register_a/data_out_gated_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_a/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_a/data_out_gated_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  register_a/data_reg_reg[0]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_a/data_reg_reg[0]/Q
                         net (fo=3, routed)           0.115     0.256    register_a/reg_a[0]
    SLICE_X6Y17          FDRE                                         r  register_a/data_out_gated_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_tristate_oe_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE                         0.000     0.000 r  PC/counter_reg[2]/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/counter_reg[2]/Q
                         net (fo=3, routed)           0.121     0.262    PC/counter_reg[2]
    SLICE_X4Y16          FDRE                                         r  PC/out_to_bus_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_register/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_register/data_out_gated_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  output_register/data_reg_reg[1]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_register/data_reg_reg[1]/Q
                         net (fo=9, routed)           0.125     0.266    output_register/out_to_seg[1]
    SLICE_X5Y19          FDRE                                         r  output_register/data_out_gated_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/operand_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  IR/instr_reg_reg[0]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IR/instr_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    IR/instr_reg[0]
    SLICE_X2Y16          FDRE                                         r  IR/operand_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/operand_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  IR/instr_reg_reg[1]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IR/instr_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    IR/instr_reg[1]
    SLICE_X2Y16          FDRE                                         r  IR/operand_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/operand_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE                         0.000     0.000 r  IR/instr_reg_reg[3]/C
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  IR/instr_reg_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    IR/instr_reg[3]
    SLICE_X2Y19          FDRE                                         r  IR/operand_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/out_to_bus_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE                         0.000     0.000 r  PC/counter_reg[1]/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC/counter_reg[1]/Q
                         net (fo=4, routed)           0.148     0.276    PC/counter_reg[1]
    SLICE_X4Y17          FDRE                                         r  PC/out_to_bus_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.263%)  route 0.130ns (46.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  register_b/data_reg_reg[7]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  register_b/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.130     0.278    register_b/Q[7]
    SLICE_X6Y21          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.223%)  route 0.135ns (47.777%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE                         0.000     0.000 r  register_b/data_reg_reg[5]/C
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  register_b/data_reg_reg[5]/Q
                         net (fo=3, routed)           0.135     0.283    register_b/Q[5]
    SLICE_X7Y18          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------





