
build/debug/BMS-Firmware-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005740  08008190  08008190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  0800d8d0  0800d8d0  000068d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da60  0800da60  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800da60  0800da60  00007060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800da60  0800da60  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800da60  0800da60  00006a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800da68  0800da68  00006a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800da70  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f4  20000060  0800dad0  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004354  0800dad0  00007354  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002ac99  00000000  00000000  000070c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e23  00000000  00000000  00031d62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00016938  00000000  00000000  00036b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001bd0  00000000  00000000  0004d4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001865  00000000  00000000  0004f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000213bd  00000000  00000000  000508f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009d52  00000000  00000000  00071cb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ea0  00000000  00000000  0007ba04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  000808a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008190 <__do_global_dtors_aux>:
 8008190:	b510      	push	{r4, lr}
 8008192:	4c05      	ldr	r4, [pc, #20]	@ (80081a8 <__do_global_dtors_aux+0x18>)
 8008194:	7823      	ldrb	r3, [r4, #0]
 8008196:	b933      	cbnz	r3, 80081a6 <__do_global_dtors_aux+0x16>
 8008198:	4b04      	ldr	r3, [pc, #16]	@ (80081ac <__do_global_dtors_aux+0x1c>)
 800819a:	b113      	cbz	r3, 80081a2 <__do_global_dtors_aux+0x12>
 800819c:	4804      	ldr	r0, [pc, #16]	@ (80081b0 <__do_global_dtors_aux+0x20>)
 800819e:	f3af 8000 	nop.w
 80081a2:	2301      	movs	r3, #1
 80081a4:	7023      	strb	r3, [r4, #0]
 80081a6:	bd10      	pop	{r4, pc}
 80081a8:	20000060 	.word	0x20000060
 80081ac:	00000000 	.word	0x00000000
 80081b0:	0800d8b8 	.word	0x0800d8b8

080081b4 <frame_dummy>:
 80081b4:	b508      	push	{r3, lr}
 80081b6:	4b03      	ldr	r3, [pc, #12]	@ (80081c4 <frame_dummy+0x10>)
 80081b8:	b11b      	cbz	r3, 80081c2 <frame_dummy+0xe>
 80081ba:	4903      	ldr	r1, [pc, #12]	@ (80081c8 <frame_dummy+0x14>)
 80081bc:	4803      	ldr	r0, [pc, #12]	@ (80081cc <frame_dummy+0x18>)
 80081be:	f3af 8000 	nop.w
 80081c2:	bd08      	pop	{r3, pc}
 80081c4:	00000000 	.word	0x00000000
 80081c8:	20000064 	.word	0x20000064
 80081cc:	0800d8b8 	.word	0x0800d8b8

080081d0 <CAN_ProcessRxMessage>:
  * @brief  Process received CAN message
  * @param  msg: Pointer to received message
  * @retval None
  */
static void CAN_ProcessRxMessage(CAN_Message_t *msg)
{
 80081d0:	b508      	push	{r3, lr}
    can_stats.rx_message_count++;
 80081d2:	4a04      	ldr	r2, [pc, #16]	@ (80081e4 <CAN_ProcessRxMessage+0x14>)
 80081d4:	68d3      	ldr	r3, [r2, #12]
 80081d6:	3301      	adds	r3, #1
 80081d8:	60d3      	str	r3, [r2, #12]
    
    // Call registered callback if available
    if (rx_callback != NULL) {
 80081da:	4b03      	ldr	r3, [pc, #12]	@ (80081e8 <CAN_ProcessRxMessage+0x18>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	b103      	cbz	r3, 80081e2 <CAN_ProcessRxMessage+0x12>
        rx_callback(msg);
 80081e0:	4798      	blx	r3
            
        default:
            // Unknown message ID
            break;
    }
}
 80081e2:	bd08      	pop	{r3, pc}
 80081e4:	2000007c 	.word	0x2000007c
 80081e8:	20000094 	.word	0x20000094

080081ec <CAN_ConfigureFilters>:
{
 80081ec:	b500      	push	{lr}
 80081ee:	b08b      	sub	sp, #44	@ 0x2c
    filterConfig.FilterBank = 0;
 80081f0:	2300      	movs	r3, #0
 80081f2:	9305      	str	r3, [sp, #20]
    filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80081f4:	9306      	str	r3, [sp, #24]
    filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80081f6:	2201      	movs	r2, #1
 80081f8:	9207      	str	r2, [sp, #28]
    filterConfig.FilterIdHigh = 0x0000;
 80081fa:	9300      	str	r3, [sp, #0]
    filterConfig.FilterIdLow = 0x0004;  // Set IDE bit for extended IDs
 80081fc:	2104      	movs	r1, #4
 80081fe:	9101      	str	r1, [sp, #4]
    filterConfig.FilterMaskIdHigh = 0x0000;
 8008200:	9302      	str	r3, [sp, #8]
    filterConfig.FilterMaskIdLow = 0x0004;  // Mask only IDE bit
 8008202:	9103      	str	r1, [sp, #12]
    filterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8008204:	9304      	str	r3, [sp, #16]
    filterConfig.FilterActivation = ENABLE;
 8008206:	9208      	str	r2, [sp, #32]
    filterConfig.SlaveStartFilterBank = 14;
 8008208:	230e      	movs	r3, #14
 800820a:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_CAN_ConfigFilter(&hcan1, &filterConfig);
 800820c:	4669      	mov	r1, sp
 800820e:	4803      	ldr	r0, [pc, #12]	@ (800821c <CAN_ConfigureFilters+0x30>)
 8008210:	f002 fc33 	bl	800aa7a <HAL_CAN_ConfigFilter>
}
 8008214:	b00b      	add	sp, #44	@ 0x2c
 8008216:	f85d fb04 	ldr.w	pc, [sp], #4
 800821a:	bf00      	nop
 800821c:	20003acc 	.word	0x20003acc

08008220 <CAN_TransmitMessage>:
{
 8008220:	b530      	push	{r4, r5, lr}
 8008222:	b089      	sub	sp, #36	@ 0x24
 8008224:	4605      	mov	r5, r0
    TxHeader.ExtId = msg->id;
 8008226:	6803      	ldr	r3, [r0, #0]
 8008228:	9303      	str	r3, [sp, #12]
    TxHeader.StdId = 0;
 800822a:	2400      	movs	r4, #0
 800822c:	9402      	str	r4, [sp, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 800822e:	9405      	str	r4, [sp, #20]
    TxHeader.IDE = CAN_ID_EXT;
 8008230:	2304      	movs	r3, #4
 8008232:	9304      	str	r3, [sp, #16]
    TxHeader.DLC = msg->length;
 8008234:	7b03      	ldrb	r3, [r0, #12]
 8008236:	9306      	str	r3, [sp, #24]
    TxHeader.TransmitGlobalTime = DISABLE;
 8008238:	f88d 401c 	strb.w	r4, [sp, #28]
    while (retry_count < CAN_MAX_RETRIES) {
 800823c:	2c02      	cmp	r4, #2
 800823e:	d814      	bhi.n	800826a <CAN_TransmitMessage+0x4a>
        status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, msg->data, &TxMailbox);
 8008240:	ab01      	add	r3, sp, #4
 8008242:	1d2a      	adds	r2, r5, #4
 8008244:	a902      	add	r1, sp, #8
 8008246:	480d      	ldr	r0, [pc, #52]	@ (800827c <CAN_TransmitMessage+0x5c>)
 8008248:	f002 fcc8 	bl	800abdc <HAL_CAN_AddTxMessage>
        if (status == HAL_OK) {
 800824c:	4603      	mov	r3, r0
 800824e:	b138      	cbz	r0, 8008260 <CAN_TransmitMessage+0x40>
        retry_count++;
 8008250:	3401      	adds	r4, #1
 8008252:	b2e4      	uxtb	r4, r4
        if (retry_count < CAN_MAX_RETRIES) {
 8008254:	2c02      	cmp	r4, #2
 8008256:	d808      	bhi.n	800826a <CAN_TransmitMessage+0x4a>
            osDelay(1);
 8008258:	2001      	movs	r0, #1
 800825a:	f000 fb5d 	bl	8008918 <osDelay>
 800825e:	e7ed      	b.n	800823c <CAN_TransmitMessage+0x1c>
            can_stats.tx_success_count++;
 8008260:	4907      	ldr	r1, [pc, #28]	@ (8008280 <CAN_TransmitMessage+0x60>)
 8008262:	680a      	ldr	r2, [r1, #0]
 8008264:	3201      	adds	r2, #1
 8008266:	600a      	str	r2, [r1, #0]
            return HAL_OK;
 8008268:	e004      	b.n	8008274 <CAN_TransmitMessage+0x54>
    can_stats.tx_error_count++;
 800826a:	4a05      	ldr	r2, [pc, #20]	@ (8008280 <CAN_TransmitMessage+0x60>)
 800826c:	6853      	ldr	r3, [r2, #4]
 800826e:	3301      	adds	r3, #1
 8008270:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
}
 8008274:	4618      	mov	r0, r3
 8008276:	b009      	add	sp, #36	@ 0x24
 8008278:	bd30      	pop	{r4, r5, pc}
 800827a:	bf00      	nop
 800827c:	20003acc 	.word	0x20003acc
 8008280:	2000007c 	.word	0x2000007c

08008284 <CAN_ProcessTxQueue>:
{
 8008284:	b500      	push	{lr}
 8008286:	b087      	sub	sp, #28
    while (osMessageQueueGet(CANTxQueueHandle, &msg, NULL, 0) == osOK) {
 8008288:	2300      	movs	r3, #0
 800828a:	461a      	mov	r2, r3
 800828c:	a901      	add	r1, sp, #4
 800828e:	4806      	ldr	r0, [pc, #24]	@ (80082a8 <CAN_ProcessTxQueue+0x24>)
 8008290:	6800      	ldr	r0, [r0, #0]
 8008292:	f000 fc27 	bl	8008ae4 <osMessageQueueGet>
 8008296:	b920      	cbnz	r0, 80082a2 <CAN_ProcessTxQueue+0x1e>
        if (CAN_TransmitMessage(&msg) != HAL_OK) {
 8008298:	a801      	add	r0, sp, #4
 800829a:	f7ff ffc1 	bl	8008220 <CAN_TransmitMessage>
 800829e:	2800      	cmp	r0, #0
 80082a0:	d0f2      	beq.n	8008288 <CAN_ProcessTxQueue+0x4>
}
 80082a2:	b007      	add	sp, #28
 80082a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80082a8:	2000009c 	.word	0x2000009c

080082ac <CAN_SendMessage>:
    if (length > 8 || id > 0x1FFFFFFF) {
 80082ac:	2a08      	cmp	r2, #8
 80082ae:	d82a      	bhi.n	8008306 <CAN_SendMessage+0x5a>
{
 80082b0:	b570      	push	{r4, r5, r6, lr}
 80082b2:	b086      	sub	sp, #24
 80082b4:	460e      	mov	r6, r1
 80082b6:	4614      	mov	r4, r2
 80082b8:	461d      	mov	r5, r3
    if (length > 8 || id > 0x1FFFFFFF) {
 80082ba:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 80082be:	d302      	bcc.n	80082c6 <CAN_SendMessage+0x1a>
        return HAL_ERROR;
 80082c0:	2001      	movs	r0, #1
}
 80082c2:	b006      	add	sp, #24
 80082c4:	bd70      	pop	{r4, r5, r6, pc}
    msg.id = id;
 80082c6:	9001      	str	r0, [sp, #4]
    msg.length = length;
 80082c8:	f88d 2010 	strb.w	r2, [sp, #16]
    msg.priority = priority;
 80082cc:	f88d 3011 	strb.w	r3, [sp, #17]
    msg.timestamp = osKernelGetTickCount();
 80082d0:	f000 fabe 	bl	8008850 <osKernelGetTickCount>
 80082d4:	9005      	str	r0, [sp, #20]
    if (data != NULL && length > 0) {
 80082d6:	b106      	cbz	r6, 80082da <CAN_SendMessage+0x2e>
 80082d8:	b94c      	cbnz	r4, 80082ee <CAN_SendMessage+0x42>
    if (osMessageQueuePut(CANTxQueueHandle, &msg, priority, CAN_TX_TIMEOUT_MS) != osOK) {
 80082da:	2364      	movs	r3, #100	@ 0x64
 80082dc:	462a      	mov	r2, r5
 80082de:	a901      	add	r1, sp, #4
 80082e0:	480a      	ldr	r0, [pc, #40]	@ (800830c <CAN_SendMessage+0x60>)
 80082e2:	6800      	ldr	r0, [r0, #0]
 80082e4:	f000 fbbc 	bl	8008a60 <osMessageQueuePut>
 80082e8:	b938      	cbnz	r0, 80082fa <CAN_SendMessage+0x4e>
    return HAL_OK;
 80082ea:	2000      	movs	r0, #0
 80082ec:	e7e9      	b.n	80082c2 <CAN_SendMessage+0x16>
        memcpy(msg.data, data, length);
 80082ee:	4622      	mov	r2, r4
 80082f0:	4631      	mov	r1, r6
 80082f2:	a802      	add	r0, sp, #8
 80082f4:	f005 f9a2 	bl	800d63c <memcpy>
 80082f8:	e7ef      	b.n	80082da <CAN_SendMessage+0x2e>
        can_stats.tx_queue_full_count++;
 80082fa:	4a05      	ldr	r2, [pc, #20]	@ (8008310 <CAN_SendMessage+0x64>)
 80082fc:	6893      	ldr	r3, [r2, #8]
 80082fe:	3301      	adds	r3, #1
 8008300:	6093      	str	r3, [r2, #8]
        return HAL_ERROR;
 8008302:	2001      	movs	r0, #1
 8008304:	e7dd      	b.n	80082c2 <CAN_SendMessage+0x16>
        return HAL_ERROR;
 8008306:	2001      	movs	r0, #1
}
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	2000009c 	.word	0x2000009c
 8008310:	2000007c 	.word	0x2000007c

08008314 <CAN_ManagerTask>:
  * @brief  Main CAN manager task
  * @param  argument: Not used
  * @retval None
  */
void CAN_ManagerTask(void *argument)
{
 8008314:	b500      	push	{lr}
 8008316:	b087      	sub	sp, #28
    CAN_Message_t rx_msg;
    
    // Wait 100ms for system to stabilize
    osDelay(100);
 8008318:	2064      	movs	r0, #100	@ 0x64
 800831a:	f000 fafd 	bl	8008918 <osDelay>
 800831e:	e002      	b.n	8008326 <CAN_ManagerTask+0x12>
    /* Infinite loop */
    for(;;)
    {
        // Process any received messages from RX queue
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
            CAN_ProcessRxMessage(&rx_msg);
 8008320:	a801      	add	r0, sp, #4
 8008322:	f7ff ff55 	bl	80081d0 <CAN_ProcessRxMessage>
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8008326:	2300      	movs	r3, #0
 8008328:	461a      	mov	r2, r3
 800832a:	a901      	add	r1, sp, #4
 800832c:	4805      	ldr	r0, [pc, #20]	@ (8008344 <CAN_ManagerTask+0x30>)
 800832e:	6800      	ldr	r0, [r0, #0]
 8008330:	f000 fbd8 	bl	8008ae4 <osMessageQueueGet>
 8008334:	2800      	cmp	r0, #0
 8008336:	d0f3      	beq.n	8008320 <CAN_ManagerTask+0xc>
        }
        
        // Process TX queue and send pending messages
        CAN_ProcessTxQueue();
 8008338:	f7ff ffa4 	bl	8008284 <CAN_ProcessTxQueue>
        
        // Small delay to prevent task from hogging CPU (10ms)
        // The task will wake up on new messages or periodically
        osDelay(10);
 800833c:	200a      	movs	r0, #10
 800833e:	f000 faeb 	bl	8008918 <osDelay>
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8008342:	e7f0      	b.n	8008326 <CAN_ManagerTask+0x12>
 8008344:	20000098 	.word	0x20000098

08008348 <CAN_ResetStatistics>:
  * @brief  Reset CAN statistics
  * @retval None
  */
void CAN_ResetStatistics(void)
{
    memset(&can_stats, 0, sizeof(CAN_Statistics_t));
 8008348:	4b04      	ldr	r3, [pc, #16]	@ (800835c <CAN_ResetStatistics+0x14>)
 800834a:	2200      	movs	r2, #0
 800834c:	601a      	str	r2, [r3, #0]
 800834e:	605a      	str	r2, [r3, #4]
 8008350:	609a      	str	r2, [r3, #8]
 8008352:	60da      	str	r2, [r3, #12]
 8008354:	611a      	str	r2, [r3, #16]
 8008356:	615a      	str	r2, [r3, #20]
}
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	2000007c 	.word	0x2000007c

08008360 <CAN_Manager_Init>:
{
 8008360:	b510      	push	{r4, lr}
    CANTxQueueHandle = osMessageQueueNew(CAN_TX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
 8008362:	2200      	movs	r2, #0
 8008364:	2114      	movs	r1, #20
 8008366:	2040      	movs	r0, #64	@ 0x40
 8008368:	f000 fb2f 	bl	80089ca <osMessageQueueNew>
 800836c:	4b0e      	ldr	r3, [pc, #56]	@ (80083a8 <CAN_Manager_Init+0x48>)
 800836e:	6018      	str	r0, [r3, #0]
    if (CANTxQueueHandle == NULL) {
 8008370:	b1a8      	cbz	r0, 800839e <CAN_Manager_Init+0x3e>
    CANRxQueueHandle = osMessageQueueNew(CAN_RX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
 8008372:	2200      	movs	r2, #0
 8008374:	2114      	movs	r1, #20
 8008376:	2020      	movs	r0, #32
 8008378:	f000 fb27 	bl	80089ca <osMessageQueueNew>
 800837c:	4b0b      	ldr	r3, [pc, #44]	@ (80083ac <CAN_Manager_Init+0x4c>)
 800837e:	6018      	str	r0, [r3, #0]
    if (CANRxQueueHandle == NULL) {
 8008380:	b180      	cbz	r0, 80083a4 <CAN_Manager_Init+0x44>
    CAN_ConfigureFilters();
 8008382:	f7ff ff33 	bl	80081ec <CAN_ConfigureFilters>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | 
 8008386:	f248 4112 	movw	r1, #33810	@ 0x8412
 800838a:	4809      	ldr	r0, [pc, #36]	@ (80083b0 <CAN_Manager_Init+0x50>)
 800838c:	f002 fc9b 	bl	800acc6 <HAL_CAN_ActivateNotification>
 8008390:	4604      	mov	r4, r0
 8008392:	b108      	cbz	r0, 8008398 <CAN_Manager_Init+0x38>
        return HAL_ERROR;
 8008394:	2401      	movs	r4, #1
 8008396:	e003      	b.n	80083a0 <CAN_Manager_Init+0x40>
    CAN_ResetStatistics();
 8008398:	f7ff ffd6 	bl	8008348 <CAN_ResetStatistics>
    return HAL_OK;
 800839c:	e000      	b.n	80083a0 <CAN_Manager_Init+0x40>
        return HAL_ERROR;
 800839e:	2401      	movs	r4, #1
}
 80083a0:	4620      	mov	r0, r4
 80083a2:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 80083a4:	2401      	movs	r4, #1
 80083a6:	e7fb      	b.n	80083a0 <CAN_Manager_Init+0x40>
 80083a8:	2000009c 	.word	0x2000009c
 80083ac:	20000098 	.word	0x20000098
 80083b0:	20003acc 	.word	0x20003acc

080083b4 <CellTemp_IsADCEnabled>:
  * @param  adc_index: ADC channel index (0-6)
  * @retval 1 if enabled, 0 if disabled
  */
static uint8_t CellTemp_IsADCEnabled(uint8_t adc_index)
{
    if (adc_index >= NUM_ADC_CHANNELS) {
 80083b4:	2806      	cmp	r0, #6
 80083b6:	d802      	bhi.n	80083be <CellTemp_IsADCEnabled+0xa>
        return 0;
    }
    return adc_channel_enabled[adc_index];
 80083b8:	4b02      	ldr	r3, [pc, #8]	@ (80083c4 <CellTemp_IsADCEnabled+0x10>)
 80083ba:	5c18      	ldrb	r0, [r3, r0]
 80083bc:	4770      	bx	lr
        return 0;
 80083be:	2000      	movs	r0, #0
}
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop
 80083c4:	0800d8d0 	.word	0x0800d8d0

080083c8 <CellTemp_ConfigureADCChannel>:
{
 80083c8:	b500      	push	{lr}
 80083ca:	b087      	sub	sp, #28
    ADC_ChannelConfTypeDef sConfig = {0};
 80083cc:	4669      	mov	r1, sp
 80083ce:	2300      	movs	r3, #0
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	9301      	str	r3, [sp, #4]
 80083d4:	9302      	str	r3, [sp, #8]
 80083d6:	9303      	str	r3, [sp, #12]
 80083d8:	9304      	str	r3, [sp, #16]
 80083da:	9305      	str	r3, [sp, #20]
    sConfig.Channel = channel;
 80083dc:	9000      	str	r0, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80083de:	2306      	movs	r3, #6
 80083e0:	9301      	str	r3, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5; // Long sampling for high impedance
 80083e2:	2307      	movs	r3, #7
 80083e4:	9302      	str	r3, [sp, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80083e6:	237f      	movs	r3, #127	@ 0x7f
 80083e8:	9303      	str	r3, [sp, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80083ea:	2304      	movs	r3, #4
 80083ec:	9304      	str	r3, [sp, #16]
    return HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80083ee:	4803      	ldr	r0, [pc, #12]	@ (80083fc <CellTemp_ConfigureADCChannel+0x34>)
 80083f0:	f001 fe9a 	bl	800a128 <HAL_ADC_ConfigChannel>
}
 80083f4:	b007      	add	sp, #28
 80083f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80083fa:	bf00      	nop
 80083fc:	20003af4 	.word	0x20003af4

08008400 <CellTemp_SendTemperatureMessage>:
  * @param  msg_index: Message index (0-13, for 14 messages total)
  * @param  start_therm_idx: Starting thermistor index
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef CellTemp_SendTemperatureMessage(uint8_t msg_index, uint8_t start_therm_idx)
{
 8008400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008402:	b083      	sub	sp, #12
 8008404:	4606      	mov	r6, r0
 8008406:	460d      	mov	r5, r1
    uint8_t TxData[8];
    
    // Check if this message corresponds to a disabled ADC channel
    // Each message covers 4 thermistors, determine which ADC channel(s) it uses
    uint8_t first_adc = start_therm_idx / MUX_CHANNELS;
 8008408:	08cc      	lsrs	r4, r1, #3
    uint8_t last_adc = (start_therm_idx + 3) / MUX_CHANNELS;
 800840a:	1ccf      	adds	r7, r1, #3
 800840c:	08ff      	lsrs	r7, r7, #3
    
    // Skip message if all ADC channels for this message are disabled
    uint8_t any_enabled = 0;
    for (uint8_t adc = first_adc; adc <= last_adc && adc < NUM_ADC_CHANNELS; adc++) {
 800840e:	e001      	b.n	8008414 <CellTemp_SendTemperatureMessage+0x14>
 8008410:	3401      	adds	r4, #1
 8008412:	b2e4      	uxtb	r4, r4
 8008414:	42bc      	cmp	r4, r7
 8008416:	d80a      	bhi.n	800842e <CellTemp_SendTemperatureMessage+0x2e>
 8008418:	2c06      	cmp	r4, #6
 800841a:	d806      	bhi.n	800842a <CellTemp_SendTemperatureMessage+0x2a>
        if (CellTemp_IsADCEnabled(adc)) {
 800841c:	4620      	mov	r0, r4
 800841e:	f7ff ffc9 	bl	80083b4 <CellTemp_IsADCEnabled>
 8008422:	2800      	cmp	r0, #0
 8008424:	d0f4      	beq.n	8008410 <CellTemp_SendTemperatureMessage+0x10>
            any_enabled = 1;
 8008426:	2001      	movs	r0, #1
 8008428:	e002      	b.n	8008430 <CellTemp_SendTemperatureMessage+0x30>
    uint8_t any_enabled = 0;
 800842a:	2000      	movs	r0, #0
 800842c:	e000      	b.n	8008430 <CellTemp_SendTemperatureMessage+0x30>
 800842e:	2000      	movs	r0, #0
            break;
        }
    }
    
    if (!any_enabled) {
 8008430:	2800      	cmp	r0, #0
 8008432:	d03c      	beq.n	80084ae <CellTemp_SendTemperatureMessage+0xae>
    }
    
    // Prepare CAN message with 4 thermistor readings per message
    // Temperature format: temp_celsius * 10 (0.1Â°C resolution), little endian
    
    for (uint8_t i = 0; i < 4; i++) {
 8008434:	2400      	movs	r4, #0
 8008436:	e00d      	b.n	8008454 <CellTemp_SendTemperatureMessage+0x54>
        uint8_t therm_idx = start_therm_idx + i;
        int16_t temp_data = 0x8000; // Default invalid temperature marker
 8008438:	4b1e      	ldr	r3, [pc, #120]	@ (80084b4 <CellTemp_SendTemperatureMessage+0xb4>)
                temp_data = (int16_t)(temp_state.thermistors[therm_idx].temperature * 10.0f);
            }
        }
        
        // Pack temperature data (little endian)
        TxData[i * 2] = temp_data & 0xFF;         // LSB
 800843a:	0062      	lsls	r2, r4, #1
 800843c:	a902      	add	r1, sp, #8
 800843e:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 8008442:	f801 3c08 	strb.w	r3, [r1, #-8]
        TxData[i * 2 + 1] = (temp_data >> 8) & 0xFF; // MSB
 8008446:	3209      	adds	r2, #9
 8008448:	446a      	add	r2, sp
 800844a:	121b      	asrs	r3, r3, #8
 800844c:	f802 3c08 	strb.w	r3, [r2, #-8]
    for (uint8_t i = 0; i < 4; i++) {
 8008450:	3401      	adds	r4, #1
 8008452:	b2e4      	uxtb	r4, r4
 8008454:	2c03      	cmp	r4, #3
 8008456:	d821      	bhi.n	800849c <CellTemp_SendTemperatureMessage+0x9c>
        uint8_t therm_idx = start_therm_idx + i;
 8008458:	1967      	adds	r7, r4, r5
 800845a:	b2ff      	uxtb	r7, r7
        if (therm_idx < TOTAL_THERMISTORS) {
 800845c:	2f37      	cmp	r7, #55	@ 0x37
 800845e:	d8eb      	bhi.n	8008438 <CellTemp_SendTemperatureMessage+0x38>
            if (CellTemp_IsADCEnabled(therm_adc) && 
 8008460:	08f8      	lsrs	r0, r7, #3
 8008462:	f7ff ffa7 	bl	80083b4 <CellTemp_IsADCEnabled>
 8008466:	b1a8      	cbz	r0, 8008494 <CellTemp_SendTemperatureMessage+0x94>
                temp_state.thermistors[therm_idx].temperature > -126.0f) {
 8008468:	4b13      	ldr	r3, [pc, #76]	@ (80084b8 <CellTemp_SendTemperatureMessage+0xb8>)
 800846a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800846e:	edd3 7a01 	vldr	s15, [r3, #4]
            if (CellTemp_IsADCEnabled(therm_adc) && 
 8008472:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80084bc <CellTemp_SendTemperatureMessage+0xbc>
 8008476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800847a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800847e:	dd0b      	ble.n	8008498 <CellTemp_SendTemperatureMessage+0x98>
                temp_data = (int16_t)(temp_state.thermistors[therm_idx].temperature * 10.0f);
 8008480:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8008484:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008488:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800848c:	ee17 3a90 	vmov	r3, s15
 8008490:	b21b      	sxth	r3, r3
 8008492:	e7d2      	b.n	800843a <CellTemp_SendTemperatureMessage+0x3a>
        int16_t temp_data = 0x8000; // Default invalid temperature marker
 8008494:	4b07      	ldr	r3, [pc, #28]	@ (80084b4 <CellTemp_SendTemperatureMessage+0xb4>)
 8008496:	e7d0      	b.n	800843a <CellTemp_SendTemperatureMessage+0x3a>
 8008498:	4b06      	ldr	r3, [pc, #24]	@ (80084b4 <CellTemp_SendTemperatureMessage+0xb4>)
 800849a:	e7ce      	b.n	800843a <CellTemp_SendTemperatureMessage+0x3a>
    }
    
    // Send via CAN Manager (non-blocking, queued)
    uint32_t can_id = CAN_TEMP_BASE_ID + msg_index;
    return CAN_SendMessage(can_id, TxData, 8, CAN_PRIORITY_NORMAL);
 800849c:	2302      	movs	r3, #2
 800849e:	2208      	movs	r2, #8
 80084a0:	4669      	mov	r1, sp
 80084a2:	f106 50c7 	add.w	r0, r6, #417333248	@ 0x18e00000
 80084a6:	f500 10f8 	add.w	r0, r0, #2031616	@ 0x1f0000
 80084aa:	f7ff feff 	bl	80082ac <CAN_SendMessage>
}
 80084ae:	b003      	add	sp, #12
 80084b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084b2:	bf00      	nop
 80084b4:	ffff8000 	.word	0xffff8000
 80084b8:	200000a0 	.word	0x200000a0
 80084bc:	c2fc0000 	.word	0xc2fc0000

080084c0 <CellTemp_Init>:
{
 80084c0:	b510      	push	{r4, lr}
    memset(&temp_state, 0, sizeof(temp_monitor_state_t));
 80084c2:	f44f 7262 	mov.w	r2, #904	@ 0x388
 80084c6:	2100      	movs	r1, #0
 80084c8:	4816      	ldr	r0, [pc, #88]	@ (8008524 <CellTemp_Init+0x64>)
 80084ca:	f005 f884 	bl	800d5d6 <memset>
    for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 80084ce:	2300      	movs	r3, #0
 80084d0:	e011      	b.n	80084f6 <CellTemp_Init+0x36>
        temp_state.thermistors[i].adc_index = i / MUX_CHANNELS;
 80084d2:	4914      	ldr	r1, [pc, #80]	@ (8008524 <CellTemp_Init+0x64>)
 80084d4:	0118      	lsls	r0, r3, #4
 80084d6:	eb01 1203 	add.w	r2, r1, r3, lsl #4
 80084da:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80084de:	f801 c000 	strb.w	ip, [r1, r0]
        temp_state.thermistors[i].mux_channel = i % MUX_CHANNELS;
 80084e2:	f003 0107 	and.w	r1, r3, #7
 80084e6:	7051      	strb	r1, [r2, #1]
        temp_state.thermistors[i].temperature = -127.0f; // Invalid temperature marker
 80084e8:	490f      	ldr	r1, [pc, #60]	@ (8008528 <CellTemp_Init+0x68>)
 80084ea:	6051      	str	r1, [r2, #4]
        temp_state.thermistors[i].raw_adc = 0;
 80084ec:	2100      	movs	r1, #0
 80084ee:	8111      	strh	r1, [r2, #8]
        temp_state.thermistors[i].last_read_time = 0;
 80084f0:	60d1      	str	r1, [r2, #12]
    for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 80084f2:	3301      	adds	r3, #1
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	2b37      	cmp	r3, #55	@ 0x37
 80084f8:	d9eb      	bls.n	80084d2 <CellTemp_Init+0x12>
    HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_RESET);
 80084fa:	4c0c      	ldr	r4, [pc, #48]	@ (800852c <CellTemp_Init+0x6c>)
 80084fc:	2200      	movs	r2, #0
 80084fe:	2102      	movs	r1, #2
 8008500:	4620      	mov	r0, r4
 8008502:	f002 fdaf 	bl	800b064 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_RESET);
 8008506:	2200      	movs	r2, #0
 8008508:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800850c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008510:	f002 fda8 	bl	800b064 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_RESET);
 8008514:	2200      	movs	r2, #0
 8008516:	2120      	movs	r1, #32
 8008518:	4620      	mov	r0, r4
 800851a:	f002 fda3 	bl	800b064 <HAL_GPIO_WritePin>
}
 800851e:	2000      	movs	r0, #0
 8008520:	bd10      	pop	{r4, pc}
 8008522:	bf00      	nop
 8008524:	200000a0 	.word	0x200000a0
 8008528:	c2fe0000 	.word	0xc2fe0000
 800852c:	48000400 	.word	0x48000400

08008530 <CellTemp_ReadADC>:
{
 8008530:	b510      	push	{r4, lr}
    if (CellTemp_ConfigureADCChannel(adc_channel) != HAL_OK) {
 8008532:	f7ff ff49 	bl	80083c8 <CellTemp_ConfigureADCChannel>
 8008536:	b110      	cbz	r0, 800853e <CellTemp_ReadADC+0xe>
        return 0;
 8008538:	2400      	movs	r4, #0
}
 800853a:	4620      	mov	r0, r4
 800853c:	bd10      	pop	{r4, pc}
    if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 800853e:	480b      	ldr	r0, [pc, #44]	@ (800856c <CellTemp_ReadADC+0x3c>)
 8008540:	f002 f8f8 	bl	800a734 <HAL_ADC_Start>
 8008544:	b108      	cbz	r0, 800854a <CellTemp_ReadADC+0x1a>
    uint16_t adc_value = 0;
 8008546:	2400      	movs	r4, #0
 8008548:	e7f7      	b.n	800853a <CellTemp_ReadADC+0xa>
        if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 800854a:	f04f 31ff 	mov.w	r1, #4294967295
 800854e:	4807      	ldr	r0, [pc, #28]	@ (800856c <CellTemp_ReadADC+0x3c>)
 8008550:	f001 fd8c 	bl	800a06c <HAL_ADC_PollForConversion>
 8008554:	b120      	cbz	r0, 8008560 <CellTemp_ReadADC+0x30>
    uint16_t adc_value = 0;
 8008556:	2400      	movs	r4, #0
        HAL_ADC_Stop(&hadc1);
 8008558:	4804      	ldr	r0, [pc, #16]	@ (800856c <CellTemp_ReadADC+0x3c>)
 800855a:	f002 f97b 	bl	800a854 <HAL_ADC_Stop>
 800855e:	e7ec      	b.n	800853a <CellTemp_ReadADC+0xa>
            adc_value = HAL_ADC_GetValue(&hadc1);
 8008560:	4802      	ldr	r0, [pc, #8]	@ (800856c <CellTemp_ReadADC+0x3c>)
 8008562:	f001 fddd 	bl	800a120 <HAL_ADC_GetValue>
 8008566:	b284      	uxth	r4, r0
 8008568:	e7f6      	b.n	8008558 <CellTemp_ReadADC+0x28>
 800856a:	bf00      	nop
 800856c:	20003af4 	.word	0x20003af4

08008570 <CellTemp_SetMuxChannel>:
    if (channel > 7) {
 8008570:	2807      	cmp	r0, #7
 8008572:	d833      	bhi.n	80085dc <CellTemp_SetMuxChannel+0x6c>
{
 8008574:	b510      	push	{r4, lr}
 8008576:	4604      	mov	r4, r0
    if (channel & 0x01) {
 8008578:	f010 0f01 	tst.w	r0, #1
 800857c:	d01a      	beq.n	80085b4 <CellTemp_SetMuxChannel+0x44>
        HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_SET);
 800857e:	2201      	movs	r2, #1
 8008580:	2102      	movs	r1, #2
 8008582:	4817      	ldr	r0, [pc, #92]	@ (80085e0 <CellTemp_SetMuxChannel+0x70>)
 8008584:	f002 fd6e 	bl	800b064 <HAL_GPIO_WritePin>
    if (channel & 0x02) {
 8008588:	f014 0f02 	tst.w	r4, #2
 800858c:	d018      	beq.n	80085c0 <CellTemp_SetMuxChannel+0x50>
        HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_SET);
 800858e:	2201      	movs	r2, #1
 8008590:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008594:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008598:	f002 fd64 	bl	800b064 <HAL_GPIO_WritePin>
    if (channel & 0x04) {
 800859c:	f014 0f04 	tst.w	r4, #4
 80085a0:	d016      	beq.n	80085d0 <CellTemp_SetMuxChannel+0x60>
        HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_SET);
 80085a2:	2201      	movs	r2, #1
 80085a4:	2120      	movs	r1, #32
 80085a6:	480e      	ldr	r0, [pc, #56]	@ (80085e0 <CellTemp_SetMuxChannel+0x70>)
 80085a8:	f002 fd5c 	bl	800b064 <HAL_GPIO_WritePin>
    osDelay(2);
 80085ac:	2002      	movs	r0, #2
 80085ae:	f000 f9b3 	bl	8008918 <osDelay>
}
 80085b2:	bd10      	pop	{r4, pc}
        HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_RESET);
 80085b4:	2200      	movs	r2, #0
 80085b6:	2102      	movs	r1, #2
 80085b8:	4809      	ldr	r0, [pc, #36]	@ (80085e0 <CellTemp_SetMuxChannel+0x70>)
 80085ba:	f002 fd53 	bl	800b064 <HAL_GPIO_WritePin>
 80085be:	e7e3      	b.n	8008588 <CellTemp_SetMuxChannel+0x18>
        HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_RESET);
 80085c0:	2200      	movs	r2, #0
 80085c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80085c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80085ca:	f002 fd4b 	bl	800b064 <HAL_GPIO_WritePin>
 80085ce:	e7e5      	b.n	800859c <CellTemp_SetMuxChannel+0x2c>
        HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_RESET);
 80085d0:	2200      	movs	r2, #0
 80085d2:	2120      	movs	r1, #32
 80085d4:	4802      	ldr	r0, [pc, #8]	@ (80085e0 <CellTemp_SetMuxChannel+0x70>)
 80085d6:	f002 fd45 	bl	800b064 <HAL_GPIO_WritePin>
 80085da:	e7e7      	b.n	80085ac <CellTemp_SetMuxChannel+0x3c>
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	48000400 	.word	0x48000400

080085e4 <CellTemp_CalculateTemperature>:
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 80085e4:	ee07 0a90 	vmov	s15, r0
 80085e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80085ec:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8008694 <CellTemp_CalculateTemperature+0xb0>
 80085f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085f4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80085f8:	ee67 7a87 	vmul.f32	s15, s15, s14
    if (adc_value < 10) {  // Less than ~8mV indicates disconnected sensor
 80085fc:	2809      	cmp	r0, #9
 80085fe:	d940      	bls.n	8008682 <CellTemp_CalculateTemperature+0x9e>
    if (voltage >= 3.29f) {  // Close to 3.3V limit, very high resistance (cold)
 8008600:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8008698 <CellTemp_CalculateTemperature+0xb4>
 8008604:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800860c:	da36      	bge.n	800867c <CellTemp_CalculateTemperature+0x98>
        r_thermistor = (voltage * PULLUP_RESISTOR) / (ADC_VREF - voltage);
 800860e:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800869c <CellTemp_CalculateTemperature+0xb8>
 8008612:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008616:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800861a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800861e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    if (r_thermistor <= 0) {
 8008622:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800862a:	d92d      	bls.n	8008688 <CellTemp_CalculateTemperature+0xa4>
{
 800862c:	b508      	push	{r3, lr}
    float ln_ratio = logf(r_thermistor / THERMISTOR_R25);
 800862e:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 800869c <CellTemp_CalculateTemperature+0xb8>
 8008632:	ee87 0a00 	vdiv.f32	s0, s14, s0
 8008636:	f005 f80f 	bl	800d658 <logf>
    float temp_kelvin = 1.0f / ((1.0f / REFERENCE_TEMP_K) + (ln_ratio / THERMISTOR_B_VALUE));
 800863a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80086a0 <CellTemp_CalculateTemperature+0xbc>
 800863e:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8008642:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80086a4 <CellTemp_CalculateTemperature+0xc0>
 8008646:	ee77 7a87 	vadd.f32	s15, s15, s14
 800864a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800864e:	ee87 0a27 	vdiv.f32	s0, s14, s15
    float temp_celsius = temp_kelvin - 273.15f;
 8008652:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80086a8 <CellTemp_CalculateTemperature+0xc4>
 8008656:	ee30 0a67 	vsub.f32	s0, s0, s15
    if (temp_celsius < -40.0f) {
 800865a:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80086ac <CellTemp_CalculateTemperature+0xc8>
 800865e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008666:	d412      	bmi.n	800868e <CellTemp_CalculateTemperature+0xaa>
    } else if (temp_celsius > 125.0f) {
 8008668:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80086b0 <CellTemp_CalculateTemperature+0xcc>
 800866c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008674:	dd0d      	ble.n	8008692 <CellTemp_CalculateTemperature+0xae>
        temp_celsius = 125.0f;
 8008676:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 80086b0 <CellTemp_CalculateTemperature+0xcc>
 800867a:	e00a      	b.n	8008692 <CellTemp_CalculateTemperature+0xae>
        r_thermistor = PULLUP_RESISTOR * 100.0f;  // Assume very high resistance
 800867c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80086b4 <CellTemp_CalculateTemperature+0xd0>
 8008680:	e7d4      	b.n	800862c <CellTemp_CalculateTemperature+0x48>
        return -127.0f;  // Return obvious error value
 8008682:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80086b8 <CellTemp_CalculateTemperature+0xd4>
 8008686:	4770      	bx	lr
        return 125.0f; // Return maximum temperature for very low resistance
 8008688:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80086b0 <CellTemp_CalculateTemperature+0xcc>
}
 800868c:	4770      	bx	lr
        temp_celsius = -40.0f;
 800868e:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80086ac <CellTemp_CalculateTemperature+0xc8>
}
 8008692:	bd08      	pop	{r3, pc}
 8008694:	457ff000 	.word	0x457ff000
 8008698:	40528f5c 	.word	0x40528f5c
 800869c:	461c4000 	.word	0x461c4000
 80086a0:	45866000 	.word	0x45866000
 80086a4:	3b5bcf0f 	.word	0x3b5bcf0f
 80086a8:	43889333 	.word	0x43889333
 80086ac:	c2200000 	.word	0xc2200000
 80086b0:	42fa0000 	.word	0x42fa0000
 80086b4:	49742400 	.word	0x49742400
 80086b8:	c2fe0000 	.word	0xc2fe0000

080086bc <CellTemp_MonitorTask>:
{
 80086bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (CellTemp_Init() != HAL_OK) {
 80086be:	f7ff feff 	bl	80084c0 <CellTemp_Init>
 80086c2:	4606      	mov	r6, r0
 80086c4:	b390      	cbz	r0, 800872c <CellTemp_MonitorTask+0x70>
            osDelay(1000);  // Wait 1 second (1000 ticks at 1ms tick rate)
 80086c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80086ca:	f000 f925 	bl	8008918 <osDelay>
        while(1) {
 80086ce:	e7fa      	b.n	80086c6 <CellTemp_MonitorTask+0xa>
            thermistor_data_t *current_therm = &temp_state.thermistors[temp_state.current_index];
 80086d0:	4c3f      	ldr	r4, [pc, #252]	@ (80087d0 <CellTemp_MonitorTask+0x114>)
 80086d2:	f894 7382 	ldrb.w	r7, [r4, #898]	@ 0x382
            CellTemp_SetMuxChannel(temp_state.current_mux);
 80086d6:	f894 0381 	ldrb.w	r0, [r4, #897]	@ 0x381
 80086da:	f7ff ff49 	bl	8008570 <CellTemp_SetMuxChannel>
            current_therm->raw_adc = CellTemp_ReadADC(adc_channels[temp_state.current_adc]);
 80086de:	f894 2380 	ldrb.w	r2, [r4, #896]	@ 0x380
 80086e2:	4b3c      	ldr	r3, [pc, #240]	@ (80087d4 <CellTemp_MonitorTask+0x118>)
 80086e4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80086e8:	f7ff ff22 	bl	8008530 <CellTemp_ReadADC>
 80086ec:	eb04 1407 	add.w	r4, r4, r7, lsl #4
 80086f0:	8120      	strh	r0, [r4, #8]
            current_therm->temperature = CellTemp_CalculateTemperature(current_therm->raw_adc);
 80086f2:	f7ff ff77 	bl	80085e4 <CellTemp_CalculateTemperature>
 80086f6:	ed84 0a01 	vstr	s0, [r4, #4]
            current_therm->last_read_time = current_time;
 80086fa:	60e5      	str	r5, [r4, #12]
        temp_state.current_index++;
 80086fc:	4a34      	ldr	r2, [pc, #208]	@ (80087d0 <CellTemp_MonitorTask+0x114>)
 80086fe:	f892 3382 	ldrb.w	r3, [r2, #898]	@ 0x382
 8008702:	3301      	adds	r3, #1
 8008704:	f882 3382 	strb.w	r3, [r2, #898]	@ 0x382
        temp_state.current_mux++;
 8008708:	f892 3381 	ldrb.w	r3, [r2, #897]	@ 0x381
 800870c:	3301      	adds	r3, #1
 800870e:	b2db      	uxtb	r3, r3
 8008710:	f882 3381 	strb.w	r3, [r2, #897]	@ 0x381
        if (temp_state.current_mux >= MUX_CHANNELS) {
 8008714:	2b07      	cmp	r3, #7
 8008716:	d83c      	bhi.n	8008792 <CellTemp_MonitorTask+0xd6>
        if (CellTemp_IsADCEnabled(temp_state.current_adc)) {
 8008718:	4b2d      	ldr	r3, [pc, #180]	@ (80087d0 <CellTemp_MonitorTask+0x114>)
 800871a:	f893 0380 	ldrb.w	r0, [r3, #896]	@ 0x380
 800871e:	f7ff fe49 	bl	80083b4 <CellTemp_IsADCEnabled>
 8008722:	2800      	cmp	r0, #0
 8008724:	d04f      	beq.n	80087c6 <CellTemp_MonitorTask+0x10a>
            osDelay(TEMP_READ_DELAY_MS);
 8008726:	207d      	movs	r0, #125	@ 0x7d
 8008728:	f000 f8f6 	bl	8008918 <osDelay>
        uint32_t current_time = osKernelGetTickCount();
 800872c:	f000 f890 	bl	8008850 <osKernelGetTickCount>
 8008730:	4605      	mov	r5, r0
        if (CellTemp_IsADCEnabled(temp_state.current_adc)) {
 8008732:	4b27      	ldr	r3, [pc, #156]	@ (80087d0 <CellTemp_MonitorTask+0x114>)
 8008734:	f893 0380 	ldrb.w	r0, [r3, #896]	@ 0x380
 8008738:	f7ff fe3c 	bl	80083b4 <CellTemp_IsADCEnabled>
 800873c:	2800      	cmp	r0, #0
 800873e:	d1c7      	bne.n	80086d0 <CellTemp_MonitorTask+0x14>
            temp_state.thermistors[temp_state.current_index].temperature = -127.0f;
 8008740:	4b23      	ldr	r3, [pc, #140]	@ (80087d0 <CellTemp_MonitorTask+0x114>)
 8008742:	f893 2382 	ldrb.w	r2, [r3, #898]	@ 0x382
 8008746:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800874a:	4a23      	ldr	r2, [pc, #140]	@ (80087d8 <CellTemp_MonitorTask+0x11c>)
 800874c:	605a      	str	r2, [r3, #4]
            temp_state.thermistors[temp_state.current_index].raw_adc = 0;
 800874e:	2200      	movs	r2, #0
 8008750:	811a      	strh	r2, [r3, #8]
 8008752:	e7d3      	b.n	80086fc <CellTemp_MonitorTask+0x40>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008754:	3401      	adds	r4, #1
 8008756:	b2e4      	uxtb	r4, r4
 8008758:	2c06      	cmp	r4, #6
 800875a:	d81c      	bhi.n	8008796 <CellTemp_MonitorTask+0xda>
                if (CellTemp_IsADCEnabled(adc)) {
 800875c:	4620      	mov	r0, r4
 800875e:	f7ff fe29 	bl	80083b4 <CellTemp_IsADCEnabled>
 8008762:	2800      	cmp	r0, #0
 8008764:	d0f6      	beq.n	8008754 <CellTemp_MonitorTask+0x98>
                    uint8_t start_msg_idx = adc * 2;
 8008766:	0065      	lsls	r5, r4, #1
 8008768:	b2ed      	uxtb	r5, r5
                    uint8_t start_therm_idx = adc * MUX_CHANNELS;
 800876a:	00e7      	lsls	r7, r4, #3
 800876c:	b2ff      	uxtb	r7, r7
                    CellTemp_SendTemperatureMessage(start_msg_idx, start_therm_idx);
 800876e:	4639      	mov	r1, r7
 8008770:	4628      	mov	r0, r5
 8008772:	f7ff fe45 	bl	8008400 <CellTemp_SendTemperatureMessage>
                    osDelay(5); // Small delay between messages
 8008776:	2005      	movs	r0, #5
 8008778:	f000 f8ce 	bl	8008918 <osDelay>
                    CellTemp_SendTemperatureMessage(start_msg_idx + 1, start_therm_idx + 4);
 800877c:	1d39      	adds	r1, r7, #4
 800877e:	1c68      	adds	r0, r5, #1
 8008780:	f001 01fc 	and.w	r1, r1, #252	@ 0xfc
 8008784:	b2c0      	uxtb	r0, r0
 8008786:	f7ff fe3b 	bl	8008400 <CellTemp_SendTemperatureMessage>
                    osDelay(5); // Small delay before next ADC's messages
 800878a:	2005      	movs	r0, #5
 800878c:	f000 f8c4 	bl	8008918 <osDelay>
 8008790:	e7e0      	b.n	8008754 <CellTemp_MonitorTask+0x98>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008792:	4634      	mov	r4, r6
 8008794:	e7e0      	b.n	8008758 <CellTemp_MonitorTask+0x9c>
            temp_state.current_mux = 0;
 8008796:	4a0e      	ldr	r2, [pc, #56]	@ (80087d0 <CellTemp_MonitorTask+0x114>)
 8008798:	2300      	movs	r3, #0
 800879a:	f882 3381 	strb.w	r3, [r2, #897]	@ 0x381
            temp_state.current_adc++;
 800879e:	f892 3380 	ldrb.w	r3, [r2, #896]	@ 0x380
 80087a2:	3301      	adds	r3, #1
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	f882 3380 	strb.w	r3, [r2, #896]	@ 0x380
            if (temp_state.current_adc >= NUM_ADC_CHANNELS) {
 80087aa:	2b06      	cmp	r3, #6
 80087ac:	d9b4      	bls.n	8008718 <CellTemp_MonitorTask+0x5c>
                temp_state.current_adc = 0;
 80087ae:	4613      	mov	r3, r2
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 2380 	strb.w	r2, [r3, #896]	@ 0x380
                temp_state.current_index = 0;
 80087b6:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
                temp_state.cycle_count++;
 80087ba:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80087be:	3201      	adds	r2, #1
 80087c0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
 80087c4:	e7a8      	b.n	8008718 <CellTemp_MonitorTask+0x5c>
            osDelay(1); // 1ms delay for disabled channels to quickly skip
 80087c6:	2001      	movs	r0, #1
 80087c8:	f000 f8a6 	bl	8008918 <osDelay>
 80087cc:	e7ae      	b.n	800872c <CellTemp_MonitorTask+0x70>
 80087ce:	bf00      	nop
 80087d0:	200000a0 	.word	0x200000a0
 80087d4:	0800d8d8 	.word	0x0800d8d8
 80087d8:	c2fe0000 	.word	0xc2fe0000

080087dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80087dc:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 80087de:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80087e2:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80087e4:	f004 fc4c 	bl	800d080 <xTaskGetSchedulerState>
 80087e8:	2801      	cmp	r0, #1
 80087ea:	d100      	bne.n	80087ee <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80087ec:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 80087ee:	f000 fe31 	bl	8009454 <xPortSysTickHandler>
}
 80087f2:	e7fb      	b.n	80087ec <SysTick_Handler+0x10>

080087f4 <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087f4:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80087f8:	b92b      	cbnz	r3, 8008806 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80087fa:	4b06      	ldr	r3, [pc, #24]	@ (8008814 <osKernelInitialize+0x20>)
 80087fc:	6818      	ldr	r0, [r3, #0]
 80087fe:	b928      	cbnz	r0, 800880c <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008800:	2201      	movs	r2, #1
 8008802:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008804:	4770      	bx	lr
    stat = osErrorISR;
 8008806:	f06f 0005 	mvn.w	r0, #5
 800880a:	4770      	bx	lr
    } else {
      stat = osError;
 800880c:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	20000ae0 	.word	0x20000ae0

08008818 <osKernelStart>:
 8008818:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800881c:	b973      	cbnz	r3, 800883c <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800881e:	4b0a      	ldr	r3, [pc, #40]	@ (8008848 <osKernelStart+0x30>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2b01      	cmp	r3, #1
 8008824:	d10d      	bne.n	8008842 <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 8008826:	b510      	push	{r4, lr}
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008828:	2400      	movs	r4, #0
 800882a:	4b08      	ldr	r3, [pc, #32]	@ (800884c <osKernelStart+0x34>)
 800882c:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800882e:	4b06      	ldr	r3, [pc, #24]	@ (8008848 <osKernelStart+0x30>)
 8008830:	2202      	movs	r2, #2
 8008832:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008834:	f004 f978 	bl	800cb28 <vTaskStartScheduler>
      stat = osOK;
 8008838:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800883a:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800883c:	f06f 0005 	mvn.w	r0, #5
 8008840:	4770      	bx	lr
      stat = osError;
 8008842:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008846:	4770      	bx	lr
 8008848:	20000ae0 	.word	0x20000ae0
 800884c:	e000ed00 	.word	0xe000ed00

08008850 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008850:	b508      	push	{r3, lr}
 8008852:	f3ef 8305 	mrs	r3, IPSR
  TickType_t ticks;

  if (IS_IRQ()) {
 8008856:	b113      	cbz	r3, 800885e <osKernelGetTickCount+0xe>
    ticks = xTaskGetTickCountFromISR();
 8008858:	f004 f9c0 	bl	800cbdc <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
  }

  return (ticks);
}
 800885c:	bd08      	pop	{r3, pc}
    ticks = xTaskGetTickCount();
 800885e:	f004 f9b7 	bl	800cbd0 <xTaskGetTickCount>
  return (ticks);
 8008862:	e7fb      	b.n	800885c <osKernelGetTickCount+0xc>

08008864 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008866:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008868:	2400      	movs	r4, #0
 800886a:	9405      	str	r4, [sp, #20]
 800886c:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8008870:	bb04      	cbnz	r4, 80088b4 <osThreadNew+0x50>
 8008872:	b1f8      	cbz	r0, 80088b4 <osThreadNew+0x50>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8008874:	2a00      	cmp	r2, #0
 8008876:	d034      	beq.n	80088e2 <osThreadNew+0x7e>
      if (attr->name != NULL) {
 8008878:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800887a:	6993      	ldr	r3, [r2, #24]
 800887c:	b12b      	cbz	r3, 800888a <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 800887e:	461e      	mov	r6, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008880:	3b01      	subs	r3, #1
 8008882:	2b37      	cmp	r3, #55	@ 0x37
 8008884:	d902      	bls.n	800888c <osThreadNew+0x28>
        return (NULL);
 8008886:	2000      	movs	r0, #0
 8008888:	e015      	b.n	80088b6 <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;
 800888a:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800888c:	6853      	ldr	r3, [r2, #4]
 800888e:	f013 0f01 	tst.w	r3, #1
 8008892:	d13f      	bne.n	8008914 <osThreadNew+0xb0>
      }

      if (attr->stack_size > 0U) {
 8008894:	6954      	ldr	r4, [r2, #20]
 8008896:	b184      	cbz	r4, 80088ba <osThreadNew+0x56>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008898:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800889c:	6893      	ldr	r3, [r2, #8]
 800889e:	b12b      	cbz	r3, 80088ac <osThreadNew+0x48>
 80088a0:	68d7      	ldr	r7, [r2, #12]
 80088a2:	2f5b      	cmp	r7, #91	@ 0x5b
 80088a4:	d902      	bls.n	80088ac <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088a6:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80088a8:	b107      	cbz	r7, 80088ac <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088aa:	b984      	cbnz	r4, 80088ce <osThreadNew+0x6a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80088ac:	b143      	cbz	r3, 80088c0 <osThreadNew+0x5c>
    mem  = -1;
 80088ae:	f04f 33ff 	mov.w	r3, #4294967295
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 80088b2:	b30b      	cbz	r3, 80088f8 <osThreadNew+0x94>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80088b4:	9805      	ldr	r0, [sp, #20]
}
 80088b6:	b007      	add	sp, #28
 80088b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 80088ba:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80088be:	e7ed      	b.n	800889c <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80088c0:	68d3      	ldr	r3, [r2, #12]
 80088c2:	b9a3      	cbnz	r3, 80088ee <osThreadNew+0x8a>
 80088c4:	6913      	ldr	r3, [r2, #16]
 80088c6:	b1ab      	cbz	r3, 80088f4 <osThreadNew+0x90>
    mem  = -1;
 80088c8:	f04f 33ff 	mov.w	r3, #4294967295
 80088cc:	e7f1      	b.n	80088b2 <osThreadNew+0x4e>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80088ce:	9302      	str	r3, [sp, #8]
 80088d0:	9701      	str	r7, [sp, #4]
 80088d2:	9600      	str	r6, [sp, #0]
 80088d4:	460b      	mov	r3, r1
 80088d6:	4662      	mov	r2, ip
 80088d8:	4629      	mov	r1, r5
 80088da:	f004 f8b7 	bl	800ca4c <xTaskCreateStatic>
 80088de:	9005      	str	r0, [sp, #20]
 80088e0:	e7e8      	b.n	80088b4 <osThreadNew+0x50>
    name = NULL;
 80088e2:	4615      	mov	r5, r2
      mem = 0;
 80088e4:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80088e6:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 80088e8:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80088ec:	e7e1      	b.n	80088b2 <osThreadNew+0x4e>
    mem  = -1;
 80088ee:	f04f 33ff 	mov.w	r3, #4294967295
 80088f2:	e7de      	b.n	80088b2 <osThreadNew+0x4e>
          mem = 0;
 80088f4:	2300      	movs	r3, #0
 80088f6:	e7dc      	b.n	80088b2 <osThreadNew+0x4e>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80088f8:	ab05      	add	r3, sp, #20
 80088fa:	9301      	str	r3, [sp, #4]
 80088fc:	9600      	str	r6, [sp, #0]
 80088fe:	460b      	mov	r3, r1
 8008900:	fa1f f28c 	uxth.w	r2, ip
 8008904:	4629      	mov	r1, r5
 8008906:	f004 f8dc 	bl	800cac2 <xTaskCreate>
 800890a:	2801      	cmp	r0, #1
 800890c:	d0d2      	beq.n	80088b4 <osThreadNew+0x50>
            hTask = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	9305      	str	r3, [sp, #20]
 8008912:	e7cf      	b.n	80088b4 <osThreadNew+0x50>
        return (NULL);
 8008914:	2000      	movs	r0, #0
 8008916:	e7ce      	b.n	80088b6 <osThreadNew+0x52>

08008918 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008918:	b508      	push	{r3, lr}
 800891a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800891e:	b933      	cbnz	r3, 800892e <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8008920:	b908      	cbnz	r0, 8008926 <osDelay+0xe>
    stat = osOK;
 8008922:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8008924:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8008926:	f004 fa69 	bl	800cdfc <vTaskDelay>
    stat = osOK;
 800892a:	2000      	movs	r0, #0
 800892c:	e7fa      	b.n	8008924 <osDelay+0xc>
    stat = osErrorISR;
 800892e:	f06f 0005 	mvn.w	r0, #5
 8008932:	e7f7      	b.n	8008924 <osDelay+0xc>

08008934 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 800893a:	2e00      	cmp	r6, #0
 800893c:	d13e      	bne.n	80089bc <osMutexNew+0x88>
 800893e:	4604      	mov	r4, r0
    if (attr != NULL) {
 8008940:	b308      	cbz	r0, 8008986 <osMutexNew+0x52>
      type = attr->attr_bits;
 8008942:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008944:	f013 0601 	ands.w	r6, r3, #1
 8008948:	d000      	beq.n	800894c <osMutexNew+0x18>
      rmtx = 1U;
 800894a:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800894c:	f013 0f08 	tst.w	r3, #8
 8008950:	d137      	bne.n	80089c2 <osMutexNew+0x8e>
      mem = -1;

      if (attr != NULL) {
 8008952:	b354      	cbz	r4, 80089aa <osMutexNew+0x76>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008954:	68a1      	ldr	r1, [r4, #8]
 8008956:	b111      	cbz	r1, 800895e <osMutexNew+0x2a>
 8008958:	68e3      	ldr	r3, [r4, #12]
 800895a:	2b4f      	cmp	r3, #79	@ 0x4f
 800895c:	d81a      	bhi.n	8008994 <osMutexNew+0x60>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800895e:	b1a1      	cbz	r1, 800898a <osMutexNew+0x56>
      mem = -1;
 8008960:	f04f 33ff 	mov.w	r3, #4294967295
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008964:	bb7b      	cbnz	r3, 80089c6 <osMutexNew+0x92>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008966:	b326      	cbz	r6, 80089b2 <osMutexNew+0x7e>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008968:	2004      	movs	r0, #4
 800896a:	f001 f888 	bl	8009a7e <xQueueCreateMutex>
 800896e:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008970:	b32d      	cbz	r5, 80089be <osMutexNew+0x8a>
        if (attr != NULL) {
 8008972:	b104      	cbz	r4, 8008976 <osMutexNew+0x42>
          name = attr->name;
 8008974:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8008976:	4621      	mov	r1, r4
 8008978:	4628      	mov	r0, r5
 800897a:	f001 fa07 	bl	8009d8c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800897e:	b1f6      	cbz	r6, 80089be <osMutexNew+0x8a>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008980:	f045 0501 	orr.w	r5, r5, #1
 8008984:	e01b      	b.n	80089be <osMutexNew+0x8a>
      type = 0U;
 8008986:	4633      	mov	r3, r6
 8008988:	e7e0      	b.n	800894c <osMutexNew+0x18>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800898a:	68e3      	ldr	r3, [r4, #12]
 800898c:	b17b      	cbz	r3, 80089ae <osMutexNew+0x7a>
      mem = -1;
 800898e:	f04f 33ff 	mov.w	r3, #4294967295
 8008992:	e7e7      	b.n	8008964 <osMutexNew+0x30>
          if (rmtx != 0U) {
 8008994:	b126      	cbz	r6, 80089a0 <osMutexNew+0x6c>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008996:	2004      	movs	r0, #4
 8008998:	f001 f87c 	bl	8009a94 <xQueueCreateMutexStatic>
 800899c:	4605      	mov	r5, r0
 800899e:	e7e7      	b.n	8008970 <osMutexNew+0x3c>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80089a0:	2001      	movs	r0, #1
 80089a2:	f001 f877 	bl	8009a94 <xQueueCreateMutexStatic>
 80089a6:	4605      	mov	r5, r0
 80089a8:	e7e2      	b.n	8008970 <osMutexNew+0x3c>
        mem = 0;
 80089aa:	2300      	movs	r3, #0
 80089ac:	e7da      	b.n	8008964 <osMutexNew+0x30>
            mem = 0;
 80089ae:	2300      	movs	r3, #0
 80089b0:	e7d8      	b.n	8008964 <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 80089b2:	2001      	movs	r0, #1
 80089b4:	f001 f863 	bl	8009a7e <xQueueCreateMutex>
 80089b8:	4605      	mov	r5, r0
 80089ba:	e7d9      	b.n	8008970 <osMutexNew+0x3c>
  hMutex = NULL;
 80089bc:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 80089be:	4628      	mov	r0, r5
 80089c0:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 80089c2:	2500      	movs	r5, #0
 80089c4:	e7fb      	b.n	80089be <osMutexNew+0x8a>
 80089c6:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 80089c8:	e7f9      	b.n	80089be <osMutexNew+0x8a>

080089ca <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80089ca:	b570      	push	{r4, r5, r6, lr}
 80089cc:	b082      	sub	sp, #8
 80089ce:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d13a      	bne.n	8008a4c <osMessageQueueNew+0x82>
 80089d6:	4614      	mov	r4, r2
 80089d8:	2800      	cmp	r0, #0
 80089da:	d03b      	beq.n	8008a54 <osMessageQueueNew+0x8a>
 80089dc:	2900      	cmp	r1, #0
 80089de:	d03b      	beq.n	8008a58 <osMessageQueueNew+0x8e>
    mem = -1;

    if (attr != NULL) {
 80089e0:	b36a      	cbz	r2, 8008a3e <osMessageQueueNew+0x74>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80089e2:	6893      	ldr	r3, [r2, #8]
 80089e4:	b14b      	cbz	r3, 80089fa <osMessageQueueNew+0x30>
 80089e6:	68d2      	ldr	r2, [r2, #12]
 80089e8:	2a4f      	cmp	r2, #79	@ 0x4f
 80089ea:	d906      	bls.n	80089fa <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80089ec:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80089ee:	b122      	cbz	r2, 80089fa <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80089f0:	fb01 f500 	mul.w	r5, r1, r0
 80089f4:	6966      	ldr	r6, [r4, #20]
 80089f6:	42ae      	cmp	r6, r5
 80089f8:	d21b      	bcs.n	8008a32 <osMessageQueueNew+0x68>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80089fa:	b173      	cbz	r3, 8008a1a <osMessageQueueNew+0x50>
    mem = -1;
 80089fc:	f04f 33ff 	mov.w	r3, #4294967295
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8008a00:	bb63      	cbnz	r3, 8008a5c <osMessageQueueNew+0x92>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008a02:	2200      	movs	r2, #0
 8008a04:	f000 ff47 	bl	8009896 <xQueueGenericCreate>
 8008a08:	4605      	mov	r5, r0
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008a0a:	b305      	cbz	r5, 8008a4e <osMessageQueueNew+0x84>
      if (attr != NULL) {
 8008a0c:	b104      	cbz	r4, 8008a10 <osMessageQueueNew+0x46>
        name = attr->name;
 8008a0e:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8008a10:	4621      	mov	r1, r4
 8008a12:	4628      	mov	r0, r5
 8008a14:	f001 f9ba 	bl	8009d8c <vQueueAddToRegistry>
 8008a18:	e019      	b.n	8008a4e <osMessageQueueNew+0x84>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008a1a:	68e3      	ldr	r3, [r4, #12]
 8008a1c:	b98b      	cbnz	r3, 8008a42 <osMessageQueueNew+0x78>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008a1e:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008a20:	b113      	cbz	r3, 8008a28 <osMessageQueueNew+0x5e>
    mem = -1;
 8008a22:	f04f 33ff 	mov.w	r3, #4294967295
 8008a26:	e7eb      	b.n	8008a00 <osMessageQueueNew+0x36>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008a28:	6963      	ldr	r3, [r4, #20]
 8008a2a:	b16b      	cbz	r3, 8008a48 <osMessageQueueNew+0x7e>
    mem = -1;
 8008a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a30:	e7e6      	b.n	8008a00 <osMessageQueueNew+0x36>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008a32:	2500      	movs	r5, #0
 8008a34:	9500      	str	r5, [sp, #0]
 8008a36:	f000 fee4 	bl	8009802 <xQueueGenericCreateStatic>
 8008a3a:	4605      	mov	r5, r0
 8008a3c:	e7e5      	b.n	8008a0a <osMessageQueueNew+0x40>
      mem = 0;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e7de      	b.n	8008a00 <osMessageQueueNew+0x36>
    mem = -1;
 8008a42:	f04f 33ff 	mov.w	r3, #4294967295
 8008a46:	e7db      	b.n	8008a00 <osMessageQueueNew+0x36>
          mem = 0;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	e7d9      	b.n	8008a00 <osMessageQueueNew+0x36>
  hQueue = NULL;
 8008a4c:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8008a4e:	4628      	mov	r0, r5
 8008a50:	b002      	add	sp, #8
 8008a52:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 8008a54:	2500      	movs	r5, #0
 8008a56:	e7fa      	b.n	8008a4e <osMessageQueueNew+0x84>
 8008a58:	2500      	movs	r5, #0
 8008a5a:	e7f8      	b.n	8008a4e <osMessageQueueNew+0x84>
 8008a5c:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 8008a5e:	e7f6      	b.n	8008a4e <osMessageQueueNew+0x84>

08008a60 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008a60:	b510      	push	{r4, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	461c      	mov	r4, r3
 8008a66:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8008a6a:	b1c3      	cbz	r3, 8008a9e <osMessageQueuePut+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008a6c:	b318      	cbz	r0, 8008ab6 <osMessageQueuePut+0x56>
 8008a6e:	b329      	cbz	r1, 8008abc <osMessageQueuePut+0x5c>
 8008a70:	bb3c      	cbnz	r4, 8008ac2 <osMessageQueuePut+0x62>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8008a72:	2300      	movs	r3, #0
 8008a74:	9301      	str	r3, [sp, #4]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008a76:	aa01      	add	r2, sp, #4
 8008a78:	f001 f81b 	bl	8009ab2 <xQueueGenericSendFromISR>
 8008a7c:	2801      	cmp	r0, #1
 8008a7e:	d123      	bne.n	8008ac8 <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008a80:	9801      	ldr	r0, [sp, #4]
 8008a82:	b150      	cbz	r0, 8008a9a <osMessageQueuePut+0x3a>
 8008a84:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a8c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008a90:	f3bf 8f4f 	dsb	sy
 8008a94:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8008a98:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008a9a:	b002      	add	sp, #8
 8008a9c:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008a9e:	b1b0      	cbz	r0, 8008ace <osMessageQueuePut+0x6e>
 8008aa0:	b1c1      	cbz	r1, 8008ad4 <osMessageQueuePut+0x74>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	4622      	mov	r2, r4
 8008aa6:	f000 ff1a 	bl	80098de <xQueueGenericSend>
 8008aaa:	2801      	cmp	r0, #1
 8008aac:	d015      	beq.n	8008ada <osMessageQueuePut+0x7a>
        if (timeout != 0U) {
 8008aae:	b1b4      	cbz	r4, 8008ade <osMessageQueuePut+0x7e>
          stat = osErrorTimeout;
 8008ab0:	f06f 0001 	mvn.w	r0, #1
 8008ab4:	e7f1      	b.n	8008a9a <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8008ab6:	f06f 0003 	mvn.w	r0, #3
 8008aba:	e7ee      	b.n	8008a9a <osMessageQueuePut+0x3a>
 8008abc:	f06f 0003 	mvn.w	r0, #3
 8008ac0:	e7eb      	b.n	8008a9a <osMessageQueuePut+0x3a>
 8008ac2:	f06f 0003 	mvn.w	r0, #3
 8008ac6:	e7e8      	b.n	8008a9a <osMessageQueuePut+0x3a>
        stat = osErrorResource;
 8008ac8:	f06f 0002 	mvn.w	r0, #2
 8008acc:	e7e5      	b.n	8008a9a <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8008ace:	f06f 0003 	mvn.w	r0, #3
 8008ad2:	e7e2      	b.n	8008a9a <osMessageQueuePut+0x3a>
 8008ad4:	f06f 0003 	mvn.w	r0, #3
 8008ad8:	e7df      	b.n	8008a9a <osMessageQueuePut+0x3a>
  stat = osOK;
 8008ada:	2000      	movs	r0, #0
 8008adc:	e7dd      	b.n	8008a9a <osMessageQueuePut+0x3a>
          stat = osErrorResource;
 8008ade:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008ae2:	e7da      	b.n	8008a9a <osMessageQueuePut+0x3a>

08008ae4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008ae4:	b510      	push	{r4, lr}
 8008ae6:	b082      	sub	sp, #8
 8008ae8:	461c      	mov	r4, r3
 8008aea:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8008aee:	b1c3      	cbz	r3, 8008b22 <osMessageQueueGet+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008af0:	b310      	cbz	r0, 8008b38 <osMessageQueueGet+0x54>
 8008af2:	b321      	cbz	r1, 8008b3e <osMessageQueueGet+0x5a>
 8008af4:	bb34      	cbnz	r4, 8008b44 <osMessageQueueGet+0x60>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8008af6:	2300      	movs	r3, #0
 8008af8:	9301      	str	r3, [sp, #4]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008afa:	aa01      	add	r2, sp, #4
 8008afc:	f001 f8ef 	bl	8009cde <xQueueReceiveFromISR>
 8008b00:	2801      	cmp	r0, #1
 8008b02:	d122      	bne.n	8008b4a <osMessageQueueGet+0x66>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8008b04:	9801      	ldr	r0, [sp, #4]
 8008b06:	b150      	cbz	r0, 8008b1e <osMessageQueueGet+0x3a>
 8008b08:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b10:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008b14:	f3bf 8f4f 	dsb	sy
 8008b18:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8008b1c:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8008b1e:	b002      	add	sp, #8
 8008b20:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008b22:	b1a8      	cbz	r0, 8008b50 <osMessageQueueGet+0x6c>
 8008b24:	b1b9      	cbz	r1, 8008b56 <osMessageQueueGet+0x72>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008b26:	4622      	mov	r2, r4
 8008b28:	f001 f82a 	bl	8009b80 <xQueueReceive>
 8008b2c:	2801      	cmp	r0, #1
 8008b2e:	d015      	beq.n	8008b5c <osMessageQueueGet+0x78>
        if (timeout != 0U) {
 8008b30:	b1b4      	cbz	r4, 8008b60 <osMessageQueueGet+0x7c>
          stat = osErrorTimeout;
 8008b32:	f06f 0001 	mvn.w	r0, #1
 8008b36:	e7f2      	b.n	8008b1e <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8008b38:	f06f 0003 	mvn.w	r0, #3
 8008b3c:	e7ef      	b.n	8008b1e <osMessageQueueGet+0x3a>
 8008b3e:	f06f 0003 	mvn.w	r0, #3
 8008b42:	e7ec      	b.n	8008b1e <osMessageQueueGet+0x3a>
 8008b44:	f06f 0003 	mvn.w	r0, #3
 8008b48:	e7e9      	b.n	8008b1e <osMessageQueueGet+0x3a>
        stat = osErrorResource;
 8008b4a:	f06f 0002 	mvn.w	r0, #2
 8008b4e:	e7e6      	b.n	8008b1e <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 8008b50:	f06f 0003 	mvn.w	r0, #3
 8008b54:	e7e3      	b.n	8008b1e <osMessageQueueGet+0x3a>
 8008b56:	f06f 0003 	mvn.w	r0, #3
 8008b5a:	e7e0      	b.n	8008b1e <osMessageQueueGet+0x3a>
  stat = osOK;
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	e7de      	b.n	8008b1e <osMessageQueueGet+0x3a>
          stat = osErrorResource;
 8008b60:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8008b64:	e7db      	b.n	8008b1e <osMessageQueueGet+0x3a>
	...

08008b68 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008b68:	4b03      	ldr	r3, [pc, #12]	@ (8008b78 <vApplicationGetIdleTaskMemory+0x10>)
 8008b6a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008b6c:	4b03      	ldr	r3, [pc, #12]	@ (8008b7c <vApplicationGetIdleTaskMemory+0x14>)
 8008b6e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008b70:	2380      	movs	r3, #128	@ 0x80
 8008b72:	6013      	str	r3, [r2, #0]
}
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	20000a84 	.word	0x20000a84
 8008b7c:	20000884 	.word	0x20000884

08008b80 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008b80:	4b03      	ldr	r3, [pc, #12]	@ (8008b90 <vApplicationGetTimerTaskMemory+0x10>)
 8008b82:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008b84:	4b03      	ldr	r3, [pc, #12]	@ (8008b94 <vApplicationGetTimerTaskMemory+0x14>)
 8008b86:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008b88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008b8c:	6013      	str	r3, [r2, #0]
}
 8008b8e:	4770      	bx	lr
 8008b90:	20000828 	.word	0x20000828
 8008b94:	20000428 	.word	0x20000428

08008b98 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b98:	4a13      	ldr	r2, [pc, #76]	@ (8008be8 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b9a:	f012 0f07 	tst.w	r2, #7
 8008b9e:	d01f      	beq.n	8008be0 <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008ba0:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ba2:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ba6:	f5c1 533b 	rsb	r3, r1, #11968	@ 0x2ec0
 8008baa:	3320      	adds	r3, #32
 8008bac:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008bae:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008bb0:	480e      	ldr	r0, [pc, #56]	@ (8008bec <prvHeapInit+0x54>)
 8008bb2:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008bb4:	2100      	movs	r1, #0
 8008bb6:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008bb8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8008bba:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008bbc:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8008bc0:	480b      	ldr	r0, [pc, #44]	@ (8008bf0 <prvHeapInit+0x58>)
 8008bc2:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8008bc4:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008bc6:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008bc8:	1a99      	subs	r1, r3, r2
 8008bca:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008bcc:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bce:	4b09      	ldr	r3, [pc, #36]	@ (8008bf4 <prvHeapInit+0x5c>)
 8008bd0:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bd2:	4b09      	ldr	r3, [pc, #36]	@ (8008bf8 <prvHeapInit+0x60>)
 8008bd4:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008bd6:	4b09      	ldr	r3, [pc, #36]	@ (8008bfc <prvHeapInit+0x64>)
 8008bd8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008bdc:	601a      	str	r2, [r3, #0]
}
 8008bde:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008be0:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8008be4:	e7e4      	b.n	8008bb0 <prvHeapInit+0x18>
 8008be6:	bf00      	nop
 8008be8:	20000b04 	.word	0x20000b04
 8008bec:	20000afc 	.word	0x20000afc
 8008bf0:	20000af8 	.word	0x20000af8
 8008bf4:	20000af0 	.word	0x20000af0
 8008bf8:	20000af4 	.word	0x20000af4
 8008bfc:	20000ae4 	.word	0x20000ae4

08008c00 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c00:	4b16      	ldr	r3, [pc, #88]	@ (8008c5c <prvInsertBlockIntoFreeList+0x5c>)
 8008c02:	461a      	mov	r2, r3
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4283      	cmp	r3, r0
 8008c08:	d3fb      	bcc.n	8008c02 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c0a:	6851      	ldr	r1, [r2, #4]
 8008c0c:	eb02 0c01 	add.w	ip, r2, r1
 8008c10:	4584      	cmp	ip, r0
 8008c12:	d009      	beq.n	8008c28 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c14:	6841      	ldr	r1, [r0, #4]
 8008c16:	eb00 0c01 	add.w	ip, r0, r1
 8008c1a:	4563      	cmp	r3, ip
 8008c1c:	d009      	beq.n	8008c32 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c1e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008c20:	4290      	cmp	r0, r2
 8008c22:	d019      	beq.n	8008c58 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c24:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8008c26:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c28:	6840      	ldr	r0, [r0, #4]
 8008c2a:	4401      	add	r1, r0
 8008c2c:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8008c2e:	4610      	mov	r0, r2
 8008c30:	e7f0      	b.n	8008c14 <prvInsertBlockIntoFreeList+0x14>
{
 8008c32:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c34:	4c0a      	ldr	r4, [pc, #40]	@ (8008c60 <prvInsertBlockIntoFreeList+0x60>)
 8008c36:	6824      	ldr	r4, [r4, #0]
 8008c38:	42a3      	cmp	r3, r4
 8008c3a:	d00b      	beq.n	8008c54 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	4419      	add	r1, r3
 8008c40:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c42:	6813      	ldr	r3, [r2, #0]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8008c48:	4290      	cmp	r0, r2
 8008c4a:	d000      	beq.n	8008c4e <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c4c:	6010      	str	r0, [r2, #0]
	}
}
 8008c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c52:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c54:	6004      	str	r4, [r0, #0]
 8008c56:	e7f7      	b.n	8008c48 <prvInsertBlockIntoFreeList+0x48>
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	20000afc 	.word	0x20000afc
 8008c60:	20000af8 	.word	0x20000af8

08008c64 <pvPortMalloc>:
{
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8008c68:	f003 ffaa 	bl	800cbc0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8008c6c:	4b3d      	ldr	r3, [pc, #244]	@ (8008d64 <pvPortMalloc+0x100>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	b1ab      	cbz	r3, 8008c9e <pvPortMalloc+0x3a>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008c72:	4b3d      	ldr	r3, [pc, #244]	@ (8008d68 <pvPortMalloc+0x104>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	421c      	tst	r4, r3
 8008c78:	d114      	bne.n	8008ca4 <pvPortMalloc+0x40>
			if( xWantedSize > 0 )
 8008c7a:	2c00      	cmp	r4, #0
 8008c7c:	d06a      	beq.n	8008d54 <pvPortMalloc+0xf0>
				xWantedSize += xHeapStructSize;
 8008c7e:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c82:	f014 0f07 	tst.w	r4, #7
 8008c86:	d002      	beq.n	8008c8e <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c88:	f022 0207 	bic.w	r2, r2, #7
 8008c8c:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c8e:	b1d2      	cbz	r2, 8008cc6 <pvPortMalloc+0x62>
 8008c90:	4b36      	ldr	r3, [pc, #216]	@ (8008d6c <pvPortMalloc+0x108>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d31a      	bcc.n	8008cce <pvPortMalloc+0x6a>
				pxBlock = xStart.pxNextFreeBlock;
 8008c98:	4935      	ldr	r1, [pc, #212]	@ (8008d70 <pvPortMalloc+0x10c>)
 8008c9a:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c9c:	e01d      	b.n	8008cda <pvPortMalloc+0x76>
			prvHeapInit();
 8008c9e:	f7ff ff7b 	bl	8008b98 <prvHeapInit>
 8008ca2:	e7e6      	b.n	8008c72 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
 8008ca4:	f004 f82e 	bl	800cd04 <xTaskResumeAll>
void *pvReturn = NULL;
 8008ca8:	2500      	movs	r5, #0
			vApplicationMallocFailedHook();
 8008caa:	f000 f947 	bl	8008f3c <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cae:	f015 0f07 	tst.w	r5, #7
 8008cb2:	d055      	beq.n	8008d60 <pvPortMalloc+0xfc>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb8:	f383 8811 	msr	BASEPRI, r3
 8008cbc:	f3bf 8f6f 	isb	sy
 8008cc0:	f3bf 8f4f 	dsb	sy
 8008cc4:	e7fe      	b.n	8008cc4 <pvPortMalloc+0x60>
	( void ) xTaskResumeAll();
 8008cc6:	f004 f81d 	bl	800cd04 <xTaskResumeAll>
void *pvReturn = NULL;
 8008cca:	2500      	movs	r5, #0
 8008ccc:	e7ed      	b.n	8008caa <pvPortMalloc+0x46>
	( void ) xTaskResumeAll();
 8008cce:	f004 f819 	bl	800cd04 <xTaskResumeAll>
void *pvReturn = NULL;
 8008cd2:	2500      	movs	r5, #0
 8008cd4:	e7e9      	b.n	8008caa <pvPortMalloc+0x46>
					pxPreviousBlock = pxBlock;
 8008cd6:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8008cd8:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cda:	6863      	ldr	r3, [r4, #4]
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d202      	bcs.n	8008ce6 <pvPortMalloc+0x82>
 8008ce0:	6823      	ldr	r3, [r4, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d1f7      	bne.n	8008cd6 <pvPortMalloc+0x72>
				if( pxBlock != pxEnd )
 8008ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8008d64 <pvPortMalloc+0x100>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	42a3      	cmp	r3, r4
 8008cec:	d014      	beq.n	8008d18 <pvPortMalloc+0xb4>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008cee:	680d      	ldr	r5, [r1, #0]
 8008cf0:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008cf2:	6823      	ldr	r3, [r4, #0]
 8008cf4:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008cf6:	6863      	ldr	r3, [r4, #4]
 8008cf8:	1a9b      	subs	r3, r3, r2
 8008cfa:	2b10      	cmp	r3, #16
 8008cfc:	d914      	bls.n	8008d28 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008cfe:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d00:	f010 0f07 	tst.w	r0, #7
 8008d04:	d00c      	beq.n	8008d20 <pvPortMalloc+0xbc>
 8008d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	e7fe      	b.n	8008d16 <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 8008d18:	f003 fff4 	bl	800cd04 <xTaskResumeAll>
void *pvReturn = NULL;
 8008d1c:	2500      	movs	r5, #0
 8008d1e:	e7c4      	b.n	8008caa <pvPortMalloc+0x46>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d20:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d22:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d24:	f7ff ff6c 	bl	8008c00 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d28:	6862      	ldr	r2, [r4, #4]
 8008d2a:	4910      	ldr	r1, [pc, #64]	@ (8008d6c <pvPortMalloc+0x108>)
 8008d2c:	680b      	ldr	r3, [r1, #0]
 8008d2e:	1a9b      	subs	r3, r3, r2
 8008d30:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008d32:	4910      	ldr	r1, [pc, #64]	@ (8008d74 <pvPortMalloc+0x110>)
 8008d34:	6809      	ldr	r1, [r1, #0]
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d201      	bcs.n	8008d3e <pvPortMalloc+0xda>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d3a:	490e      	ldr	r1, [pc, #56]	@ (8008d74 <pvPortMalloc+0x110>)
 8008d3c:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8008d68 <pvPortMalloc+0x104>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d46:	2300      	movs	r3, #0
 8008d48:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8008d4a:	4a0b      	ldr	r2, [pc, #44]	@ (8008d78 <pvPortMalloc+0x114>)
 8008d4c:	6813      	ldr	r3, [r2, #0]
 8008d4e:	3301      	adds	r3, #1
 8008d50:	6013      	str	r3, [r2, #0]
 8008d52:	e000      	b.n	8008d56 <pvPortMalloc+0xf2>
void *pvReturn = NULL;
 8008d54:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 8008d56:	f003 ffd5 	bl	800cd04 <xTaskResumeAll>
		if( pvReturn == NULL )
 8008d5a:	2d00      	cmp	r5, #0
 8008d5c:	d1a7      	bne.n	8008cae <pvPortMalloc+0x4a>
 8008d5e:	e7a4      	b.n	8008caa <pvPortMalloc+0x46>
}
 8008d60:	4628      	mov	r0, r5
 8008d62:	bd38      	pop	{r3, r4, r5, pc}
 8008d64:	20000af8 	.word	0x20000af8
 8008d68:	20000ae4 	.word	0x20000ae4
 8008d6c:	20000af4 	.word	0x20000af4
 8008d70:	20000afc 	.word	0x20000afc
 8008d74:	20000af0 	.word	0x20000af0
 8008d78:	20000aec 	.word	0x20000aec

08008d7c <vPortFree>:
	if( pv != NULL )
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d034      	beq.n	8008dea <vPortFree+0x6e>
{
 8008d80:	b538      	push	{r3, r4, r5, lr}
 8008d82:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8008d84:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d88:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008d8c:	4a17      	ldr	r2, [pc, #92]	@ (8008dec <vPortFree+0x70>)
 8008d8e:	6812      	ldr	r2, [r2, #0]
 8008d90:	4213      	tst	r3, r2
 8008d92:	d108      	bne.n	8008da6 <vPortFree+0x2a>
 8008d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d98:	f383 8811 	msr	BASEPRI, r3
 8008d9c:	f3bf 8f6f 	isb	sy
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	e7fe      	b.n	8008da4 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008da6:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8008daa:	b141      	cbz	r1, 8008dbe <vPortFree+0x42>
 8008dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db0:	f383 8811 	msr	BASEPRI, r3
 8008db4:	f3bf 8f6f 	isb	sy
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	e7fe      	b.n	8008dbc <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008dbe:	ea23 0302 	bic.w	r3, r3, r2
 8008dc2:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8008dc6:	f003 fefb 	bl	800cbc0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008dca:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8008dce:	4a08      	ldr	r2, [pc, #32]	@ (8008df0 <vPortFree+0x74>)
 8008dd0:	6813      	ldr	r3, [r2, #0]
 8008dd2:	440b      	add	r3, r1
 8008dd4:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008dd6:	4628      	mov	r0, r5
 8008dd8:	f7ff ff12 	bl	8008c00 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ddc:	4a05      	ldr	r2, [pc, #20]	@ (8008df4 <vPortFree+0x78>)
 8008dde:	6813      	ldr	r3, [r2, #0]
 8008de0:	3301      	adds	r3, #1
 8008de2:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8008de4:	f003 ff8e 	bl	800cd04 <xTaskResumeAll>
}
 8008de8:	bd38      	pop	{r3, r4, r5, pc}
 8008dea:	4770      	bx	lr
 8008dec:	20000ae4 	.word	0x20000ae4
 8008df0:	20000af4 	.word	0x20000af4
 8008df4:	20000ae8 	.word	0x20000ae8

08008df8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008df8:	f100 0308 	add.w	r3, r0, #8
 8008dfc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008e02:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e04:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e06:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e0c:	4770      	bx	lr

08008e0e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e12:	4770      	bx	lr

08008e14 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e14:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e16:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e18:	689a      	ldr	r2, [r3, #8]
 8008e1a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e1c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008e1e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008e20:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8008e22:	6803      	ldr	r3, [r0, #0]
 8008e24:	3301      	adds	r3, #1
 8008e26:	6003      	str	r3, [r0, #0]
}
 8008e28:	4770      	bx	lr

08008e2a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e2a:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e2c:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e2e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8008e32:	d011      	beq.n	8008e58 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008e34:	f100 0308 	add.w	r3, r0, #8
 8008e38:	461c      	mov	r4, r3
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	42aa      	cmp	r2, r5
 8008e40:	d9fa      	bls.n	8008e38 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e42:	6863      	ldr	r3, [r4, #4]
 8008e44:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e46:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e48:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e4a:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e4c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8008e4e:	6803      	ldr	r3, [r0, #0]
 8008e50:	3301      	adds	r3, #1
 8008e52:	6003      	str	r3, [r0, #0]
}
 8008e54:	bc30      	pop	{r4, r5}
 8008e56:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e58:	6904      	ldr	r4, [r0, #16]
 8008e5a:	e7f2      	b.n	8008e42 <vListInsert+0x18>

08008e5c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e5c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e5e:	6841      	ldr	r1, [r0, #4]
 8008e60:	6882      	ldr	r2, [r0, #8]
 8008e62:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e64:	6841      	ldr	r1, [r0, #4]
 8008e66:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e68:	685a      	ldr	r2, [r3, #4]
 8008e6a:	4282      	cmp	r2, r0
 8008e6c:	d006      	beq.n	8008e7c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e6e:	2200      	movs	r2, #0
 8008e70:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	3a01      	subs	r2, #1
 8008e76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e78:	6818      	ldr	r0, [r3, #0]
}
 8008e7a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e7c:	6882      	ldr	r2, [r0, #8]
 8008e7e:	605a      	str	r2, [r3, #4]
 8008e80:	e7f5      	b.n	8008e6e <uxListRemove+0x12>
	...

08008e84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e86:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e88:	ad03      	add	r5, sp, #12
 8008e8a:	2400      	movs	r4, #0
 8008e8c:	9403      	str	r4, [sp, #12]
 8008e8e:	9404      	str	r4, [sp, #16]
 8008e90:	9405      	str	r4, [sp, #20]
 8008e92:	9406      	str	r4, [sp, #24]
 8008e94:	9407      	str	r4, [sp, #28]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e96:	4b20      	ldr	r3, [pc, #128]	@ (8008f18 <MX_GPIO_Init+0x94>)
 8008e98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e9a:	f042 0201 	orr.w	r2, r2, #1
 8008e9e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8008ea0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ea2:	f002 0201 	and.w	r2, r2, #1
 8008ea6:	9201      	str	r2, [sp, #4]
 8008ea8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008eaa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008eac:	f042 0202 	orr.w	r2, r2, #2
 8008eb0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8008eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008eb4:	f003 0302 	and.w	r3, r3, #2
 8008eb8:	9302      	str	r3, [sp, #8]
 8008eba:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MUX_SIG1_Pin|MUX_SIG3_Pin|BMS_RESET_Pin, GPIO_PIN_RESET);
 8008ebc:	4e17      	ldr	r6, [pc, #92]	@ (8008f1c <MX_GPIO_Init+0x98>)
 8008ebe:	4622      	mov	r2, r4
 8008ec0:	2162      	movs	r1, #98	@ 0x62
 8008ec2:	4630      	mov	r0, r6
 8008ec4:	f002 f8ce 	bl	800b064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MUX_SIG2_GPIO_Port, MUX_SIG2_Pin, GPIO_PIN_RESET);
 8008ec8:	4622      	mov	r2, r4
 8008eca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008ece:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ed2:	f002 f8c7 	bl	800b064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MUX_SIG1_Pin MUX_SIG3_Pin BMS_RESET_Pin */
  GPIO_InitStruct.Pin = MUX_SIG1_Pin|MUX_SIG3_Pin|BMS_RESET_Pin;
 8008ed6:	2362      	movs	r3, #98	@ 0x62
 8008ed8:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008eda:	2701      	movs	r7, #1
 8008edc:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ede:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ee0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008ee2:	4629      	mov	r1, r5
 8008ee4:	4630      	mov	r0, r6
 8008ee6:	f001 ffe5 	bl	800aeb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUX_SIG2_Pin */
  GPIO_InitStruct.Pin = MUX_SIG2_Pin;
 8008eea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008eee:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008ef0:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ef2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ef4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(MUX_SIG2_GPIO_Port, &GPIO_InitStruct);
 8008ef6:	4629      	mov	r1, r5
 8008ef8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008efc:	f001 ffda 	bl	800aeb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_IN_Pin */
  GPIO_InitStruct.Pin = ALERT_IN_Pin;
 8008f00:	2380      	movs	r3, #128	@ 0x80
 8008f02:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8008f04:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8008f08:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f0a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(ALERT_IN_GPIO_Port, &GPIO_InitStruct);
 8008f0c:	4629      	mov	r1, r5
 8008f0e:	4630      	mov	r0, r6
 8008f10:	f001 ffd0 	bl	800aeb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8008f14:	b009      	add	sp, #36	@ 0x24
 8008f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f18:	40021000 	.word	0x40021000
 8008f1c:	48000400 	.word	0x48000400

08008f20 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8008f20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8008f22:	2001      	movs	r0, #1
 8008f24:	f7ff fcf8 	bl	8008918 <osDelay>
  for(;;)
 8008f28:	e7fb      	b.n	8008f22 <StartDefaultTask+0x2>

08008f2a <ReadCellVoltage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellVoltage */
void ReadCellVoltage(void *argument)
{
 8008f2a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellVoltage */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8008f2c:	2001      	movs	r0, #1
 8008f2e:	f7ff fcf3 	bl	8008918 <osDelay>
  for(;;)
 8008f32:	e7fb      	b.n	8008f2c <ReadCellVoltage+0x2>

08008f34 <ReadCellTemps>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellTemps */
void ReadCellTemps(void *argument)
{
 8008f34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellTemps */
  /* Call the cell temperature monitoring task */
  CellTemp_MonitorTask(argument);
 8008f36:	f7ff fbc1 	bl	80086bc <CellTemp_MonitorTask>
  /* USER CODE END ReadCellTemps */
}
 8008f3a:	bd08      	pop	{r3, pc}

08008f3c <vApplicationMallocFailedHook>:
{
 8008f3c:	b500      	push	{lr}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
    HAL_GPIO_TogglePin(GPIOB, MUX_SIG1_Pin);
 8008f50:	2102      	movs	r1, #2
 8008f52:	4806      	ldr	r0, [pc, #24]	@ (8008f6c <vApplicationMallocFailedHook+0x30>)
 8008f54:	f002 f88b 	bl	800b06e <HAL_GPIO_TogglePin>
    for(volatile uint32_t i = 0; i < 100000; i++);  // Busy wait
 8008f58:	2300      	movs	r3, #0
 8008f5a:	9301      	str	r3, [sp, #4]
 8008f5c:	9a01      	ldr	r2, [sp, #4]
 8008f5e:	4b04      	ldr	r3, [pc, #16]	@ (8008f70 <vApplicationMallocFailedHook+0x34>)
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d8f5      	bhi.n	8008f50 <vApplicationMallocFailedHook+0x14>
 8008f64:	9b01      	ldr	r3, [sp, #4]
 8008f66:	3301      	adds	r3, #1
 8008f68:	9301      	str	r3, [sp, #4]
 8008f6a:	e7f7      	b.n	8008f5c <vApplicationMallocFailedHook+0x20>
 8008f6c:	48000400 	.word	0x48000400
 8008f70:	0001869f 	.word	0x0001869f

08008f74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8008f76:	6802      	ldr	r2, [r0, #0]
 8008f78:	4b03      	ldr	r3, [pc, #12]	@ (8008f88 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d000      	beq.n	8008f80 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8008f7e:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8008f80:	f000 ff50 	bl	8009e24 <HAL_IncTick>
}
 8008f84:	e7fb      	b.n	8008f7e <HAL_TIM_PeriodElapsedCallback+0xa>
 8008f86:	bf00      	nop
 8008f88:	40001000 	.word	0x40001000

08008f8c <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8008f8c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008f8e:	e7fe      	b.n	8008f8e <Error_Handler+0x2>

08008f90 <MX_ADC1_Init>:
{
 8008f90:	b500      	push	{lr}
 8008f92:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8008f94:	2300      	movs	r3, #0
 8008f96:	9300      	str	r3, [sp, #0]
 8008f98:	9301      	str	r3, [sp, #4]
 8008f9a:	9302      	str	r3, [sp, #8]
 8008f9c:	9303      	str	r3, [sp, #12]
 8008f9e:	9304      	str	r3, [sp, #16]
 8008fa0:	9305      	str	r3, [sp, #20]
  hadc1.Instance = ADC1;
 8008fa2:	4818      	ldr	r0, [pc, #96]	@ (8009004 <MX_ADC1_Init+0x74>)
 8008fa4:	4a18      	ldr	r2, [pc, #96]	@ (8009008 <MX_ADC1_Init+0x78>)
 8008fa6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8008fa8:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008faa:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008fac:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8008fae:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008fb0:	2204      	movs	r2, #4
 8008fb2:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8008fb4:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8008fb6:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8008fb8:	2201      	movs	r2, #1
 8008fba:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8008fbc:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008fc0:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008fc2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8008fc4:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8008fc8:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8008fca:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008fce:	f000 ff69 	bl	8009ea4 <HAL_ADC_Init>
 8008fd2:	b998      	cbnz	r0, 8008ffc <MX_ADC1_Init+0x6c>
  sConfig.Channel = ADC_CHANNEL_5;  // ADC1 (PA0) - first thermistor channel
 8008fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800900c <MX_ADC1_Init+0x7c>)
 8008fd6:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8008fd8:	2306      	movs	r3, #6
 8008fda:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;  // Longer sampling for high impedance thermistors
 8008fdc:	2307      	movs	r3, #7
 8008fde:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008fe0:	237f      	movs	r3, #127	@ 0x7f
 8008fe2:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8008fe4:	2304      	movs	r3, #4
 8008fe6:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008fec:	4669      	mov	r1, sp
 8008fee:	4805      	ldr	r0, [pc, #20]	@ (8009004 <MX_ADC1_Init+0x74>)
 8008ff0:	f001 f89a 	bl	800a128 <HAL_ADC_ConfigChannel>
 8008ff4:	b920      	cbnz	r0, 8009000 <MX_ADC1_Init+0x70>
}
 8008ff6:	b007      	add	sp, #28
 8008ff8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8008ffc:	f7ff ffc6 	bl	8008f8c <Error_Handler>
    Error_Handler();
 8009000:	f7ff ffc4 	bl	8008f8c <Error_Handler>
 8009004:	20003af4 	.word	0x20003af4
 8009008:	50040000 	.word	0x50040000
 800900c:	14f00020 	.word	0x14f00020

08009010 <MX_CAN1_Init>:
{
 8009010:	b508      	push	{r3, lr}
  hcan1.Instance = CAN1;
 8009012:	480d      	ldr	r0, [pc, #52]	@ (8009048 <MX_CAN1_Init+0x38>)
 8009014:	4b0d      	ldr	r3, [pc, #52]	@ (800904c <MX_CAN1_Init+0x3c>)
 8009016:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 10;
 8009018:	230a      	movs	r3, #10
 800901a:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800901c:	2300      	movs	r3, #0
 800901e:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8009020:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8009022:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8009026:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8009028:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800902c:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800902e:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8009030:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8009032:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8009034:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8009036:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8009038:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800903a:	f001 fc78 	bl	800a92e <HAL_CAN_Init>
 800903e:	b900      	cbnz	r0, 8009042 <MX_CAN1_Init+0x32>
}
 8009040:	bd08      	pop	{r3, pc}
    Error_Handler();
 8009042:	f7ff ffa3 	bl	8008f8c <Error_Handler>
 8009046:	bf00      	nop
 8009048:	20003acc 	.word	0x20003acc
 800904c:	40006400 	.word	0x40006400

08009050 <MX_CRC_Init>:
{
 8009050:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8009052:	4808      	ldr	r0, [pc, #32]	@ (8009074 <MX_CRC_Init+0x24>)
 8009054:	4b08      	ldr	r3, [pc, #32]	@ (8009078 <MX_CRC_Init+0x28>)
 8009056:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8009058:	2300      	movs	r3, #0
 800905a:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800905c:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800905e:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8009060:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8009062:	2301      	movs	r3, #1
 8009064:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8009066:	f001 fea9 	bl	800adbc <HAL_CRC_Init>
 800906a:	b900      	cbnz	r0, 800906e <MX_CRC_Init+0x1e>
}
 800906c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800906e:	f7ff ff8d 	bl	8008f8c <Error_Handler>
 8009072:	bf00      	nop
 8009074:	20003aa8 	.word	0x20003aa8
 8009078:	40023000 	.word	0x40023000

0800907c <MX_I2C1_Init>:
{
 800907c:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800907e:	4811      	ldr	r0, [pc, #68]	@ (80090c4 <MX_I2C1_Init+0x48>)
 8009080:	4b11      	ldr	r3, [pc, #68]	@ (80090c8 <MX_I2C1_Init+0x4c>)
 8009082:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8009084:	4b11      	ldr	r3, [pc, #68]	@ (80090cc <MX_I2C1_Init+0x50>)
 8009086:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8009088:	2300      	movs	r3, #0
 800908a:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800908c:	2201      	movs	r2, #1
 800908e:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009090:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8009092:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009094:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009096:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009098:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800909a:	f001 fff1 	bl	800b080 <HAL_I2C_Init>
 800909e:	b950      	cbnz	r0, 80090b6 <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80090a0:	2100      	movs	r1, #0
 80090a2:	4808      	ldr	r0, [pc, #32]	@ (80090c4 <MX_I2C1_Init+0x48>)
 80090a4:	f002 f850 	bl	800b148 <HAL_I2CEx_ConfigAnalogFilter>
 80090a8:	b938      	cbnz	r0, 80090ba <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80090aa:	2100      	movs	r1, #0
 80090ac:	4805      	ldr	r0, [pc, #20]	@ (80090c4 <MX_I2C1_Init+0x48>)
 80090ae:	f002 f878 	bl	800b1a2 <HAL_I2CEx_ConfigDigitalFilter>
 80090b2:	b920      	cbnz	r0, 80090be <MX_I2C1_Init+0x42>
}
 80090b4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80090b6:	f7ff ff69 	bl	8008f8c <Error_Handler>
    Error_Handler();
 80090ba:	f7ff ff67 	bl	8008f8c <Error_Handler>
    Error_Handler();
 80090be:	f7ff ff65 	bl	8008f8c <Error_Handler>
 80090c2:	bf00      	nop
 80090c4:	20003a54 	.word	0x20003a54
 80090c8:	40005400 	.word	0x40005400
 80090cc:	00503d58 	.word	0x00503d58

080090d0 <MX_I2C3_Init>:
{
 80090d0:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 80090d2:	4811      	ldr	r0, [pc, #68]	@ (8009118 <MX_I2C3_Init+0x48>)
 80090d4:	4b11      	ldr	r3, [pc, #68]	@ (800911c <MX_I2C3_Init+0x4c>)
 80090d6:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x00503D58;
 80090d8:	4b11      	ldr	r3, [pc, #68]	@ (8009120 <MX_I2C3_Init+0x50>)
 80090da:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80090dc:	2300      	movs	r3, #0
 80090de:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80090e0:	2201      	movs	r2, #1
 80090e2:	60c2      	str	r2, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80090e4:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80090e6:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80090e8:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80090ea:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80090ec:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80090ee:	f001 ffc7 	bl	800b080 <HAL_I2C_Init>
 80090f2:	b950      	cbnz	r0, 800910a <MX_I2C3_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80090f4:	2100      	movs	r1, #0
 80090f6:	4808      	ldr	r0, [pc, #32]	@ (8009118 <MX_I2C3_Init+0x48>)
 80090f8:	f002 f826 	bl	800b148 <HAL_I2CEx_ConfigAnalogFilter>
 80090fc:	b938      	cbnz	r0, 800910e <MX_I2C3_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80090fe:	2100      	movs	r1, #0
 8009100:	4805      	ldr	r0, [pc, #20]	@ (8009118 <MX_I2C3_Init+0x48>)
 8009102:	f002 f84e 	bl	800b1a2 <HAL_I2CEx_ConfigDigitalFilter>
 8009106:	b920      	cbnz	r0, 8009112 <MX_I2C3_Init+0x42>
}
 8009108:	bd08      	pop	{r3, pc}
    Error_Handler();
 800910a:	f7ff ff3f 	bl	8008f8c <Error_Handler>
    Error_Handler();
 800910e:	f7ff ff3d 	bl	8008f8c <Error_Handler>
    Error_Handler();
 8009112:	f7ff ff3b 	bl	8008f8c <Error_Handler>
 8009116:	bf00      	nop
 8009118:	20003a00 	.word	0x20003a00
 800911c:	40005c00 	.word	0x40005c00
 8009120:	00503d58 	.word	0x00503d58

08009124 <SystemClock_Config>:
{
 8009124:	b500      	push	{lr}
 8009126:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009128:	2244      	movs	r2, #68	@ 0x44
 800912a:	2100      	movs	r1, #0
 800912c:	a805      	add	r0, sp, #20
 800912e:	f004 fa52 	bl	800d5d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009132:	2300      	movs	r3, #0
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	9301      	str	r3, [sp, #4]
 8009138:	9302      	str	r3, [sp, #8]
 800913a:	9303      	str	r3, [sp, #12]
 800913c:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800913e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009142:	f002 f9cb 	bl	800b4dc <HAL_PWREx_ControlVoltageScaling>
 8009146:	bb18      	cbnz	r0, 8009190 <SystemClock_Config+0x6c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8009148:	2302      	movs	r3, #2
 800914a:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800914c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009150:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009152:	2210      	movs	r2, #16
 8009154:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009156:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009158:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 800915a:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800915c:	2214      	movs	r2, #20
 800915e:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8009160:	2207      	movs	r2, #7
 8009162:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009164:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009166:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009168:	a805      	add	r0, sp, #20
 800916a:	f002 fa9b 	bl	800b6a4 <HAL_RCC_OscConfig>
 800916e:	b988      	cbnz	r0, 8009194 <SystemClock_Config+0x70>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009170:	230f      	movs	r3, #15
 8009172:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009174:	2303      	movs	r3, #3
 8009176:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009178:	2300      	movs	r3, #0
 800917a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800917c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800917e:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009180:	2104      	movs	r1, #4
 8009182:	4668      	mov	r0, sp
 8009184:	f002 fdc4 	bl	800bd10 <HAL_RCC_ClockConfig>
 8009188:	b930      	cbnz	r0, 8009198 <SystemClock_Config+0x74>
}
 800918a:	b017      	add	sp, #92	@ 0x5c
 800918c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8009190:	f7ff fefc 	bl	8008f8c <Error_Handler>
    Error_Handler();
 8009194:	f7ff fefa 	bl	8008f8c <Error_Handler>
    Error_Handler();  
 8009198:	f7ff fef8 	bl	8008f8c <Error_Handler>

0800919c <main>:
{
 800919c:	b508      	push	{r3, lr}
 800919e:	b672      	cpsid	i
  SysTick->CTRL = 0;
 80091a0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80091a4:	2200      	movs	r2, #0
 80091a6:	611a      	str	r2, [r3, #16]
  SysTick->LOAD = 0;
 80091a8:	615a      	str	r2, [r3, #20]
  SysTick->VAL = 0;
 80091aa:	619a      	str	r2, [r3, #24]
  HAL_Init();
 80091ac:	f000 fe2b 	bl	8009e06 <HAL_Init>
  SystemClock_Config();
 80091b0:	f7ff ffb8 	bl	8009124 <SystemClock_Config>
  MX_GPIO_Init();
 80091b4:	f7ff fe66 	bl	8008e84 <MX_GPIO_Init>
  MX_ADC1_Init();
 80091b8:	f7ff feea 	bl	8008f90 <MX_ADC1_Init>
  MX_CAN1_Init();
 80091bc:	f7ff ff28 	bl	8009010 <MX_CAN1_Init>
  MX_CRC_Init();
 80091c0:	f7ff ff46 	bl	8009050 <MX_CRC_Init>
  MX_I2C1_Init();
 80091c4:	f7ff ff5a 	bl	800907c <MX_I2C1_Init>
  MX_I2C3_Init();
 80091c8:	f7ff ff82 	bl	80090d0 <MX_I2C3_Init>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 80091cc:	217f      	movs	r1, #127	@ 0x7f
 80091ce:	4820      	ldr	r0, [pc, #128]	@ (8009250 <main+0xb4>)
 80091d0:	f001 fb61 	bl	800a896 <HAL_ADCEx_Calibration_Start>
 80091d4:	b108      	cbz	r0, 80091da <main+0x3e>
    Error_Handler();
 80091d6:	f7ff fed9 	bl	8008f8c <Error_Handler>
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80091da:	481e      	ldr	r0, [pc, #120]	@ (8009254 <main+0xb8>)
 80091dc:	f001 fcd0 	bl	800ab80 <HAL_CAN_Start>
 80091e0:	b108      	cbz	r0, 80091e6 <main+0x4a>
    Error_Handler();
 80091e2:	f7ff fed3 	bl	8008f8c <Error_Handler>
  osKernelInitialize();
 80091e6:	f7ff fb05 	bl	80087f4 <osKernelInitialize>
  I2C1Handle = osMutexNew(&I2C1_attributes);
 80091ea:	481b      	ldr	r0, [pc, #108]	@ (8009258 <main+0xbc>)
 80091ec:	f7ff fba2 	bl	8008934 <osMutexNew>
 80091f0:	4b1a      	ldr	r3, [pc, #104]	@ (800925c <main+0xc0>)
 80091f2:	6018      	str	r0, [r3, #0]
  I2C3Handle = osMutexNew(&I2C3_attributes);
 80091f4:	481a      	ldr	r0, [pc, #104]	@ (8009260 <main+0xc4>)
 80091f6:	f7ff fb9d 	bl	8008934 <osMutexNew>
 80091fa:	4b1a      	ldr	r3, [pc, #104]	@ (8009264 <main+0xc8>)
 80091fc:	6018      	str	r0, [r3, #0]
  CANHandle = osMutexNew(&CAN_attributes);
 80091fe:	481a      	ldr	r0, [pc, #104]	@ (8009268 <main+0xcc>)
 8009200:	f7ff fb98 	bl	8008934 <osMutexNew>
 8009204:	4b19      	ldr	r3, [pc, #100]	@ (800926c <main+0xd0>)
 8009206:	6018      	str	r0, [r3, #0]
  if (CAN_Manager_Init() != HAL_OK)
 8009208:	f7ff f8aa 	bl	8008360 <CAN_Manager_Init>
 800920c:	b108      	cbz	r0, 8009212 <main+0x76>
    Error_Handler();
 800920e:	f7ff febd 	bl	8008f8c <Error_Handler>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8009212:	4a17      	ldr	r2, [pc, #92]	@ (8009270 <main+0xd4>)
 8009214:	2100      	movs	r1, #0
 8009216:	4817      	ldr	r0, [pc, #92]	@ (8009274 <main+0xd8>)
 8009218:	f7ff fb24 	bl	8008864 <osThreadNew>
 800921c:	4b16      	ldr	r3, [pc, #88]	@ (8009278 <main+0xdc>)
 800921e:	6018      	str	r0, [r3, #0]
  CellVoltageHandle = osThreadNew(ReadCellVoltage, NULL, &CellVoltage_attributes);
 8009220:	4a16      	ldr	r2, [pc, #88]	@ (800927c <main+0xe0>)
 8009222:	2100      	movs	r1, #0
 8009224:	4816      	ldr	r0, [pc, #88]	@ (8009280 <main+0xe4>)
 8009226:	f7ff fb1d 	bl	8008864 <osThreadNew>
 800922a:	4b16      	ldr	r3, [pc, #88]	@ (8009284 <main+0xe8>)
 800922c:	6018      	str	r0, [r3, #0]
  CellTemperatureHandle = osThreadNew(ReadCellTemps, NULL, &CellTemperature_attributes);
 800922e:	4a16      	ldr	r2, [pc, #88]	@ (8009288 <main+0xec>)
 8009230:	2100      	movs	r1, #0
 8009232:	4816      	ldr	r0, [pc, #88]	@ (800928c <main+0xf0>)
 8009234:	f7ff fb16 	bl	8008864 <osThreadNew>
 8009238:	4b15      	ldr	r3, [pc, #84]	@ (8009290 <main+0xf4>)
 800923a:	6018      	str	r0, [r3, #0]
  CANManagerHandle = osThreadNew(CAN_ManagerTask, NULL, &CANManager_attributes);
 800923c:	4a15      	ldr	r2, [pc, #84]	@ (8009294 <main+0xf8>)
 800923e:	2100      	movs	r1, #0
 8009240:	4815      	ldr	r0, [pc, #84]	@ (8009298 <main+0xfc>)
 8009242:	f7ff fb0f 	bl	8008864 <osThreadNew>
 8009246:	4b15      	ldr	r3, [pc, #84]	@ (800929c <main+0x100>)
 8009248:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800924a:	f7ff fae5 	bl	8008818 <osKernelStart>
  while (1)
 800924e:	e7fe      	b.n	800924e <main+0xb2>
 8009250:	20003af4 	.word	0x20003af4
 8009254:	20003acc 	.word	0x20003acc
 8009258:	0800d974 	.word	0x0800d974
 800925c:	200039ec 	.word	0x200039ec
 8009260:	0800d964 	.word	0x0800d964
 8009264:	200039e8 	.word	0x200039e8
 8009268:	0800d954 	.word	0x0800d954
 800926c:	200039e4 	.word	0x200039e4
 8009270:	0800d9f0 	.word	0x0800d9f0
 8009274:	08008f21 	.word	0x08008f21
 8009278:	200039fc 	.word	0x200039fc
 800927c:	0800d9cc 	.word	0x0800d9cc
 8009280:	08008f2b 	.word	0x08008f2b
 8009284:	200039f8 	.word	0x200039f8
 8009288:	0800d9a8 	.word	0x0800d9a8
 800928c:	08008f35 	.word	0x08008f35
 8009290:	200039f4 	.word	0x200039f4
 8009294:	0800d984 	.word	0x0800d984
 8009298:	08008315 	.word	0x08008315
 800929c:	200039f0 	.word	0x200039f0

080092a0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80092a0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 80092a2:	2300      	movs	r3, #0
 80092a4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80092a6:	4b0d      	ldr	r3, [pc, #52]	@ (80092dc <prvTaskExitError+0x3c>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ae:	d008      	beq.n	80092c2 <prvTaskExitError+0x22>
 80092b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b4:	f383 8811 	msr	BASEPRI, r3
 80092b8:	f3bf 8f6f 	isb	sy
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	e7fe      	b.n	80092c0 <prvTaskExitError+0x20>
 80092c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c6:	f383 8811 	msr	BASEPRI, r3
 80092ca:	f3bf 8f6f 	isb	sy
 80092ce:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80092d2:	9b01      	ldr	r3, [sp, #4]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d0fc      	beq.n	80092d2 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80092d8:	b002      	add	sp, #8
 80092da:	4770      	bx	lr
 80092dc:	20000000 	.word	0x20000000

080092e0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80092e0:	4808      	ldr	r0, [pc, #32]	@ (8009304 <prvPortStartFirstTask+0x24>)
 80092e2:	6800      	ldr	r0, [r0, #0]
 80092e4:	6800      	ldr	r0, [r0, #0]
 80092e6:	f380 8808 	msr	MSP, r0
 80092ea:	f04f 0000 	mov.w	r0, #0
 80092ee:	f380 8814 	msr	CONTROL, r0
 80092f2:	b662      	cpsie	i
 80092f4:	b661      	cpsie	f
 80092f6:	f3bf 8f4f 	dsb	sy
 80092fa:	f3bf 8f6f 	isb	sy
 80092fe:	df00      	svc	0
 8009300:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009302:	0000      	.short	0x0000
 8009304:	e000ed08 	.word	0xe000ed08

08009308 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009308:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009318 <vPortEnableVFP+0x10>
 800930c:	6801      	ldr	r1, [r0, #0]
 800930e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009312:	6001      	str	r1, [r0, #0]
 8009314:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009316:	0000      	.short	0x0000
 8009318:	e000ed88 	.word	0xe000ed88

0800931c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800931c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009320:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009324:	f021 0101 	bic.w	r1, r1, #1
 8009328:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800932c:	4b05      	ldr	r3, [pc, #20]	@ (8009344 <pxPortInitialiseStack+0x28>)
 800932e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009332:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009336:	f06f 0302 	mvn.w	r3, #2
 800933a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800933e:	3844      	subs	r0, #68	@ 0x44
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	080092a1 	.word	0x080092a1
	...

08009350 <SVC_Handler>:
	__asm volatile (
 8009350:	4b07      	ldr	r3, [pc, #28]	@ (8009370 <pxCurrentTCBConst2>)
 8009352:	6819      	ldr	r1, [r3, #0]
 8009354:	6808      	ldr	r0, [r1, #0]
 8009356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935a:	f380 8809 	msr	PSP, r0
 800935e:	f3bf 8f6f 	isb	sy
 8009362:	f04f 0000 	mov.w	r0, #0
 8009366:	f380 8811 	msr	BASEPRI, r0
 800936a:	4770      	bx	lr
 800936c:	f3af 8000 	nop.w

08009370 <pxCurrentTCBConst2>:
 8009370:	200040ec 	.word	0x200040ec

08009374 <vPortEnterCritical>:
 8009374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009384:	4a0b      	ldr	r2, [pc, #44]	@ (80093b4 <vPortEnterCritical+0x40>)
 8009386:	6813      	ldr	r3, [r2, #0]
 8009388:	3301      	adds	r3, #1
 800938a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800938c:	2b01      	cmp	r3, #1
 800938e:	d000      	beq.n	8009392 <vPortEnterCritical+0x1e>
}
 8009390:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009392:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009396:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800939a:	f013 0fff 	tst.w	r3, #255	@ 0xff
 800939e:	d0f7      	beq.n	8009390 <vPortEnterCritical+0x1c>
 80093a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a4:	f383 8811 	msr	BASEPRI, r3
 80093a8:	f3bf 8f6f 	isb	sy
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	e7fe      	b.n	80093b0 <vPortEnterCritical+0x3c>
 80093b2:	bf00      	nop
 80093b4:	20000000 	.word	0x20000000

080093b8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80093b8:	4b09      	ldr	r3, [pc, #36]	@ (80093e0 <vPortExitCritical+0x28>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	b943      	cbnz	r3, 80093d0 <vPortExitCritical+0x18>
 80093be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	e7fe      	b.n	80093ce <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80093d0:	3b01      	subs	r3, #1
 80093d2:	4a03      	ldr	r2, [pc, #12]	@ (80093e0 <vPortExitCritical+0x28>)
 80093d4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80093d6:	b90b      	cbnz	r3, 80093dc <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80093d8:	f383 8811 	msr	BASEPRI, r3
}
 80093dc:	4770      	bx	lr
 80093de:	bf00      	nop
 80093e0:	20000000 	.word	0x20000000
	...

080093f0 <PendSV_Handler>:
	__asm volatile
 80093f0:	f3ef 8009 	mrs	r0, PSP
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	4b15      	ldr	r3, [pc, #84]	@ (8009450 <pxCurrentTCBConst>)
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	f01e 0f10 	tst.w	lr, #16
 8009400:	bf08      	it	eq
 8009402:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009406:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940a:	6010      	str	r0, [r2, #0]
 800940c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009410:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009414:	f380 8811 	msr	BASEPRI, r0
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f003 fd12 	bl	800ce48 <vTaskSwitchContext>
 8009424:	f04f 0000 	mov.w	r0, #0
 8009428:	f380 8811 	msr	BASEPRI, r0
 800942c:	bc09      	pop	{r0, r3}
 800942e:	6819      	ldr	r1, [r3, #0]
 8009430:	6808      	ldr	r0, [r1, #0]
 8009432:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009436:	f01e 0f10 	tst.w	lr, #16
 800943a:	bf08      	it	eq
 800943c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009440:	f380 8809 	msr	PSP, r0
 8009444:	f3bf 8f6f 	isb	sy
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop
 800944c:	f3af 8000 	nop.w

08009450 <pxCurrentTCBConst>:
 8009450:	200040ec 	.word	0x200040ec

08009454 <xPortSysTickHandler>:
{
 8009454:	b508      	push	{r3, lr}
	__asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8009466:	f003 fbc1 	bl	800cbec <xTaskIncrementTick>
 800946a:	b128      	cbz	r0, 8009478 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800946c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009470:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009474:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8009478:	2300      	movs	r3, #0
 800947a:	f383 8811 	msr	BASEPRI, r3
}
 800947e:	bd08      	pop	{r3, pc}

08009480 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009480:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8009484:	2300      	movs	r3, #0
 8009486:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009488:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800948a:	4b05      	ldr	r3, [pc, #20]	@ (80094a0 <vPortSetupTimerInterrupt+0x20>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4905      	ldr	r1, [pc, #20]	@ (80094a4 <vPortSetupTimerInterrupt+0x24>)
 8009490:	fba1 1303 	umull	r1, r3, r1, r3
 8009494:	099b      	lsrs	r3, r3, #6
 8009496:	3b01      	subs	r3, #1
 8009498:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800949a:	2307      	movs	r3, #7
 800949c:	6113      	str	r3, [r2, #16]
}
 800949e:	4770      	bx	lr
 80094a0:	2000000c 	.word	0x2000000c
 80094a4:	10624dd3 	.word	0x10624dd3

080094a8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80094a8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80094ac:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80094b0:	4b3d      	ldr	r3, [pc, #244]	@ (80095a8 <xPortStartScheduler+0x100>)
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d01c      	beq.n	80094f0 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80094b6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80094ba:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80094be:	4b3b      	ldr	r3, [pc, #236]	@ (80095ac <xPortStartScheduler+0x104>)
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d01e      	beq.n	8009502 <xPortStartScheduler+0x5a>
{
 80094c4:	b530      	push	{r4, r5, lr}
 80094c6:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80094c8:	4b39      	ldr	r3, [pc, #228]	@ (80095b0 <xPortStartScheduler+0x108>)
 80094ca:	781a      	ldrb	r2, [r3, #0]
 80094cc:	b2d2      	uxtb	r2, r2
 80094ce:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80094d0:	22ff      	movs	r2, #255	@ 0xff
 80094d2:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80094dc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80094e0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80094e4:	4a33      	ldr	r2, [pc, #204]	@ (80095b4 <xPortStartScheduler+0x10c>)
 80094e6:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80094e8:	4b33      	ldr	r3, [pc, #204]	@ (80095b8 <xPortStartScheduler+0x110>)
 80094ea:	2207      	movs	r2, #7
 80094ec:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80094ee:	e01b      	b.n	8009528 <xPortStartScheduler+0x80>
	__asm volatile
 80094f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f4:	f383 8811 	msr	BASEPRI, r3
 80094f8:	f3bf 8f6f 	isb	sy
 80094fc:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009500:	e7fe      	b.n	8009500 <xPortStartScheduler+0x58>
 8009502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009506:	f383 8811 	msr	BASEPRI, r3
 800950a:	f3bf 8f6f 	isb	sy
 800950e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009512:	e7fe      	b.n	8009512 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 8009514:	4a28      	ldr	r2, [pc, #160]	@ (80095b8 <xPortStartScheduler+0x110>)
 8009516:	6813      	ldr	r3, [r2, #0]
 8009518:	3b01      	subs	r3, #1
 800951a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800951c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009520:	005b      	lsls	r3, r3, #1
 8009522:	b2db      	uxtb	r3, r3
 8009524:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009528:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800952c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009530:	d1f0      	bne.n	8009514 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009532:	4b21      	ldr	r3, [pc, #132]	@ (80095b8 <xPortStartScheduler+0x110>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	2b03      	cmp	r3, #3
 8009538:	d008      	beq.n	800954c <xPortStartScheduler+0xa4>
 800953a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800953e:	f383 8811 	msr	BASEPRI, r3
 8009542:	f3bf 8f6f 	isb	sy
 8009546:	f3bf 8f4f 	dsb	sy
 800954a:	e7fe      	b.n	800954a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800954c:	021b      	lsls	r3, r3, #8
 800954e:	4a1a      	ldr	r2, [pc, #104]	@ (80095b8 <xPortStartScheduler+0x110>)
 8009550:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009552:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009556:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009558:	9b01      	ldr	r3, [sp, #4]
 800955a:	b2db      	uxtb	r3, r3
 800955c:	4a14      	ldr	r2, [pc, #80]	@ (80095b0 <xPortStartScheduler+0x108>)
 800955e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009560:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 8009564:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8009568:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800956c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009570:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8009574:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009578:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800957c:	f7ff ff80 	bl	8009480 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8009580:	2500      	movs	r5, #0
 8009582:	4b0e      	ldr	r3, [pc, #56]	@ (80095bc <xPortStartScheduler+0x114>)
 8009584:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8009586:	f7ff febf 	bl	8009308 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800958a:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800958e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009592:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8009596:	f7ff fea3 	bl	80092e0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800959a:	f003 fc55 	bl	800ce48 <vTaskSwitchContext>
	prvTaskExitError();
 800959e:	f7ff fe7f 	bl	80092a0 <prvTaskExitError>
}
 80095a2:	4628      	mov	r0, r5
 80095a4:	b003      	add	sp, #12
 80095a6:	bd30      	pop	{r4, r5, pc}
 80095a8:	410fc271 	.word	0x410fc271
 80095ac:	410fc270 	.word	0x410fc270
 80095b0:	e000e400 	.word	0xe000e400
 80095b4:	20003b5c 	.word	0x20003b5c
 80095b8:	20003b58 	.word	0x20003b58
 80095bc:	20000000 	.word	0x20000000

080095c0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80095c0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80095c4:	2b0f      	cmp	r3, #15
 80095c6:	d90e      	bls.n	80095e6 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80095c8:	4a11      	ldr	r2, [pc, #68]	@ (8009610 <vPortValidateInterruptPriority+0x50>)
 80095ca:	5c9a      	ldrb	r2, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80095cc:	4b11      	ldr	r3, [pc, #68]	@ (8009614 <vPortValidateInterruptPriority+0x54>)
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d208      	bcs.n	80095e6 <vPortValidateInterruptPriority+0x26>
 80095d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d8:	f383 8811 	msr	BASEPRI, r3
 80095dc:	f3bf 8f6f 	isb	sy
 80095e0:	f3bf 8f4f 	dsb	sy
 80095e4:	e7fe      	b.n	80095e4 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80095e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80095ea:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80095ee:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80095f2:	4a09      	ldr	r2, [pc, #36]	@ (8009618 <vPortValidateInterruptPriority+0x58>)
 80095f4:	6812      	ldr	r2, [r2, #0]
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d908      	bls.n	800960c <vPortValidateInterruptPriority+0x4c>
 80095fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095fe:	f383 8811 	msr	BASEPRI, r3
 8009602:	f3bf 8f6f 	isb	sy
 8009606:	f3bf 8f4f 	dsb	sy
 800960a:	e7fe      	b.n	800960a <vPortValidateInterruptPriority+0x4a>
	}
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	e000e3f0 	.word	0xe000e3f0
 8009614:	20003b5c 	.word	0x20003b5c
 8009618:	20003b58 	.word	0x20003b58

0800961c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800961c:	b510      	push	{r4, lr}
 800961e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009620:	f7ff fea8 	bl	8009374 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009624:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8009626:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009628:	429a      	cmp	r2, r3
 800962a:	d004      	beq.n	8009636 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800962c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 800962e:	f7ff fec3 	bl	80093b8 <vPortExitCritical>

	return xReturn;
}
 8009632:	4620      	mov	r0, r4
 8009634:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8009636:	2401      	movs	r4, #1
 8009638:	e7f9      	b.n	800962e <prvIsQueueFull+0x12>

0800963a <prvIsQueueEmpty>:
{
 800963a:	b510      	push	{r4, lr}
 800963c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800963e:	f7ff fe99 	bl	8009374 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009642:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009644:	b923      	cbnz	r3, 8009650 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8009646:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8009648:	f7ff feb6 	bl	80093b8 <vPortExitCritical>
}
 800964c:	4620      	mov	r0, r4
 800964e:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8009650:	2400      	movs	r4, #0
 8009652:	e7f9      	b.n	8009648 <prvIsQueueEmpty+0xe>

08009654 <prvCopyDataToQueue>:
{
 8009654:	b570      	push	{r4, r5, r6, lr}
 8009656:	4604      	mov	r4, r0
 8009658:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800965a:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800965c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800965e:	b95a      	cbnz	r2, 8009678 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009660:	6803      	ldr	r3, [r0, #0]
 8009662:	b11b      	cbz	r3, 800966c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8009664:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009666:	3601      	adds	r6, #1
 8009668:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 800966a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800966c:	6880      	ldr	r0, [r0, #8]
 800966e:	f003 fd17 	bl	800d0a0 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009672:	2300      	movs	r3, #0
 8009674:	60a3      	str	r3, [r4, #8]
 8009676:	e7f6      	b.n	8009666 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8009678:	b96d      	cbnz	r5, 8009696 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800967a:	6840      	ldr	r0, [r0, #4]
 800967c:	f003 ffde 	bl	800d63c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009680:	6863      	ldr	r3, [r4, #4]
 8009682:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8009684:	4413      	add	r3, r2
 8009686:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009688:	68a2      	ldr	r2, [r4, #8]
 800968a:	4293      	cmp	r3, r2
 800968c:	d319      	bcc.n	80096c2 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8009692:	4628      	mov	r0, r5
 8009694:	e7e7      	b.n	8009666 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009696:	68c0      	ldr	r0, [r0, #12]
 8009698:	f003 ffd0 	bl	800d63c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800969c:	68e3      	ldr	r3, [r4, #12]
 800969e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80096a0:	4251      	negs	r1, r2
 80096a2:	1a9b      	subs	r3, r3, r2
 80096a4:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096a6:	6822      	ldr	r2, [r4, #0]
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d202      	bcs.n	80096b2 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80096ac:	68a3      	ldr	r3, [r4, #8]
 80096ae:	440b      	add	r3, r1
 80096b0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80096b2:	2d02      	cmp	r5, #2
 80096b4:	d001      	beq.n	80096ba <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80096b6:	2000      	movs	r0, #0
 80096b8:	e7d5      	b.n	8009666 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096ba:	b126      	cbz	r6, 80096c6 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80096bc:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80096be:	2000      	movs	r0, #0
 80096c0:	e7d1      	b.n	8009666 <prvCopyDataToQueue+0x12>
 80096c2:	4628      	mov	r0, r5
 80096c4:	e7cf      	b.n	8009666 <prvCopyDataToQueue+0x12>
 80096c6:	2000      	movs	r0, #0
 80096c8:	e7cd      	b.n	8009666 <prvCopyDataToQueue+0x12>

080096ca <prvCopyDataFromQueue>:
{
 80096ca:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80096cc:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80096ce:	b16a      	cbz	r2, 80096ec <prvCopyDataFromQueue+0x22>
{
 80096d0:	b510      	push	{r4, lr}
 80096d2:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096d4:	68d9      	ldr	r1, [r3, #12]
 80096d6:	4411      	add	r1, r2
 80096d8:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80096da:	689c      	ldr	r4, [r3, #8]
 80096dc:	42a1      	cmp	r1, r4
 80096de:	d301      	bcc.n	80096e4 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80096e0:	6819      	ldr	r1, [r3, #0]
 80096e2:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096e4:	68d9      	ldr	r1, [r3, #12]
 80096e6:	f003 ffa9 	bl	800d63c <memcpy>
}
 80096ea:	bd10      	pop	{r4, pc}
 80096ec:	4770      	bx	lr

080096ee <prvUnlockQueue>:
{
 80096ee:	b538      	push	{r3, r4, r5, lr}
 80096f0:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 80096f2:	f7ff fe3f 	bl	8009374 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80096f6:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 80096fa:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80096fc:	e001      	b.n	8009702 <prvUnlockQueue+0x14>
			--cTxLock;
 80096fe:	3c01      	subs	r4, #1
 8009700:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009702:	2c00      	cmp	r4, #0
 8009704:	dd0a      	ble.n	800971c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009706:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8009708:	b143      	cbz	r3, 800971c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800970a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800970e:	f003 fc1b 	bl	800cf48 <xTaskRemoveFromEventList>
 8009712:	2800      	cmp	r0, #0
 8009714:	d0f3      	beq.n	80096fe <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8009716:	f003 fcad 	bl	800d074 <vTaskMissedYield>
 800971a:	e7f0      	b.n	80096fe <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800971c:	23ff      	movs	r3, #255	@ 0xff
 800971e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8009722:	f7ff fe49 	bl	80093b8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009726:	f7ff fe25 	bl	8009374 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800972a:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 800972e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009730:	e001      	b.n	8009736 <prvUnlockQueue+0x48>
				--cRxLock;
 8009732:	3c01      	subs	r4, #1
 8009734:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009736:	2c00      	cmp	r4, #0
 8009738:	dd0a      	ble.n	8009750 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800973a:	692b      	ldr	r3, [r5, #16]
 800973c:	b143      	cbz	r3, 8009750 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800973e:	f105 0010 	add.w	r0, r5, #16
 8009742:	f003 fc01 	bl	800cf48 <xTaskRemoveFromEventList>
 8009746:	2800      	cmp	r0, #0
 8009748:	d0f3      	beq.n	8009732 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 800974a:	f003 fc93 	bl	800d074 <vTaskMissedYield>
 800974e:	e7f0      	b.n	8009732 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8009750:	23ff      	movs	r3, #255	@ 0xff
 8009752:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 8009756:	f7ff fe2f 	bl	80093b8 <vPortExitCritical>
}
 800975a:	bd38      	pop	{r3, r4, r5, pc}

0800975c <xQueueGenericReset>:
{
 800975c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800975e:	b1e0      	cbz	r0, 800979a <xQueueGenericReset+0x3e>
 8009760:	460d      	mov	r5, r1
 8009762:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009764:	f7ff fe06 	bl	8009374 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009768:	6823      	ldr	r3, [r4, #0]
 800976a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800976c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800976e:	fb01 3002 	mla	r0, r1, r2, r3
 8009772:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009774:	2000      	movs	r0, #0
 8009776:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009778:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800977a:	3a01      	subs	r2, #1
 800977c:	fb02 3301 	mla	r3, r2, r1, r3
 8009780:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009782:	23ff      	movs	r3, #255	@ 0xff
 8009784:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009788:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800978c:	b9fd      	cbnz	r5, 80097ce <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800978e:	6923      	ldr	r3, [r4, #16]
 8009790:	b963      	cbnz	r3, 80097ac <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8009792:	f7ff fe11 	bl	80093b8 <vPortExitCritical>
}
 8009796:	2001      	movs	r0, #1
 8009798:	bd38      	pop	{r3, r4, r5, pc}
 800979a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800979e:	f383 8811 	msr	BASEPRI, r3
 80097a2:	f3bf 8f6f 	isb	sy
 80097a6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80097aa:	e7fe      	b.n	80097aa <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097ac:	f104 0010 	add.w	r0, r4, #16
 80097b0:	f003 fbca 	bl	800cf48 <xTaskRemoveFromEventList>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	d0ec      	beq.n	8009792 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80097b8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80097bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097c0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80097c4:	f3bf 8f4f 	dsb	sy
 80097c8:	f3bf 8f6f 	isb	sy
 80097cc:	e7e1      	b.n	8009792 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80097ce:	f104 0010 	add.w	r0, r4, #16
 80097d2:	f7ff fb11 	bl	8008df8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80097d6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80097da:	f7ff fb0d 	bl	8008df8 <vListInitialise>
 80097de:	e7d8      	b.n	8009792 <xQueueGenericReset+0x36>

080097e0 <prvInitialiseNewQueue>:
{
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	461d      	mov	r5, r3
 80097e4:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80097e6:	460b      	mov	r3, r1
 80097e8:	b949      	cbnz	r1, 80097fe <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80097ea:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80097ec:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80097ee:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80097f0:	2101      	movs	r1, #1
 80097f2:	4620      	mov	r0, r4
 80097f4:	f7ff ffb2 	bl	800975c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80097f8:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 80097fc:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80097fe:	6022      	str	r2, [r4, #0]
 8009800:	e7f4      	b.n	80097ec <prvInitialiseNewQueue+0xc>

08009802 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009802:	b940      	cbnz	r0, 8009816 <xQueueGenericCreateStatic+0x14>
 8009804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009808:	f383 8811 	msr	BASEPRI, r3
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	e7fe      	b.n	8009814 <xQueueGenericCreateStatic+0x12>
	{
 8009816:	b510      	push	{r4, lr}
 8009818:	b084      	sub	sp, #16
 800981a:	461c      	mov	r4, r3
 800981c:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 800981e:	b153      	cbz	r3, 8009836 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009820:	b192      	cbz	r2, 8009848 <xQueueGenericCreateStatic+0x46>
 8009822:	b989      	cbnz	r1, 8009848 <xQueueGenericCreateStatic+0x46>
 8009824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009828:	f383 8811 	msr	BASEPRI, r3
 800982c:	f3bf 8f6f 	isb	sy
 8009830:	f3bf 8f4f 	dsb	sy
 8009834:	e7fe      	b.n	8009834 <xQueueGenericCreateStatic+0x32>
 8009836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800983a:	f383 8811 	msr	BASEPRI, r3
 800983e:	f3bf 8f6f 	isb	sy
 8009842:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8009846:	e7fe      	b.n	8009846 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009848:	b16a      	cbz	r2, 8009866 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800984a:	2350      	movs	r3, #80	@ 0x50
 800984c:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800984e:	9b03      	ldr	r3, [sp, #12]
 8009850:	2b50      	cmp	r3, #80	@ 0x50
 8009852:	d013      	beq.n	800987c <xQueueGenericCreateStatic+0x7a>
 8009854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009858:	f383 8811 	msr	BASEPRI, r3
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f3bf 8f4f 	dsb	sy
 8009864:	e7fe      	b.n	8009864 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009866:	2900      	cmp	r1, #0
 8009868:	d0ef      	beq.n	800984a <xQueueGenericCreateStatic+0x48>
 800986a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800986e:	f383 8811 	msr	BASEPRI, r3
 8009872:	f3bf 8f6f 	isb	sy
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	e7fe      	b.n	800987a <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800987c:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800987e:	2301      	movs	r3, #1
 8009880:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009884:	9400      	str	r4, [sp, #0]
 8009886:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800988a:	4660      	mov	r0, ip
 800988c:	f7ff ffa8 	bl	80097e0 <prvInitialiseNewQueue>
	}
 8009890:	4620      	mov	r0, r4
 8009892:	b004      	add	sp, #16
 8009894:	bd10      	pop	{r4, pc}

08009896 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009896:	b940      	cbnz	r0, 80098aa <xQueueGenericCreate+0x14>
 8009898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	e7fe      	b.n	80098a8 <xQueueGenericCreate+0x12>
	{
 80098aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098ac:	b083      	sub	sp, #12
 80098ae:	460d      	mov	r5, r1
 80098b0:	4614      	mov	r4, r2
 80098b2:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80098b4:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80098b8:	3050      	adds	r0, #80	@ 0x50
 80098ba:	f7ff f9d3 	bl	8008c64 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80098be:	4607      	mov	r7, r0
 80098c0:	b150      	cbz	r0, 80098d8 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80098c2:	2300      	movs	r3, #0
 80098c4:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80098c8:	9000      	str	r0, [sp, #0]
 80098ca:	4623      	mov	r3, r4
 80098cc:	f100 0250 	add.w	r2, r0, #80	@ 0x50
 80098d0:	4629      	mov	r1, r5
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7ff ff84 	bl	80097e0 <prvInitialiseNewQueue>
	}
 80098d8:	4638      	mov	r0, r7
 80098da:	b003      	add	sp, #12
 80098dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098de <xQueueGenericSend>:
{
 80098de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098e0:	b085      	sub	sp, #20
 80098e2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80098e4:	b188      	cbz	r0, 800990a <xQueueGenericSend+0x2c>
 80098e6:	460f      	mov	r7, r1
 80098e8:	461d      	mov	r5, r3
 80098ea:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098ec:	b1b1      	cbz	r1, 800991c <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098ee:	2d02      	cmp	r5, #2
 80098f0:	d120      	bne.n	8009934 <xQueueGenericSend+0x56>
 80098f2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d01d      	beq.n	8009934 <xQueueGenericSend+0x56>
 80098f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098fc:	f383 8811 	msr	BASEPRI, r3
 8009900:	f3bf 8f6f 	isb	sy
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	e7fe      	b.n	8009908 <xQueueGenericSend+0x2a>
 800990a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800991a:	e7fe      	b.n	800991a <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800991c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800991e:	2b00      	cmp	r3, #0
 8009920:	d0e5      	beq.n	80098ee <xQueueGenericSend+0x10>
 8009922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	e7fe      	b.n	8009932 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009934:	f003 fba4 	bl	800d080 <xTaskGetSchedulerState>
 8009938:	4606      	mov	r6, r0
 800993a:	b958      	cbnz	r0, 8009954 <xQueueGenericSend+0x76>
 800993c:	9b01      	ldr	r3, [sp, #4]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d048      	beq.n	80099d4 <xQueueGenericSend+0xf6>
 8009942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009946:	f383 8811 	msr	BASEPRI, r3
 800994a:	f3bf 8f6f 	isb	sy
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	e7fe      	b.n	8009952 <xQueueGenericSend+0x74>
 8009954:	2600      	movs	r6, #0
 8009956:	e03d      	b.n	80099d4 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009958:	462a      	mov	r2, r5
 800995a:	4639      	mov	r1, r7
 800995c:	4620      	mov	r0, r4
 800995e:	f7ff fe79 	bl	8009654 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009962:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8009964:	b97b      	cbnz	r3, 8009986 <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 8009966:	b148      	cbz	r0, 800997c <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8009968:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800996c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009970:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009974:	f3bf 8f4f 	dsb	sy
 8009978:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800997c:	f7ff fd1c 	bl	80093b8 <vPortExitCritical>
				return pdPASS;
 8009980:	2001      	movs	r0, #1
}
 8009982:	b005      	add	sp, #20
 8009984:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009986:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800998a:	f003 fadd 	bl	800cf48 <xTaskRemoveFromEventList>
 800998e:	2800      	cmp	r0, #0
 8009990:	d0f4      	beq.n	800997c <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 8009992:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800999a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800999e:	f3bf 8f4f 	dsb	sy
 80099a2:	f3bf 8f6f 	isb	sy
 80099a6:	e7e9      	b.n	800997c <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 80099a8:	f7ff fd06 	bl	80093b8 <vPortExitCritical>
					return errQUEUE_FULL;
 80099ac:	2000      	movs	r0, #0
 80099ae:	e7e8      	b.n	8009982 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80099b0:	a802      	add	r0, sp, #8
 80099b2:	f003 fb0f 	bl	800cfd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80099b6:	2601      	movs	r6, #1
 80099b8:	e019      	b.n	80099ee <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 80099ba:	2300      	movs	r3, #0
 80099bc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80099c0:	e021      	b.n	8009a06 <xQueueGenericSend+0x128>
 80099c2:	2300      	movs	r3, #0
 80099c4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80099c8:	e023      	b.n	8009a12 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 80099ca:	4620      	mov	r0, r4
 80099cc:	f7ff fe8f 	bl	80096ee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80099d0:	f003 f998 	bl	800cd04 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80099d4:	f7ff fcce 	bl	8009374 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80099d8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80099da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80099dc:	429a      	cmp	r2, r3
 80099de:	d3bb      	bcc.n	8009958 <xQueueGenericSend+0x7a>
 80099e0:	2d02      	cmp	r5, #2
 80099e2:	d0b9      	beq.n	8009958 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d0de      	beq.n	80099a8 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 80099ea:	2e00      	cmp	r6, #0
 80099ec:	d0e0      	beq.n	80099b0 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 80099ee:	f7ff fce3 	bl	80093b8 <vPortExitCritical>
		vTaskSuspendAll();
 80099f2:	f003 f8e5 	bl	800cbc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80099f6:	f7ff fcbd 	bl	8009374 <vPortEnterCritical>
 80099fa:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 80099fe:	b252      	sxtb	r2, r2
 8009a00:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009a04:	d0d9      	beq.n	80099ba <xQueueGenericSend+0xdc>
 8009a06:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 8009a0a:	b252      	sxtb	r2, r2
 8009a0c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009a10:	d0d7      	beq.n	80099c2 <xQueueGenericSend+0xe4>
 8009a12:	f7ff fcd1 	bl	80093b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009a16:	a901      	add	r1, sp, #4
 8009a18:	a802      	add	r0, sp, #8
 8009a1a:	f003 fae7 	bl	800cfec <xTaskCheckForTimeOut>
 8009a1e:	b9d8      	cbnz	r0, 8009a58 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009a20:	4620      	mov	r0, r4
 8009a22:	f7ff fdfb 	bl	800961c <prvIsQueueFull>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d0cf      	beq.n	80099ca <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009a2a:	9901      	ldr	r1, [sp, #4]
 8009a2c:	f104 0010 	add.w	r0, r4, #16
 8009a30:	f003 fa56 	bl	800cee0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009a34:	4620      	mov	r0, r4
 8009a36:	f7ff fe5a 	bl	80096ee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009a3a:	f003 f963 	bl	800cd04 <xTaskResumeAll>
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	d1c8      	bne.n	80099d4 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 8009a42:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a4a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009a4e:	f3bf 8f4f 	dsb	sy
 8009a52:	f3bf 8f6f 	isb	sy
 8009a56:	e7bd      	b.n	80099d4 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f7ff fe48 	bl	80096ee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a5e:	f003 f951 	bl	800cd04 <xTaskResumeAll>
			return errQUEUE_FULL;
 8009a62:	2000      	movs	r0, #0
 8009a64:	e78d      	b.n	8009982 <xQueueGenericSend+0xa4>

08009a66 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8009a66:	b148      	cbz	r0, 8009a7c <prvInitialiseMutex+0x16>
	{
 8009a68:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009a6a:	2100      	movs	r1, #0
 8009a6c:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009a6e:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009a70:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009a72:	460b      	mov	r3, r1
 8009a74:	460a      	mov	r2, r1
 8009a76:	f7ff ff32 	bl	80098de <xQueueGenericSend>
	}
 8009a7a:	bd08      	pop	{r3, pc}
 8009a7c:	4770      	bx	lr

08009a7e <xQueueCreateMutex>:
	{
 8009a7e:	b510      	push	{r4, lr}
 8009a80:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009a82:	2100      	movs	r1, #0
 8009a84:	2001      	movs	r0, #1
 8009a86:	f7ff ff06 	bl	8009896 <xQueueGenericCreate>
 8009a8a:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009a8c:	f7ff ffeb 	bl	8009a66 <prvInitialiseMutex>
	}
 8009a90:	4620      	mov	r0, r4
 8009a92:	bd10      	pop	{r4, pc}

08009a94 <xQueueCreateMutexStatic>:
	{
 8009a94:	b510      	push	{r4, lr}
 8009a96:	b082      	sub	sp, #8
 8009a98:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009a9a:	9000      	str	r0, [sp, #0]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	4611      	mov	r1, r2
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	f7ff feae 	bl	8009802 <xQueueGenericCreateStatic>
 8009aa6:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009aa8:	f7ff ffdd 	bl	8009a66 <prvInitialiseMutex>
	}
 8009aac:	4620      	mov	r0, r4
 8009aae:	b002      	add	sp, #8
 8009ab0:	bd10      	pop	{r4, pc}

08009ab2 <xQueueGenericSendFromISR>:
{
 8009ab2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009ab6:	b190      	cbz	r0, 8009ade <xQueueGenericSendFromISR+0x2c>
 8009ab8:	460f      	mov	r7, r1
 8009aba:	4616      	mov	r6, r2
 8009abc:	461c      	mov	r4, r3
 8009abe:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ac0:	b1b1      	cbz	r1, 8009af0 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ac2:	2c02      	cmp	r4, #2
 8009ac4:	d120      	bne.n	8009b08 <xQueueGenericSendFromISR+0x56>
 8009ac6:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d01d      	beq.n	8009b08 <xQueueGenericSendFromISR+0x56>
 8009acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ad0:	f383 8811 	msr	BASEPRI, r3
 8009ad4:	f3bf 8f6f 	isb	sy
 8009ad8:	f3bf 8f4f 	dsb	sy
 8009adc:	e7fe      	b.n	8009adc <xQueueGenericSendFromISR+0x2a>
 8009ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009aee:	e7fe      	b.n	8009aee <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009af0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d0e5      	beq.n	8009ac2 <xQueueGenericSendFromISR+0x10>
 8009af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afa:	f383 8811 	msr	BASEPRI, r3
 8009afe:	f3bf 8f6f 	isb	sy
 8009b02:	f3bf 8f4f 	dsb	sy
 8009b06:	e7fe      	b.n	8009b06 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b08:	f7ff fd5a 	bl	80095c0 <vPortValidateInterruptPriority>
	__asm volatile
 8009b0c:	f3ef 8811 	mrs	r8, BASEPRI
 8009b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b20:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8009b22:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d306      	bcc.n	8009b36 <xQueueGenericSendFromISR+0x84>
 8009b28:	2c02      	cmp	r4, #2
 8009b2a:	d004      	beq.n	8009b36 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8009b2c:	2000      	movs	r0, #0
	__asm volatile
 8009b2e:	f388 8811 	msr	BASEPRI, r8
}
 8009b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8009b36:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 8009b3a:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b3e:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009b40:	4622      	mov	r2, r4
 8009b42:	4639      	mov	r1, r7
 8009b44:	4628      	mov	r0, r5
 8009b46:	f7ff fd85 	bl	8009654 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009b4a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009b4e:	d006      	beq.n	8009b5e <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009b50:	f109 0301 	add.w	r3, r9, #1
 8009b54:	b25b      	sxtb	r3, r3
 8009b56:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 8009b5a:	2001      	movs	r0, #1
 8009b5c:	e7e7      	b.n	8009b2e <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b5e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8009b60:	b90b      	cbnz	r3, 8009b66 <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 8009b62:	2001      	movs	r0, #1
 8009b64:	e7e3      	b.n	8009b2e <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b66:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 8009b6a:	f003 f9ed 	bl	800cf48 <xTaskRemoveFromEventList>
 8009b6e:	b118      	cbz	r0, 8009b78 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 8009b70:	b126      	cbz	r6, 8009b7c <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009b72:	2001      	movs	r0, #1
 8009b74:	6030      	str	r0, [r6, #0]
 8009b76:	e7da      	b.n	8009b2e <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8009b78:	2001      	movs	r0, #1
 8009b7a:	e7d8      	b.n	8009b2e <xQueueGenericSendFromISR+0x7c>
 8009b7c:	2001      	movs	r0, #1
 8009b7e:	e7d6      	b.n	8009b2e <xQueueGenericSendFromISR+0x7c>

08009b80 <xQueueReceive>:
{
 8009b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b82:	b085      	sub	sp, #20
 8009b84:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8009b86:	b190      	cbz	r0, 8009bae <xQueueReceive+0x2e>
 8009b88:	460f      	mov	r7, r1
 8009b8a:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b8c:	b1c1      	cbz	r1, 8009bc0 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b8e:	f003 fa77 	bl	800d080 <xTaskGetSchedulerState>
 8009b92:	4606      	mov	r6, r0
 8009b94:	bb00      	cbnz	r0, 8009bd8 <xQueueReceive+0x58>
 8009b96:	9b01      	ldr	r3, [sp, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d05e      	beq.n	8009c5a <xQueueReceive+0xda>
	__asm volatile
 8009b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ba0:	f383 8811 	msr	BASEPRI, r3
 8009ba4:	f3bf 8f6f 	isb	sy
 8009ba8:	f3bf 8f4f 	dsb	sy
 8009bac:	e7fe      	b.n	8009bac <xQueueReceive+0x2c>
 8009bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb2:	f383 8811 	msr	BASEPRI, r3
 8009bb6:	f3bf 8f6f 	isb	sy
 8009bba:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8009bbe:	e7fe      	b.n	8009bbe <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bc0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d0e3      	beq.n	8009b8e <xQueueReceive+0xe>
 8009bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bca:	f383 8811 	msr	BASEPRI, r3
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f3bf 8f4f 	dsb	sy
 8009bd6:	e7fe      	b.n	8009bd6 <xQueueReceive+0x56>
 8009bd8:	2600      	movs	r6, #0
 8009bda:	e03e      	b.n	8009c5a <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009bdc:	4639      	mov	r1, r7
 8009bde:	4620      	mov	r0, r4
 8009be0:	f7ff fd73 	bl	80096ca <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009be4:	3d01      	subs	r5, #1
 8009be6:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	b923      	cbnz	r3, 8009bf6 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8009bec:	f7ff fbe4 	bl	80093b8 <vPortExitCritical>
				return pdPASS;
 8009bf0:	2001      	movs	r0, #1
}
 8009bf2:	b005      	add	sp, #20
 8009bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009bf6:	f104 0010 	add.w	r0, r4, #16
 8009bfa:	f003 f9a5 	bl	800cf48 <xTaskRemoveFromEventList>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d0f4      	beq.n	8009bec <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8009c02:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c0a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009c0e:	f3bf 8f4f 	dsb	sy
 8009c12:	f3bf 8f6f 	isb	sy
 8009c16:	e7e9      	b.n	8009bec <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8009c18:	f7ff fbce 	bl	80093b8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009c1c:	2000      	movs	r0, #0
 8009c1e:	e7e8      	b.n	8009bf2 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c20:	a802      	add	r0, sp, #8
 8009c22:	f003 f9d7 	bl	800cfd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c26:	2601      	movs	r6, #1
 8009c28:	e021      	b.n	8009c6e <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8009c30:	e029      	b.n	8009c86 <xQueueReceive+0x106>
 8009c32:	2300      	movs	r3, #0
 8009c34:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8009c38:	e02b      	b.n	8009c92 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	f7ff fd57 	bl	80096ee <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c40:	f003 f860 	bl	800cd04 <xTaskResumeAll>
 8009c44:	e009      	b.n	8009c5a <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 8009c46:	4620      	mov	r0, r4
 8009c48:	f7ff fd51 	bl	80096ee <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c4c:	f003 f85a 	bl	800cd04 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c50:	4620      	mov	r0, r4
 8009c52:	f7ff fcf2 	bl	800963a <prvIsQueueEmpty>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d13f      	bne.n	8009cda <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 8009c5a:	f7ff fb8b 	bl	8009374 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c5e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c60:	2d00      	cmp	r5, #0
 8009c62:	d1bb      	bne.n	8009bdc <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c64:	9b01      	ldr	r3, [sp, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0d6      	beq.n	8009c18 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 8009c6a:	2e00      	cmp	r6, #0
 8009c6c:	d0d8      	beq.n	8009c20 <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8009c6e:	f7ff fba3 	bl	80093b8 <vPortExitCritical>
		vTaskSuspendAll();
 8009c72:	f002 ffa5 	bl	800cbc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c76:	f7ff fb7d 	bl	8009374 <vPortEnterCritical>
 8009c7a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009c7e:	b25b      	sxtb	r3, r3
 8009c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c84:	d0d1      	beq.n	8009c2a <xQueueReceive+0xaa>
 8009c86:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009c8a:	b25b      	sxtb	r3, r3
 8009c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c90:	d0cf      	beq.n	8009c32 <xQueueReceive+0xb2>
 8009c92:	f7ff fb91 	bl	80093b8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c96:	a901      	add	r1, sp, #4
 8009c98:	a802      	add	r0, sp, #8
 8009c9a:	f003 f9a7 	bl	800cfec <xTaskCheckForTimeOut>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d1d1      	bne.n	8009c46 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f7ff fcc9 	bl	800963a <prvIsQueueEmpty>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d0c6      	beq.n	8009c3a <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009cac:	9901      	ldr	r1, [sp, #4]
 8009cae:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8009cb2:	f003 f915 	bl	800cee0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f7ff fd19 	bl	80096ee <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009cbc:	f003 f822 	bl	800cd04 <xTaskResumeAll>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	d1ca      	bne.n	8009c5a <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 8009cc4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009cc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ccc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	f3bf 8f6f 	isb	sy
 8009cd8:	e7bf      	b.n	8009c5a <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 8009cda:	2000      	movs	r0, #0
 8009cdc:	e789      	b.n	8009bf2 <xQueueReceive+0x72>

08009cde <xQueueReceiveFromISR>:
{
 8009cde:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009ce2:	b1b0      	cbz	r0, 8009d12 <xQueueReceiveFromISR+0x34>
 8009ce4:	460d      	mov	r5, r1
 8009ce6:	4690      	mov	r8, r2
 8009ce8:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cea:	b1d9      	cbz	r1, 8009d24 <xQueueReceiveFromISR+0x46>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cec:	f7ff fc68 	bl	80095c0 <vPortValidateInterruptPriority>
	__asm volatile
 8009cf0:	f3ef 8711 	mrs	r7, BASEPRI
 8009cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf8:	f383 8811 	msr	BASEPRI, r3
 8009cfc:	f3bf 8f6f 	isb	sy
 8009d00:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d04:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d06:	b9ce      	cbnz	r6, 8009d3c <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 8009d08:	2000      	movs	r0, #0
	__asm volatile
 8009d0a:	f387 8811 	msr	BASEPRI, r7
}
 8009d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009d22:	e7fe      	b.n	8009d22 <xQueueReceiveFromISR+0x44>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d24:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d0e0      	beq.n	8009cec <xQueueReceiveFromISR+0xe>
 8009d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d2e:	f383 8811 	msr	BASEPRI, r3
 8009d32:	f3bf 8f6f 	isb	sy
 8009d36:	f3bf 8f4f 	dsb	sy
 8009d3a:	e7fe      	b.n	8009d3a <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 8009d3c:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 8009d40:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009d44:	4629      	mov	r1, r5
 8009d46:	4620      	mov	r0, r4
 8009d48:	f7ff fcbf 	bl	80096ca <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009d4c:	1e73      	subs	r3, r6, #1
 8009d4e:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 8009d50:	f1b9 3fff 	cmp.w	r9, #4294967295
 8009d54:	d006      	beq.n	8009d64 <xQueueReceiveFromISR+0x86>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009d56:	f109 0301 	add.w	r3, r9, #1
 8009d5a:	b25b      	sxtb	r3, r3
 8009d5c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 8009d60:	2001      	movs	r0, #1
 8009d62:	e7d2      	b.n	8009d0a <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d64:	6923      	ldr	r3, [r4, #16]
 8009d66:	b90b      	cbnz	r3, 8009d6c <xQueueReceiveFromISR+0x8e>
			xReturn = pdPASS;
 8009d68:	2001      	movs	r0, #1
 8009d6a:	e7ce      	b.n	8009d0a <xQueueReceiveFromISR+0x2c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d6c:	f104 0010 	add.w	r0, r4, #16
 8009d70:	f003 f8ea 	bl	800cf48 <xTaskRemoveFromEventList>
 8009d74:	b130      	cbz	r0, 8009d84 <xQueueReceiveFromISR+0xa6>
						if( pxHigherPriorityTaskWoken != NULL )
 8009d76:	f1b8 0f00 	cmp.w	r8, #0
 8009d7a:	d005      	beq.n	8009d88 <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009d7c:	2001      	movs	r0, #1
 8009d7e:	f8c8 0000 	str.w	r0, [r8]
 8009d82:	e7c2      	b.n	8009d0a <xQueueReceiveFromISR+0x2c>
			xReturn = pdPASS;
 8009d84:	2001      	movs	r0, #1
 8009d86:	e7c0      	b.n	8009d0a <xQueueReceiveFromISR+0x2c>
 8009d88:	2001      	movs	r0, #1
 8009d8a:	e7be      	b.n	8009d0a <xQueueReceiveFromISR+0x2c>

08009d8c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	2b07      	cmp	r3, #7
 8009d90:	d80c      	bhi.n	8009dac <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009d92:	4a07      	ldr	r2, [pc, #28]	@ (8009db0 <vQueueAddToRegistry+0x24>)
 8009d94:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009d98:	b10a      	cbz	r2, 8009d9e <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	e7f7      	b.n	8009d8e <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009d9e:	4a04      	ldr	r2, [pc, #16]	@ (8009db0 <vQueueAddToRegistry+0x24>)
 8009da0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009da4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009da8:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009daa:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009dac:	4770      	bx	lr
 8009dae:	bf00      	nop
 8009db0:	20003b60 	.word	0x20003b60

08009db4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009db4:	b570      	push	{r4, r5, r6, lr}
 8009db6:	4604      	mov	r4, r0
 8009db8:	460d      	mov	r5, r1
 8009dba:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009dbc:	f7ff fada 	bl	8009374 <vPortEnterCritical>
 8009dc0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009dc4:	b25b      	sxtb	r3, r3
 8009dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dca:	d00d      	beq.n	8009de8 <vQueueWaitForMessageRestricted+0x34>
 8009dcc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009dd0:	b25b      	sxtb	r3, r3
 8009dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd6:	d00b      	beq.n	8009df0 <vQueueWaitForMessageRestricted+0x3c>
 8009dd8:	f7ff faee 	bl	80093b8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009ddc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009dde:	b15b      	cbz	r3, 8009df8 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009de0:	4620      	mov	r0, r4
 8009de2:	f7ff fc84 	bl	80096ee <prvUnlockQueue>
	}
 8009de6:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8009de8:	2300      	movs	r3, #0
 8009dea:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8009dee:	e7ed      	b.n	8009dcc <vQueueWaitForMessageRestricted+0x18>
 8009df0:	2300      	movs	r3, #0
 8009df2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8009df6:	e7ef      	b.n	8009dd8 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009df8:	4632      	mov	r2, r6
 8009dfa:	4629      	mov	r1, r5
 8009dfc:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8009e00:	f003 f886 	bl	800cf10 <vTaskPlaceOnEventListRestricted>
 8009e04:	e7ec      	b.n	8009de0 <vQueueWaitForMessageRestricted+0x2c>

08009e06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009e06:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009e08:	2003      	movs	r0, #3
 8009e0a:	f000 ffb1 	bl	800ad70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009e0e:	200f      	movs	r0, #15
 8009e10:	f002 fc12 	bl	800c638 <HAL_InitTick>
 8009e14:	b110      	cbz	r0, 8009e1c <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 8009e16:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8009e18:	4620      	mov	r0, r4
 8009e1a:	bd10      	pop	{r4, pc}
 8009e1c:	4604      	mov	r4, r0
    HAL_MspInit();
 8009e1e:	f001 f9eb 	bl	800b1f8 <HAL_MspInit>
 8009e22:	e7f9      	b.n	8009e18 <HAL_Init+0x12>

08009e24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8009e24:	4b03      	ldr	r3, [pc, #12]	@ (8009e34 <HAL_IncTick+0x10>)
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	4a03      	ldr	r2, [pc, #12]	@ (8009e38 <HAL_IncTick+0x14>)
 8009e2a:	6811      	ldr	r1, [r2, #0]
 8009e2c:	440b      	add	r3, r1
 8009e2e:	6013      	str	r3, [r2, #0]
}
 8009e30:	4770      	bx	lr
 8009e32:	bf00      	nop
 8009e34:	20000004 	.word	0x20000004
 8009e38:	20003ba0 	.word	0x20003ba0

08009e3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8009e3c:	4b01      	ldr	r3, [pc, #4]	@ (8009e44 <HAL_GetTick+0x8>)
 8009e3e:	6818      	ldr	r0, [r3, #0]
}
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	20003ba0 	.word	0x20003ba0

08009e48 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009e48:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009e4a:	3030      	adds	r0, #48	@ 0x30
 8009e4c:	0a0b      	lsrs	r3, r1, #8
 8009e4e:	009b      	lsls	r3, r3, #2
 8009e50:	f003 030c 	and.w	r3, r3, #12
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009e54:	58c4      	ldr	r4, [r0, r3]
 8009e56:	f001 011f 	and.w	r1, r1, #31
 8009e5a:	f04f 0c1f 	mov.w	ip, #31
 8009e5e:	fa0c fc01 	lsl.w	ip, ip, r1
 8009e62:	ea24 0c0c 	bic.w	ip, r4, ip
 8009e66:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8009e6a:	408a      	lsls	r2, r1
 8009e6c:	ea4c 0202 	orr.w	r2, ip, r2
 8009e70:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009e72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e76:	4770      	bx	lr

08009e78 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009e78:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8009e7a:	3014      	adds	r0, #20
 8009e7c:	0e4b      	lsrs	r3, r1, #25
 8009e7e:	009b      	lsls	r3, r3, #2
 8009e80:	f003 0304 	and.w	r3, r3, #4
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009e84:	58c4      	ldr	r4, [r0, r3]
 8009e86:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8009e8a:	f04f 0c07 	mov.w	ip, #7
 8009e8e:	fa0c fc01 	lsl.w	ip, ip, r1
 8009e92:	ea24 0c0c 	bic.w	ip, r4, ip
 8009e96:	408a      	lsls	r2, r1
 8009e98:	ea4c 0202 	orr.w	r2, ip, r2
 8009e9c:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009ea4:	b530      	push	{r4, r5, lr}
 8009ea6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8009eac:	2800      	cmp	r0, #0
 8009eae:	f000 80d0 	beq.w	800a052 <HAL_ADC_Init+0x1ae>
 8009eb2:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009eb4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8009eb6:	b313      	cbz	r3, 8009efe <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009eb8:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009eba:	689a      	ldr	r2, [r3, #8]
 8009ebc:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8009ec0:	d005      	beq.n	8009ece <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009ec2:	689a      	ldr	r2, [r3, #8]
 8009ec4:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 8009ec8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8009ecc:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009ece:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009ed0:	6893      	ldr	r3, [r2, #8]
 8009ed2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8009ed6:	d11f      	bne.n	8009f18 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8009ed8:	6893      	ldr	r3, [r2, #8]
 8009eda:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009ede:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ee6:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009ee8:	4b5b      	ldr	r3, [pc, #364]	@ (800a058 <HAL_ADC_Init+0x1b4>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	099b      	lsrs	r3, r3, #6
 8009eee:	4a5b      	ldr	r2, [pc, #364]	@ (800a05c <HAL_ADC_Init+0x1b8>)
 8009ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ef4:	099b      	lsrs	r3, r3, #6
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	005b      	lsls	r3, r3, #1
 8009efa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009efc:	e009      	b.n	8009f12 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8009efe:	f001 f99b 	bl	800b238 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8009f02:	2300      	movs	r3, #0
 8009f04:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8009f06:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8009f0a:	e7d5      	b.n	8009eb8 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8009f0c:	9b01      	ldr	r3, [sp, #4]
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009f12:	9b01      	ldr	r3, [sp, #4]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d1f9      	bne.n	8009f0c <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009f18:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009f1a:	6893      	ldr	r3, [r2, #8]
 8009f1c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8009f20:	d170      	bne.n	800a004 <HAL_ADC_Init+0x160>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009f22:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009f24:	f043 0310 	orr.w	r3, r3, #16
 8009f28:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009f2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f2c:	f043 0301 	orr.w	r3, r3, #1
 8009f30:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8009f32:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009f34:	6893      	ldr	r3, [r2, #8]
 8009f36:	f013 0304 	ands.w	r3, r3, #4
 8009f3a:	d000      	beq.n	8009f3e <HAL_ADC_Init+0x9a>
 8009f3c:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009f3e:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8009f40:	f011 0f10 	tst.w	r1, #16
 8009f44:	d17e      	bne.n	800a044 <HAL_ADC_Init+0x1a0>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d17c      	bne.n	800a044 <HAL_ADC_Init+0x1a0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009f4a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009f4c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009f50:	f043 0302 	orr.w	r3, r3, #2
 8009f54:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009f56:	6893      	ldr	r3, [r2, #8]
 8009f58:	f013 0f01 	tst.w	r3, #1
 8009f5c:	d10b      	bne.n	8009f76 <HAL_ADC_Init+0xd2>
 8009f5e:	4b40      	ldr	r3, [pc, #256]	@ (800a060 <HAL_ADC_Init+0x1bc>)
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	f013 0f01 	tst.w	r3, #1
 8009f66:	d106      	bne.n	8009f76 <HAL_ADC_Init+0xd2>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009f68:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8009f6a:	493e      	ldr	r1, [pc, #248]	@ (800a064 <HAL_ADC_Init+0x1c0>)
 8009f6c:	688a      	ldr	r2, [r1, #8]
 8009f6e:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8009f72:	4313      	orrs	r3, r2
 8009f74:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009f76:	7e62      	ldrb	r2, [r4, #25]
                 hadc->Init.Overrun                                                     |
 8009f78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009f7a:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 8009f7e:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 8009f80:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 8009f82:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 8009f84:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009f86:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009f8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009f8e:	2a01      	cmp	r2, #1
 8009f90:	d03a      	beq.n	800a008 <HAL_ADC_Init+0x164>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009f92:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009f94:	b122      	cbz	r2, 8009fa0 <HAL_ADC_Init+0xfc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009f96:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8009f9a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009f9c:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009f9e:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009fa0:	6821      	ldr	r1, [r4, #0]
 8009fa2:	68cd      	ldr	r5, [r1, #12]
 8009fa4:	4a30      	ldr	r2, [pc, #192]	@ (800a068 <HAL_ADC_Init+0x1c4>)
 8009fa6:	402a      	ands	r2, r5
 8009fa8:	431a      	orrs	r2, r3
 8009faa:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009fac:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009fae:	6893      	ldr	r3, [r2, #8]
 8009fb0:	f013 0308 	ands.w	r3, r3, #8
 8009fb4:	d000      	beq.n	8009fb8 <HAL_ADC_Init+0x114>
 8009fb6:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009fb8:	b9ab      	cbnz	r3, 8009fe6 <HAL_ADC_Init+0x142>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009fba:	7e23      	ldrb	r3, [r4, #24]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009fbc:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8009fc0:	0049      	lsls	r1, r1, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009fc2:	ea41 3183 	orr.w	r1, r1, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009fc6:	68d3      	ldr	r3, [r2, #12]
 8009fc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009fcc:	f023 0302 	bic.w	r3, r3, #2
 8009fd0:	430b      	orrs	r3, r1
 8009fd2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8009fd4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d01a      	beq.n	800a012 <HAL_ADC_Init+0x16e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009fdc:	6822      	ldr	r2, [r4, #0]
 8009fde:	6913      	ldr	r3, [r2, #16]
 8009fe0:	f023 0301 	bic.w	r3, r3, #1
 8009fe4:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009fe6:	6923      	ldr	r3, [r4, #16]
 8009fe8:	2b01      	cmp	r3, #1
 8009fea:	d022      	beq.n	800a032 <HAL_ADC_Init+0x18e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009fec:	6822      	ldr	r2, [r4, #0]
 8009fee:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8009ff0:	f023 030f 	bic.w	r3, r3, #15
 8009ff4:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009ff6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009ff8:	f023 0303 	bic.w	r3, r3, #3
 8009ffc:	f043 0301 	orr.w	r3, r3, #1
 800a000:	6563      	str	r3, [r4, #84]	@ 0x54
 800a002:	e024      	b.n	800a04e <HAL_ADC_Init+0x1aa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a004:	2000      	movs	r0, #0
 800a006:	e795      	b.n	8009f34 <HAL_ADC_Init+0x90>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a008:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800a00a:	3a01      	subs	r2, #1
 800a00c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800a010:	e7bf      	b.n	8009f92 <HAL_ADC_Init+0xee>
        MODIFY_REG(hadc->Instance->CFGR2,
 800a012:	6821      	ldr	r1, [r4, #0]
 800a014:	690b      	ldr	r3, [r1, #16]
 800a016:	f36f 038a 	bfc	r3, #2, #9
 800a01a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800a01c:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800a01e:	432a      	orrs	r2, r5
 800a020:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 800a022:	432a      	orrs	r2, r5
 800a024:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800a026:	432a      	orrs	r2, r5
 800a028:	4313      	orrs	r3, r2
 800a02a:	f043 0301 	orr.w	r3, r3, #1
 800a02e:	610b      	str	r3, [r1, #16]
 800a030:	e7d9      	b.n	8009fe6 <HAL_ADC_Init+0x142>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a032:	6821      	ldr	r1, [r4, #0]
 800a034:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800a036:	f023 030f 	bic.w	r3, r3, #15
 800a03a:	69e2      	ldr	r2, [r4, #28]
 800a03c:	3a01      	subs	r2, #1
 800a03e:	4313      	orrs	r3, r2
 800a040:	630b      	str	r3, [r1, #48]	@ 0x30
 800a042:	e7d8      	b.n	8009ff6 <HAL_ADC_Init+0x152>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a044:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a046:	f043 0310 	orr.w	r3, r3, #16
 800a04a:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800a04c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800a04e:	b003      	add	sp, #12
 800a050:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 800a052:	2001      	movs	r0, #1
 800a054:	e7fb      	b.n	800a04e <HAL_ADC_Init+0x1aa>
 800a056:	bf00      	nop
 800a058:	2000000c 	.word	0x2000000c
 800a05c:	053e2d63 	.word	0x053e2d63
 800a060:	50040000 	.word	0x50040000
 800a064:	50040300 	.word	0x50040300
 800a068:	fff0c007 	.word	0xfff0c007

0800a06c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800a06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a06e:	4604      	mov	r4, r0
 800a070:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800a072:	6945      	ldr	r5, [r0, #20]
 800a074:	2d08      	cmp	r5, #8
 800a076:	d005      	beq.n	800a084 <HAL_ADC_PollForConversion+0x18>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800a078:	6803      	ldr	r3, [r0, #0]
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	f013 0f01 	tst.w	r3, #1
 800a080:	d11e      	bne.n	800a0c0 <HAL_ADC_PollForConversion+0x54>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800a082:	2504      	movs	r5, #4
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800a084:	f7ff feda 	bl	8009e3c <HAL_GetTick>
 800a088:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	422a      	tst	r2, r5
 800a090:	d11c      	bne.n	800a0cc <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800a092:	f1b6 3fff 	cmp.w	r6, #4294967295
 800a096:	d0f8      	beq.n	800a08a <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800a098:	f7ff fed0 	bl	8009e3c <HAL_GetTick>
 800a09c:	1bc3      	subs	r3, r0, r7
 800a09e:	42b3      	cmp	r3, r6
 800a0a0:	d801      	bhi.n	800a0a6 <HAL_ADC_PollForConversion+0x3a>
 800a0a2:	2e00      	cmp	r6, #0
 800a0a4:	d1f1      	bne.n	800a08a <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	422b      	tst	r3, r5
 800a0ac:	d1ed      	bne.n	800a08a <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800a0ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a0b0:	f043 0304 	orr.w	r3, r3, #4
 800a0b4:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 800a0bc:	2003      	movs	r0, #3
 800a0be:	e004      	b.n	800a0ca <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a0c0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800a0c2:	f043 0320 	orr.w	r3, r3, #32
 800a0c6:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 800a0c8:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800a0ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a0cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a0d2:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800a0d4:	68da      	ldr	r2, [r3, #12]
 800a0d6:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800a0da:	d111      	bne.n	800a100 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800a0dc:	7e62      	ldrb	r2, [r4, #25]
 800a0de:	b97a      	cbnz	r2, 800a100 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a0e0:	681a      	ldr	r2, [r3, #0]
 800a0e2:	f012 0f08 	tst.w	r2, #8
 800a0e6:	d00b      	beq.n	800a100 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a0e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a0ee:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a0f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0f2:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800a0f6:	d103      	bne.n	800a100 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a0f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0fa:	f042 0201 	orr.w	r2, r2, #1
 800a0fe:	6562      	str	r2, [r4, #84]	@ 0x54
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a100:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800a102:	2d08      	cmp	r5, #8
 800a104:	d006      	beq.n	800a114 <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800a106:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800a10a:	d107      	bne.n	800a11c <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800a10c:	220c      	movs	r2, #12
 800a10e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a110:	2000      	movs	r0, #0
 800a112:	e7da      	b.n	800a0ca <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800a114:	2208      	movs	r2, #8
 800a116:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a118:	2000      	movs	r0, #0
 800a11a:	e7d6      	b.n	800a0ca <HAL_ADC_PollForConversion+0x5e>
 800a11c:	2000      	movs	r0, #0
 800a11e:	e7d4      	b.n	800a0ca <HAL_ADC_PollForConversion+0x5e>

0800a120 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800a120:	6803      	ldr	r3, [r0, #0]
 800a122:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 800a124:	4770      	bx	lr
	...

0800a128 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a12a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a12c:	2300      	movs	r3, #0
 800a12e:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a130:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800a134:	2b01      	cmp	r3, #1
 800a136:	f000 8203 	beq.w	800a540 <HAL_ADC_ConfigChannel+0x418>
 800a13a:	4604      	mov	r4, r0
 800a13c:	460d      	mov	r5, r1
 800a13e:	2301      	movs	r3, #1
 800a140:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a144:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a146:	6883      	ldr	r3, [r0, #8]
 800a148:	f013 0f04 	tst.w	r3, #4
 800a14c:	d009      	beq.n	800a162 <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a14e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a150:	f043 0320 	orr.w	r3, r3, #32
 800a154:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800a156:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a158:	2300      	movs	r3, #0
 800a15a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800a15e:	b003      	add	sp, #12
 800a160:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint32_t config_rank = pConfig->Rank;
 800a162:	6849      	ldr	r1, [r1, #4]
    if (pConfig->Rank <= 5U)
 800a164:	2905      	cmp	r1, #5
 800a166:	d807      	bhi.n	800a178 <HAL_ADC_ConfigChannel+0x50>
      switch (pConfig->Rank)
 800a168:	3902      	subs	r1, #2
 800a16a:	2903      	cmp	r1, #3
 800a16c:	d84e      	bhi.n	800a20c <HAL_ADC_ConfigChannel+0xe4>
 800a16e:	e8df f001 	tbb	[pc, r1]
 800a172:	4f02      	.short	0x4f02
 800a174:	4a48      	.short	0x4a48
 800a176:	210c      	movs	r1, #12
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800a178:	682a      	ldr	r2, [r5, #0]
 800a17a:	f7ff fe65 	bl	8009e48 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a17e:	6820      	ldr	r0, [r4, #0]
 800a180:	6883      	ldr	r3, [r0, #8]
 800a182:	f013 0304 	ands.w	r3, r3, #4
 800a186:	d000      	beq.n	800a18a <HAL_ADC_ConfigChannel+0x62>
 800a188:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a18a:	6882      	ldr	r2, [r0, #8]
 800a18c:	f012 0208 	ands.w	r2, r2, #8
 800a190:	d000      	beq.n	800a194 <HAL_ADC_ConfigChannel+0x6c>
 800a192:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a194:	b90b      	cbnz	r3, 800a19a <HAL_ADC_ConfigChannel+0x72>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a196:	2a00      	cmp	r2, #0
 800a198:	d03c      	beq.n	800a214 <HAL_ADC_ConfigChannel+0xec>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a19a:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a19c:	6893      	ldr	r3, [r2, #8]
 800a19e:	f013 0f01 	tst.w	r3, #1
 800a1a2:	d117      	bne.n	800a1d4 <HAL_ADC_ConfigChannel+0xac>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800a1a8:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 800a1ac:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800a1b0:	ea21 0106 	bic.w	r1, r1, r6
 800a1b4:	f000 0c18 	and.w	ip, r0, #24
 800a1b8:	48a8      	ldr	r0, [pc, #672]	@ (800a45c <HAL_ADC_ConfigChannel+0x334>)
 800a1ba:	fa20 f00c 	lsr.w	r0, r0, ip
 800a1be:	4003      	ands	r3, r0
 800a1c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1c4:	430b      	orrs	r3, r1
 800a1c6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800a1ca:	68ea      	ldr	r2, [r5, #12]
 800a1cc:	4ba4      	ldr	r3, [pc, #656]	@ (800a460 <HAL_ADC_ConfigChannel+0x338>)
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	f000 80a5 	beq.w	800a31e <HAL_ADC_ConfigChannel+0x1f6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a1d4:	682b      	ldr	r3, [r5, #0]
 800a1d6:	4aa3      	ldr	r2, [pc, #652]	@ (800a464 <HAL_ADC_ConfigChannel+0x33c>)
 800a1d8:	4213      	tst	r3, r2
 800a1da:	f000 81ad 	beq.w	800a538 <HAL_ADC_ConfigChannel+0x410>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800a1de:	4aa2      	ldr	r2, [pc, #648]	@ (800a468 <HAL_ADC_ConfigChannel+0x340>)
 800a1e0:	6892      	ldr	r2, [r2, #8]
 800a1e2:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a1e6:	49a1      	ldr	r1, [pc, #644]	@ (800a46c <HAL_ADC_ConfigChannel+0x344>)
 800a1e8:	428b      	cmp	r3, r1
 800a1ea:	f000 8158 	beq.w	800a49e <HAL_ADC_ConfigChannel+0x376>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a1ee:	49a0      	ldr	r1, [pc, #640]	@ (800a470 <HAL_ADC_ConfigChannel+0x348>)
 800a1f0:	428b      	cmp	r3, r1
 800a1f2:	f000 817a 	beq.w	800a4ea <HAL_ADC_ConfigChannel+0x3c2>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a1f6:	499f      	ldr	r1, [pc, #636]	@ (800a474 <HAL_ADC_ConfigChannel+0x34c>)
 800a1f8:	428b      	cmp	r3, r1
 800a1fa:	f000 818a 	beq.w	800a512 <HAL_ADC_ConfigChannel+0x3ea>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a1fe:	2000      	movs	r0, #0
 800a200:	e7aa      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
          config_rank = ADC_REGULAR_RANK_4;
 800a202:	2118      	movs	r1, #24
          break;
 800a204:	e7b8      	b.n	800a178 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_5;
 800a206:	f44f 7180 	mov.w	r1, #256	@ 0x100
          break;
 800a20a:	e7b5      	b.n	800a178 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_1;
 800a20c:	2106      	movs	r1, #6
          break;
 800a20e:	e7b3      	b.n	800a178 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_3;
 800a210:	2112      	movs	r1, #18
 800a212:	e7b1      	b.n	800a178 <HAL_ADC_ConfigChannel+0x50>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a214:	68aa      	ldr	r2, [r5, #8]
 800a216:	6829      	ldr	r1, [r5, #0]
 800a218:	f7ff fe2e 	bl	8009e78 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800a21c:	6969      	ldr	r1, [r5, #20]
 800a21e:	6822      	ldr	r2, [r4, #0]
 800a220:	68d3      	ldr	r3, [r2, #12]
 800a222:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a226:	005b      	lsls	r3, r3, #1
 800a228:	4099      	lsls	r1, r3
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a22a:	6928      	ldr	r0, [r5, #16]
 800a22c:	2804      	cmp	r0, #4
 800a22e:	d00e      	beq.n	800a24e <HAL_ADC_ConfigChannel+0x126>
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800a230:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a232:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 800a234:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 800a238:	4b8f      	ldr	r3, [pc, #572]	@ (800a478 <HAL_ADC_ConfigChannel+0x350>)
 800a23a:	403b      	ands	r3, r7
 800a23c:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 800a240:	4331      	orrs	r1, r6
 800a242:	430b      	orrs	r3, r1
 800a244:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a248:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800a24c:	e7a5      	b.n	800a19a <HAL_ADC_ConfigChannel+0x72>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800a24e:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800a250:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a252:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a256:	682b      	ldr	r3, [r5, #0]
 800a258:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800a25c:	bb80      	cbnz	r0, 800a2c0 <HAL_ADC_ConfigChannel+0x198>
 800a25e:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a262:	4299      	cmp	r1, r3
 800a264:	d034      	beq.n	800a2d0 <HAL_ADC_ConfigChannel+0x1a8>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a266:	6821      	ldr	r1, [r4, #0]
 800a268:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800a26a:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 800a26c:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a270:	682b      	ldr	r3, [r5, #0]
 800a272:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800a276:	bb80      	cbnz	r0, 800a2da <HAL_ADC_ConfigChannel+0x1b2>
 800a278:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d034      	beq.n	800a2ea <HAL_ADC_ConfigChannel+0x1c2>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a280:	6821      	ldr	r1, [r4, #0]
 800a282:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800a284:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 800a286:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a28a:	682b      	ldr	r3, [r5, #0]
 800a28c:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800a290:	bb80      	cbnz	r0, 800a2f4 <HAL_ADC_ConfigChannel+0x1cc>
 800a292:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a296:	429a      	cmp	r2, r3
 800a298:	d034      	beq.n	800a304 <HAL_ADC_ConfigChannel+0x1dc>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a29a:	6821      	ldr	r1, [r4, #0]
 800a29c:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800a29e:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 800a2a0:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a2a4:	682b      	ldr	r3, [r5, #0]
 800a2a6:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800a2aa:	bb80      	cbnz	r0, 800a30e <HAL_ADC_ConfigChannel+0x1e6>
 800a2ac:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	f47f af72 	bne.w	800a19a <HAL_ADC_ConfigChannel+0x72>
  MODIFY_REG(*preg,
 800a2b6:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800a2b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2bc:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 800a2be:	e76c      	b.n	800a19a <HAL_ADC_ConfigChannel+0x72>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2c0:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a2c4:	b113      	cbz	r3, 800a2cc <HAL_ADC_ConfigChannel+0x1a4>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800a2c6:	fab3 f383 	clz	r3, r3
 800a2ca:	e7ca      	b.n	800a262 <HAL_ADC_ConfigChannel+0x13a>
    return 32U;
 800a2cc:	2320      	movs	r3, #32
 800a2ce:	e7c8      	b.n	800a262 <HAL_ADC_ConfigChannel+0x13a>
  MODIFY_REG(*preg,
 800a2d0:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800a2d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2d6:	6613      	str	r3, [r2, #96]	@ 0x60
}
 800a2d8:	e7c5      	b.n	800a266 <HAL_ADC_ConfigChannel+0x13e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2da:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800a2de:	b113      	cbz	r3, 800a2e6 <HAL_ADC_ConfigChannel+0x1be>
  return __builtin_clz(value);
 800a2e0:	fab3 f383 	clz	r3, r3
 800a2e4:	e7ca      	b.n	800a27c <HAL_ADC_ConfigChannel+0x154>
    return 32U;
 800a2e6:	2320      	movs	r3, #32
 800a2e8:	e7c8      	b.n	800a27c <HAL_ADC_ConfigChannel+0x154>
  MODIFY_REG(*preg,
 800a2ea:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800a2ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a2f0:	664b      	str	r3, [r1, #100]	@ 0x64
}
 800a2f2:	e7c5      	b.n	800a280 <HAL_ADC_ConfigChannel+0x158>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2f4:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800a2f8:	b113      	cbz	r3, 800a300 <HAL_ADC_ConfigChannel+0x1d8>
  return __builtin_clz(value);
 800a2fa:	fab3 f383 	clz	r3, r3
 800a2fe:	e7ca      	b.n	800a296 <HAL_ADC_ConfigChannel+0x16e>
    return 32U;
 800a300:	2320      	movs	r3, #32
 800a302:	e7c8      	b.n	800a296 <HAL_ADC_ConfigChannel+0x16e>
  MODIFY_REG(*preg,
 800a304:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800a306:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a30a:	668b      	str	r3, [r1, #104]	@ 0x68
}
 800a30c:	e7c5      	b.n	800a29a <HAL_ADC_ConfigChannel+0x172>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a30e:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800a312:	b113      	cbz	r3, 800a31a <HAL_ADC_ConfigChannel+0x1f2>
  return __builtin_clz(value);
 800a314:	fab3 f383 	clz	r3, r3
 800a318:	e7ca      	b.n	800a2b0 <HAL_ADC_ConfigChannel+0x188>
    return 32U;
 800a31a:	2320      	movs	r3, #32
 800a31c:	e7c8      	b.n	800a2b0 <HAL_ADC_ConfigChannel+0x188>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a31e:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a320:	682b      	ldr	r3, [r5, #0]
 800a322:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800a326:	bb3e      	cbnz	r6, 800a378 <HAL_ADC_ConfigChannel+0x250>
 800a328:	0e9a      	lsrs	r2, r3, #26
 800a32a:	3201      	adds	r2, #1
 800a32c:	f002 021f 	and.w	r2, r2, #31
 800a330:	2a09      	cmp	r2, #9
 800a332:	bf8c      	ite	hi
 800a334:	2200      	movhi	r2, #0
 800a336:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a338:	2a00      	cmp	r2, #0
 800a33a:	d055      	beq.n	800a3e8 <HAL_ADC_ConfigChannel+0x2c0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a33c:	bb5e      	cbnz	r6, 800a396 <HAL_ADC_ConfigChannel+0x26e>
 800a33e:	0e99      	lsrs	r1, r3, #26
 800a340:	3101      	adds	r1, #1
 800a342:	0689      	lsls	r1, r1, #26
 800a344:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800a348:	bb8e      	cbnz	r6, 800a3ae <HAL_ADC_ConfigChannel+0x286>
 800a34a:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800a34e:	f10c 0c01 	add.w	ip, ip, #1
 800a352:	f00c 0c1f 	and.w	ip, ip, #31
 800a356:	2201      	movs	r2, #1
 800a358:	fa02 f20c 	lsl.w	r2, r2, ip
 800a35c:	4311      	orrs	r1, r2
 800a35e:	bbae      	cbnz	r6, 800a3cc <HAL_ADC_ConfigChannel+0x2a4>
 800a360:	0e9b      	lsrs	r3, r3, #26
 800a362:	3301      	adds	r3, #1
 800a364:	f003 031f 	and.w	r3, r3, #31
 800a368:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a36c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a36e:	4319      	orrs	r1, r3
 800a370:	68aa      	ldr	r2, [r5, #8]
 800a372:	f7ff fd81 	bl	8009e78 <LL_ADC_SetChannelSamplingTime>
 800a376:	e72d      	b.n	800a1d4 <HAL_ADC_ConfigChannel+0xac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a378:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800a37c:	b14a      	cbz	r2, 800a392 <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 800a37e:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a382:	3201      	adds	r2, #1
 800a384:	f002 021f 	and.w	r2, r2, #31
 800a388:	2a09      	cmp	r2, #9
 800a38a:	bf8c      	ite	hi
 800a38c:	2200      	movhi	r2, #0
 800a38e:	2201      	movls	r2, #1
 800a390:	e7d2      	b.n	800a338 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 800a392:	2220      	movs	r2, #32
 800a394:	e7f5      	b.n	800a382 <HAL_ADC_ConfigChannel+0x25a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a396:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800a39a:	b131      	cbz	r1, 800a3aa <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 800a39c:	fab1 f181 	clz	r1, r1
 800a3a0:	3101      	adds	r1, #1
 800a3a2:	0689      	lsls	r1, r1, #26
 800a3a4:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800a3a8:	e7ce      	b.n	800a348 <HAL_ADC_ConfigChannel+0x220>
    return 32U;
 800a3aa:	2120      	movs	r1, #32
 800a3ac:	e7f8      	b.n	800a3a0 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3ae:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800a3b2:	b14a      	cbz	r2, 800a3c8 <HAL_ADC_ConfigChannel+0x2a0>
  return __builtin_clz(value);
 800a3b4:	fab2 f282 	clz	r2, r2
 800a3b8:	3201      	adds	r2, #1
 800a3ba:	f002 021f 	and.w	r2, r2, #31
 800a3be:	f04f 0c01 	mov.w	ip, #1
 800a3c2:	fa0c f202 	lsl.w	r2, ip, r2
 800a3c6:	e7c9      	b.n	800a35c <HAL_ADC_ConfigChannel+0x234>
    return 32U;
 800a3c8:	2220      	movs	r2, #32
 800a3ca:	e7f5      	b.n	800a3b8 <HAL_ADC_ConfigChannel+0x290>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3cc:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800a3d0:	b143      	cbz	r3, 800a3e4 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800a3d2:	fab3 f383 	clz	r3, r3
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	f003 031f 	and.w	r3, r3, #31
 800a3dc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a3e0:	051b      	lsls	r3, r3, #20
 800a3e2:	e7c4      	b.n	800a36e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800a3e4:	2320      	movs	r3, #32
 800a3e6:	e7f6      	b.n	800a3d6 <HAL_ADC_ConfigChannel+0x2ae>
 800a3e8:	b9e6      	cbnz	r6, 800a424 <HAL_ADC_ConfigChannel+0x2fc>
 800a3ea:	0e99      	lsrs	r1, r3, #26
 800a3ec:	3101      	adds	r1, #1
 800a3ee:	0689      	lsls	r1, r1, #26
 800a3f0:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800a3f4:	bb16      	cbnz	r6, 800a43c <HAL_ADC_ConfigChannel+0x314>
 800a3f6:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800a3fa:	f10c 0c01 	add.w	ip, ip, #1
 800a3fe:	f00c 0c1f 	and.w	ip, ip, #31
 800a402:	2201      	movs	r2, #1
 800a404:	fa02 f20c 	lsl.w	r2, r2, ip
 800a408:	4311      	orrs	r1, r2
 800a40a:	bbbe      	cbnz	r6, 800a47c <HAL_ADC_ConfigChannel+0x354>
 800a40c:	0e9b      	lsrs	r3, r3, #26
 800a40e:	3301      	adds	r3, #1
 800a410:	f003 031f 	and.w	r3, r3, #31
 800a414:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a418:	3b1e      	subs	r3, #30
 800a41a:	051b      	lsls	r3, r3, #20
 800a41c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a420:	4319      	orrs	r1, r3
 800a422:	e7a5      	b.n	800a370 <HAL_ADC_ConfigChannel+0x248>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a424:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800a428:	b131      	cbz	r1, 800a438 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800a42a:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a42e:	3101      	adds	r1, #1
 800a430:	0689      	lsls	r1, r1, #26
 800a432:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800a436:	e7dd      	b.n	800a3f4 <HAL_ADC_ConfigChannel+0x2cc>
    return 32U;
 800a438:	2120      	movs	r1, #32
 800a43a:	e7f8      	b.n	800a42e <HAL_ADC_ConfigChannel+0x306>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a43c:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800a440:	b14a      	cbz	r2, 800a456 <HAL_ADC_ConfigChannel+0x32e>
  return __builtin_clz(value);
 800a442:	fab2 f282 	clz	r2, r2
 800a446:	3201      	adds	r2, #1
 800a448:	f002 021f 	and.w	r2, r2, #31
 800a44c:	f04f 0c01 	mov.w	ip, #1
 800a450:	fa0c f202 	lsl.w	r2, ip, r2
 800a454:	e7d8      	b.n	800a408 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 800a456:	2220      	movs	r2, #32
 800a458:	e7f5      	b.n	800a446 <HAL_ADC_ConfigChannel+0x31e>
 800a45a:	bf00      	nop
 800a45c:	0007ffff 	.word	0x0007ffff
 800a460:	407f0000 	.word	0x407f0000
 800a464:	80080000 	.word	0x80080000
 800a468:	50040300 	.word	0x50040300
 800a46c:	c7520000 	.word	0xc7520000
 800a470:	cb840000 	.word	0xcb840000
 800a474:	80000001 	.word	0x80000001
 800a478:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a47c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800a480:	b15b      	cbz	r3, 800a49a <HAL_ADC_ConfigChannel+0x372>
  return __builtin_clz(value);
 800a482:	fab3 f383 	clz	r3, r3
 800a486:	3301      	adds	r3, #1
 800a488:	f003 031f 	and.w	r3, r3, #31
 800a48c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a490:	3b1e      	subs	r3, #30
 800a492:	051b      	lsls	r3, r3, #20
 800a494:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a498:	e7c2      	b.n	800a420 <HAL_ADC_ConfigChannel+0x2f8>
    return 32U;
 800a49a:	2320      	movs	r3, #32
 800a49c:	e7f3      	b.n	800a486 <HAL_ADC_ConfigChannel+0x35e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a49e:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 800a4a2:	f47f aea4 	bne.w	800a1ee <HAL_ADC_ConfigChannel+0xc6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a4a6:	6822      	ldr	r2, [r4, #0]
 800a4a8:	4b26      	ldr	r3, [pc, #152]	@ (800a544 <HAL_ADC_ConfigChannel+0x41c>)
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d001      	beq.n	800a4b2 <HAL_ADC_ConfigChannel+0x38a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	e652      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a4b2:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800a4b6:	4924      	ldr	r1, [pc, #144]	@ (800a548 <HAL_ADC_ConfigChannel+0x420>)
 800a4b8:	688a      	ldr	r2, [r1, #8]
 800a4ba:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	608b      	str	r3, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a4c2:	4b22      	ldr	r3, [pc, #136]	@ (800a54c <HAL_ADC_ConfigChannel+0x424>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	099b      	lsrs	r3, r3, #6
 800a4c8:	4a21      	ldr	r2, [pc, #132]	@ (800a550 <HAL_ADC_ConfigChannel+0x428>)
 800a4ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ce:	099b      	lsrs	r3, r3, #6
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a4d6:	009b      	lsls	r3, r3, #2
 800a4d8:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800a4da:	9b01      	ldr	r3, [sp, #4]
 800a4dc:	b11b      	cbz	r3, 800a4e6 <HAL_ADC_ConfigChannel+0x3be>
            wait_loop_index--;
 800a4de:	9b01      	ldr	r3, [sp, #4]
 800a4e0:	3b01      	subs	r3, #1
 800a4e2:	9301      	str	r3, [sp, #4]
 800a4e4:	e7f9      	b.n	800a4da <HAL_ADC_ConfigChannel+0x3b2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a4e6:	2000      	movs	r0, #0
 800a4e8:	e636      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a4ea:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 800a4ee:	f47f ae82 	bne.w	800a1f6 <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a4f2:	6822      	ldr	r2, [r4, #0]
 800a4f4:	4b13      	ldr	r3, [pc, #76]	@ (800a544 <HAL_ADC_ConfigChannel+0x41c>)
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d001      	beq.n	800a4fe <HAL_ADC_ConfigChannel+0x3d6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a4fa:	2000      	movs	r0, #0
 800a4fc:	e62c      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a4fe:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 800a502:	4911      	ldr	r1, [pc, #68]	@ (800a548 <HAL_ADC_ConfigChannel+0x420>)
 800a504:	688a      	ldr	r2, [r1, #8]
 800a506:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800a50a:	4313      	orrs	r3, r2
 800a50c:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a50e:	2000      	movs	r0, #0
}
 800a510:	e622      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a512:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 800a516:	d111      	bne.n	800a53c <HAL_ADC_ConfigChannel+0x414>
        if (ADC_VREFINT_INSTANCE(hadc))
 800a518:	6822      	ldr	r2, [r4, #0]
 800a51a:	4b0a      	ldr	r3, [pc, #40]	@ (800a544 <HAL_ADC_ConfigChannel+0x41c>)
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d001      	beq.n	800a524 <HAL_ADC_ConfigChannel+0x3fc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a520:	2000      	movs	r0, #0
 800a522:	e619      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a524:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800a528:	4907      	ldr	r1, [pc, #28]	@ (800a548 <HAL_ADC_ConfigChannel+0x420>)
 800a52a:	688a      	ldr	r2, [r1, #8]
 800a52c:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800a530:	4313      	orrs	r3, r2
 800a532:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a534:	2000      	movs	r0, #0
}
 800a536:	e60f      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
 800a538:	2000      	movs	r0, #0
 800a53a:	e60d      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
 800a53c:	2000      	movs	r0, #0
 800a53e:	e60b      	b.n	800a158 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 800a540:	2002      	movs	r0, #2
 800a542:	e60c      	b.n	800a15e <HAL_ADC_ConfigChannel+0x36>
 800a544:	50040000 	.word	0x50040000
 800a548:	50040300 	.word	0x50040300
 800a54c:	2000000c 	.word	0x2000000c
 800a550:	053e2d63 	.word	0x053e2d63

0800a554 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800a554:	b570      	push	{r4, r5, r6, lr}
 800a556:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a558:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a55a:	689a      	ldr	r2, [r3, #8]
 800a55c:	f012 0204 	ands.w	r2, r2, #4
 800a560:	d000      	beq.n	800a564 <ADC_ConversionStop+0x10>
 800a562:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a564:	6898      	ldr	r0, [r3, #8]
 800a566:	f010 0008 	ands.w	r0, r0, #8
 800a56a:	d000      	beq.n	800a56e <ADC_ConversionStop+0x1a>
 800a56c:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800a56e:	b90a      	cbnz	r2, 800a574 <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800a570:	2800      	cmp	r0, #0
 800a572:	d06d      	beq.n	800a650 <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800a574:	68da      	ldr	r2, [r3, #12]
 800a576:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800a57a:	d004      	beq.n	800a586 <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800a57c:	8b20      	ldrh	r0, [r4, #24]
 800a57e:	f240 1201 	movw	r2, #257	@ 0x101
 800a582:	4290      	cmp	r0, r2
 800a584:	d04e      	beq.n	800a624 <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800a586:	2902      	cmp	r1, #2
 800a588:	d012      	beq.n	800a5b0 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800a58a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a58c:	689a      	ldr	r2, [r3, #8]
 800a58e:	f012 0f04 	tst.w	r2, #4
 800a592:	d00b      	beq.n	800a5ac <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a594:	689a      	ldr	r2, [r3, #8]
 800a596:	f012 0f02 	tst.w	r2, #2
 800a59a:	d107      	bne.n	800a5ac <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 800a59c:	689a      	ldr	r2, [r3, #8]
 800a59e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a5a2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800a5a6:	f042 0210 	orr.w	r2, r2, #16
 800a5aa:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800a5ac:	2901      	cmp	r1, #1
 800a5ae:	d047      	beq.n	800a640 <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800a5b0:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a5b2:	689a      	ldr	r2, [r3, #8]
 800a5b4:	f012 0f08 	tst.w	r2, #8
 800a5b8:	d00b      	beq.n	800a5d2 <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a5ba:	689a      	ldr	r2, [r3, #8]
 800a5bc:	f012 0f02 	tst.w	r2, #2
 800a5c0:	d107      	bne.n	800a5d2 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 800a5c2:	689a      	ldr	r2, [r3, #8]
 800a5c4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a5c8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800a5cc:	f042 0220 	orr.w	r2, r2, #32
 800a5d0:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800a5d2:	2902      	cmp	r1, #2
 800a5d4:	d036      	beq.n	800a644 <ADC_ConversionStop+0xf0>
 800a5d6:	2903      	cmp	r1, #3
 800a5d8:	d136      	bne.n	800a648 <ADC_ConversionStop+0xf4>
 800a5da:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800a5dc:	f7ff fc2e 	bl	8009e3c <HAL_GetTick>
 800a5e0:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a5e2:	6823      	ldr	r3, [r4, #0]
 800a5e4:	689b      	ldr	r3, [r3, #8]
 800a5e6:	422b      	tst	r3, r5
 800a5e8:	d030      	beq.n	800a64c <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800a5ea:	f7ff fc27 	bl	8009e3c <HAL_GetTick>
 800a5ee:	1b80      	subs	r0, r0, r6
 800a5f0:	2805      	cmp	r0, #5
 800a5f2:	d9f6      	bls.n	800a5e2 <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	422b      	tst	r3, r5
 800a5fa:	d0f2      	beq.n	800a5e2 <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a5fc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a5fe:	f043 0310 	orr.w	r3, r3, #16
 800a602:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a604:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a606:	f043 0301 	orr.w	r3, r3, #1
 800a60a:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800a60c:	2001      	movs	r0, #1
 800a60e:	e01e      	b.n	800a64e <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a610:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a612:	f043 0310 	orr.w	r3, r3, #16
 800a616:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a618:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a61a:	f043 0301 	orr.w	r3, r3, #1
 800a61e:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 800a620:	2001      	movs	r0, #1
 800a622:	e014      	b.n	800a64e <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800a624:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800a626:	6819      	ldr	r1, [r3, #0]
 800a628:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800a62c:	d104      	bne.n	800a638 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800a62e:	4909      	ldr	r1, [pc, #36]	@ (800a654 <ADC_ConversionStop+0x100>)
 800a630:	428a      	cmp	r2, r1
 800a632:	d8ed      	bhi.n	800a610 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 800a634:	3201      	adds	r2, #1
 800a636:	e7f6      	b.n	800a626 <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800a638:	2240      	movs	r2, #64	@ 0x40
 800a63a:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800a63c:	2101      	movs	r1, #1
 800a63e:	e7a4      	b.n	800a58a <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a640:	2504      	movs	r5, #4
 800a642:	e7cb      	b.n	800a5dc <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800a644:	2508      	movs	r5, #8
 800a646:	e7c9      	b.n	800a5dc <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800a648:	2504      	movs	r5, #4
 800a64a:	e7c7      	b.n	800a5dc <ADC_ConversionStop+0x88>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800a64c:	2000      	movs	r0, #0
}
 800a64e:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800a650:	2000      	movs	r0, #0
 800a652:	e7fc      	b.n	800a64e <ADC_ConversionStop+0xfa>
 800a654:	a33fffff 	.word	0xa33fffff

0800a658 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a658:	b530      	push	{r4, r5, lr}
 800a65a:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a65c:	2300      	movs	r3, #0
 800a65e:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a660:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a662:	689a      	ldr	r2, [r3, #8]
 800a664:	f012 0f01 	tst.w	r2, #1
 800a668:	d158      	bne.n	800a71c <ADC_Enable+0xc4>
 800a66a:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a66c:	6899      	ldr	r1, [r3, #8]
 800a66e:	4a2d      	ldr	r2, [pc, #180]	@ (800a724 <ADC_Enable+0xcc>)
 800a670:	4211      	tst	r1, r2
 800a672:	d119      	bne.n	800a6a8 <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 800a674:	689a      	ldr	r2, [r3, #8]
 800a676:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a67a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800a67e:	f042 0201 	orr.w	r2, r2, #1
 800a682:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800a684:	4b28      	ldr	r3, [pc, #160]	@ (800a728 <ADC_Enable+0xd0>)
 800a686:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a688:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a68c:	d01c      	beq.n	800a6c8 <ADC_Enable+0x70>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a68e:	4b27      	ldr	r3, [pc, #156]	@ (800a72c <ADC_Enable+0xd4>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	099b      	lsrs	r3, r3, #6
 800a694:	4a26      	ldr	r2, [pc, #152]	@ (800a730 <ADC_Enable+0xd8>)
 800a696:	fba2 2303 	umull	r2, r3, r2, r3
 800a69a:	099b      	lsrs	r3, r3, #6
 800a69c:	3301      	adds	r3, #1
 800a69e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a6a2:	009b      	lsls	r3, r3, #2
 800a6a4:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800a6a6:	e00c      	b.n	800a6c2 <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a6a8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800a6aa:	f043 0310 	orr.w	r3, r3, #16
 800a6ae:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a6b0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800a6b2:	f043 0301 	orr.w	r3, r3, #1
 800a6b6:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800a6b8:	2001      	movs	r0, #1
 800a6ba:	e030      	b.n	800a71e <ADC_Enable+0xc6>
      {
        wait_loop_index--;
 800a6bc:	9b01      	ldr	r3, [sp, #4]
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800a6c2:	9b01      	ldr	r3, [sp, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d1f9      	bne.n	800a6bc <ADC_Enable+0x64>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a6c8:	f7ff fbb8 	bl	8009e3c <HAL_GetTick>
 800a6cc:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a6ce:	6823      	ldr	r3, [r4, #0]
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	f012 0f01 	tst.w	r2, #1
 800a6d6:	d11f      	bne.n	800a718 <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a6d8:	689a      	ldr	r2, [r3, #8]
 800a6da:	f012 0f01 	tst.w	r2, #1
 800a6de:	d107      	bne.n	800a6f0 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 800a6e0:	689a      	ldr	r2, [r3, #8]
 800a6e2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800a6e6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800a6ea:	f042 0201 	orr.w	r2, r2, #1
 800a6ee:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a6f0:	f7ff fba4 	bl	8009e3c <HAL_GetTick>
 800a6f4:	1b43      	subs	r3, r0, r5
 800a6f6:	2b02      	cmp	r3, #2
 800a6f8:	d9e9      	bls.n	800a6ce <ADC_Enable+0x76>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a6fa:	6823      	ldr	r3, [r4, #0]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f013 0f01 	tst.w	r3, #1
 800a702:	d1e4      	bne.n	800a6ce <ADC_Enable+0x76>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a704:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a706:	f043 0310 	orr.w	r3, r3, #16
 800a70a:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a70c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a70e:	f043 0301 	orr.w	r3, r3, #1
 800a712:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800a714:	2001      	movs	r0, #1
 800a716:	e002      	b.n	800a71e <ADC_Enable+0xc6>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a718:	2000      	movs	r0, #0
 800a71a:	e000      	b.n	800a71e <ADC_Enable+0xc6>
 800a71c:	2000      	movs	r0, #0
}
 800a71e:	b003      	add	sp, #12
 800a720:	bd30      	pop	{r4, r5, pc}
 800a722:	bf00      	nop
 800a724:	8000003f 	.word	0x8000003f
 800a728:	50040300 	.word	0x50040300
 800a72c:	2000000c 	.word	0x2000000c
 800a730:	053e2d63 	.word	0x053e2d63

0800a734 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a734:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a736:	689b      	ldr	r3, [r3, #8]
 800a738:	f013 0f04 	tst.w	r3, #4
 800a73c:	d13c      	bne.n	800a7b8 <HAL_ADC_Start+0x84>
{
 800a73e:	b510      	push	{r4, lr}
 800a740:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 800a742:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800a746:	2b01      	cmp	r3, #1
 800a748:	d038      	beq.n	800a7bc <HAL_ADC_Start+0x88>
 800a74a:	2301      	movs	r3, #1
 800a74c:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800a750:	f7ff ff82 	bl	800a658 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800a754:	bb60      	cbnz	r0, 800a7b0 <HAL_ADC_Start+0x7c>
      ADC_STATE_CLR_SET(hadc->State,
 800a756:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a758:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a75c:	f023 0301 	bic.w	r3, r3, #1
 800a760:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a764:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a766:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a768:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800a76c:	d01d      	beq.n	800a7aa <HAL_ADC_Start+0x76>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800a76e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a770:	f023 0306 	bic.w	r3, r3, #6
 800a774:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800a776:	6823      	ldr	r3, [r4, #0]
 800a778:	221c      	movs	r2, #28
 800a77a:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 800a77c:	2300      	movs	r3, #0
 800a77e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800a782:	6822      	ldr	r2, [r4, #0]
 800a784:	68d3      	ldr	r3, [r2, #12]
 800a786:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800a78a:	d005      	beq.n	800a798 <HAL_ADC_Start+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800a78c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a78e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a792:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a796:	6563      	str	r3, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 800a798:	6893      	ldr	r3, [r2, #8]
 800a79a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a79e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a7a2:	f043 0304 	orr.w	r3, r3, #4
 800a7a6:	6093      	str	r3, [r2, #8]
}
 800a7a8:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a7ae:	e7e2      	b.n	800a776 <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800a7b6:	e7f7      	b.n	800a7a8 <HAL_ADC_Start+0x74>
    tmp_hal_status = HAL_BUSY;
 800a7b8:	2002      	movs	r0, #2
}
 800a7ba:	4770      	bx	lr
    __HAL_LOCK(hadc);
 800a7bc:	2002      	movs	r0, #2
 800a7be:	e7f3      	b.n	800a7a8 <HAL_ADC_Start+0x74>

0800a7c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a7c0:	b538      	push	{r3, r4, r5, lr}
 800a7c2:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a7c4:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a7c6:	6893      	ldr	r3, [r2, #8]
 800a7c8:	f013 0302 	ands.w	r3, r3, #2
 800a7cc:	d000      	beq.n	800a7d0 <ADC_Disable+0x10>
 800a7ce:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a7d0:	6891      	ldr	r1, [r2, #8]
 800a7d2:	f011 0f01 	tst.w	r1, #1
 800a7d6:	d039      	beq.n	800a84c <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d139      	bne.n	800a850 <ADC_Disable+0x90>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a7dc:	6893      	ldr	r3, [r2, #8]
 800a7de:	f003 030d 	and.w	r3, r3, #13
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d009      	beq.n	800a7fa <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a7e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a7e8:	f043 0310 	orr.w	r3, r3, #16
 800a7ec:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a7ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a7f0:	f043 0301 	orr.w	r3, r3, #1
 800a7f4:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 800a7f6:	2001      	movs	r0, #1
 800a7f8:	e029      	b.n	800a84e <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 800a7fa:	6893      	ldr	r3, [r2, #8]
 800a7fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a800:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a804:	f043 0302 	orr.w	r3, r3, #2
 800a808:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	2203      	movs	r2, #3
 800a80e:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a810:	f7ff fb14 	bl	8009e3c <HAL_GetTick>
 800a814:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a816:	6823      	ldr	r3, [r4, #0]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	f013 0f01 	tst.w	r3, #1
 800a81e:	d013      	beq.n	800a848 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a820:	f7ff fb0c 	bl	8009e3c <HAL_GetTick>
 800a824:	1b40      	subs	r0, r0, r5
 800a826:	2802      	cmp	r0, #2
 800a828:	d9f5      	bls.n	800a816 <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a82a:	6823      	ldr	r3, [r4, #0]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f013 0f01 	tst.w	r3, #1
 800a832:	d0f0      	beq.n	800a816 <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a834:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a836:	f043 0310 	orr.w	r3, r3, #16
 800a83a:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a83c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a83e:	f043 0301 	orr.w	r3, r3, #1
 800a842:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800a844:	2001      	movs	r0, #1
 800a846:	e002      	b.n	800a84e <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a848:	2000      	movs	r0, #0
 800a84a:	e000      	b.n	800a84e <ADC_Disable+0x8e>
 800a84c:	2000      	movs	r0, #0
}
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800a850:	2000      	movs	r0, #0
 800a852:	e7fc      	b.n	800a84e <ADC_Disable+0x8e>

0800a854 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800a854:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800a858:	2b01      	cmp	r3, #1
 800a85a:	d01a      	beq.n	800a892 <HAL_ADC_Stop+0x3e>
{
 800a85c:	b510      	push	{r4, lr}
 800a85e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800a860:	2301      	movs	r3, #1
 800a862:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800a866:	2103      	movs	r1, #3
 800a868:	f7ff fe74 	bl	800a554 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800a86c:	b118      	cbz	r0, 800a876 <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 800a86e:	2300      	movs	r3, #0
 800a870:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 800a874:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800a876:	4620      	mov	r0, r4
 800a878:	f7ff ffa2 	bl	800a7c0 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800a87c:	2800      	cmp	r0, #0
 800a87e:	d1f6      	bne.n	800a86e <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 800a880:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a882:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a886:	f023 0301 	bic.w	r3, r3, #1
 800a88a:	f043 0301 	orr.w	r3, r3, #1
 800a88e:	6563      	str	r3, [r4, #84]	@ 0x54
 800a890:	e7ed      	b.n	800a86e <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 800a892:	2002      	movs	r0, #2
}
 800a894:	4770      	bx	lr

0800a896 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800a896:	b530      	push	{r4, r5, lr}
 800a898:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800a89a:	2300      	movs	r3, #0
 800a89c:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a89e:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d041      	beq.n	800a92a <HAL_ADCEx_Calibration_Start+0x94>
 800a8a6:	4604      	mov	r4, r0
 800a8a8:	460d      	mov	r5, r1
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800a8b0:	f7ff ff86 	bl	800a7c0 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800a8b4:	bb80      	cbnz	r0, 800a918 <HAL_ADCEx_Calibration_Start+0x82>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a8b6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a8b8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a8bc:	f023 0302 	bic.w	r3, r3, #2
 800a8c0:	f043 0302 	orr.w	r3, r3, #2
 800a8c4:	6563      	str	r3, [r4, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800a8c6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800a8c8:	6893      	ldr	r3, [r2, #8]
 800a8ca:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800a8ce:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a8d2:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 800a8d6:	432b      	orrs	r3, r5
 800a8d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a8dc:	6093      	str	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a8de:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	db06      	blt.n	800a8f4 <HAL_ADCEx_Calibration_Start+0x5e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a8e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a8e8:	f023 0303 	bic.w	r3, r3, #3
 800a8ec:	f043 0301 	orr.w	r3, r3, #1
 800a8f0:	6563      	str	r3, [r4, #84]	@ 0x54
 800a8f2:	e015      	b.n	800a920 <HAL_ADCEx_Calibration_Start+0x8a>
      wait_loop_index++;
 800a8f4:	9b01      	ldr	r3, [sp, #4]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800a8fa:	9b01      	ldr	r3, [sp, #4]
 800a8fc:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800a900:	d3ed      	bcc.n	800a8de <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800a902:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a904:	f023 0312 	bic.w	r3, r3, #18
 800a908:	f043 0310 	orr.w	r3, r3, #16
 800a90c:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 800a90e:	2300      	movs	r3, #0
 800a910:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_ERROR;
 800a914:	2001      	movs	r0, #1
 800a916:	e006      	b.n	800a926 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a918:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a91a:	f043 0310 	orr.w	r3, r3, #16
 800a91e:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a920:	2300      	movs	r3, #0
 800a922:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800a926:	b003      	add	sp, #12
 800a928:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 800a92a:	2002      	movs	r0, #2
 800a92c:	e7fb      	b.n	800a926 <HAL_ADCEx_Calibration_Start+0x90>

0800a92e <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800a92e:	2800      	cmp	r0, #0
 800a930:	f000 80a1 	beq.w	800aa76 <HAL_CAN_Init+0x148>
{
 800a934:	b538      	push	{r3, r4, r5, lr}
 800a936:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800a938:	f890 3020 	ldrb.w	r3, [r0, #32]
 800a93c:	b1d3      	cbz	r3, 800a974 <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800a93e:	6822      	ldr	r2, [r4, #0]
 800a940:	6813      	ldr	r3, [r2, #0]
 800a942:	f043 0301 	orr.w	r3, r3, #1
 800a946:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a948:	f7ff fa78 	bl	8009e3c <HAL_GetTick>
 800a94c:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	685a      	ldr	r2, [r3, #4]
 800a952:	f012 0f01 	tst.w	r2, #1
 800a956:	d110      	bne.n	800a97a <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a958:	f7ff fa70 	bl	8009e3c <HAL_GetTick>
 800a95c:	1b40      	subs	r0, r0, r5
 800a95e:	280a      	cmp	r0, #10
 800a960:	d9f5      	bls.n	800a94e <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a962:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a968:	6263      	str	r3, [r4, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800a96a:	2305      	movs	r3, #5
 800a96c:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 800a970:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 800a972:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800a974:	f000 fcc4 	bl	800b300 <HAL_CAN_MspInit>
 800a978:	e7e1      	b.n	800a93e <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	f022 0202 	bic.w	r2, r2, #2
 800a980:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800a982:	f7ff fa5b 	bl	8009e3c <HAL_GetTick>
 800a986:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800a988:	6823      	ldr	r3, [r4, #0]
 800a98a:	685a      	ldr	r2, [r3, #4]
 800a98c:	f012 0f02 	tst.w	r2, #2
 800a990:	d00d      	beq.n	800a9ae <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800a992:	f7ff fa53 	bl	8009e3c <HAL_GetTick>
 800a996:	1b40      	subs	r0, r0, r5
 800a998:	280a      	cmp	r0, #10
 800a99a:	d9f5      	bls.n	800a988 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800a99c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a99e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9a2:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800a9a4:	2305      	movs	r3, #5
 800a9a6:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 800a9aa:	2001      	movs	r0, #1
 800a9ac:	e7e1      	b.n	800a972 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800a9ae:	7e22      	ldrb	r2, [r4, #24]
 800a9b0:	2a01      	cmp	r2, #1
 800a9b2:	d03d      	beq.n	800aa30 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800a9b4:	681a      	ldr	r2, [r3, #0]
 800a9b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a9ba:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 800a9bc:	7e63      	ldrb	r3, [r4, #25]
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d03b      	beq.n	800aa3a <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800a9c2:	6822      	ldr	r2, [r4, #0]
 800a9c4:	6813      	ldr	r3, [r2, #0]
 800a9c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9ca:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800a9cc:	7ea3      	ldrb	r3, [r4, #26]
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d039      	beq.n	800aa46 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800a9d2:	6822      	ldr	r2, [r4, #0]
 800a9d4:	6813      	ldr	r3, [r2, #0]
 800a9d6:	f023 0320 	bic.w	r3, r3, #32
 800a9da:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 800a9dc:	7ee3      	ldrb	r3, [r4, #27]
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d037      	beq.n	800aa52 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800a9e2:	6822      	ldr	r2, [r4, #0]
 800a9e4:	6813      	ldr	r3, [r2, #0]
 800a9e6:	f043 0310 	orr.w	r3, r3, #16
 800a9ea:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800a9ec:	7f23      	ldrb	r3, [r4, #28]
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	d035      	beq.n	800aa5e <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800a9f2:	6822      	ldr	r2, [r4, #0]
 800a9f4:	6813      	ldr	r3, [r2, #0]
 800a9f6:	f023 0308 	bic.w	r3, r3, #8
 800a9fa:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800a9fc:	7f63      	ldrb	r3, [r4, #29]
 800a9fe:	2b01      	cmp	r3, #1
 800aa00:	d033      	beq.n	800aa6a <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800aa02:	6822      	ldr	r2, [r4, #0]
 800aa04:	6813      	ldr	r3, [r2, #0]
 800aa06:	f023 0304 	bic.w	r3, r3, #4
 800aa0a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800aa0c:	68a3      	ldr	r3, [r4, #8]
 800aa0e:	68e2      	ldr	r2, [r4, #12]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	6922      	ldr	r2, [r4, #16]
 800aa14:	4313      	orrs	r3, r2
 800aa16:	6962      	ldr	r2, [r4, #20]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	6862      	ldr	r2, [r4, #4]
 800aa1c:	3a01      	subs	r2, #1
 800aa1e:	6821      	ldr	r1, [r4, #0]
 800aa20:	4313      	orrs	r3, r2
 800aa22:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800aa24:	2000      	movs	r0, #0
 800aa26:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 800aa2e:	e7a0      	b.n	800a972 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800aa36:	601a      	str	r2, [r3, #0]
 800aa38:	e7c0      	b.n	800a9bc <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800aa3a:	6822      	ldr	r2, [r4, #0]
 800aa3c:	6813      	ldr	r3, [r2, #0]
 800aa3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa42:	6013      	str	r3, [r2, #0]
 800aa44:	e7c2      	b.n	800a9cc <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800aa46:	6822      	ldr	r2, [r4, #0]
 800aa48:	6813      	ldr	r3, [r2, #0]
 800aa4a:	f043 0320 	orr.w	r3, r3, #32
 800aa4e:	6013      	str	r3, [r2, #0]
 800aa50:	e7c4      	b.n	800a9dc <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800aa52:	6822      	ldr	r2, [r4, #0]
 800aa54:	6813      	ldr	r3, [r2, #0]
 800aa56:	f023 0310 	bic.w	r3, r3, #16
 800aa5a:	6013      	str	r3, [r2, #0]
 800aa5c:	e7c6      	b.n	800a9ec <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800aa5e:	6822      	ldr	r2, [r4, #0]
 800aa60:	6813      	ldr	r3, [r2, #0]
 800aa62:	f043 0308 	orr.w	r3, r3, #8
 800aa66:	6013      	str	r3, [r2, #0]
 800aa68:	e7c8      	b.n	800a9fc <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800aa6a:	6822      	ldr	r2, [r4, #0]
 800aa6c:	6813      	ldr	r3, [r2, #0]
 800aa6e:	f043 0304 	orr.w	r3, r3, #4
 800aa72:	6013      	str	r3, [r2, #0]
 800aa74:	e7ca      	b.n	800aa0c <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 800aa76:	2001      	movs	r0, #1
}
 800aa78:	4770      	bx	lr

0800aa7a <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800aa7a:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800aa7c:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800aa80:	3b01      	subs	r3, #1
 800aa82:	b2db      	uxtb	r3, r3
 800aa84:	2b01      	cmp	r3, #1
 800aa86:	d905      	bls.n	800aa94 <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800aa88:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800aa8a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aa8e:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800aa90:	2001      	movs	r0, #1
  }
}
 800aa92:	4770      	bx	lr
{
 800aa94:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800aa96:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 800aa9a:	f043 0301 	orr.w	r3, r3, #1
 800aa9e:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800aaa2:	694b      	ldr	r3, [r1, #20]
 800aaa4:	f003 031f 	and.w	r3, r3, #31
 800aaa8:	2001      	movs	r0, #1
 800aaaa:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800aaae:	f8d2 021c 	ldr.w	r0, [r2, #540]	@ 0x21c
 800aab2:	ea6f 0c03 	mvn.w	ip, r3
 800aab6:	ea20 0003 	bic.w	r0, r0, r3
 800aaba:	f8c2 021c 	str.w	r0, [r2, #540]	@ 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800aabe:	69c8      	ldr	r0, [r1, #28]
 800aac0:	b9b0      	cbnz	r0, 800aaf0 <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800aac2:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 800aac6:	ea0c 0000 	and.w	r0, ip, r0
 800aaca:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800aace:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800aad0:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800aad2:	68cd      	ldr	r5, [r1, #12]
 800aad4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800aad8:	3048      	adds	r0, #72	@ 0x48
 800aada:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800aade:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800aae0:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800aae2:	688d      	ldr	r5, [r1, #8]
 800aae4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800aae8:	3048      	adds	r0, #72	@ 0x48
 800aaea:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800aaee:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800aaf0:	69c8      	ldr	r0, [r1, #28]
 800aaf2:	2801      	cmp	r0, #1
 800aaf4:	d01b      	beq.n	800ab2e <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800aaf6:	6988      	ldr	r0, [r1, #24]
 800aaf8:	bb80      	cbnz	r0, 800ab5c <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800aafa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800aafe:	ea0c 0000 	and.w	r0, ip, r0
 800ab02:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800ab06:	6908      	ldr	r0, [r1, #16]
 800ab08:	bb70      	cbnz	r0, 800ab68 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800ab0a:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 800ab0e:	ea0c 0000 	and.w	r0, ip, r0
 800ab12:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800ab16:	6a09      	ldr	r1, [r1, #32]
 800ab18:	2901      	cmp	r1, #1
 800ab1a:	d02b      	beq.n	800ab74 <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800ab1c:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 800ab20:	f023 0301 	bic.w	r3, r3, #1
 800ab24:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    return HAL_OK;
 800ab28:	2000      	movs	r0, #0
}
 800ab2a:	bc30      	pop	{r4, r5}
 800ab2c:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800ab2e:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 800ab32:	4318      	orrs	r0, r3
 800ab34:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800ab38:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800ab3a:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800ab3c:	680d      	ldr	r5, [r1, #0]
 800ab3e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800ab42:	3048      	adds	r0, #72	@ 0x48
 800ab44:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800ab48:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800ab4a:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800ab4c:	688d      	ldr	r5, [r1, #8]
 800ab4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800ab52:	3048      	adds	r0, #72	@ 0x48
 800ab54:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800ab58:	6044      	str	r4, [r0, #4]
 800ab5a:	e7cc      	b.n	800aaf6 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800ab5c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ab60:	4318      	orrs	r0, r3
 800ab62:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
 800ab66:	e7ce      	b.n	800ab06 <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800ab68:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 800ab6c:	4318      	orrs	r0, r3
 800ab6e:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
 800ab72:	e7d0      	b.n	800ab16 <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800ab74:	f8d2 121c 	ldr.w	r1, [r2, #540]	@ 0x21c
 800ab78:	430b      	orrs	r3, r1
 800ab7a:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
 800ab7e:	e7cd      	b.n	800ab1c <HAL_CAN_ConfigFilter+0xa2>

0800ab80 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800ab80:	b570      	push	{r4, r5, r6, lr}
 800ab82:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800ab84:	f890 3020 	ldrb.w	r3, [r0, #32]
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d006      	beq.n	800ab9a <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800ab8c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800ab8e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab92:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800ab94:	2601      	movs	r6, #1
  }
}
 800ab96:	4630      	mov	r0, r6
 800ab98:	bd70      	pop	{r4, r5, r6, pc}
 800ab9a:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 800ab9c:	2302      	movs	r3, #2
 800ab9e:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800aba2:	6802      	ldr	r2, [r0, #0]
 800aba4:	6813      	ldr	r3, [r2, #0]
 800aba6:	f023 0301 	bic.w	r3, r3, #1
 800abaa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800abac:	f7ff f946 	bl	8009e3c <HAL_GetTick>
 800abb0:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800abb2:	6823      	ldr	r3, [r4, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	f013 0f01 	tst.w	r3, #1
 800abba:	d00c      	beq.n	800abd6 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800abbc:	f7ff f93e 	bl	8009e3c <HAL_GetTick>
 800abc0:	1b43      	subs	r3, r0, r5
 800abc2:	2b0a      	cmp	r3, #10
 800abc4:	d9f5      	bls.n	800abb2 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800abc6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800abc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800abcc:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800abce:	2305      	movs	r3, #5
 800abd0:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800abd4:	e7df      	b.n	800ab96 <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800abd6:	2600      	movs	r6, #0
 800abd8:	6266      	str	r6, [r4, #36]	@ 0x24
    return HAL_OK;
 800abda:	e7dc      	b.n	800ab96 <HAL_CAN_Start+0x16>

0800abdc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800abdc:	b530      	push	{r4, r5, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800abde:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800abe2:	6804      	ldr	r4, [r0, #0]
 800abe4:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800abe6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800abea:	fa5f fc8c 	uxtb.w	ip, ip
 800abee:	f1bc 0f01 	cmp.w	ip, #1
 800abf2:	d862      	bhi.n	800acba <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800abf4:	f014 5fe0 	tst.w	r4, #469762048	@ 0x1c000000
 800abf8:	d059      	beq.n	800acae <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800abfa:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800abfe:	2401      	movs	r4, #1
 800ac00:	fa04 f40c 	lsl.w	r4, r4, ip
 800ac04:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800ac06:	688b      	ldr	r3, [r1, #8]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d13d      	bne.n	800ac88 <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800ac0c:	680d      	ldr	r5, [r1, #0]
                                                           pHeader->RTR);
 800ac0e:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800ac10:	6804      	ldr	r4, [r0, #0]
 800ac12:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 800ac16:	f10c 0318 	add.w	r3, ip, #24
 800ac1a:	011b      	lsls	r3, r3, #4
 800ac1c:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800ac1e:	6803      	ldr	r3, [r0, #0]
 800ac20:	690c      	ldr	r4, [r1, #16]
 800ac22:	f10c 0e18 	add.w	lr, ip, #24
 800ac26:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800ac2a:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800ac2c:	7d0b      	ldrb	r3, [r1, #20]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d035      	beq.n	800ac9e <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800ac32:	79d1      	ldrb	r1, [r2, #7]
 800ac34:	7993      	ldrb	r3, [r2, #6]
 800ac36:	041b      	lsls	r3, r3, #16
 800ac38:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800ac3c:	7951      	ldrb	r1, [r2, #5]
 800ac3e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800ac42:	7914      	ldrb	r4, [r2, #4]
 800ac44:	6801      	ldr	r1, [r0, #0]
 800ac46:	4323      	orrs	r3, r4
 800ac48:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 800ac4c:	f8c1 318c 	str.w	r3, [r1, #396]	@ 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800ac50:	78d1      	ldrb	r1, [r2, #3]
 800ac52:	7893      	ldrb	r3, [r2, #2]
 800ac54:	041b      	lsls	r3, r3, #16
 800ac56:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800ac5a:	7851      	ldrb	r1, [r2, #1]
 800ac5c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800ac60:	7811      	ldrb	r1, [r2, #0]
 800ac62:	6802      	ldr	r2, [r0, #0]
 800ac64:	430b      	orrs	r3, r1
 800ac66:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 800ac6a:	f8c2 3188 	str.w	r3, [r2, #392]	@ 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800ac6e:	6802      	ldr	r2, [r0, #0]
 800ac70:	f10c 0c18 	add.w	ip, ip, #24
 800ac74:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800ac78:	f852 300c 	ldr.w	r3, [r2, ip]
 800ac7c:	f043 0301 	orr.w	r3, r3, #1
 800ac80:	f842 300c 	str.w	r3, [r2, ip]

      /* Return function status */
      return HAL_OK;
 800ac84:	2000      	movs	r0, #0
 800ac86:	e01d      	b.n	800acc4 <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ac88:	684c      	ldr	r4, [r1, #4]
 800ac8a:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 800ac8e:	68cc      	ldr	r4, [r1, #12]
                                                           pHeader->IDE |
 800ac90:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800ac92:	f10c 0418 	add.w	r4, ip, #24
 800ac96:	0124      	lsls	r4, r4, #4
 800ac98:	6805      	ldr	r5, [r0, #0]
 800ac9a:	512b      	str	r3, [r5, r4]
 800ac9c:	e7bf      	b.n	800ac1e <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800ac9e:	6803      	ldr	r3, [r0, #0]
 800aca0:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800aca4:	6859      	ldr	r1, [r3, #4]
 800aca6:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800acaa:	6059      	str	r1, [r3, #4]
 800acac:	e7c1      	b.n	800ac32 <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800acae:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800acb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800acb4:	6243      	str	r3, [r0, #36]	@ 0x24

      return HAL_ERROR;
 800acb6:	2001      	movs	r0, #1
 800acb8:	e004      	b.n	800acc4 <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800acba:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800acbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800acc0:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800acc2:	2001      	movs	r0, #1
  }
}
 800acc4:	bd30      	pop	{r4, r5, pc}

0800acc6 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800acc6:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800acca:	3b01      	subs	r3, #1
 800accc:	b2db      	uxtb	r3, r3
 800acce:	2b01      	cmp	r3, #1
 800acd0:	d905      	bls.n	800acde <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800acd2:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800acd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800acd8:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800acda:	2001      	movs	r0, #1
  }
}
 800acdc:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800acde:	6802      	ldr	r2, [r0, #0]
 800ace0:	6953      	ldr	r3, [r2, #20]
 800ace2:	430b      	orrs	r3, r1
 800ace4:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 800ace6:	2000      	movs	r0, #0
 800ace8:	4770      	bx	lr
	...

0800acec <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800acec:	2800      	cmp	r0, #0
 800acee:	db07      	blt.n	800ad00 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800acf0:	f000 021f 	and.w	r2, r0, #31
 800acf4:	0940      	lsrs	r0, r0, #5
 800acf6:	2301      	movs	r3, #1
 800acf8:	4093      	lsls	r3, r2
 800acfa:	4a02      	ldr	r2, [pc, #8]	@ (800ad04 <__NVIC_EnableIRQ+0x18>)
 800acfc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	e000e100 	.word	0xe000e100

0800ad08 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	db08      	blt.n	800ad1e <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad0c:	0109      	lsls	r1, r1, #4
 800ad0e:	b2c9      	uxtb	r1, r1
 800ad10:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800ad14:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800ad18:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800ad1c:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad1e:	f000 000f 	and.w	r0, r0, #15
 800ad22:	0109      	lsls	r1, r1, #4
 800ad24:	b2c9      	uxtb	r1, r1
 800ad26:	4b01      	ldr	r3, [pc, #4]	@ (800ad2c <__NVIC_SetPriority+0x24>)
 800ad28:	5419      	strb	r1, [r3, r0]
  }
}
 800ad2a:	4770      	bx	lr
 800ad2c:	e000ed14 	.word	0xe000ed14

0800ad30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ad30:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ad32:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ad36:	f1c0 0c07 	rsb	ip, r0, #7
 800ad3a:	f1bc 0f04 	cmp.w	ip, #4
 800ad3e:	bf28      	it	cs
 800ad40:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ad44:	1d03      	adds	r3, r0, #4
 800ad46:	2b06      	cmp	r3, #6
 800ad48:	d90f      	bls.n	800ad6a <NVIC_EncodePriority+0x3a>
 800ad4a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ad4c:	f04f 3eff 	mov.w	lr, #4294967295
 800ad50:	fa0e f00c 	lsl.w	r0, lr, ip
 800ad54:	ea21 0100 	bic.w	r1, r1, r0
 800ad58:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ad5a:	fa0e fe03 	lsl.w	lr, lr, r3
 800ad5e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800ad62:	ea41 0002 	orr.w	r0, r1, r2
 800ad66:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	e7ee      	b.n	800ad4c <NVIC_EncodePriority+0x1c>
	...

0800ad70 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ad70:	4a07      	ldr	r2, [pc, #28]	@ (800ad90 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800ad72:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ad74:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800ad78:	041b      	lsls	r3, r3, #16
 800ad7a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ad7c:	0200      	lsls	r0, r0, #8
 800ad7e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ad82:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800ad84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800ad88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800ad8c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800ad8e:	4770      	bx	lr
 800ad90:	e000ed00 	.word	0xe000ed00

0800ad94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ad94:	b510      	push	{r4, lr}
 800ad96:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ad98:	4b05      	ldr	r3, [pc, #20]	@ (800adb0 <HAL_NVIC_SetPriority+0x1c>)
 800ad9a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ad9c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800ada0:	f7ff ffc6 	bl	800ad30 <NVIC_EncodePriority>
 800ada4:	4601      	mov	r1, r0
 800ada6:	4620      	mov	r0, r4
 800ada8:	f7ff ffae 	bl	800ad08 <__NVIC_SetPriority>
}
 800adac:	bd10      	pop	{r4, pc}
 800adae:	bf00      	nop
 800adb0:	e000ed00 	.word	0xe000ed00

0800adb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800adb4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800adb6:	f7ff ff99 	bl	800acec <__NVIC_EnableIRQ>
}
 800adba:	bd08      	pop	{r3, pc}

0800adbc <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800adbc:	2800      	cmp	r0, #0
 800adbe:	d038      	beq.n	800ae32 <HAL_CRC_Init+0x76>
{
 800adc0:	b510      	push	{r4, lr}
 800adc2:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800adc4:	7f43      	ldrb	r3, [r0, #29]
 800adc6:	b31b      	cbz	r3, 800ae10 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800adc8:	2302      	movs	r3, #2
 800adca:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800adcc:	7923      	ldrb	r3, [r4, #4]
 800adce:	bb1b      	cbnz	r3, 800ae18 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800add0:	6823      	ldr	r3, [r4, #0]
 800add2:	4a19      	ldr	r2, [pc, #100]	@ (800ae38 <HAL_CRC_Init+0x7c>)
 800add4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800add6:	6822      	ldr	r2, [r4, #0]
 800add8:	6893      	ldr	r3, [r2, #8]
 800adda:	f023 0318 	bic.w	r3, r3, #24
 800adde:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800ade0:	7963      	ldrb	r3, [r4, #5]
 800ade2:	bb13      	cbnz	r3, 800ae2a <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	f04f 32ff 	mov.w	r2, #4294967295
 800adea:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800adec:	6822      	ldr	r2, [r4, #0]
 800adee:	6893      	ldr	r3, [r2, #8]
 800adf0:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800adf4:	6961      	ldr	r1, [r4, #20]
 800adf6:	430b      	orrs	r3, r1
 800adf8:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800adfa:	6822      	ldr	r2, [r4, #0]
 800adfc:	6893      	ldr	r3, [r2, #8]
 800adfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae02:	69a1      	ldr	r1, [r4, #24]
 800ae04:	430b      	orrs	r3, r1
 800ae06:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800ae08:	2301      	movs	r3, #1
 800ae0a:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 800ae0c:	2000      	movs	r0, #0
}
 800ae0e:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 800ae10:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800ae12:	f000 faa9 	bl	800b368 <HAL_CRC_MspInit>
 800ae16:	e7d7      	b.n	800adc8 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800ae18:	68e2      	ldr	r2, [r4, #12]
 800ae1a:	68a1      	ldr	r1, [r4, #8]
 800ae1c:	4620      	mov	r0, r4
 800ae1e:	f000 f80d 	bl	800ae3c <HAL_CRCEx_Polynomial_Set>
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d0dc      	beq.n	800ade0 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800ae26:	2001      	movs	r0, #1
 800ae28:	e7f1      	b.n	800ae0e <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800ae2a:	6823      	ldr	r3, [r4, #0]
 800ae2c:	6922      	ldr	r2, [r4, #16]
 800ae2e:	611a      	str	r2, [r3, #16]
 800ae30:	e7dc      	b.n	800adec <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800ae32:	2001      	movs	r0, #1
}
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop
 800ae38:	04c11db7 	.word	0x04c11db7

0800ae3c <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800ae3c:	f011 0f01 	tst.w	r1, #1
 800ae40:	d030      	beq.n	800aea4 <HAL_CRCEx_Polynomial_Set+0x68>
{
 800ae42:	b410      	push	{r4}
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800ae44:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800ae46:	461c      	mov	r4, r3
 800ae48:	3b01      	subs	r3, #1
 800ae4a:	b134      	cbz	r4, 800ae5a <HAL_CRCEx_Polynomial_Set+0x1e>
 800ae4c:	f003 0c1f 	and.w	ip, r3, #31
 800ae50:	fa21 fc0c 	lsr.w	ip, r1, ip
 800ae54:	f01c 0f01 	tst.w	ip, #1
 800ae58:	d0f5      	beq.n	800ae46 <HAL_CRCEx_Polynomial_Set+0xa>
    {
    }

    switch (PolyLength)
 800ae5a:	2a18      	cmp	r2, #24
 800ae5c:	d824      	bhi.n	800aea8 <HAL_CRCEx_Polynomial_Set+0x6c>
 800ae5e:	e8df f002 	tbb	[pc, r2]
 800ae62:	230f      	.short	0x230f
 800ae64:	23232323 	.word	0x23232323
 800ae68:	231d2323 	.word	0x231d2323
 800ae6c:	23232323 	.word	0x23232323
 800ae70:	23192323 	.word	0x23192323
 800ae74:	23232323 	.word	0x23232323
 800ae78:	2323      	.short	0x2323
 800ae7a:	0d          	.byte	0x0d
 800ae7b:	00          	.byte	0x00
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800ae7c:	2b06      	cmp	r3, #6
 800ae7e:	d817      	bhi.n	800aeb0 <HAL_CRCEx_Polynomial_Set+0x74>
    }
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800ae80:	6803      	ldr	r3, [r0, #0]
 800ae82:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800ae84:	6801      	ldr	r1, [r0, #0]
 800ae86:	688b      	ldr	r3, [r1, #8]
 800ae88:	f023 0318 	bic.w	r3, r3, #24
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	608b      	str	r3, [r1, #8]
 800ae90:	2000      	movs	r0, #0
 800ae92:	e00a      	b.n	800aeaa <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_8B)
 800ae94:	2b07      	cmp	r3, #7
 800ae96:	d9f3      	bls.n	800ae80 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 800ae98:	2001      	movs	r0, #1
 800ae9a:	e006      	b.n	800aeaa <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_16B)
 800ae9c:	2b0f      	cmp	r3, #15
 800ae9e:	d9ef      	bls.n	800ae80 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 800aea0:	2001      	movs	r0, #1
 800aea2:	e002      	b.n	800aeaa <HAL_CRCEx_Polynomial_Set+0x6e>
    status =  HAL_ERROR;
 800aea4:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 800aea6:	4770      	bx	lr
    switch (PolyLength)
 800aea8:	2001      	movs	r0, #1
}
 800aeaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aeae:	4770      	bx	lr
          status =   HAL_ERROR;
 800aeb0:	2001      	movs	r0, #1
 800aeb2:	e7fa      	b.n	800aeaa <HAL_CRCEx_Polynomial_Set+0x6e>

0800aeb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aeb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aeb6:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 800aeb8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aeba:	e062      	b.n	800af82 <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aebc:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800aebe:	005e      	lsls	r6, r3, #1
 800aec0:	2403      	movs	r4, #3
 800aec2:	40b4      	lsls	r4, r6
 800aec4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800aec8:	68cc      	ldr	r4, [r1, #12]
 800aeca:	40b4      	lsls	r4, r6
 800aecc:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800aece:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aed0:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aed2:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800aed6:	684c      	ldr	r4, [r1, #4]
 800aed8:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800aedc:	409c      	lsls	r4, r3
 800aede:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800aee0:	6044      	str	r4, [r0, #4]
 800aee2:	e05f      	b.n	800afa4 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800aee4:	08dd      	lsrs	r5, r3, #3
 800aee6:	3508      	adds	r5, #8
 800aee8:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800aeec:	f003 0c07 	and.w	ip, r3, #7
 800aef0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800aef4:	f04f 0e0f 	mov.w	lr, #15
 800aef8:	fa0e fe0c 	lsl.w	lr, lr, ip
 800aefc:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800af00:	690c      	ldr	r4, [r1, #16]
 800af02:	fa04 f40c 	lsl.w	r4, r4, ip
 800af06:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 800af0a:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800af0e:	e060      	b.n	800afd2 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800af10:	2402      	movs	r4, #2
 800af12:	e000      	b.n	800af16 <HAL_GPIO_Init+0x62>
 800af14:	2400      	movs	r4, #0
 800af16:	fa04 f40e 	lsl.w	r4, r4, lr
 800af1a:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 800af1c:	f10c 0c02 	add.w	ip, ip, #2
 800af20:	4d4c      	ldr	r5, [pc, #304]	@ (800b054 <HAL_GPIO_Init+0x1a0>)
 800af22:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800af26:	4c4c      	ldr	r4, [pc, #304]	@ (800b058 <HAL_GPIO_Init+0x1a4>)
 800af28:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800af2a:	43d4      	mvns	r4, r2
 800af2c:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800af30:	684f      	ldr	r7, [r1, #4]
 800af32:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800af36:	d001      	beq.n	800af3c <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 800af38:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800af3c:	4d46      	ldr	r5, [pc, #280]	@ (800b058 <HAL_GPIO_Init+0x1a4>)
 800af3e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 800af40:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800af42:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800af46:	684f      	ldr	r7, [r1, #4]
 800af48:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800af4c:	d001      	beq.n	800af52 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800af4e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800af52:	4d41      	ldr	r5, [pc, #260]	@ (800b058 <HAL_GPIO_Init+0x1a4>)
 800af54:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800af56:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800af58:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800af5c:	684f      	ldr	r7, [r1, #4]
 800af5e:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800af62:	d001      	beq.n	800af68 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800af64:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 800af68:	4d3b      	ldr	r5, [pc, #236]	@ (800b058 <HAL_GPIO_Init+0x1a4>)
 800af6a:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 800af6c:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 800af6e:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800af70:	684e      	ldr	r6, [r1, #4]
 800af72:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800af76:	d001      	beq.n	800af7c <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 800af78:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800af7c:	4a36      	ldr	r2, [pc, #216]	@ (800b058 <HAL_GPIO_Init+0x1a4>)
 800af7e:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 800af80:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800af82:	680a      	ldr	r2, [r1, #0]
 800af84:	fa32 f403 	lsrs.w	r4, r2, r3
 800af88:	d062      	beq.n	800b050 <HAL_GPIO_Init+0x19c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800af8a:	f04f 0c01 	mov.w	ip, #1
 800af8e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800af92:	ea1c 0202 	ands.w	r2, ip, r2
 800af96:	d0f3      	beq.n	800af80 <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800af98:	684c      	ldr	r4, [r1, #4]
 800af9a:	f004 0403 	and.w	r4, r4, #3
 800af9e:	3c01      	subs	r4, #1
 800afa0:	2c01      	cmp	r4, #1
 800afa2:	d98b      	bls.n	800aebc <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800afa4:	684c      	ldr	r4, [r1, #4]
 800afa6:	f004 0403 	and.w	r4, r4, #3
 800afaa:	2c03      	cmp	r4, #3
 800afac:	d00c      	beq.n	800afc8 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800afae:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800afb0:	005d      	lsls	r5, r3, #1
 800afb2:	f04f 0c03 	mov.w	ip, #3
 800afb6:	fa0c fc05 	lsl.w	ip, ip, r5
 800afba:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800afbe:	688c      	ldr	r4, [r1, #8]
 800afc0:	40ac      	lsls	r4, r5
 800afc2:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 800afc6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800afc8:	684c      	ldr	r4, [r1, #4]
 800afca:	f004 0403 	and.w	r4, r4, #3
 800afce:	2c02      	cmp	r4, #2
 800afd0:	d088      	beq.n	800aee4 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800afd2:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800afd4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800afd8:	f04f 0c03 	mov.w	ip, #3
 800afdc:	fa0c fc0e 	lsl.w	ip, ip, lr
 800afe0:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800afe4:	684c      	ldr	r4, [r1, #4]
 800afe6:	f004 0403 	and.w	r4, r4, #3
 800afea:	fa04 f40e 	lsl.w	r4, r4, lr
 800afee:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800aff2:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800aff4:	684c      	ldr	r4, [r1, #4]
 800aff6:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 800affa:	d0c1      	beq.n	800af80 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800affc:	4c17      	ldr	r4, [pc, #92]	@ (800b05c <HAL_GPIO_Init+0x1a8>)
 800affe:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 800b000:	f045 0501 	orr.w	r5, r5, #1
 800b004:	6625      	str	r5, [r4, #96]	@ 0x60
 800b006:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 800b008:	f004 0401 	and.w	r4, r4, #1
 800b00c:	9401      	str	r4, [sp, #4]
 800b00e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800b010:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800b014:	f10c 0502 	add.w	r5, ip, #2
 800b018:	4c0e      	ldr	r4, [pc, #56]	@ (800b054 <HAL_GPIO_Init+0x1a0>)
 800b01a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b01e:	f003 0e03 	and.w	lr, r3, #3
 800b022:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800b026:	240f      	movs	r4, #15
 800b028:	fa04 f40e 	lsl.w	r4, r4, lr
 800b02c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b030:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800b034:	f43f af6e 	beq.w	800af14 <HAL_GPIO_Init+0x60>
 800b038:	4c09      	ldr	r4, [pc, #36]	@ (800b060 <HAL_GPIO_Init+0x1ac>)
 800b03a:	42a0      	cmp	r0, r4
 800b03c:	d006      	beq.n	800b04c <HAL_GPIO_Init+0x198>
 800b03e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800b042:	42a0      	cmp	r0, r4
 800b044:	f43f af64 	beq.w	800af10 <HAL_GPIO_Init+0x5c>
 800b048:	2407      	movs	r4, #7
 800b04a:	e764      	b.n	800af16 <HAL_GPIO_Init+0x62>
 800b04c:	2401      	movs	r4, #1
 800b04e:	e762      	b.n	800af16 <HAL_GPIO_Init+0x62>
  }
}
 800b050:	b003      	add	sp, #12
 800b052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b054:	40010000 	.word	0x40010000
 800b058:	40010400 	.word	0x40010400
 800b05c:	40021000 	.word	0x40021000
 800b060:	48000400 	.word	0x48000400

0800b064 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b064:	b10a      	cbz	r2, 800b06a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b066:	6181      	str	r1, [r0, #24]
 800b068:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b06a:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 800b06c:	4770      	bx	lr

0800b06e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b06e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b070:	ea01 0203 	and.w	r2, r1, r3
 800b074:	ea21 0103 	bic.w	r1, r1, r3
 800b078:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b07c:	6181      	str	r1, [r0, #24]
}
 800b07e:	4770      	bx	lr

0800b080 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b080:	2800      	cmp	r0, #0
 800b082:	d05f      	beq.n	800b144 <HAL_I2C_Init+0xc4>
{
 800b084:	b510      	push	{r4, lr}
 800b086:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b088:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d048      	beq.n	800b122 <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b090:	2324      	movs	r3, #36	@ 0x24
 800b092:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b096:	6822      	ldr	r2, [r4, #0]
 800b098:	6813      	ldr	r3, [r2, #0]
 800b09a:	f023 0301 	bic.w	r3, r3, #1
 800b09e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b0a0:	6863      	ldr	r3, [r4, #4]
 800b0a2:	6822      	ldr	r2, [r4, #0]
 800b0a4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800b0a8:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b0aa:	6822      	ldr	r2, [r4, #0]
 800b0ac:	6893      	ldr	r3, [r2, #8]
 800b0ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0b2:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b0b4:	68e3      	ldr	r3, [r4, #12]
 800b0b6:	2b01      	cmp	r3, #1
 800b0b8:	d038      	beq.n	800b12c <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b0ba:	68a3      	ldr	r3, [r4, #8]
 800b0bc:	6822      	ldr	r2, [r4, #0]
 800b0be:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 800b0c2:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b0c4:	68e3      	ldr	r3, [r4, #12]
 800b0c6:	2b02      	cmp	r3, #2
 800b0c8:	d036      	beq.n	800b138 <HAL_I2C_Init+0xb8>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b0ca:	6822      	ldr	r2, [r4, #0]
 800b0cc:	6853      	ldr	r3, [r2, #4]
 800b0ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b0d2:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b0d4:	6822      	ldr	r2, [r4, #0]
 800b0d6:	6853      	ldr	r3, [r2, #4]
 800b0d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b0dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b0e2:	6822      	ldr	r2, [r4, #0]
 800b0e4:	68d3      	ldr	r3, [r2, #12]
 800b0e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0ea:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b0ec:	6923      	ldr	r3, [r4, #16]
 800b0ee:	6962      	ldr	r2, [r4, #20]
 800b0f0:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b0f2:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b0f4:	6822      	ldr	r2, [r4, #0]
 800b0f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800b0fa:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b0fc:	69e3      	ldr	r3, [r4, #28]
 800b0fe:	6a21      	ldr	r1, [r4, #32]
 800b100:	6822      	ldr	r2, [r4, #0]
 800b102:	430b      	orrs	r3, r1
 800b104:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b106:	6822      	ldr	r2, [r4, #0]
 800b108:	6813      	ldr	r3, [r2, #0]
 800b10a:	f043 0301 	orr.w	r3, r3, #1
 800b10e:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b110:	2000      	movs	r0, #0
 800b112:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b114:	2320      	movs	r3, #32
 800b116:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b11a:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b11c:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42

  return HAL_OK;
}
 800b120:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800b122:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800b126:	f000 f935 	bl	800b394 <HAL_I2C_MspInit>
 800b12a:	e7b1      	b.n	800b090 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b12c:	68a3      	ldr	r3, [r4, #8]
 800b12e:	6822      	ldr	r2, [r4, #0]
 800b130:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b134:	6093      	str	r3, [r2, #8]
 800b136:	e7c5      	b.n	800b0c4 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b138:	6822      	ldr	r2, [r4, #0]
 800b13a:	6853      	ldr	r3, [r2, #4]
 800b13c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b140:	6053      	str	r3, [r2, #4]
 800b142:	e7c7      	b.n	800b0d4 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 800b144:	2001      	movs	r0, #1
}
 800b146:	4770      	bx	lr

0800b148 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b148:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b14a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800b14e:	2a20      	cmp	r2, #32
 800b150:	d123      	bne.n	800b19a <HAL_I2CEx_ConfigAnalogFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b152:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800b156:	2a01      	cmp	r2, #1
 800b158:	d021      	beq.n	800b19e <HAL_I2CEx_ConfigAnalogFilter+0x56>
 800b15a:	2201      	movs	r2, #1
 800b15c:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b160:	2224      	movs	r2, #36	@ 0x24
 800b162:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b166:	6800      	ldr	r0, [r0, #0]
 800b168:	6802      	ldr	r2, [r0, #0]
 800b16a:	f022 0201 	bic.w	r2, r2, #1
 800b16e:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b170:	6818      	ldr	r0, [r3, #0]
 800b172:	6802      	ldr	r2, [r0, #0]
 800b174:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b178:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b17a:	6818      	ldr	r0, [r3, #0]
 800b17c:	6802      	ldr	r2, [r0, #0]
 800b17e:	430a      	orrs	r2, r1
 800b180:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b182:	6819      	ldr	r1, [r3, #0]
 800b184:	680a      	ldr	r2, [r1, #0]
 800b186:	f042 0201 	orr.w	r2, r2, #1
 800b18a:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b18c:	2220      	movs	r2, #32
 800b18e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b192:	2000      	movs	r0, #0
 800b194:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800b198:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800b19a:	2002      	movs	r0, #2
 800b19c:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800b19e:	2002      	movs	r0, #2
  }
}
 800b1a0:	4770      	bx	lr

0800b1a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b1a2:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1a4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800b1a8:	2a20      	cmp	r2, #32
 800b1aa:	d121      	bne.n	800b1f0 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1ac:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800b1b0:	2a01      	cmp	r2, #1
 800b1b2:	d01f      	beq.n	800b1f4 <HAL_I2CEx_ConfigDigitalFilter+0x52>
 800b1b4:	2201      	movs	r2, #1
 800b1b6:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b1ba:	2224      	movs	r2, #36	@ 0x24
 800b1bc:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b1c0:	6800      	ldr	r0, [r0, #0]
 800b1c2:	6802      	ldr	r2, [r0, #0]
 800b1c4:	f022 0201 	bic.w	r2, r2, #1
 800b1c8:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b1ca:	6818      	ldr	r0, [r3, #0]
 800b1cc:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b1ce:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b1d2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b1d6:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b1d8:	6819      	ldr	r1, [r3, #0]
 800b1da:	680a      	ldr	r2, [r1, #0]
 800b1dc:	f042 0201 	orr.w	r2, r2, #1
 800b1e0:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1e2:	2220      	movs	r2, #32
 800b1e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1e8:	2000      	movs	r0, #0
 800b1ea:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800b1ee:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800b1f0:	2002      	movs	r0, #2
 800b1f2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800b1f4:	2002      	movs	r0, #2
  }
}
 800b1f6:	4770      	bx	lr

0800b1f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b1f8:	b500      	push	{lr}
 800b1fa:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b1fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b234 <HAL_MspInit+0x3c>)
 800b1fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b200:	f042 0201 	orr.w	r2, r2, #1
 800b204:	661a      	str	r2, [r3, #96]	@ 0x60
 800b206:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b208:	f002 0201 	and.w	r2, r2, #1
 800b20c:	9200      	str	r2, [sp, #0]
 800b20e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b210:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b212:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800b216:	659a      	str	r2, [r3, #88]	@ 0x58
 800b218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b21a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b21e:	9301      	str	r3, [sp, #4]
 800b220:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800b222:	2200      	movs	r2, #0
 800b224:	210f      	movs	r1, #15
 800b226:	f06f 0001 	mvn.w	r0, #1
 800b22a:	f7ff fdb3 	bl	800ad94 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b22e:	b003      	add	sp, #12
 800b230:	f85d fb04 	ldr.w	pc, [sp], #4
 800b234:	40021000 	.word	0x40021000

0800b238 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800b238:	b570      	push	{r4, r5, r6, lr}
 800b23a:	b09e      	sub	sp, #120	@ 0x78
 800b23c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b23e:	2100      	movs	r1, #0
 800b240:	9119      	str	r1, [sp, #100]	@ 0x64
 800b242:	911a      	str	r1, [sp, #104]	@ 0x68
 800b244:	911b      	str	r1, [sp, #108]	@ 0x6c
 800b246:	911c      	str	r1, [sp, #112]	@ 0x70
 800b248:	911d      	str	r1, [sp, #116]	@ 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b24a:	2254      	movs	r2, #84	@ 0x54
 800b24c:	a804      	add	r0, sp, #16
 800b24e:	f002 f9c2 	bl	800d5d6 <memset>
  if(hadc->Instance==ADC1)
 800b252:	6822      	ldr	r2, [r4, #0]
 800b254:	4b27      	ldr	r3, [pc, #156]	@ (800b2f4 <HAL_ADC_MspInit+0xbc>)
 800b256:	429a      	cmp	r2, r3
 800b258:	d001      	beq.n	800b25e <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800b25a:	b01e      	add	sp, #120	@ 0x78
 800b25c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800b25e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b262:	9304      	str	r3, [sp, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800b264:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b268:	9316      	str	r3, [sp, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800b26a:	2302      	movs	r3, #2
 800b26c:	9305      	str	r3, [sp, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 800b26e:	9306      	str	r3, [sp, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800b270:	2208      	movs	r2, #8
 800b272:	9207      	str	r2, [sp, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800b274:	2207      	movs	r2, #7
 800b276:	9208      	str	r2, [sp, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800b278:	9309      	str	r3, [sp, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800b27a:	930a      	str	r3, [sp, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800b27c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b280:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b282:	a804      	add	r0, sp, #16
 800b284:	f000 fef6 	bl	800c074 <HAL_RCCEx_PeriphCLKConfig>
 800b288:	2800      	cmp	r0, #0
 800b28a:	d130      	bne.n	800b2ee <HAL_ADC_MspInit+0xb6>
    __HAL_RCC_ADC_CLK_ENABLE();
 800b28c:	4b1a      	ldr	r3, [pc, #104]	@ (800b2f8 <HAL_ADC_MspInit+0xc0>)
 800b28e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b290:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b294:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b296:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b298:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800b29c:	9201      	str	r2, [sp, #4]
 800b29e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b2a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2a2:	f042 0201 	orr.w	r2, r2, #1
 800b2a6:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b2a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2aa:	f002 0201 	and.w	r2, r2, #1
 800b2ae:	9202      	str	r2, [sp, #8]
 800b2b0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b2b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2b4:	f042 0202 	orr.w	r2, r2, #2
 800b2b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b2ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b2bc:	f003 0302 	and.w	r3, r3, #2
 800b2c0:	9303      	str	r3, [sp, #12]
 800b2c2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = ADC1_Pin|ADC2_Pin|ADC4_Pin|ADC5_Pin
 800b2c4:	237b      	movs	r3, #123	@ 0x7b
 800b2c6:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800b2c8:	260b      	movs	r6, #11
 800b2ca:	961a      	str	r6, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2cc:	2500      	movs	r5, #0
 800b2ce:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2d0:	ac19      	add	r4, sp, #100	@ 0x64
 800b2d2:	4621      	mov	r1, r4
 800b2d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b2d8:	f7ff fdec 	bl	800aeb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC7_Pin;
 800b2dc:	2301      	movs	r3, #1
 800b2de:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800b2e0:	961a      	str	r6, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2e2:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(ADC7_GPIO_Port, &GPIO_InitStruct);
 800b2e4:	4621      	mov	r1, r4
 800b2e6:	4805      	ldr	r0, [pc, #20]	@ (800b2fc <HAL_ADC_MspInit+0xc4>)
 800b2e8:	f7ff fde4 	bl	800aeb4 <HAL_GPIO_Init>
}
 800b2ec:	e7b5      	b.n	800b25a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800b2ee:	f7fd fe4d 	bl	8008f8c <Error_Handler>
 800b2f2:	e7cb      	b.n	800b28c <HAL_ADC_MspInit+0x54>
 800b2f4:	50040000 	.word	0x50040000
 800b2f8:	40021000 	.word	0x40021000
 800b2fc:	48000400 	.word	0x48000400

0800b300 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800b300:	b500      	push	{lr}
 800b302:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b304:	2300      	movs	r3, #0
 800b306:	9303      	str	r3, [sp, #12]
 800b308:	9304      	str	r3, [sp, #16]
 800b30a:	9305      	str	r3, [sp, #20]
 800b30c:	9306      	str	r3, [sp, #24]
 800b30e:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 800b310:	6802      	ldr	r2, [r0, #0]
 800b312:	4b14      	ldr	r3, [pc, #80]	@ (800b364 <HAL_CAN_MspInit+0x64>)
 800b314:	429a      	cmp	r2, r3
 800b316:	d002      	beq.n	800b31e <HAL_CAN_MspInit+0x1e>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800b318:	b009      	add	sp, #36	@ 0x24
 800b31a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800b31e:	f503 33d6 	add.w	r3, r3, #109568	@ 0x1ac00
 800b322:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b324:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800b328:	659a      	str	r2, [r3, #88]	@ 0x58
 800b32a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b32c:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 800b330:	9201      	str	r2, [sp, #4]
 800b332:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b334:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b336:	f042 0201 	orr.w	r2, r2, #1
 800b33a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b33c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b33e:	f003 0301 	and.w	r3, r3, #1
 800b342:	9302      	str	r3, [sp, #8]
 800b344:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b346:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b34a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b34c:	2302      	movs	r3, #2
 800b34e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b350:	2303      	movs	r3, #3
 800b352:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800b354:	2309      	movs	r3, #9
 800b356:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b358:	a903      	add	r1, sp, #12
 800b35a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b35e:	f7ff fda9 	bl	800aeb4 <HAL_GPIO_Init>
}
 800b362:	e7d9      	b.n	800b318 <HAL_CAN_MspInit+0x18>
 800b364:	40006400 	.word	0x40006400

0800b368 <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 800b368:	6802      	ldr	r2, [r0, #0]
 800b36a:	4b09      	ldr	r3, [pc, #36]	@ (800b390 <HAL_CRC_MspInit+0x28>)
 800b36c:	429a      	cmp	r2, r3
 800b36e:	d000      	beq.n	800b372 <HAL_CRC_MspInit+0xa>
 800b370:	4770      	bx	lr
{
 800b372:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800b374:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 800b378:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b37a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b37e:	649a      	str	r2, [r3, #72]	@ 0x48
 800b380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b382:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b386:	9301      	str	r3, [sp, #4]
 800b388:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800b38a:	b002      	add	sp, #8
 800b38c:	4770      	bx	lr
 800b38e:	bf00      	nop
 800b390:	40023000 	.word	0x40023000

0800b394 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800b394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b398:	b0a1      	sub	sp, #132	@ 0x84
 800b39a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b39c:	2100      	movs	r1, #0
 800b39e:	911b      	str	r1, [sp, #108]	@ 0x6c
 800b3a0:	911c      	str	r1, [sp, #112]	@ 0x70
 800b3a2:	911d      	str	r1, [sp, #116]	@ 0x74
 800b3a4:	911e      	str	r1, [sp, #120]	@ 0x78
 800b3a6:	911f      	str	r1, [sp, #124]	@ 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b3a8:	2254      	movs	r2, #84	@ 0x54
 800b3aa:	a806      	add	r0, sp, #24
 800b3ac:	f002 f913 	bl	800d5d6 <memset>
  if(hi2c->Instance==I2C1)
 800b3b0:	6823      	ldr	r3, [r4, #0]
 800b3b2:	4a42      	ldr	r2, [pc, #264]	@ (800b4bc <HAL_I2C_MspInit+0x128>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d005      	beq.n	800b3c4 <HAL_I2C_MspInit+0x30>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C3)
 800b3b8:	4a41      	ldr	r2, [pc, #260]	@ (800b4c0 <HAL_I2C_MspInit+0x12c>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d032      	beq.n	800b424 <HAL_I2C_MspInit+0x90>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800b3be:	b021      	add	sp, #132	@ 0x84
 800b3c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800b3c4:	2340      	movs	r3, #64	@ 0x40
 800b3c6:	9306      	str	r3, [sp, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800b3c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b3cc:	9311      	str	r3, [sp, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b3ce:	a806      	add	r0, sp, #24
 800b3d0:	f000 fe50 	bl	800c074 <HAL_RCCEx_PeriphCLKConfig>
 800b3d4:	bb18      	cbnz	r0, 800b41e <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b3d6:	4c3b      	ldr	r4, [pc, #236]	@ (800b4c4 <HAL_I2C_MspInit+0x130>)
 800b3d8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b3da:	f043 0301 	orr.w	r3, r3, #1
 800b3de:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800b3e0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b3e2:	f003 0301 	and.w	r3, r3, #1
 800b3e6:	9301      	str	r3, [sp, #4]
 800b3e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800b3ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800b3ee:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b3f0:	2312      	movs	r3, #18
 800b3f2:	931c      	str	r3, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b3f4:	2301      	movs	r3, #1
 800b3f6:	931d      	str	r3, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	931e      	str	r3, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800b3fc:	2304      	movs	r3, #4
 800b3fe:	931f      	str	r3, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b400:	a91b      	add	r1, sp, #108	@ 0x6c
 800b402:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b406:	f7ff fd55 	bl	800aeb4 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800b40a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b40c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b410:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b412:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b414:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b418:	9302      	str	r3, [sp, #8]
 800b41a:	9b02      	ldr	r3, [sp, #8]
 800b41c:	e7cf      	b.n	800b3be <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 800b41e:	f7fd fdb5 	bl	8008f8c <Error_Handler>
 800b422:	e7d8      	b.n	800b3d6 <HAL_I2C_MspInit+0x42>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800b424:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b428:	9306      	str	r3, [sp, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 800b42a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b42e:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b430:	a806      	add	r0, sp, #24
 800b432:	f000 fe1f 	bl	800c074 <HAL_RCCEx_PeriphCLKConfig>
 800b436:	2800      	cmp	r0, #0
 800b438:	d13c      	bne.n	800b4b4 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b43a:	4c22      	ldr	r4, [pc, #136]	@ (800b4c4 <HAL_I2C_MspInit+0x130>)
 800b43c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b43e:	f043 0301 	orr.w	r3, r3, #1
 800b442:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800b444:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b446:	f003 0301 	and.w	r3, r3, #1
 800b44a:	9303      	str	r3, [sp, #12]
 800b44c:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b44e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b450:	f043 0302 	orr.w	r3, r3, #2
 800b454:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800b456:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800b458:	f003 0302 	and.w	r3, r3, #2
 800b45c:	9304      	str	r3, [sp, #16]
 800b45e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800b460:	2380      	movs	r3, #128	@ 0x80
 800b462:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b464:	f04f 0912 	mov.w	r9, #18
 800b468:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b46c:	f04f 0801 	mov.w	r8, #1
 800b470:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b474:	2703      	movs	r7, #3
 800b476:	971e      	str	r7, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800b478:	2604      	movs	r6, #4
 800b47a:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b47c:	ad1b      	add	r5, sp, #108	@ 0x6c
 800b47e:	4629      	mov	r1, r5
 800b480:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b484:	f7ff fd16 	bl	800aeb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800b488:	2310      	movs	r3, #16
 800b48a:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b48c:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b490:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b494:	971e      	str	r7, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800b496:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b498:	4629      	mov	r1, r5
 800b49a:	480b      	ldr	r0, [pc, #44]	@ (800b4c8 <HAL_I2C_MspInit+0x134>)
 800b49c:	f7ff fd0a 	bl	800aeb4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800b4a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b4a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b4a6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b4a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b4aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b4ae:	9305      	str	r3, [sp, #20]
 800b4b0:	9b05      	ldr	r3, [sp, #20]
}
 800b4b2:	e784      	b.n	800b3be <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 800b4b4:	f7fd fd6a 	bl	8008f8c <Error_Handler>
 800b4b8:	e7bf      	b.n	800b43a <HAL_I2C_MspInit+0xa6>
 800b4ba:	bf00      	nop
 800b4bc:	40005400 	.word	0x40005400
 800b4c0:	40005c00 	.word	0x40005c00
 800b4c4:	40021000 	.word	0x40021000
 800b4c8:	48000400 	.word	0x48000400

0800b4cc <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b4cc:	4b02      	ldr	r3, [pc, #8]	@ (800b4d8 <HAL_PWREx_GetVoltageRange+0xc>)
 800b4ce:	6818      	ldr	r0, [r3, #0]
#endif
}
 800b4d0:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop
 800b4d8:	40007000 	.word	0x40007000

0800b4dc <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b4dc:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800b4e0:	d00f      	beq.n	800b502 <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b4e2:	4b1f      	ldr	r3, [pc, #124]	@ (800b560 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b4ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4ee:	d034      	beq.n	800b55a <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b4f0:	4a1b      	ldr	r2, [pc, #108]	@ (800b560 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800b4f2:	6813      	ldr	r3, [r2, #0]
 800b4f4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b4f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b4fc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b4fe:	2000      	movs	r0, #0
 800b500:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b502:	4b17      	ldr	r3, [pc, #92]	@ (800b560 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b50a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b50e:	d020      	beq.n	800b552 <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b510:	4a13      	ldr	r2, [pc, #76]	@ (800b560 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800b512:	6813      	ldr	r3, [r2, #0]
 800b514:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b518:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b51c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b51e:	4b11      	ldr	r3, [pc, #68]	@ (800b564 <HAL_PWREx_ControlVoltageScaling+0x88>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2232      	movs	r2, #50	@ 0x32
 800b524:	fb02 f303 	mul.w	r3, r2, r3
 800b528:	4a0f      	ldr	r2, [pc, #60]	@ (800b568 <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800b52a:	fba2 2303 	umull	r2, r3, r2, r3
 800b52e:	0c9b      	lsrs	r3, r3, #18
 800b530:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b532:	e000      	b.n	800b536 <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 800b534:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b536:	4a0a      	ldr	r2, [pc, #40]	@ (800b560 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800b538:	6952      	ldr	r2, [r2, #20]
 800b53a:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800b53e:	d001      	beq.n	800b544 <HAL_PWREx_ControlVoltageScaling+0x68>
 800b540:	2b00      	cmp	r3, #0
 800b542:	d1f7      	bne.n	800b534 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b544:	4b06      	ldr	r3, [pc, #24]	@ (800b560 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800b546:	695b      	ldr	r3, [r3, #20]
 800b548:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800b54c:	d103      	bne.n	800b556 <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 800b54e:	2000      	movs	r0, #0
 800b550:	4770      	bx	lr
 800b552:	2000      	movs	r0, #0
 800b554:	4770      	bx	lr
        return HAL_TIMEOUT;
 800b556:	2003      	movs	r0, #3
 800b558:	4770      	bx	lr
  return HAL_OK;
 800b55a:	2000      	movs	r0, #0
}
 800b55c:	4770      	bx	lr
 800b55e:	bf00      	nop
 800b560:	40007000 	.word	0x40007000
 800b564:	2000000c 	.word	0x2000000c
 800b568:	431bde83 	.word	0x431bde83

0800b56c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b56c:	b530      	push	{r4, r5, lr}
 800b56e:	b083      	sub	sp, #12
 800b570:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b572:	4b20      	ldr	r3, [pc, #128]	@ (800b5f4 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800b574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b576:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800b57a:	d00b      	beq.n	800b594 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b57c:	f7ff ffa6 	bl	800b4cc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b580:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800b584:	d017      	beq.n	800b5b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b586:	2c80      	cmp	r4, #128	@ 0x80
 800b588:	d81f      	bhi.n	800b5ca <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b58a:	d02d      	beq.n	800b5e8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b58c:	2c70      	cmp	r4, #112	@ 0x70
 800b58e:	d02d      	beq.n	800b5ec <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b590:	2100      	movs	r1, #0
 800b592:	e01b      	b.n	800b5cc <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 800b594:	4d17      	ldr	r5, [pc, #92]	@ (800b5f4 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800b596:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800b598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b59c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b59e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800b5a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b5a4:	9301      	str	r3, [sp, #4]
 800b5a6:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800b5a8:	f7ff ff90 	bl	800b4cc <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800b5ac:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800b5ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5b2:	65ab      	str	r3, [r5, #88]	@ 0x58
 800b5b4:	e7e4      	b.n	800b580 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 800b5b6:	2c80      	cmp	r4, #128	@ 0x80
 800b5b8:	d903      	bls.n	800b5c2 <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 800b5ba:	2ca0      	cmp	r4, #160	@ 0xa0
 800b5bc:	d903      	bls.n	800b5c6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 800b5be:	2102      	movs	r1, #2
 800b5c0:	e004      	b.n	800b5cc <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b5c2:	2100      	movs	r1, #0
 800b5c4:	e002      	b.n	800b5cc <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800b5c6:	2101      	movs	r1, #1
 800b5c8:	e000      	b.n	800b5cc <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 800b5ca:	2103      	movs	r1, #3
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b5cc:	4a0a      	ldr	r2, [pc, #40]	@ (800b5f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 800b5ce:	6813      	ldr	r3, [r2, #0]
 800b5d0:	f023 0307 	bic.w	r3, r3, #7
 800b5d4:	430b      	orrs	r3, r1
 800b5d6:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b5d8:	6813      	ldr	r3, [r2, #0]
 800b5da:	f003 0307 	and.w	r3, r3, #7
 800b5de:	428b      	cmp	r3, r1
 800b5e0:	d106      	bne.n	800b5f0 <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800b5e2:	2000      	movs	r0, #0
}
 800b5e4:	b003      	add	sp, #12
 800b5e6:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 800b5e8:	2102      	movs	r1, #2
 800b5ea:	e7ef      	b.n	800b5cc <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800b5ec:	2101      	movs	r1, #1
 800b5ee:	e7ed      	b.n	800b5cc <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 800b5f0:	2001      	movs	r0, #1
 800b5f2:	e7f7      	b.n	800b5e4 <RCC_SetFlashLatencyFromMSIRange+0x78>
 800b5f4:	40021000 	.word	0x40021000
 800b5f8:	40022000 	.word	0x40022000

0800b5fc <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b5fc:	4a25      	ldr	r2, [pc, #148]	@ (800b694 <HAL_RCC_GetSysClockFreq+0x98>)
 800b5fe:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b600:	68d2      	ldr	r2, [r2, #12]
 800b602:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b606:	f013 030c 	ands.w	r3, r3, #12
 800b60a:	d009      	beq.n	800b620 <HAL_RCC_GetSysClockFreq+0x24>
 800b60c:	2b0c      	cmp	r3, #12
 800b60e:	d005      	beq.n	800b61c <HAL_RCC_GetSysClockFreq+0x20>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b610:	2b04      	cmp	r3, #4
 800b612:	d03b      	beq.n	800b68c <HAL_RCC_GetSysClockFreq+0x90>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b614:	2b08      	cmp	r3, #8
 800b616:	d03b      	beq.n	800b690 <HAL_RCC_GetSysClockFreq+0x94>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b618:	2000      	movs	r0, #0
 800b61a:	e00f      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x40>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b61c:	2a01      	cmp	r2, #1
 800b61e:	d1f7      	bne.n	800b610 <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b620:	4a1c      	ldr	r2, [pc, #112]	@ (800b694 <HAL_RCC_GetSysClockFreq+0x98>)
 800b622:	6812      	ldr	r2, [r2, #0]
 800b624:	f012 0f08 	tst.w	r2, #8
 800b628:	d10c      	bne.n	800b644 <HAL_RCC_GetSysClockFreq+0x48>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b62a:	4a1a      	ldr	r2, [pc, #104]	@ (800b694 <HAL_RCC_GetSysClockFreq+0x98>)
 800b62c:	f8d2 2094 	ldr.w	r2, [r2, #148]	@ 0x94
 800b630:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 800b634:	4918      	ldr	r1, [pc, #96]	@ (800b698 <HAL_RCC_GetSysClockFreq+0x9c>)
 800b636:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b63a:	b113      	cbz	r3, 800b642 <HAL_RCC_GetSysClockFreq+0x46>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b63c:	2b0c      	cmp	r3, #12
 800b63e:	d006      	beq.n	800b64e <HAL_RCC_GetSysClockFreq+0x52>
 800b640:	2000      	movs	r0, #0
}
 800b642:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b644:	4a13      	ldr	r2, [pc, #76]	@ (800b694 <HAL_RCC_GetSysClockFreq+0x98>)
 800b646:	6812      	ldr	r2, [r2, #0]
 800b648:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800b64c:	e7f2      	b.n	800b634 <HAL_RCC_GetSysClockFreq+0x38>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b64e:	4b11      	ldr	r3, [pc, #68]	@ (800b694 <HAL_RCC_GetSysClockFreq+0x98>)
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800b656:	2b02      	cmp	r3, #2
 800b658:	d016      	beq.n	800b688 <HAL_RCC_GetSysClockFreq+0x8c>
 800b65a:	2b03      	cmp	r3, #3
 800b65c:	d100      	bne.n	800b660 <HAL_RCC_GetSysClockFreq+0x64>
      pllvco = HSE_VALUE;
 800b65e:	480f      	ldr	r0, [pc, #60]	@ (800b69c <HAL_RCC_GetSysClockFreq+0xa0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b660:	490c      	ldr	r1, [pc, #48]	@ (800b694 <HAL_RCC_GetSysClockFreq+0x98>)
 800b662:	68ca      	ldr	r2, [r1, #12]
 800b664:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800b668:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b66a:	68cb      	ldr	r3, [r1, #12]
 800b66c:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800b670:	fb00 f303 	mul.w	r3, r0, r3
 800b674:	fbb3 f3f2 	udiv	r3, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b678:	68c8      	ldr	r0, [r1, #12]
 800b67a:	f3c0 6041 	ubfx	r0, r0, #25, #2
 800b67e:	3001      	adds	r0, #1
 800b680:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 800b682:	fbb3 f0f0 	udiv	r0, r3, r0
 800b686:	4770      	bx	lr
    switch (pllsource)
 800b688:	4805      	ldr	r0, [pc, #20]	@ (800b6a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800b68a:	e7e9      	b.n	800b660 <HAL_RCC_GetSysClockFreq+0x64>
    sysclockfreq = HSI_VALUE;
 800b68c:	4804      	ldr	r0, [pc, #16]	@ (800b6a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800b68e:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800b690:	4802      	ldr	r0, [pc, #8]	@ (800b69c <HAL_RCC_GetSysClockFreq+0xa0>)
 800b692:	4770      	bx	lr
 800b694:	40021000 	.word	0x40021000
 800b698:	0800da14 	.word	0x0800da14
 800b69c:	007a1200 	.word	0x007a1200
 800b6a0:	00f42400 	.word	0x00f42400

0800b6a4 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800b6a4:	2800      	cmp	r0, #0
 800b6a6:	f000 831c 	beq.w	800bce2 <HAL_RCC_OscConfig+0x63e>
{
 800b6aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ac:	b083      	sub	sp, #12
 800b6ae:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b6b0:	4b96      	ldr	r3, [pc, #600]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b6b2:	689d      	ldr	r5, [r3, #8]
 800b6b4:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b6b8:	68de      	ldr	r6, [r3, #12]
 800b6ba:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b6be:	6803      	ldr	r3, [r0, #0]
 800b6c0:	f013 0f10 	tst.w	r3, #16
 800b6c4:	d05a      	beq.n	800b77c <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b6c6:	b1e5      	cbz	r5, 800b702 <HAL_RCC_OscConfig+0x5e>
 800b6c8:	2d0c      	cmp	r5, #12
 800b6ca:	d018      	beq.n	800b6fe <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b6cc:	69a3      	ldr	r3, [r4, #24]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	f000 80bb 	beq.w	800b84a <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 800b6d4:	4a8d      	ldr	r2, [pc, #564]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b6d6:	6813      	ldr	r3, [r2, #0]
 800b6d8:	f043 0301 	orr.w	r3, r3, #1
 800b6dc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800b6de:	f7fe fbad 	bl	8009e3c <HAL_GetTick>
 800b6e2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b6e4:	4b89      	ldr	r3, [pc, #548]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f013 0f02 	tst.w	r3, #2
 800b6ec:	f040 809a 	bne.w	800b824 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b6f0:	f7fe fba4 	bl	8009e3c <HAL_GetTick>
 800b6f4:	1bc0      	subs	r0, r0, r7
 800b6f6:	2802      	cmp	r0, #2
 800b6f8:	d9f4      	bls.n	800b6e4 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 800b6fa:	2003      	movs	r0, #3
 800b6fc:	e2fc      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b6fe:	2e01      	cmp	r6, #1
 800b700:	d1e4      	bne.n	800b6cc <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b702:	4b82      	ldr	r3, [pc, #520]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f013 0f02 	tst.w	r3, #2
 800b70a:	d003      	beq.n	800b714 <HAL_RCC_OscConfig+0x70>
 800b70c:	69a3      	ldr	r3, [r4, #24]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f000 82e9 	beq.w	800bce6 <HAL_RCC_OscConfig+0x642>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b714:	6a20      	ldr	r0, [r4, #32]
 800b716:	4b7d      	ldr	r3, [pc, #500]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	f013 0f08 	tst.w	r3, #8
 800b71e:	d05b      	beq.n	800b7d8 <HAL_RCC_OscConfig+0x134>
 800b720:	4b7a      	ldr	r3, [pc, #488]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b728:	4298      	cmp	r0, r3
 800b72a:	d85c      	bhi.n	800b7e6 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b72c:	4b77      	ldr	r3, [pc, #476]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b72e:	681a      	ldr	r2, [r3, #0]
 800b730:	f042 0208 	orr.w	r2, r2, #8
 800b734:	601a      	str	r2, [r3, #0]
 800b736:	681a      	ldr	r2, [r3, #0]
 800b738:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800b73c:	6a21      	ldr	r1, [r4, #32]
 800b73e:	430a      	orrs	r2, r1
 800b740:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b742:	685a      	ldr	r2, [r3, #4]
 800b744:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800b748:	69e1      	ldr	r1, [r4, #28]
 800b74a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b74e:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b750:	2d00      	cmp	r5, #0
 800b752:	d060      	beq.n	800b816 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b754:	f7ff ff52 	bl	800b5fc <HAL_RCC_GetSysClockFreq>
 800b758:	4b6c      	ldr	r3, [pc, #432]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800b760:	4a6b      	ldr	r2, [pc, #428]	@ (800b910 <HAL_RCC_OscConfig+0x26c>)
 800b762:	5cd3      	ldrb	r3, [r2, r3]
 800b764:	f003 031f 	and.w	r3, r3, #31
 800b768:	40d8      	lsrs	r0, r3
 800b76a:	4b6a      	ldr	r3, [pc, #424]	@ (800b914 <HAL_RCC_OscConfig+0x270>)
 800b76c:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800b76e:	4b6a      	ldr	r3, [pc, #424]	@ (800b918 <HAL_RCC_OscConfig+0x274>)
 800b770:	6818      	ldr	r0, [r3, #0]
 800b772:	f000 ff61 	bl	800c638 <HAL_InitTick>
        if(status != HAL_OK)
 800b776:	2800      	cmp	r0, #0
 800b778:	f040 82be 	bne.w	800bcf8 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	f013 0f01 	tst.w	r3, #1
 800b782:	f000 8081 	beq.w	800b888 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b786:	2d08      	cmp	r5, #8
 800b788:	d075      	beq.n	800b876 <HAL_RCC_OscConfig+0x1d2>
 800b78a:	2d0c      	cmp	r5, #12
 800b78c:	d071      	beq.n	800b872 <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b78e:	6863      	ldr	r3, [r4, #4]
 800b790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b794:	f000 8097 	beq.w	800b8c6 <HAL_RCC_OscConfig+0x222>
 800b798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b79c:	f000 8099 	beq.w	800b8d2 <HAL_RCC_OscConfig+0x22e>
 800b7a0:	4b5a      	ldr	r3, [pc, #360]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b7a2:	681a      	ldr	r2, [r3, #0]
 800b7a4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b7a8:	601a      	str	r2, [r3, #0]
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b7b0:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b7b2:	6863      	ldr	r3, [r4, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	f000 8099 	beq.w	800b8ec <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 800b7ba:	f7fe fb3f 	bl	8009e3c <HAL_GetTick>
 800b7be:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b7c0:	4b52      	ldr	r3, [pc, #328]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800b7c8:	d15e      	bne.n	800b888 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b7ca:	f7fe fb37 	bl	8009e3c <HAL_GetTick>
 800b7ce:	1bc0      	subs	r0, r0, r7
 800b7d0:	2864      	cmp	r0, #100	@ 0x64
 800b7d2:	d9f5      	bls.n	800b7c0 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 800b7d4:	2003      	movs	r0, #3
 800b7d6:	e28f      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b7d8:	4b4c      	ldr	r3, [pc, #304]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b7da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7de:	091b      	lsrs	r3, r3, #4
 800b7e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b7e4:	e7a0      	b.n	800b728 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b7e6:	f7ff fec1 	bl	800b56c <RCC_SetFlashLatencyFromMSIRange>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	f040 827d 	bne.w	800bcea <HAL_RCC_OscConfig+0x646>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b7f0:	4b46      	ldr	r3, [pc, #280]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	f042 0208 	orr.w	r2, r2, #8
 800b7f8:	601a      	str	r2, [r3, #0]
 800b7fa:	681a      	ldr	r2, [r3, #0]
 800b7fc:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800b800:	6a21      	ldr	r1, [r4, #32]
 800b802:	430a      	orrs	r2, r1
 800b804:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b806:	685a      	ldr	r2, [r3, #4]
 800b808:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800b80c:	69e1      	ldr	r1, [r4, #28]
 800b80e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b812:	605a      	str	r2, [r3, #4]
 800b814:	e79e      	b.n	800b754 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b816:	6a20      	ldr	r0, [r4, #32]
 800b818:	f7ff fea8 	bl	800b56c <RCC_SetFlashLatencyFromMSIRange>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d099      	beq.n	800b754 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 800b820:	2001      	movs	r0, #1
 800b822:	e269      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b824:	4b39      	ldr	r3, [pc, #228]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	f042 0208 	orr.w	r2, r2, #8
 800b82c:	601a      	str	r2, [r3, #0]
 800b82e:	681a      	ldr	r2, [r3, #0]
 800b830:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800b834:	6a21      	ldr	r1, [r4, #32]
 800b836:	430a      	orrs	r2, r1
 800b838:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b83a:	685a      	ldr	r2, [r3, #4]
 800b83c:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800b840:	69e1      	ldr	r1, [r4, #28]
 800b842:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b846:	605a      	str	r2, [r3, #4]
 800b848:	e798      	b.n	800b77c <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 800b84a:	4a30      	ldr	r2, [pc, #192]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b84c:	6813      	ldr	r3, [r2, #0]
 800b84e:	f023 0301 	bic.w	r3, r3, #1
 800b852:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800b854:	f7fe faf2 	bl	8009e3c <HAL_GetTick>
 800b858:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b85a:	4b2c      	ldr	r3, [pc, #176]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f013 0f02 	tst.w	r3, #2
 800b862:	d08b      	beq.n	800b77c <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b864:	f7fe faea 	bl	8009e3c <HAL_GetTick>
 800b868:	1bc0      	subs	r0, r0, r7
 800b86a:	2802      	cmp	r0, #2
 800b86c:	d9f5      	bls.n	800b85a <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800b86e:	2003      	movs	r0, #3
 800b870:	e242      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b872:	2e03      	cmp	r6, #3
 800b874:	d18b      	bne.n	800b78e <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b876:	4b25      	ldr	r3, [pc, #148]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800b87e:	d003      	beq.n	800b888 <HAL_RCC_OscConfig+0x1e4>
 800b880:	6863      	ldr	r3, [r4, #4]
 800b882:	2b00      	cmp	r3, #0
 800b884:	f000 8233 	beq.w	800bcee <HAL_RCC_OscConfig+0x64a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b888:	6823      	ldr	r3, [r4, #0]
 800b88a:	f013 0f02 	tst.w	r3, #2
 800b88e:	d058      	beq.n	800b942 <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b890:	2d04      	cmp	r5, #4
 800b892:	d045      	beq.n	800b920 <HAL_RCC_OscConfig+0x27c>
 800b894:	2d0c      	cmp	r5, #12
 800b896:	d041      	beq.n	800b91c <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b898:	68e3      	ldr	r3, [r4, #12]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d077      	beq.n	800b98e <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 800b89e:	4a1b      	ldr	r2, [pc, #108]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b8a0:	6813      	ldr	r3, [r2, #0]
 800b8a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b8a6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800b8a8:	f7fe fac8 	bl	8009e3c <HAL_GetTick>
 800b8ac:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b8ae:	4b17      	ldr	r3, [pc, #92]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800b8b6:	d161      	bne.n	800b97c <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b8b8:	f7fe fac0 	bl	8009e3c <HAL_GetTick>
 800b8bc:	1b80      	subs	r0, r0, r6
 800b8be:	2802      	cmp	r0, #2
 800b8c0:	d9f5      	bls.n	800b8ae <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 800b8c2:	2003      	movs	r0, #3
 800b8c4:	e218      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b8c6:	4a11      	ldr	r2, [pc, #68]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b8c8:	6813      	ldr	r3, [r2, #0]
 800b8ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b8ce:	6013      	str	r3, [r2, #0]
 800b8d0:	e76f      	b.n	800b7b2 <HAL_RCC_OscConfig+0x10e>
 800b8d2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8d6:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800b8da:	681a      	ldr	r2, [r3, #0]
 800b8dc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800b8e0:	601a      	str	r2, [r3, #0]
 800b8e2:	681a      	ldr	r2, [r3, #0]
 800b8e4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	e762      	b.n	800b7b2 <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 800b8ec:	f7fe faa6 	bl	8009e3c <HAL_GetTick>
 800b8f0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b8f2:	4b06      	ldr	r3, [pc, #24]	@ (800b90c <HAL_RCC_OscConfig+0x268>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800b8fa:	d0c5      	beq.n	800b888 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8fc:	f7fe fa9e 	bl	8009e3c <HAL_GetTick>
 800b900:	1bc0      	subs	r0, r0, r7
 800b902:	2864      	cmp	r0, #100	@ 0x64
 800b904:	d9f5      	bls.n	800b8f2 <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 800b906:	2003      	movs	r0, #3
 800b908:	e1f6      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
 800b90a:	bf00      	nop
 800b90c:	40021000 	.word	0x40021000
 800b910:	0800da4c 	.word	0x0800da4c
 800b914:	2000000c 	.word	0x2000000c
 800b918:	20000008 	.word	0x20000008
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b91c:	2e02      	cmp	r6, #2
 800b91e:	d1bb      	bne.n	800b898 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b920:	4ba4      	ldr	r3, [pc, #656]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800b928:	d003      	beq.n	800b932 <HAL_RCC_OscConfig+0x28e>
 800b92a:	68e3      	ldr	r3, [r4, #12]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f000 81e0 	beq.w	800bcf2 <HAL_RCC_OscConfig+0x64e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b932:	4aa0      	ldr	r2, [pc, #640]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b934:	6853      	ldr	r3, [r2, #4]
 800b936:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800b93a:	6921      	ldr	r1, [r4, #16]
 800b93c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b940:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b942:	6823      	ldr	r3, [r4, #0]
 800b944:	f013 0f08 	tst.w	r3, #8
 800b948:	d04c      	beq.n	800b9e4 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b94a:	6963      	ldr	r3, [r4, #20]
 800b94c:	b39b      	cbz	r3, 800b9b6 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 800b94e:	4a99      	ldr	r2, [pc, #612]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b950:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800b954:	f043 0301 	orr.w	r3, r3, #1
 800b958:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800b95c:	f7fe fa6e 	bl	8009e3c <HAL_GetTick>
 800b960:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b962:	4b94      	ldr	r3, [pc, #592]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b964:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b968:	f013 0f02 	tst.w	r3, #2
 800b96c:	d13a      	bne.n	800b9e4 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b96e:	f7fe fa65 	bl	8009e3c <HAL_GetTick>
 800b972:	1b80      	subs	r0, r0, r6
 800b974:	2802      	cmp	r0, #2
 800b976:	d9f4      	bls.n	800b962 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 800b978:	2003      	movs	r0, #3
 800b97a:	e1bd      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b97c:	4a8d      	ldr	r2, [pc, #564]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b97e:	6853      	ldr	r3, [r2, #4]
 800b980:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800b984:	6921      	ldr	r1, [r4, #16]
 800b986:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800b98a:	6053      	str	r3, [r2, #4]
 800b98c:	e7d9      	b.n	800b942 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 800b98e:	4a89      	ldr	r2, [pc, #548]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b990:	6813      	ldr	r3, [r2, #0]
 800b992:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b996:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800b998:	f7fe fa50 	bl	8009e3c <HAL_GetTick>
 800b99c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b99e:	4b85      	ldr	r3, [pc, #532]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800b9a6:	d0cc      	beq.n	800b942 <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b9a8:	f7fe fa48 	bl	8009e3c <HAL_GetTick>
 800b9ac:	1b80      	subs	r0, r0, r6
 800b9ae:	2802      	cmp	r0, #2
 800b9b0:	d9f5      	bls.n	800b99e <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 800b9b2:	2003      	movs	r0, #3
 800b9b4:	e1a0      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_LSI_DISABLE();
 800b9b6:	4a7f      	ldr	r2, [pc, #508]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b9b8:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800b9bc:	f023 0301 	bic.w	r3, r3, #1
 800b9c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800b9c4:	f7fe fa3a 	bl	8009e3c <HAL_GetTick>
 800b9c8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b9ca:	4b7a      	ldr	r3, [pc, #488]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b9cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b9d0:	f013 0f02 	tst.w	r3, #2
 800b9d4:	d006      	beq.n	800b9e4 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9d6:	f7fe fa31 	bl	8009e3c <HAL_GetTick>
 800b9da:	1b80      	subs	r0, r0, r6
 800b9dc:	2802      	cmp	r0, #2
 800b9de:	d9f4      	bls.n	800b9ca <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 800b9e0:	2003      	movs	r0, #3
 800b9e2:	e189      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b9e4:	6823      	ldr	r3, [r4, #0]
 800b9e6:	f013 0f04 	tst.w	r3, #4
 800b9ea:	d07a      	beq.n	800bae2 <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b9ec:	4b71      	ldr	r3, [pc, #452]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b9ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9f0:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800b9f4:	d136      	bne.n	800ba64 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 800b9f6:	4b6f      	ldr	r3, [pc, #444]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800b9f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b9fa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800b9fe:	659a      	str	r2, [r3, #88]	@ 0x58
 800ba00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ba06:	9301      	str	r3, [sp, #4]
 800ba08:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800ba0a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ba0c:	4b6a      	ldr	r3, [pc, #424]	@ (800bbb8 <HAL_RCC_OscConfig+0x514>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800ba14:	d028      	beq.n	800ba68 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ba16:	68a3      	ldr	r3, [r4, #8]
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d039      	beq.n	800ba90 <HAL_RCC_OscConfig+0x3ec>
 800ba1c:	2b05      	cmp	r3, #5
 800ba1e:	d03f      	beq.n	800baa0 <HAL_RCC_OscConfig+0x3fc>
 800ba20:	4b64      	ldr	r3, [pc, #400]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800ba22:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800ba26:	f022 0201 	bic.w	r2, r2, #1
 800ba2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800ba2e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800ba32:	f022 0204 	bic.w	r2, r2, #4
 800ba36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ba3a:	68a3      	ldr	r3, [r4, #8]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d03d      	beq.n	800babc <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 800ba40:	f7fe f9fc 	bl	8009e3c <HAL_GetTick>
 800ba44:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ba46:	4b5b      	ldr	r3, [pc, #364]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800ba48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba4c:	f013 0f02 	tst.w	r3, #2
 800ba50:	d146      	bne.n	800bae0 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba52:	f7fe f9f3 	bl	8009e3c <HAL_GetTick>
 800ba56:	1bc0      	subs	r0, r0, r7
 800ba58:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ba5c:	4298      	cmp	r0, r3
 800ba5e:	d9f2      	bls.n	800ba46 <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 800ba60:	2003      	movs	r0, #3
 800ba62:	e149      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
    FlagStatus       pwrclkchanged = RESET;
 800ba64:	2600      	movs	r6, #0
 800ba66:	e7d1      	b.n	800ba0c <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ba68:	4a53      	ldr	r2, [pc, #332]	@ (800bbb8 <HAL_RCC_OscConfig+0x514>)
 800ba6a:	6813      	ldr	r3, [r2, #0]
 800ba6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba70:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800ba72:	f7fe f9e3 	bl	8009e3c <HAL_GetTick>
 800ba76:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ba78:	4b4f      	ldr	r3, [pc, #316]	@ (800bbb8 <HAL_RCC_OscConfig+0x514>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800ba80:	d1c9      	bne.n	800ba16 <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba82:	f7fe f9db 	bl	8009e3c <HAL_GetTick>
 800ba86:	1bc0      	subs	r0, r0, r7
 800ba88:	2802      	cmp	r0, #2
 800ba8a:	d9f5      	bls.n	800ba78 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 800ba8c:	2003      	movs	r0, #3
 800ba8e:	e133      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ba90:	4a48      	ldr	r2, [pc, #288]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800ba92:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800ba96:	f043 0301 	orr.w	r3, r3, #1
 800ba9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ba9e:	e7cc      	b.n	800ba3a <HAL_RCC_OscConfig+0x396>
 800baa0:	4b44      	ldr	r3, [pc, #272]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800baa2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800baa6:	f042 0204 	orr.w	r2, r2, #4
 800baaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800baae:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800bab2:	f042 0201 	orr.w	r2, r2, #1
 800bab6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800baba:	e7be      	b.n	800ba3a <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 800babc:	f7fe f9be 	bl	8009e3c <HAL_GetTick>
 800bac0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bac2:	4b3c      	ldr	r3, [pc, #240]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bac8:	f013 0f02 	tst.w	r3, #2
 800bacc:	d008      	beq.n	800bae0 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bace:	f7fe f9b5 	bl	8009e3c <HAL_GetTick>
 800bad2:	1bc0      	subs	r0, r0, r7
 800bad4:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bad8:	4298      	cmp	r0, r3
 800bada:	d9f2      	bls.n	800bac2 <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 800badc:	2003      	movs	r0, #3
 800bade:	e10b      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
    if(pwrclkchanged == SET)
 800bae0:	b9e6      	cbnz	r6, 800bb1c <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bae2:	6823      	ldr	r3, [r4, #0]
 800bae4:	f013 0f20 	tst.w	r3, #32
 800bae8:	d035      	beq.n	800bb56 <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800baea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800baec:	b1e3      	cbz	r3, 800bb28 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 800baee:	4a31      	ldr	r2, [pc, #196]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800baf0:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800baf4:	f043 0301 	orr.w	r3, r3, #1
 800baf8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800bafc:	f7fe f99e 	bl	8009e3c <HAL_GetTick>
 800bb00:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800bb02:	4b2c      	ldr	r3, [pc, #176]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bb08:	f013 0f02 	tst.w	r3, #2
 800bb0c:	d123      	bne.n	800bb56 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bb0e:	f7fe f995 	bl	8009e3c <HAL_GetTick>
 800bb12:	1b80      	subs	r0, r0, r6
 800bb14:	2802      	cmp	r0, #2
 800bb16:	d9f4      	bls.n	800bb02 <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 800bb18:	2003      	movs	r0, #3
 800bb1a:	e0ed      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_PWR_CLK_DISABLE();
 800bb1c:	4a25      	ldr	r2, [pc, #148]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb1e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800bb20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bb24:	6593      	str	r3, [r2, #88]	@ 0x58
 800bb26:	e7dc      	b.n	800bae2 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 800bb28:	4a22      	ldr	r2, [pc, #136]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb2a:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800bb2e:	f023 0301 	bic.w	r3, r3, #1
 800bb32:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800bb36:	f7fe f981 	bl	8009e3c <HAL_GetTick>
 800bb3a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800bb3c:	4b1d      	ldr	r3, [pc, #116]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bb42:	f013 0f02 	tst.w	r3, #2
 800bb46:	d006      	beq.n	800bb56 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bb48:	f7fe f978 	bl	8009e3c <HAL_GetTick>
 800bb4c:	1b80      	subs	r0, r0, r6
 800bb4e:	2802      	cmp	r0, #2
 800bb50:	d9f4      	bls.n	800bb3c <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 800bb52:	2003      	movs	r0, #3
 800bb54:	e0d0      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bb56:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	f000 80cc 	beq.w	800bcf6 <HAL_RCC_OscConfig+0x652>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bb5e:	2b02      	cmp	r3, #2
 800bb60:	d017      	beq.n	800bb92 <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bb62:	2d0c      	cmp	r5, #12
 800bb64:	f000 80cc 	beq.w	800bd00 <HAL_RCC_OscConfig+0x65c>
        __HAL_RCC_PLL_DISABLE();
 800bb68:	4a12      	ldr	r2, [pc, #72]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb6a:	6813      	ldr	r3, [r2, #0]
 800bb6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb70:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800bb72:	f7fe f963 	bl	8009e3c <HAL_GetTick>
 800bb76:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bb78:	4b0e      	ldr	r3, [pc, #56]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800bb80:	f000 80a8 	beq.w	800bcd4 <HAL_RCC_OscConfig+0x630>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb84:	f7fe f95a 	bl	8009e3c <HAL_GetTick>
 800bb88:	1b00      	subs	r0, r0, r4
 800bb8a:	2802      	cmp	r0, #2
 800bb8c:	d9f4      	bls.n	800bb78 <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 800bb8e:	2003      	movs	r0, #3
 800bb90:	e0b2      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
      pll_config = RCC->PLLCFGR;
 800bb92:	4b08      	ldr	r3, [pc, #32]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bb94:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb96:	f003 0103 	and.w	r1, r3, #3
 800bb9a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bb9c:	4291      	cmp	r1, r2
 800bb9e:	d00d      	beq.n	800bbbc <HAL_RCC_OscConfig+0x518>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bba0:	2d0c      	cmp	r5, #12
 800bba2:	f000 80ab 	beq.w	800bcfc <HAL_RCC_OscConfig+0x658>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800bba6:	4b03      	ldr	r3, [pc, #12]	@ (800bbb4 <HAL_RCC_OscConfig+0x510>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800bbae:	d02f      	beq.n	800bc10 <HAL_RCC_OscConfig+0x56c>
            return HAL_ERROR;
 800bbb0:	2001      	movs	r0, #1
 800bbb2:	e0a1      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
 800bbb4:	40021000 	.word	0x40021000
 800bbb8:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbbc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800bbc0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bbc2:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bbc4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800bbc8:	d1ea      	bne.n	800bba0 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbca:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800bbce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbd0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800bbd4:	d1e4      	bne.n	800bba0 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bbd6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800bbda:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbdc:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800bbe0:	d1de      	bne.n	800bba0 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bbe2:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800bbe6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800bbe8:	0852      	lsrs	r2, r2, #1
 800bbea:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800bbec:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800bbf0:	d1d6      	bne.n	800bba0 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bbf2:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800bbf6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800bbf8:	0852      	lsrs	r2, r2, #1
 800bbfa:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bbfc:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800bc00:	d1ce      	bne.n	800bba0 <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bc02:	4b40      	ldr	r3, [pc, #256]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800bc0a:	d049      	beq.n	800bca0 <HAL_RCC_OscConfig+0x5fc>
  return HAL_OK;
 800bc0c:	2000      	movs	r0, #0
 800bc0e:	e073      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_DISABLE();
 800bc10:	4a3c      	ldr	r2, [pc, #240]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bc12:	6813      	ldr	r3, [r2, #0]
 800bc14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bc18:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 800bc1a:	f7fe f90f 	bl	8009e3c <HAL_GetTick>
 800bc1e:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bc20:	4b38      	ldr	r3, [pc, #224]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800bc28:	d006      	beq.n	800bc38 <HAL_RCC_OscConfig+0x594>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc2a:	f7fe f907 	bl	8009e3c <HAL_GetTick>
 800bc2e:	1b40      	subs	r0, r0, r5
 800bc30:	2802      	cmp	r0, #2
 800bc32:	d9f5      	bls.n	800bc20 <HAL_RCC_OscConfig+0x57c>
                return HAL_TIMEOUT;
 800bc34:	2003      	movs	r0, #3
 800bc36:	e05f      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bc38:	4a32      	ldr	r2, [pc, #200]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bc3a:	68d3      	ldr	r3, [r2, #12]
 800bc3c:	4932      	ldr	r1, [pc, #200]	@ (800bd08 <HAL_RCC_OscConfig+0x664>)
 800bc3e:	4019      	ands	r1, r3
 800bc40:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800bc42:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800bc44:	3801      	subs	r0, #1
 800bc46:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800bc4a:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800bc4c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800bc50:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800bc52:	0840      	lsrs	r0, r0, #1
 800bc54:	3801      	subs	r0, #1
 800bc56:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800bc5a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800bc5c:	0840      	lsrs	r0, r0, #1
 800bc5e:	3801      	subs	r0, #1
 800bc60:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800bc64:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800bc66:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800bc6a:	4319      	orrs	r1, r3
 800bc6c:	60d1      	str	r1, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 800bc6e:	6813      	ldr	r3, [r2, #0]
 800bc70:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bc74:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bc76:	68d3      	ldr	r3, [r2, #12]
 800bc78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bc7c:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800bc7e:	f7fe f8dd 	bl	8009e3c <HAL_GetTick>
 800bc82:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bc84:	4b1f      	ldr	r3, [pc, #124]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800bc8c:	d106      	bne.n	800bc9c <HAL_RCC_OscConfig+0x5f8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc8e:	f7fe f8d5 	bl	8009e3c <HAL_GetTick>
 800bc92:	1b00      	subs	r0, r0, r4
 800bc94:	2802      	cmp	r0, #2
 800bc96:	d9f5      	bls.n	800bc84 <HAL_RCC_OscConfig+0x5e0>
                return HAL_TIMEOUT;
 800bc98:	2003      	movs	r0, #3
 800bc9a:	e02d      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800bc9c:	2000      	movs	r0, #0
 800bc9e:	e02b      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLL_ENABLE();
 800bca0:	4b18      	ldr	r3, [pc, #96]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800bca8:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bcaa:	68da      	ldr	r2, [r3, #12]
 800bcac:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800bcb0:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800bcb2:	f7fe f8c3 	bl	8009e3c <HAL_GetTick>
 800bcb6:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bcb8:	4b12      	ldr	r3, [pc, #72]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800bcc0:	d106      	bne.n	800bcd0 <HAL_RCC_OscConfig+0x62c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bcc2:	f7fe f8bb 	bl	8009e3c <HAL_GetTick>
 800bcc6:	1b03      	subs	r3, r0, r4
 800bcc8:	2b02      	cmp	r3, #2
 800bcca:	d9f5      	bls.n	800bcb8 <HAL_RCC_OscConfig+0x614>
              return HAL_TIMEOUT;
 800bccc:	2003      	movs	r0, #3
 800bcce:	e013      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800bcd0:	2000      	movs	r0, #0
 800bcd2:	e011      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800bcd4:	4a0b      	ldr	r2, [pc, #44]	@ (800bd04 <HAL_RCC_OscConfig+0x660>)
 800bcd6:	68d1      	ldr	r1, [r2, #12]
 800bcd8:	4b0c      	ldr	r3, [pc, #48]	@ (800bd0c <HAL_RCC_OscConfig+0x668>)
 800bcda:	400b      	ands	r3, r1
 800bcdc:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800bcde:	2000      	movs	r0, #0
 800bce0:	e00a      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
    return HAL_ERROR;
 800bce2:	2001      	movs	r0, #1
}
 800bce4:	4770      	bx	lr
        return HAL_ERROR;
 800bce6:	2001      	movs	r0, #1
 800bce8:	e006      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
            return HAL_ERROR;
 800bcea:	2001      	movs	r0, #1
 800bcec:	e004      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800bcee:	2001      	movs	r0, #1
 800bcf0:	e002      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800bcf2:	2001      	movs	r0, #1
 800bcf4:	e000      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800bcf6:	2000      	movs	r0, #0
}
 800bcf8:	b003      	add	sp, #12
 800bcfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 800bcfc:	2001      	movs	r0, #1
 800bcfe:	e7fb      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800bd00:	2001      	movs	r0, #1
 800bd02:	e7f9      	b.n	800bcf8 <HAL_RCC_OscConfig+0x654>
 800bd04:	40021000 	.word	0x40021000
 800bd08:	019d808c 	.word	0x019d808c
 800bd0c:	feeefffc 	.word	0xfeeefffc

0800bd10 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800bd10:	2800      	cmp	r0, #0
 800bd12:	f000 80af 	beq.w	800be74 <HAL_RCC_ClockConfig+0x164>
{
 800bd16:	b570      	push	{r4, r5, r6, lr}
 800bd18:	460d      	mov	r5, r1
 800bd1a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bd1c:	4b59      	ldr	r3, [pc, #356]	@ (800be84 <HAL_RCC_ClockConfig+0x174>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f003 0307 	and.w	r3, r3, #7
 800bd24:	428b      	cmp	r3, r1
 800bd26:	d20b      	bcs.n	800bd40 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bd28:	4a56      	ldr	r2, [pc, #344]	@ (800be84 <HAL_RCC_ClockConfig+0x174>)
 800bd2a:	6813      	ldr	r3, [r2, #0]
 800bd2c:	f023 0307 	bic.w	r3, r3, #7
 800bd30:	430b      	orrs	r3, r1
 800bd32:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bd34:	6813      	ldr	r3, [r2, #0]
 800bd36:	f003 0307 	and.w	r3, r3, #7
 800bd3a:	428b      	cmp	r3, r1
 800bd3c:	f040 809c 	bne.w	800be78 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bd40:	6823      	ldr	r3, [r4, #0]
 800bd42:	f013 0f02 	tst.w	r3, #2
 800bd46:	d00c      	beq.n	800bd62 <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800bd48:	68a2      	ldr	r2, [r4, #8]
 800bd4a:	4b4f      	ldr	r3, [pc, #316]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bd4c:	689b      	ldr	r3, [r3, #8]
 800bd4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bd52:	429a      	cmp	r2, r3
 800bd54:	d905      	bls.n	800bd62 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bd56:	494c      	ldr	r1, [pc, #304]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bd58:	688b      	ldr	r3, [r1, #8]
 800bd5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd5e:	431a      	orrs	r2, r3
 800bd60:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bd62:	6823      	ldr	r3, [r4, #0]
 800bd64:	f013 0f01 	tst.w	r3, #1
 800bd68:	d039      	beq.n	800bdde <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bd6a:	6863      	ldr	r3, [r4, #4]
 800bd6c:	2b03      	cmp	r3, #3
 800bd6e:	d009      	beq.n	800bd84 <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bd70:	2b02      	cmp	r3, #2
 800bd72:	d026      	beq.n	800bdc2 <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800bd74:	bb63      	cbnz	r3, 800bdd0 <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bd76:	4a44      	ldr	r2, [pc, #272]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bd78:	6812      	ldr	r2, [r2, #0]
 800bd7a:	f012 0f02 	tst.w	r2, #2
 800bd7e:	d106      	bne.n	800bd8e <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800bd80:	2001      	movs	r0, #1
 800bd82:	e076      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd84:	4a40      	ldr	r2, [pc, #256]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bd86:	6812      	ldr	r2, [r2, #0]
 800bd88:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800bd8c:	d076      	beq.n	800be7c <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bd8e:	493e      	ldr	r1, [pc, #248]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bd90:	688a      	ldr	r2, [r1, #8]
 800bd92:	f022 0203 	bic.w	r2, r2, #3
 800bd96:	4313      	orrs	r3, r2
 800bd98:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800bd9a:	f7fe f84f 	bl	8009e3c <HAL_GetTick>
 800bd9e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bda0:	4b39      	ldr	r3, [pc, #228]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bda2:	689b      	ldr	r3, [r3, #8]
 800bda4:	f003 030c 	and.w	r3, r3, #12
 800bda8:	6862      	ldr	r2, [r4, #4]
 800bdaa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800bdae:	d016      	beq.n	800bdde <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bdb0:	f7fe f844 	bl	8009e3c <HAL_GetTick>
 800bdb4:	1b80      	subs	r0, r0, r6
 800bdb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bdba:	4298      	cmp	r0, r3
 800bdbc:	d9f0      	bls.n	800bda0 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800bdbe:	2003      	movs	r0, #3
 800bdc0:	e057      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bdc2:	4a31      	ldr	r2, [pc, #196]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bdc4:	6812      	ldr	r2, [r2, #0]
 800bdc6:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800bdca:	d1e0      	bne.n	800bd8e <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800bdcc:	2001      	movs	r0, #1
 800bdce:	e050      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bdd0:	4a2d      	ldr	r2, [pc, #180]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bdd2:	6812      	ldr	r2, [r2, #0]
 800bdd4:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800bdd8:	d1d9      	bne.n	800bd8e <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800bdda:	2001      	movs	r0, #1
 800bddc:	e049      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	f013 0f02 	tst.w	r3, #2
 800bde4:	d00c      	beq.n	800be00 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800bde6:	68a2      	ldr	r2, [r4, #8]
 800bde8:	4b27      	ldr	r3, [pc, #156]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bdea:	689b      	ldr	r3, [r3, #8]
 800bdec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bdf0:	429a      	cmp	r2, r3
 800bdf2:	d205      	bcs.n	800be00 <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bdf4:	4924      	ldr	r1, [pc, #144]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800bdf6:	688b      	ldr	r3, [r1, #8]
 800bdf8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bdfc:	431a      	orrs	r2, r3
 800bdfe:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800be00:	4b20      	ldr	r3, [pc, #128]	@ (800be84 <HAL_RCC_ClockConfig+0x174>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	f003 0307 	and.w	r3, r3, #7
 800be08:	42ab      	cmp	r3, r5
 800be0a:	d90a      	bls.n	800be22 <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800be0c:	4a1d      	ldr	r2, [pc, #116]	@ (800be84 <HAL_RCC_ClockConfig+0x174>)
 800be0e:	6813      	ldr	r3, [r2, #0]
 800be10:	f023 0307 	bic.w	r3, r3, #7
 800be14:	432b      	orrs	r3, r5
 800be16:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800be18:	6813      	ldr	r3, [r2, #0]
 800be1a:	f003 0307 	and.w	r3, r3, #7
 800be1e:	42ab      	cmp	r3, r5
 800be20:	d12e      	bne.n	800be80 <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	f013 0f04 	tst.w	r3, #4
 800be28:	d006      	beq.n	800be38 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800be2a:	4a17      	ldr	r2, [pc, #92]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800be2c:	6893      	ldr	r3, [r2, #8]
 800be2e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800be32:	68e1      	ldr	r1, [r4, #12]
 800be34:	430b      	orrs	r3, r1
 800be36:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800be38:	6823      	ldr	r3, [r4, #0]
 800be3a:	f013 0f08 	tst.w	r3, #8
 800be3e:	d007      	beq.n	800be50 <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800be40:	4a11      	ldr	r2, [pc, #68]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800be42:	6893      	ldr	r3, [r2, #8]
 800be44:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800be48:	6921      	ldr	r1, [r4, #16]
 800be4a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800be4e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800be50:	f7ff fbd4 	bl	800b5fc <HAL_RCC_GetSysClockFreq>
 800be54:	4b0c      	ldr	r3, [pc, #48]	@ (800be88 <HAL_RCC_ClockConfig+0x178>)
 800be56:	689b      	ldr	r3, [r3, #8]
 800be58:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800be5c:	4a0b      	ldr	r2, [pc, #44]	@ (800be8c <HAL_RCC_ClockConfig+0x17c>)
 800be5e:	5cd3      	ldrb	r3, [r2, r3]
 800be60:	f003 031f 	and.w	r3, r3, #31
 800be64:	40d8      	lsrs	r0, r3
 800be66:	4b0a      	ldr	r3, [pc, #40]	@ (800be90 <HAL_RCC_ClockConfig+0x180>)
 800be68:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800be6a:	4b0a      	ldr	r3, [pc, #40]	@ (800be94 <HAL_RCC_ClockConfig+0x184>)
 800be6c:	6818      	ldr	r0, [r3, #0]
 800be6e:	f000 fbe3 	bl	800c638 <HAL_InitTick>
}
 800be72:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800be74:	2001      	movs	r0, #1
}
 800be76:	4770      	bx	lr
      return HAL_ERROR;
 800be78:	2001      	movs	r0, #1
 800be7a:	e7fa      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 800be7c:	2001      	movs	r0, #1
 800be7e:	e7f8      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 800be80:	2001      	movs	r0, #1
 800be82:	e7f6      	b.n	800be72 <HAL_RCC_ClockConfig+0x162>
 800be84:	40022000 	.word	0x40022000
 800be88:	40021000 	.word	0x40021000
 800be8c:	0800da4c 	.word	0x0800da4c
 800be90:	2000000c 	.word	0x2000000c
 800be94:	20000008 	.word	0x20000008

0800be98 <HAL_RCC_GetHCLKFreq>:
}
 800be98:	4b01      	ldr	r3, [pc, #4]	@ (800bea0 <HAL_RCC_GetHCLKFreq+0x8>)
 800be9a:	6818      	ldr	r0, [r3, #0]
 800be9c:	4770      	bx	lr
 800be9e:	bf00      	nop
 800bea0:	2000000c 	.word	0x2000000c

0800bea4 <HAL_RCC_GetPCLK1Freq>:
{
 800bea4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bea6:	f7ff fff7 	bl	800be98 <HAL_RCC_GetHCLKFreq>
 800beaa:	4b05      	ldr	r3, [pc, #20]	@ (800bec0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800beb2:	4a04      	ldr	r2, [pc, #16]	@ (800bec4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800beb4:	5cd3      	ldrb	r3, [r2, r3]
 800beb6:	f003 031f 	and.w	r3, r3, #31
}
 800beba:	40d8      	lsrs	r0, r3
 800bebc:	bd08      	pop	{r3, pc}
 800bebe:	bf00      	nop
 800bec0:	40021000 	.word	0x40021000
 800bec4:	0800da44 	.word	0x0800da44

0800bec8 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800bec8:	230f      	movs	r3, #15
 800beca:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800becc:	4b0b      	ldr	r3, [pc, #44]	@ (800befc <HAL_RCC_GetClockConfig+0x34>)
 800bece:	689a      	ldr	r2, [r3, #8]
 800bed0:	f002 0203 	and.w	r2, r2, #3
 800bed4:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800bed6:	689a      	ldr	r2, [r3, #8]
 800bed8:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 800bedc:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800bede:	689a      	ldr	r2, [r3, #8]
 800bee0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800bee4:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	08db      	lsrs	r3, r3, #3
 800beea:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800beee:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800bef0:	4b03      	ldr	r3, [pc, #12]	@ (800bf00 <HAL_RCC_GetClockConfig+0x38>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f003 0307 	and.w	r3, r3, #7
 800bef8:	600b      	str	r3, [r1, #0]
}
 800befa:	4770      	bx	lr
 800befc:	40021000 	.word	0x40021000
 800bf00:	40022000 	.word	0x40022000

0800bf04 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800bf04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf06:	4604      	mov	r4, r0
 800bf08:	460d      	mov	r5, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800bf0a:	4b59      	ldr	r3, [pc, #356]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf0c:	68db      	ldr	r3, [r3, #12]
 800bf0e:	f013 0f03 	tst.w	r3, #3
 800bf12:	d018      	beq.n	800bf46 <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800bf14:	4b56      	ldr	r3, [pc, #344]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf16:	68db      	ldr	r3, [r3, #12]
 800bf18:	f003 0303 	and.w	r3, r3, #3
 800bf1c:	6802      	ldr	r2, [r0, #0]
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d002      	beq.n	800bf28 <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800bf22:	2601      	movs	r6, #1
      }
    }
  }

  return status;
}
 800bf24:	4630      	mov	r0, r6
 800bf26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800bf28:	2a00      	cmp	r2, #0
 800bf2a:	f000 809c 	beq.w	800c066 <RCCEx_PLLSAI1_Config+0x162>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800bf2e:	4b50      	ldr	r3, [pc, #320]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bf36:	3301      	adds	r3, #1
 800bf38:	6842      	ldr	r2, [r0, #4]
       ||
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	d001      	beq.n	800bf42 <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 800bf3e:	2601      	movs	r6, #1
 800bf40:	e7f0      	b.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800bf42:	2600      	movs	r6, #0
 800bf44:	e019      	b.n	800bf7a <RCCEx_PLLSAI1_Config+0x76>
    switch(PllSai1->PLLSAI1Source)
 800bf46:	6803      	ldr	r3, [r0, #0]
 800bf48:	2b02      	cmp	r3, #2
 800bf4a:	d055      	beq.n	800bff8 <RCCEx_PLLSAI1_Config+0xf4>
 800bf4c:	2b03      	cmp	r3, #3
 800bf4e:	d05a      	beq.n	800c006 <RCCEx_PLLSAI1_Config+0x102>
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	f040 808a 	bne.w	800c06a <RCCEx_PLLSAI1_Config+0x166>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800bf56:	4a46      	ldr	r2, [pc, #280]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf58:	6812      	ldr	r2, [r2, #0]
 800bf5a:	f012 0f02 	tst.w	r2, #2
 800bf5e:	d05e      	beq.n	800c01e <RCCEx_PLLSAI1_Config+0x11a>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800bf60:	4843      	ldr	r0, [pc, #268]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf62:	68c2      	ldr	r2, [r0, #12]
 800bf64:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800bf68:	6861      	ldr	r1, [r4, #4]
 800bf6a:	3901      	subs	r1, #1
 800bf6c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800bf70:	4313      	orrs	r3, r2
 800bf72:	60c3      	str	r3, [r0, #12]
 800bf74:	2600      	movs	r6, #0
  if(status == HAL_OK)
 800bf76:	2e00      	cmp	r6, #0
 800bf78:	d1d4      	bne.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 800bf7a:	4a3d      	ldr	r2, [pc, #244]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf7c:	6813      	ldr	r3, [r2, #0]
 800bf7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf82:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800bf84:	f7fd ff5a 	bl	8009e3c <HAL_GetTick>
 800bf88:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bf8a:	4b39      	ldr	r3, [pc, #228]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800bf92:	d005      	beq.n	800bfa0 <RCCEx_PLLSAI1_Config+0x9c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bf94:	f7fd ff52 	bl	8009e3c <HAL_GetTick>
 800bf98:	1bc3      	subs	r3, r0, r7
 800bf9a:	2b02      	cmp	r3, #2
 800bf9c:	d9f5      	bls.n	800bf8a <RCCEx_PLLSAI1_Config+0x86>
        status = HAL_TIMEOUT;
 800bf9e:	2603      	movs	r6, #3
    if(status == HAL_OK)
 800bfa0:	2e00      	cmp	r6, #0
 800bfa2:	d1bf      	bne.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 800bfa4:	2d00      	cmp	r5, #0
 800bfa6:	d13c      	bne.n	800c022 <RCCEx_PLLSAI1_Config+0x11e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bfa8:	4931      	ldr	r1, [pc, #196]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bfaa:	690b      	ldr	r3, [r1, #16]
 800bfac:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800bfb0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800bfb4:	68a0      	ldr	r0, [r4, #8]
 800bfb6:	68e2      	ldr	r2, [r4, #12]
 800bfb8:	06d2      	lsls	r2, r2, #27
 800bfba:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800bfc2:	4a2b      	ldr	r2, [pc, #172]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bfc4:	6813      	ldr	r3, [r2, #0]
 800bfc6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bfca:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800bfcc:	f7fd ff36 	bl	8009e3c <HAL_GetTick>
 800bfd0:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800bfd2:	4b27      	ldr	r3, [pc, #156]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800bfda:	d105      	bne.n	800bfe8 <RCCEx_PLLSAI1_Config+0xe4>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bfdc:	f7fd ff2e 	bl	8009e3c <HAL_GetTick>
 800bfe0:	1b40      	subs	r0, r0, r5
 800bfe2:	2802      	cmp	r0, #2
 800bfe4:	d9f5      	bls.n	800bfd2 <RCCEx_PLLSAI1_Config+0xce>
          status = HAL_TIMEOUT;
 800bfe6:	2603      	movs	r6, #3
      if(status == HAL_OK)
 800bfe8:	2e00      	cmp	r6, #0
 800bfea:	d19b      	bne.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800bfec:	4a20      	ldr	r2, [pc, #128]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bfee:	6913      	ldr	r3, [r2, #16]
 800bff0:	69a1      	ldr	r1, [r4, #24]
 800bff2:	430b      	orrs	r3, r1
 800bff4:	6113      	str	r3, [r2, #16]
 800bff6:	e795      	b.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800bff8:	4a1d      	ldr	r2, [pc, #116]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800bffa:	6812      	ldr	r2, [r2, #0]
 800bffc:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800c000:	d1ae      	bne.n	800bf60 <RCCEx_PLLSAI1_Config+0x5c>
 800c002:	2601      	movs	r6, #1
 800c004:	e78e      	b.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c006:	4a1a      	ldr	r2, [pc, #104]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800c008:	6812      	ldr	r2, [r2, #0]
 800c00a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800c00e:	d1a7      	bne.n	800bf60 <RCCEx_PLLSAI1_Config+0x5c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c010:	4a17      	ldr	r2, [pc, #92]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800c012:	6812      	ldr	r2, [r2, #0]
 800c014:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800c018:	d1a2      	bne.n	800bf60 <RCCEx_PLLSAI1_Config+0x5c>
 800c01a:	2601      	movs	r6, #1
 800c01c:	e782      	b.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
        status = HAL_ERROR;
 800c01e:	2601      	movs	r6, #1
 800c020:	e7a9      	b.n	800bf76 <RCCEx_PLLSAI1_Config+0x72>
      else if(Divider == DIVIDER_Q_UPDATE)
 800c022:	2d01      	cmp	r5, #1
 800c024:	d00f      	beq.n	800c046 <RCCEx_PLLSAI1_Config+0x142>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c026:	4812      	ldr	r0, [pc, #72]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800c028:	6902      	ldr	r2, [r0, #16]
 800c02a:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 800c02e:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800c032:	68a1      	ldr	r1, [r4, #8]
 800c034:	6963      	ldr	r3, [r4, #20]
 800c036:	085b      	lsrs	r3, r3, #1
 800c038:	3b01      	subs	r3, #1
 800c03a:	065b      	lsls	r3, r3, #25
 800c03c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c040:	431a      	orrs	r2, r3
 800c042:	6102      	str	r2, [r0, #16]
 800c044:	e7bd      	b.n	800bfc2 <RCCEx_PLLSAI1_Config+0xbe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c046:	480a      	ldr	r0, [pc, #40]	@ (800c070 <RCCEx_PLLSAI1_Config+0x16c>)
 800c048:	6902      	ldr	r2, [r0, #16]
 800c04a:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800c04e:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800c052:	68a1      	ldr	r1, [r4, #8]
 800c054:	6923      	ldr	r3, [r4, #16]
 800c056:	085b      	lsrs	r3, r3, #1
 800c058:	3b01      	subs	r3, #1
 800c05a:	055b      	lsls	r3, r3, #21
 800c05c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c060:	431a      	orrs	r2, r3
 800c062:	6102      	str	r2, [r0, #16]
 800c064:	e7ad      	b.n	800bfc2 <RCCEx_PLLSAI1_Config+0xbe>
      status = HAL_ERROR;
 800c066:	2601      	movs	r6, #1
 800c068:	e75c      	b.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
    switch(PllSai1->PLLSAI1Source)
 800c06a:	2601      	movs	r6, #1
 800c06c:	e75a      	b.n	800bf24 <RCCEx_PLLSAI1_Config+0x20>
 800c06e:	bf00      	nop
 800c070:	40021000 	.word	0x40021000

0800c074 <HAL_RCCEx_PeriphCLKConfig>:
{
 800c074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c078:	b082      	sub	sp, #8
 800c07a:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c07c:	6803      	ldr	r3, [r0, #0]
 800c07e:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800c082:	d026      	beq.n	800c0d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch(PeriphClkInit->Sai1ClockSelection)
 800c084:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c086:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c08a:	d006      	beq.n	800c09a <HAL_RCCEx_PeriphCLKConfig+0x26>
 800c08c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c090:	d01d      	beq.n	800c0ce <HAL_RCCEx_PeriphCLKConfig+0x5a>
 800c092:	b19b      	cbz	r3, 800c0bc <HAL_RCCEx_PeriphCLKConfig+0x48>
 800c094:	2601      	movs	r6, #1
 800c096:	4637      	mov	r7, r6
 800c098:	e01d      	b.n	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800c09a:	4aae      	ldr	r2, [pc, #696]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c09c:	68d3      	ldr	r3, [r2, #12]
 800c09e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c0a2:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c0a4:	2700      	movs	r7, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c0a6:	4aab      	ldr	r2, [pc, #684]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c0a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c0ac:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800c0b0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800c0b2:	430b      	orrs	r3, r1
 800c0b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c0b8:	2600      	movs	r6, #0
 800c0ba:	e00c      	b.n	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c0bc:	2100      	movs	r1, #0
 800c0be:	3004      	adds	r0, #4
 800c0c0:	f7ff ff20 	bl	800bf04 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 800c0c4:	4607      	mov	r7, r0
 800c0c6:	2800      	cmp	r0, #0
 800c0c8:	d0ed      	beq.n	800c0a6 <HAL_RCCEx_PeriphCLKConfig+0x32>
      status = ret;
 800c0ca:	4606      	mov	r6, r0
 800c0cc:	e003      	b.n	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
    switch(PeriphClkInit->Sai1ClockSelection)
 800c0ce:	2700      	movs	r7, #0
 800c0d0:	e7e9      	b.n	800c0a6 <HAL_RCCEx_PeriphCLKConfig+0x32>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c0d2:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c0d4:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c0d6:	6823      	ldr	r3, [r4, #0]
 800c0d8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800c0dc:	d06b      	beq.n	800c1b6 <HAL_RCCEx_PeriphCLKConfig+0x142>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c0de:	4b9d      	ldr	r3, [pc, #628]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c0e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0e2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800c0e6:	d14c      	bne.n	800c182 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800c0e8:	4b9a      	ldr	r3, [pc, #616]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c0ea:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c0ec:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800c0f0:	659a      	str	r2, [r3, #88]	@ 0x58
 800c0f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c0f8:	9301      	str	r3, [sp, #4]
 800c0fa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800c0fc:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c100:	4a95      	ldr	r2, [pc, #596]	@ (800c358 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800c102:	6813      	ldr	r3, [r2, #0]
 800c104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c108:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800c10a:	f7fd fe97 	bl	8009e3c <HAL_GetTick>
 800c10e:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c110:	4b91      	ldr	r3, [pc, #580]	@ (800c358 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800c118:	d105      	bne.n	800c126 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c11a:	f7fd fe8f 	bl	8009e3c <HAL_GetTick>
 800c11e:	1b40      	subs	r0, r0, r5
 800c120:	2802      	cmp	r0, #2
 800c122:	d9f5      	bls.n	800c110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        ret = HAL_TIMEOUT;
 800c124:	2703      	movs	r7, #3
    if(ret == HAL_OK)
 800c126:	2f00      	cmp	r7, #0
 800c128:	d140      	bne.n	800c1ac <HAL_RCCEx_PeriphCLKConfig+0x138>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c12a:	4b8a      	ldr	r3, [pc, #552]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c12c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c130:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800c134:	d018      	beq.n	800c168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800c136:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800c138:	429a      	cmp	r2, r3
 800c13a:	d012      	beq.n	800c162 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c13c:	4a85      	ldr	r2, [pc, #532]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c13e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800c142:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800c146:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800c14a:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800c14e:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c152:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800c156:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800c15a:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 800c15e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c162:	f013 0f01 	tst.w	r3, #1
 800c166:	d10f      	bne.n	800c188 <HAL_RCCEx_PeriphCLKConfig+0x114>
      if(ret == HAL_OK)
 800c168:	2f00      	cmp	r7, #0
 800c16a:	f040 80c9 	bne.w	800c300 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c16e:	4a79      	ldr	r2, [pc, #484]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c170:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800c174:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c178:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800c17a:	430b      	orrs	r3, r1
 800c17c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c180:	e015      	b.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
    FlagStatus       pwrclkchanged = RESET;
 800c182:	f04f 0800 	mov.w	r8, #0
 800c186:	e7bb      	b.n	800c100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        tickstart = HAL_GetTick();
 800c188:	f7fd fe58 	bl	8009e3c <HAL_GetTick>
 800c18c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c18e:	4b71      	ldr	r3, [pc, #452]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c194:	f013 0f02 	tst.w	r3, #2
 800c198:	d1e6      	bne.n	800c168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c19a:	f7fd fe4f 	bl	8009e3c <HAL_GetTick>
 800c19e:	1b40      	subs	r0, r0, r5
 800c1a0:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c1a4:	4298      	cmp	r0, r3
 800c1a6:	d9f2      	bls.n	800c18e <HAL_RCCEx_PeriphCLKConfig+0x11a>
            ret = HAL_TIMEOUT;
 800c1a8:	2703      	movs	r7, #3
 800c1aa:	e7dd      	b.n	800c168 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      status = ret;
 800c1ac:	463e      	mov	r6, r7
    if(pwrclkchanged == SET)
 800c1ae:	f1b8 0f00 	cmp.w	r8, #0
 800c1b2:	f040 80a7 	bne.w	800c304 <HAL_RCCEx_PeriphCLKConfig+0x290>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c1b6:	6823      	ldr	r3, [r4, #0]
 800c1b8:	f013 0f01 	tst.w	r3, #1
 800c1bc:	d008      	beq.n	800c1d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c1be:	4a65      	ldr	r2, [pc, #404]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c1c0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c1c4:	f023 0303 	bic.w	r3, r3, #3
 800c1c8:	6a21      	ldr	r1, [r4, #32]
 800c1ca:	430b      	orrs	r3, r1
 800c1cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c1d0:	6823      	ldr	r3, [r4, #0]
 800c1d2:	f013 0f02 	tst.w	r3, #2
 800c1d6:	d008      	beq.n	800c1ea <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c1d8:	4a5e      	ldr	r2, [pc, #376]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c1da:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c1de:	f023 030c 	bic.w	r3, r3, #12
 800c1e2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800c1e4:	430b      	orrs	r3, r1
 800c1e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c1ea:	6823      	ldr	r3, [r4, #0]
 800c1ec:	f013 0f20 	tst.w	r3, #32
 800c1f0:	d008      	beq.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x190>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c1f2:	4a58      	ldr	r2, [pc, #352]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c1f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c1f8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800c1fc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800c1fe:	430b      	orrs	r3, r1
 800c200:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c204:	6823      	ldr	r3, [r4, #0]
 800c206:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800c20a:	d008      	beq.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c20c:	4a51      	ldr	r2, [pc, #324]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c20e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c212:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800c216:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c218:	430b      	orrs	r3, r1
 800c21a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c21e:	6823      	ldr	r3, [r4, #0]
 800c220:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800c224:	d008      	beq.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c226:	4a4b      	ldr	r2, [pc, #300]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c228:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c22c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800c230:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c232:	430b      	orrs	r3, r1
 800c234:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c238:	6823      	ldr	r3, [r4, #0]
 800c23a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800c23e:	d008      	beq.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c240:	4a44      	ldr	r2, [pc, #272]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c242:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c246:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800c24a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c24c:	430b      	orrs	r3, r1
 800c24e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c252:	6823      	ldr	r3, [r4, #0]
 800c254:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800c258:	d008      	beq.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c25a:	4a3e      	ldr	r2, [pc, #248]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c25c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c260:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800c264:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c266:	430b      	orrs	r3, r1
 800c268:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c26c:	6823      	ldr	r3, [r4, #0]
 800c26e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800c272:	d00f      	beq.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c274:	4a37      	ldr	r2, [pc, #220]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c276:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c27a:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800c27e:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800c280:	430b      	orrs	r3, r1
 800c282:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c286:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c288:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c28c:	d040      	beq.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c28e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c292:	d042      	beq.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c294:	6823      	ldr	r3, [r4, #0]
 800c296:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800c29a:	d00f      	beq.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c29c:	4a2d      	ldr	r2, [pc, #180]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c29e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c2a2:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800c2a6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c2a8:	430b      	orrs	r3, r1
 800c2aa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c2ae:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800c2b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2b4:	d039      	beq.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c2b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c2ba:	d03b      	beq.n	800c334 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c2bc:	6823      	ldr	r3, [r4, #0]
 800c2be:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800c2c2:	d00c      	beq.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x26a>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c2c4:	4a23      	ldr	r2, [pc, #140]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c2c6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c2ca:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800c2ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c2d0:	430b      	orrs	r3, r1
 800c2d2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c2d6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800c2d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2dc:	d032      	beq.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c2de:	6823      	ldr	r3, [r4, #0]
 800c2e0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800c2e4:	d008      	beq.n	800c2f8 <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c2e6:	4a1b      	ldr	r2, [pc, #108]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c2e8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800c2ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c2f0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800c2f2:	430b      	orrs	r3, r1
 800c2f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	b002      	add	sp, #8
 800c2fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 800c300:	463e      	mov	r6, r7
 800c302:	e754      	b.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x13a>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c304:	4a13      	ldr	r2, [pc, #76]	@ (800c354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800c306:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800c308:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c30c:	6593      	str	r3, [r2, #88]	@ 0x58
 800c30e:	e752      	b.n	800c1b6 <HAL_RCCEx_PeriphCLKConfig+0x142>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c310:	68d3      	ldr	r3, [r2, #12]
 800c312:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c316:	60d3      	str	r3, [r2, #12]
 800c318:	e7bc      	b.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0x220>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c31a:	2101      	movs	r1, #1
 800c31c:	1d20      	adds	r0, r4, #4
 800c31e:	f7ff fdf1 	bl	800bf04 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800c322:	2800      	cmp	r0, #0
 800c324:	d0b6      	beq.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0x220>
          status = ret;
 800c326:	4606      	mov	r6, r0
 800c328:	e7b4      	b.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c32a:	68d3      	ldr	r3, [r2, #12]
 800c32c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c330:	60d3      	str	r3, [r2, #12]
 800c332:	e7c3      	b.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x248>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c334:	2101      	movs	r1, #1
 800c336:	1d20      	adds	r0, r4, #4
 800c338:	f7ff fde4 	bl	800bf04 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800c33c:	2800      	cmp	r0, #0
 800c33e:	d0bd      	beq.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x248>
        status = ret;
 800c340:	4606      	mov	r6, r0
 800c342:	e7bb      	b.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x248>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c344:	2102      	movs	r1, #2
 800c346:	1d20      	adds	r0, r4, #4
 800c348:	f7ff fddc 	bl	800bf04 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800c34c:	2800      	cmp	r0, #0
 800c34e:	d0c6      	beq.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x26a>
        status = ret;
 800c350:	4606      	mov	r6, r0
 800c352:	e7c4      	b.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800c354:	40021000 	.word	0x40021000
 800c358:	40007000 	.word	0x40007000

0800c35c <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c35c:	4770      	bx	lr
	...

0800c360 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c360:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800c364:	2b01      	cmp	r3, #1
 800c366:	d126      	bne.n	800c3b6 <HAL_TIM_Base_Start_IT+0x56>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c368:	2302      	movs	r3, #2
 800c36a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c36e:	6802      	ldr	r2, [r0, #0]
 800c370:	68d3      	ldr	r3, [r2, #12]
 800c372:	f043 0301 	orr.w	r3, r3, #1
 800c376:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c378:	6803      	ldr	r3, [r0, #0]
 800c37a:	4a12      	ldr	r2, [pc, #72]	@ (800c3c4 <HAL_TIM_Base_Start_IT+0x64>)
 800c37c:	4293      	cmp	r3, r2
 800c37e:	d00c      	beq.n	800c39a <HAL_TIM_Base_Start_IT+0x3a>
 800c380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c384:	d009      	beq.n	800c39a <HAL_TIM_Base_Start_IT+0x3a>
 800c386:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 800c38a:	4293      	cmp	r3, r2
 800c38c:	d005      	beq.n	800c39a <HAL_TIM_Base_Start_IT+0x3a>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c38e:	681a      	ldr	r2, [r3, #0]
 800c390:	f042 0201 	orr.w	r2, r2, #1
 800c394:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c396:	2000      	movs	r0, #0
 800c398:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c39a:	6899      	ldr	r1, [r3, #8]
 800c39c:	4a0a      	ldr	r2, [pc, #40]	@ (800c3c8 <HAL_TIM_Base_Start_IT+0x68>)
 800c39e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3a0:	2a06      	cmp	r2, #6
 800c3a2:	d00a      	beq.n	800c3ba <HAL_TIM_Base_Start_IT+0x5a>
 800c3a4:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800c3a8:	d009      	beq.n	800c3be <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800c3aa:	681a      	ldr	r2, [r3, #0]
 800c3ac:	f042 0201 	orr.w	r2, r2, #1
 800c3b0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	4770      	bx	lr
    return HAL_ERROR;
 800c3b6:	2001      	movs	r0, #1
 800c3b8:	4770      	bx	lr
  return HAL_OK;
 800c3ba:	2000      	movs	r0, #0
 800c3bc:	4770      	bx	lr
 800c3be:	2000      	movs	r0, #0
}
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	40012c00 	.word	0x40012c00
 800c3c8:	00010007 	.word	0x00010007

0800c3cc <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c3cc:	4770      	bx	lr

0800c3ce <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c3ce:	4770      	bx	lr

0800c3d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c3d0:	4770      	bx	lr

0800c3d2 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c3d2:	4770      	bx	lr

0800c3d4 <HAL_TIM_IRQHandler>:
{
 800c3d4:	b570      	push	{r4, r5, r6, lr}
 800c3d6:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800c3d8:	6803      	ldr	r3, [r0, #0]
 800c3da:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c3dc:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c3de:	f015 0f02 	tst.w	r5, #2
 800c3e2:	d010      	beq.n	800c406 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c3e4:	f016 0f02 	tst.w	r6, #2
 800c3e8:	d00d      	beq.n	800c406 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c3ea:	f06f 0202 	mvn.w	r2, #2
 800c3ee:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c3f4:	6803      	ldr	r3, [r0, #0]
 800c3f6:	699b      	ldr	r3, [r3, #24]
 800c3f8:	f013 0f03 	tst.w	r3, #3
 800c3fc:	d064      	beq.n	800c4c8 <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 800c3fe:	f7ff ffe6 	bl	800c3ce <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c402:	2300      	movs	r3, #0
 800c404:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c406:	f015 0f04 	tst.w	r5, #4
 800c40a:	d012      	beq.n	800c432 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c40c:	f016 0f04 	tst.w	r6, #4
 800c410:	d00f      	beq.n	800c432 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c412:	6823      	ldr	r3, [r4, #0]
 800c414:	f06f 0204 	mvn.w	r2, #4
 800c418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c41a:	2302      	movs	r3, #2
 800c41c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c41e:	6823      	ldr	r3, [r4, #0]
 800c420:	699b      	ldr	r3, [r3, #24]
 800c422:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800c426:	d055      	beq.n	800c4d4 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 800c428:	4620      	mov	r0, r4
 800c42a:	f7ff ffd0 	bl	800c3ce <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c42e:	2300      	movs	r3, #0
 800c430:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c432:	f015 0f08 	tst.w	r5, #8
 800c436:	d012      	beq.n	800c45e <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c438:	f016 0f08 	tst.w	r6, #8
 800c43c:	d00f      	beq.n	800c45e <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c43e:	6823      	ldr	r3, [r4, #0]
 800c440:	f06f 0208 	mvn.w	r2, #8
 800c444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c446:	2304      	movs	r3, #4
 800c448:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c44a:	6823      	ldr	r3, [r4, #0]
 800c44c:	69db      	ldr	r3, [r3, #28]
 800c44e:	f013 0f03 	tst.w	r3, #3
 800c452:	d046      	beq.n	800c4e2 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 800c454:	4620      	mov	r0, r4
 800c456:	f7ff ffba 	bl	800c3ce <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c45a:	2300      	movs	r3, #0
 800c45c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c45e:	f015 0f10 	tst.w	r5, #16
 800c462:	d012      	beq.n	800c48a <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c464:	f016 0f10 	tst.w	r6, #16
 800c468:	d00f      	beq.n	800c48a <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c46a:	6823      	ldr	r3, [r4, #0]
 800c46c:	f06f 0210 	mvn.w	r2, #16
 800c470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c472:	2308      	movs	r3, #8
 800c474:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c476:	6823      	ldr	r3, [r4, #0]
 800c478:	69db      	ldr	r3, [r3, #28]
 800c47a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800c47e:	d037      	beq.n	800c4f0 <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 800c480:	4620      	mov	r0, r4
 800c482:	f7ff ffa4 	bl	800c3ce <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c486:	2300      	movs	r3, #0
 800c488:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c48a:	f015 0f01 	tst.w	r5, #1
 800c48e:	d002      	beq.n	800c496 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c490:	f016 0f01 	tst.w	r6, #1
 800c494:	d133      	bne.n	800c4fe <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c496:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 800c49a:	d002      	beq.n	800c4a2 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c49c:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800c4a0:	d135      	bne.n	800c50e <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c4a2:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800c4a6:	d002      	beq.n	800c4ae <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c4a8:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800c4ac:	d137      	bne.n	800c51e <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c4ae:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800c4b2:	d002      	beq.n	800c4ba <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c4b4:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800c4b8:	d139      	bne.n	800c52e <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c4ba:	f015 0f20 	tst.w	r5, #32
 800c4be:	d002      	beq.n	800c4c6 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c4c0:	f016 0f20 	tst.w	r6, #32
 800c4c4:	d13b      	bne.n	800c53e <HAL_TIM_IRQHandler+0x16a>
}
 800c4c6:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4c8:	f7ff ff80 	bl	800c3cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f7ff ff7f 	bl	800c3d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800c4d2:	e796      	b.n	800c402 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f7ff ff79 	bl	800c3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4da:	4620      	mov	r0, r4
 800c4dc:	f7ff ff78 	bl	800c3d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800c4e0:	e7a5      	b.n	800c42e <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	f7ff ff72 	bl	800c3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4e8:	4620      	mov	r0, r4
 800c4ea:	f7ff ff71 	bl	800c3d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800c4ee:	e7b4      	b.n	800c45a <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f7ff ff6b 	bl	800c3cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c4f6:	4620      	mov	r0, r4
 800c4f8:	f7ff ff6a 	bl	800c3d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800c4fc:	e7c3      	b.n	800c486 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c4fe:	6823      	ldr	r3, [r4, #0]
 800c500:	f06f 0201 	mvn.w	r2, #1
 800c504:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800c506:	4620      	mov	r0, r4
 800c508:	f7fc fd34 	bl	8008f74 <HAL_TIM_PeriodElapsedCallback>
 800c50c:	e7c3      	b.n	800c496 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c50e:	6823      	ldr	r3, [r4, #0]
 800c510:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c514:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800c516:	4620      	mov	r0, r4
 800c518:	f000 f88b 	bl	800c632 <HAL_TIMEx_BreakCallback>
 800c51c:	e7c1      	b.n	800c4a2 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c51e:	6823      	ldr	r3, [r4, #0]
 800c520:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c524:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800c526:	4620      	mov	r0, r4
 800c528:	f000 f884 	bl	800c634 <HAL_TIMEx_Break2Callback>
 800c52c:	e7bf      	b.n	800c4ae <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c52e:	6823      	ldr	r3, [r4, #0]
 800c530:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c534:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800c536:	4620      	mov	r0, r4
 800c538:	f7ff ff4b 	bl	800c3d2 <HAL_TIM_TriggerCallback>
 800c53c:	e7bd      	b.n	800c4ba <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	f06f 0220 	mvn.w	r2, #32
 800c544:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800c546:	4620      	mov	r0, r4
 800c548:	f000 f872 	bl	800c630 <HAL_TIMEx_CommutCallback>
}
 800c54c:	e7bb      	b.n	800c4c6 <HAL_TIM_IRQHandler+0xf2>
	...

0800c550 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c550:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c552:	4a1e      	ldr	r2, [pc, #120]	@ (800c5cc <TIM_Base_SetConfig+0x7c>)
 800c554:	4290      	cmp	r0, r2
 800c556:	d002      	beq.n	800c55e <TIM_Base_SetConfig+0xe>
 800c558:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800c55c:	d103      	bne.n	800c566 <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c55e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800c562:	684a      	ldr	r2, [r1, #4]
 800c564:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c566:	4a19      	ldr	r2, [pc, #100]	@ (800c5cc <TIM_Base_SetConfig+0x7c>)
 800c568:	4290      	cmp	r0, r2
 800c56a:	d00a      	beq.n	800c582 <TIM_Base_SetConfig+0x32>
 800c56c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800c570:	d007      	beq.n	800c582 <TIM_Base_SetConfig+0x32>
 800c572:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 800c576:	4290      	cmp	r0, r2
 800c578:	d003      	beq.n	800c582 <TIM_Base_SetConfig+0x32>
 800c57a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c57e:	4290      	cmp	r0, r2
 800c580:	d103      	bne.n	800c58a <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c582:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c586:	68ca      	ldr	r2, [r1, #12]
 800c588:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c58a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c58e:	694a      	ldr	r2, [r1, #20]
 800c590:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800c592:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c594:	688b      	ldr	r3, [r1, #8]
 800c596:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c598:	680b      	ldr	r3, [r1, #0]
 800c59a:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c59c:	4b0b      	ldr	r3, [pc, #44]	@ (800c5cc <TIM_Base_SetConfig+0x7c>)
 800c59e:	4298      	cmp	r0, r3
 800c5a0:	d007      	beq.n	800c5b2 <TIM_Base_SetConfig+0x62>
 800c5a2:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 800c5a6:	4298      	cmp	r0, r3
 800c5a8:	d003      	beq.n	800c5b2 <TIM_Base_SetConfig+0x62>
 800c5aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c5ae:	4298      	cmp	r0, r3
 800c5b0:	d101      	bne.n	800c5b6 <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c5b2:	690b      	ldr	r3, [r1, #16]
 800c5b4:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c5ba:	6903      	ldr	r3, [r0, #16]
 800c5bc:	f013 0f01 	tst.w	r3, #1
 800c5c0:	d003      	beq.n	800c5ca <TIM_Base_SetConfig+0x7a>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c5c2:	6903      	ldr	r3, [r0, #16]
 800c5c4:	f023 0301 	bic.w	r3, r3, #1
 800c5c8:	6103      	str	r3, [r0, #16]
  }
}
 800c5ca:	4770      	bx	lr
 800c5cc:	40012c00 	.word	0x40012c00

0800c5d0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800c5d0:	b360      	cbz	r0, 800c62c <HAL_TIM_Base_Init+0x5c>
{
 800c5d2:	b510      	push	{r4, lr}
 800c5d4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800c5d6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800c5da:	b313      	cbz	r3, 800c622 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800c5dc:	2302      	movs	r3, #2
 800c5de:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c5e2:	4621      	mov	r1, r4
 800c5e4:	f851 0b04 	ldr.w	r0, [r1], #4
 800c5e8:	f7ff ffb2 	bl	800c550 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5f2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800c5f6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800c5fa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800c5fe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800c602:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c60a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c60e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c612:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800c616:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800c61a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800c61e:	2000      	movs	r0, #0
}
 800c620:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800c622:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800c626:	f7ff fe99 	bl	800c35c <HAL_TIM_Base_MspInit>
 800c62a:	e7d7      	b.n	800c5dc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800c62c:	2001      	movs	r0, #1
}
 800c62e:	4770      	bx	lr

0800c630 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c630:	4770      	bx	lr

0800c632 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c632:	4770      	bx	lr

0800c634 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c634:	4770      	bx	lr
	...

0800c638 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800c638:	b530      	push	{r4, r5, lr}
 800c63a:	b089      	sub	sp, #36	@ 0x24
 800c63c:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800c63e:	4b21      	ldr	r3, [pc, #132]	@ (800c6c4 <HAL_InitTick+0x8c>)
 800c640:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c642:	f042 0210 	orr.w	r2, r2, #16
 800c646:	659a      	str	r2, [r3, #88]	@ 0x58
 800c648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c64a:	f003 0310 	and.w	r3, r3, #16
 800c64e:	9301      	str	r3, [sp, #4]
 800c650:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800c652:	a902      	add	r1, sp, #8
 800c654:	a803      	add	r0, sp, #12
 800c656:	f7ff fc37 	bl	800bec8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800c65a:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800c65c:	b9cb      	cbnz	r3, 800c692 <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800c65e:	f7ff fc21 	bl	800bea4 <HAL_RCC_GetPCLK1Freq>
 800c662:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800c664:	4a18      	ldr	r2, [pc, #96]	@ (800c6c8 <HAL_InitTick+0x90>)
 800c666:	fba2 2303 	umull	r2, r3, r2, r3
 800c66a:	0c9b      	lsrs	r3, r3, #18
 800c66c:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800c66e:	4817      	ldr	r0, [pc, #92]	@ (800c6cc <HAL_InitTick+0x94>)
 800c670:	4a17      	ldr	r2, [pc, #92]	@ (800c6d0 <HAL_InitTick+0x98>)
 800c672:	6002      	str	r2, [r0, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800c674:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800c678:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800c67a:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 800c67c:	2300      	movs	r3, #0
 800c67e:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c680:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c682:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800c684:	f7ff ffa4 	bl	800c5d0 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800c688:	4605      	mov	r5, r0
 800c68a:	b130      	cbz	r0, 800c69a <HAL_InitTick+0x62>
    }
  }

 /* Return function status */
  return status;
}
 800c68c:	4628      	mov	r0, r5
 800c68e:	b009      	add	sp, #36	@ 0x24
 800c690:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800c692:	f7ff fc07 	bl	800bea4 <HAL_RCC_GetPCLK1Freq>
 800c696:	0043      	lsls	r3, r0, #1
 800c698:	e7e4      	b.n	800c664 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800c69a:	480c      	ldr	r0, [pc, #48]	@ (800c6cc <HAL_InitTick+0x94>)
 800c69c:	f7ff fe60 	bl	800c360 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800c6a0:	4605      	mov	r5, r0
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	d1f2      	bne.n	800c68c <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800c6a6:	2036      	movs	r0, #54	@ 0x36
 800c6a8:	f7fe fb84 	bl	800adb4 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800c6ac:	2c0f      	cmp	r4, #15
 800c6ae:	d901      	bls.n	800c6b4 <HAL_InitTick+0x7c>
        status = HAL_ERROR;
 800c6b0:	2501      	movs	r5, #1
 800c6b2:	e7eb      	b.n	800c68c <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	4621      	mov	r1, r4
 800c6b8:	2036      	movs	r0, #54	@ 0x36
 800c6ba:	f7fe fb6b 	bl	800ad94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800c6be:	4b05      	ldr	r3, [pc, #20]	@ (800c6d4 <HAL_InitTick+0x9c>)
 800c6c0:	601c      	str	r4, [r3, #0]
 800c6c2:	e7e3      	b.n	800c68c <HAL_InitTick+0x54>
 800c6c4:	40021000 	.word	0x40021000
 800c6c8:	431bde83 	.word	0x431bde83
 800c6cc:	20003ba4 	.word	0x20003ba4
 800c6d0:	40001000 	.word	0x40001000
 800c6d4:	20000008 	.word	0x20000008

0800c6d8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800c6d8:	e7fe      	b.n	800c6d8 <NMI_Handler>

0800c6da <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800c6da:	e7fe      	b.n	800c6da <HardFault_Handler>

0800c6dc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800c6dc:	e7fe      	b.n	800c6dc <MemManage_Handler>

0800c6de <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800c6de:	e7fe      	b.n	800c6de <BusFault_Handler>

0800c6e0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800c6e0:	e7fe      	b.n	800c6e0 <UsageFault_Handler>

0800c6e2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800c6e2:	4770      	bx	lr

0800c6e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800c6e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800c6e6:	4802      	ldr	r0, [pc, #8]	@ (800c6f0 <TIM6_DAC_IRQHandler+0xc>)
 800c6e8:	f7ff fe74 	bl	800c3d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800c6ec:	bd08      	pop	{r3, pc}
 800c6ee:	bf00      	nop
 800c6f0:	20003ba4 	.word	0x20003ba4

0800c6f4 <SystemInit>:

void SystemInit(void)
{
  /* Reset RCC clock configuration to default state (coming from bootloader) */
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800c6f4:	4b0f      	ldr	r3, [pc, #60]	@ (800c734 <SystemInit+0x40>)
 800c6f6:	681a      	ldr	r2, [r3, #0]
 800c6f8:	f042 0201 	orr.w	r2, r2, #1
 800c6fc:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (switch to MSI as system clock) */
  RCC->CFGR = 0x00000000U;
 800c6fe:	2100      	movs	r1, #0
 800c700:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON, HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800c702:	681a      	ldr	r2, [r3, #0]
 800c704:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 800c708:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800c70c:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register to default */
  RCC->PLLCFGR = 0x00001000U;
 800c70e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800c712:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800c714:	681a      	ldr	r2, [r3, #0]
 800c716:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c71a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800c71c:	6199      	str	r1, [r3, #24]

#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 800c71e:	4b06      	ldr	r3, [pc, #24]	@ (800c738 <SystemInit+0x44>)
 800c720:	4a06      	ldr	r2, [pc, #24]	@ (800c73c <SystemInit+0x48>)
 800c722:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800c724:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c728:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 800c72c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif
}
 800c730:	4770      	bx	lr
 800c732:	bf00      	nop
 800c734:	40021000 	.word	0x40021000
 800c738:	e000ed00 	.word	0xe000ed00
 800c73c:	08008000 	.word	0x08008000

0800c740 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c740:	4b08      	ldr	r3, [pc, #32]	@ (800c764 <prvResetNextTaskUnblockTime+0x24>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	b923      	cbnz	r3, 800c752 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c748:	4b07      	ldr	r3, [pc, #28]	@ (800c768 <prvResetNextTaskUnblockTime+0x28>)
 800c74a:	f04f 32ff 	mov.w	r2, #4294967295
 800c74e:	601a      	str	r2, [r3, #0]
 800c750:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c752:	4b04      	ldr	r3, [pc, #16]	@ (800c764 <prvResetNextTaskUnblockTime+0x24>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	68db      	ldr	r3, [r3, #12]
 800c758:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c75a:	685a      	ldr	r2, [r3, #4]
 800c75c:	4b02      	ldr	r3, [pc, #8]	@ (800c768 <prvResetNextTaskUnblockTime+0x28>)
 800c75e:	601a      	str	r2, [r3, #0]
	}
}
 800c760:	4770      	bx	lr
 800c762:	bf00      	nop
 800c764:	20003c60 	.word	0x20003c60
 800c768:	20003bf8 	.word	0x20003bf8

0800c76c <prvInitialiseNewTask>:
{
 800c76c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c770:	4680      	mov	r8, r0
 800c772:	460d      	mov	r5, r1
 800c774:	4617      	mov	r7, r2
 800c776:	4699      	mov	r9, r3
 800c778:	9e08      	ldr	r6, [sp, #32]
 800c77a:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800c77e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c780:	0092      	lsls	r2, r2, #2
 800c782:	21a5      	movs	r1, #165	@ 0xa5
 800c784:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800c786:	f000 ff26 	bl	800d5d6 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c78a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800c78c:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 800c790:	3a01      	subs	r2, #1
 800c792:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c796:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 800c79a:	b3a5      	cbz	r5, 800c806 <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c79c:	f04f 0c00 	mov.w	ip, #0
 800c7a0:	f1bc 0f0f 	cmp.w	ip, #15
 800c7a4:	d809      	bhi.n	800c7ba <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c7a6:	f815 300c 	ldrb.w	r3, [r5, ip]
 800c7aa:	eb04 020c 	add.w	r2, r4, ip
 800c7ae:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 800c7b2:	b113      	cbz	r3, 800c7ba <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7b4:	f10c 0c01 	add.w	ip, ip, #1
 800c7b8:	e7f2      	b.n	800c7a0 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7c0:	2e37      	cmp	r6, #55	@ 0x37
 800c7c2:	d900      	bls.n	800c7c6 <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7c4:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 800c7c6:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800c7c8:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c7ca:	2500      	movs	r5, #0
 800c7cc:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7ce:	1d20      	adds	r0, r4, #4
 800c7d0:	f7fc fb1d 	bl	8008e0e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7d4:	f104 0018 	add.w	r0, r4, #24
 800c7d8:	f7fc fb19 	bl	8008e0e <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7dc:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7de:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 800c7e2:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c7e4:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800c7e6:	6565      	str	r5, [r4, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7e8:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c7ec:	464a      	mov	r2, r9
 800c7ee:	4641      	mov	r1, r8
 800c7f0:	4638      	mov	r0, r7
 800c7f2:	f7fc fd93 	bl	800931c <pxPortInitialiseStack>
 800c7f6:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800c7f8:	f1ba 0f00 	cmp.w	sl, #0
 800c7fc:	d001      	beq.n	800c802 <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c7fe:	f8ca 4000 	str.w	r4, [sl]
}
 800c802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c806:	2300      	movs	r3, #0
 800c808:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800c80c:	e7d8      	b.n	800c7c0 <prvInitialiseNewTask+0x54>
	...

0800c810 <prvInitialiseTaskLists>:
{
 800c810:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c812:	2400      	movs	r4, #0
 800c814:	e007      	b.n	800c826 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c816:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800c81a:	0093      	lsls	r3, r2, #2
 800c81c:	480e      	ldr	r0, [pc, #56]	@ (800c858 <prvInitialiseTaskLists+0x48>)
 800c81e:	4418      	add	r0, r3
 800c820:	f7fc faea 	bl	8008df8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c824:	3401      	adds	r4, #1
 800c826:	2c37      	cmp	r4, #55	@ 0x37
 800c828:	d9f5      	bls.n	800c816 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800c82a:	4d0c      	ldr	r5, [pc, #48]	@ (800c85c <prvInitialiseTaskLists+0x4c>)
 800c82c:	4628      	mov	r0, r5
 800c82e:	f7fc fae3 	bl	8008df8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c832:	4c0b      	ldr	r4, [pc, #44]	@ (800c860 <prvInitialiseTaskLists+0x50>)
 800c834:	4620      	mov	r0, r4
 800c836:	f7fc fadf 	bl	8008df8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c83a:	480a      	ldr	r0, [pc, #40]	@ (800c864 <prvInitialiseTaskLists+0x54>)
 800c83c:	f7fc fadc 	bl	8008df8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800c840:	4809      	ldr	r0, [pc, #36]	@ (800c868 <prvInitialiseTaskLists+0x58>)
 800c842:	f7fc fad9 	bl	8008df8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800c846:	4809      	ldr	r0, [pc, #36]	@ (800c86c <prvInitialiseTaskLists+0x5c>)
 800c848:	f7fc fad6 	bl	8008df8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800c84c:	4b08      	ldr	r3, [pc, #32]	@ (800c870 <prvInitialiseTaskLists+0x60>)
 800c84e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c850:	4b08      	ldr	r3, [pc, #32]	@ (800c874 <prvInitialiseTaskLists+0x64>)
 800c852:	601c      	str	r4, [r3, #0]
}
 800c854:	bd38      	pop	{r3, r4, r5, pc}
 800c856:	bf00      	nop
 800c858:	20003c8c 	.word	0x20003c8c
 800c85c:	20003c78 	.word	0x20003c78
 800c860:	20003c64 	.word	0x20003c64
 800c864:	20003c48 	.word	0x20003c48
 800c868:	20003c34 	.word	0x20003c34
 800c86c:	20003c1c 	.word	0x20003c1c
 800c870:	20003c60 	.word	0x20003c60
 800c874:	20003c5c 	.word	0x20003c5c

0800c878 <prvAddNewTaskToReadyList>:
{
 800c878:	b510      	push	{r4, lr}
 800c87a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800c87c:	f7fc fd7a 	bl	8009374 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800c880:	4a22      	ldr	r2, [pc, #136]	@ (800c90c <prvAddNewTaskToReadyList+0x94>)
 800c882:	6813      	ldr	r3, [r2, #0]
 800c884:	3301      	adds	r3, #1
 800c886:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c888:	4b21      	ldr	r3, [pc, #132]	@ (800c910 <prvAddNewTaskToReadyList+0x98>)
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	b15b      	cbz	r3, 800c8a6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800c88e:	4b21      	ldr	r3, [pc, #132]	@ (800c914 <prvAddNewTaskToReadyList+0x9c>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	b96b      	cbnz	r3, 800c8b0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c894:	4b1e      	ldr	r3, [pc, #120]	@ (800c910 <prvAddNewTaskToReadyList+0x98>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c89a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800c89c:	429a      	cmp	r2, r3
 800c89e:	d807      	bhi.n	800c8b0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 800c8a0:	4b1b      	ldr	r3, [pc, #108]	@ (800c910 <prvAddNewTaskToReadyList+0x98>)
 800c8a2:	601c      	str	r4, [r3, #0]
 800c8a4:	e004      	b.n	800c8b0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800c8a6:	4b1a      	ldr	r3, [pc, #104]	@ (800c910 <prvAddNewTaskToReadyList+0x98>)
 800c8a8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c8aa:	6813      	ldr	r3, [r2, #0]
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	d029      	beq.n	800c904 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 800c8b0:	4a19      	ldr	r2, [pc, #100]	@ (800c918 <prvAddNewTaskToReadyList+0xa0>)
 800c8b2:	6813      	ldr	r3, [r2, #0]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c8b8:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800c8ba:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800c8bc:	4b17      	ldr	r3, [pc, #92]	@ (800c91c <prvAddNewTaskToReadyList+0xa4>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	4298      	cmp	r0, r3
 800c8c2:	d901      	bls.n	800c8c8 <prvAddNewTaskToReadyList+0x50>
 800c8c4:	4b15      	ldr	r3, [pc, #84]	@ (800c91c <prvAddNewTaskToReadyList+0xa4>)
 800c8c6:	6018      	str	r0, [r3, #0]
 800c8c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800c8cc:	1d21      	adds	r1, r4, #4
 800c8ce:	4b14      	ldr	r3, [pc, #80]	@ (800c920 <prvAddNewTaskToReadyList+0xa8>)
 800c8d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c8d4:	f7fc fa9e 	bl	8008e14 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800c8d8:	f7fc fd6e 	bl	80093b8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800c8dc:	4b0d      	ldr	r3, [pc, #52]	@ (800c914 <prvAddNewTaskToReadyList+0x9c>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	b17b      	cbz	r3, 800c902 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8e2:	4b0b      	ldr	r3, [pc, #44]	@ (800c910 <prvAddNewTaskToReadyList+0x98>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8e8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d209      	bcs.n	800c902 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 800c8ee:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800c8f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8f6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800c8fa:	f3bf 8f4f 	dsb	sy
 800c8fe:	f3bf 8f6f 	isb	sy
}
 800c902:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800c904:	f7ff ff84 	bl	800c810 <prvInitialiseTaskLists>
 800c908:	e7d2      	b.n	800c8b0 <prvAddNewTaskToReadyList+0x38>
 800c90a:	bf00      	nop
 800c90c:	20003c18 	.word	0x20003c18
 800c910:	200040ec 	.word	0x200040ec
 800c914:	20003c0c 	.word	0x20003c0c
 800c918:	20003bfc 	.word	0x20003bfc
 800c91c:	20003c10 	.word	0x20003c10
 800c920:	20003c8c 	.word	0x20003c8c

0800c924 <prvDeleteTCB>:
	{
 800c924:	b510      	push	{r4, lr}
 800c926:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c928:	f890 3059 	ldrb.w	r3, [r0, #89]	@ 0x59
 800c92c:	b163      	cbz	r3, 800c948 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c92e:	2b01      	cmp	r3, #1
 800c930:	d011      	beq.n	800c956 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c932:	2b02      	cmp	r3, #2
 800c934:	d00e      	beq.n	800c954 <prvDeleteTCB+0x30>
 800c936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c93a:	f383 8811 	msr	BASEPRI, r3
 800c93e:	f3bf 8f6f 	isb	sy
 800c942:	f3bf 8f4f 	dsb	sy
 800c946:	e7fe      	b.n	800c946 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 800c948:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800c94a:	f7fc fa17 	bl	8008d7c <vPortFree>
				vPortFree( pxTCB );
 800c94e:	4620      	mov	r0, r4
 800c950:	f7fc fa14 	bl	8008d7c <vPortFree>
	}
 800c954:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800c956:	f7fc fa11 	bl	8008d7c <vPortFree>
 800c95a:	e7fb      	b.n	800c954 <prvDeleteTCB+0x30>

0800c95c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c95c:	4b0f      	ldr	r3, [pc, #60]	@ (800c99c <prvCheckTasksWaitingTermination+0x40>)
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	b1d3      	cbz	r3, 800c998 <prvCheckTasksWaitingTermination+0x3c>
{
 800c962:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800c964:	f7fc fd06 	bl	8009374 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c968:	4b0d      	ldr	r3, [pc, #52]	@ (800c9a0 <prvCheckTasksWaitingTermination+0x44>)
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c96e:	1d20      	adds	r0, r4, #4
 800c970:	f7fc fa74 	bl	8008e5c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c974:	4a0b      	ldr	r2, [pc, #44]	@ (800c9a4 <prvCheckTasksWaitingTermination+0x48>)
 800c976:	6813      	ldr	r3, [r2, #0]
 800c978:	3b01      	subs	r3, #1
 800c97a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c97c:	4a07      	ldr	r2, [pc, #28]	@ (800c99c <prvCheckTasksWaitingTermination+0x40>)
 800c97e:	6813      	ldr	r3, [r2, #0]
 800c980:	3b01      	subs	r3, #1
 800c982:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800c984:	f7fc fd18 	bl	80093b8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800c988:	4620      	mov	r0, r4
 800c98a:	f7ff ffcb 	bl	800c924 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c98e:	4b03      	ldr	r3, [pc, #12]	@ (800c99c <prvCheckTasksWaitingTermination+0x40>)
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d1e6      	bne.n	800c964 <prvCheckTasksWaitingTermination+0x8>
}
 800c996:	bd10      	pop	{r4, pc}
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	20003c30 	.word	0x20003c30
 800c9a0:	20003c34 	.word	0x20003c34
 800c9a4:	20003c18 	.word	0x20003c18

0800c9a8 <prvIdleTask>:
{
 800c9a8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800c9aa:	f7ff ffd7 	bl	800c95c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c9ae:	4b07      	ldr	r3, [pc, #28]	@ (800c9cc <prvIdleTask+0x24>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	d9f9      	bls.n	800c9aa <prvIdleTask+0x2>
				taskYIELD();
 800c9b6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800c9ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9be:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800c9c2:	f3bf 8f4f 	dsb	sy
 800c9c6:	f3bf 8f6f 	isb	sy
 800c9ca:	e7ee      	b.n	800c9aa <prvIdleTask+0x2>
 800c9cc:	20003c8c 	.word	0x20003c8c

0800c9d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c9d0:	b570      	push	{r4, r5, r6, lr}
 800c9d2:	4604      	mov	r4, r0
 800c9d4:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c9d6:	4b17      	ldr	r3, [pc, #92]	@ (800ca34 <prvAddCurrentTaskToDelayedList+0x64>)
 800c9d8:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c9da:	4b17      	ldr	r3, [pc, #92]	@ (800ca38 <prvAddCurrentTaskToDelayedList+0x68>)
 800c9dc:	6818      	ldr	r0, [r3, #0]
 800c9de:	3004      	adds	r0, #4
 800c9e0:	f7fc fa3c 	bl	8008e5c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c9e4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c9e8:	d00d      	beq.n	800ca06 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c9ea:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c9ec:	4b12      	ldr	r3, [pc, #72]	@ (800ca38 <prvAddCurrentTaskToDelayedList+0x68>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800c9f2:	42a6      	cmp	r6, r4
 800c9f4:	d910      	bls.n	800ca18 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9f6:	4b11      	ldr	r3, [pc, #68]	@ (800ca3c <prvAddCurrentTaskToDelayedList+0x6c>)
 800c9f8:	6818      	ldr	r0, [r3, #0]
 800c9fa:	4b0f      	ldr	r3, [pc, #60]	@ (800ca38 <prvAddCurrentTaskToDelayedList+0x68>)
 800c9fc:	6819      	ldr	r1, [r3, #0]
 800c9fe:	3104      	adds	r1, #4
 800ca00:	f7fc fa13 	bl	8008e2a <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ca04:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ca06:	2d00      	cmp	r5, #0
 800ca08:	d0ef      	beq.n	800c9ea <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ca38 <prvAddCurrentTaskToDelayedList+0x68>)
 800ca0c:	6819      	ldr	r1, [r3, #0]
 800ca0e:	3104      	adds	r1, #4
 800ca10:	480b      	ldr	r0, [pc, #44]	@ (800ca40 <prvAddCurrentTaskToDelayedList+0x70>)
 800ca12:	f7fc f9ff 	bl	8008e14 <vListInsertEnd>
 800ca16:	e7f5      	b.n	800ca04 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca18:	4b0a      	ldr	r3, [pc, #40]	@ (800ca44 <prvAddCurrentTaskToDelayedList+0x74>)
 800ca1a:	6818      	ldr	r0, [r3, #0]
 800ca1c:	4b06      	ldr	r3, [pc, #24]	@ (800ca38 <prvAddCurrentTaskToDelayedList+0x68>)
 800ca1e:	6819      	ldr	r1, [r3, #0]
 800ca20:	3104      	adds	r1, #4
 800ca22:	f7fc fa02 	bl	8008e2a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ca26:	4b08      	ldr	r3, [pc, #32]	@ (800ca48 <prvAddCurrentTaskToDelayedList+0x78>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	42a3      	cmp	r3, r4
 800ca2c:	d9ea      	bls.n	800ca04 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800ca2e:	4b06      	ldr	r3, [pc, #24]	@ (800ca48 <prvAddCurrentTaskToDelayedList+0x78>)
 800ca30:	601c      	str	r4, [r3, #0]
}
 800ca32:	e7e7      	b.n	800ca04 <prvAddCurrentTaskToDelayedList+0x34>
 800ca34:	20003c14 	.word	0x20003c14
 800ca38:	200040ec 	.word	0x200040ec
 800ca3c:	20003c5c 	.word	0x20003c5c
 800ca40:	20003c1c 	.word	0x20003c1c
 800ca44:	20003c60 	.word	0x20003c60
 800ca48:	20003bf8 	.word	0x20003bf8

0800ca4c <xTaskCreateStatic>:
	{
 800ca4c:	b530      	push	{r4, r5, lr}
 800ca4e:	b087      	sub	sp, #28
 800ca50:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800ca52:	b17c      	cbz	r4, 800ca74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ca54:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800ca56:	b1b5      	cbz	r5, 800ca86 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800ca58:	255c      	movs	r5, #92	@ 0x5c
 800ca5a:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ca5c:	9d04      	ldr	r5, [sp, #16]
 800ca5e:	2d5c      	cmp	r5, #92	@ 0x5c
 800ca60:	d01a      	beq.n	800ca98 <xTaskCreateStatic+0x4c>
 800ca62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca66:	f383 8811 	msr	BASEPRI, r3
 800ca6a:	f3bf 8f6f 	isb	sy
 800ca6e:	f3bf 8f4f 	dsb	sy
 800ca72:	e7fe      	b.n	800ca72 <xTaskCreateStatic+0x26>
 800ca74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca78:	f383 8811 	msr	BASEPRI, r3
 800ca7c:	f3bf 8f6f 	isb	sy
 800ca80:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800ca84:	e7fe      	b.n	800ca84 <xTaskCreateStatic+0x38>
 800ca86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca8a:	f383 8811 	msr	BASEPRI, r3
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800ca96:	e7fe      	b.n	800ca96 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ca98:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ca9a:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800ca9c:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ca9e:	2402      	movs	r4, #2
 800caa0:	f885 4059 	strb.w	r4, [r5, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800caa4:	2400      	movs	r4, #0
 800caa6:	9403      	str	r4, [sp, #12]
 800caa8:	9502      	str	r5, [sp, #8]
 800caaa:	ac05      	add	r4, sp, #20
 800caac:	9401      	str	r4, [sp, #4]
 800caae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cab0:	9400      	str	r4, [sp, #0]
 800cab2:	f7ff fe5b 	bl	800c76c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cab6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800cab8:	f7ff fede 	bl	800c878 <prvAddNewTaskToReadyList>
	}
 800cabc:	9805      	ldr	r0, [sp, #20]
 800cabe:	b007      	add	sp, #28
 800cac0:	bd30      	pop	{r4, r5, pc}

0800cac2 <xTaskCreate>:
	{
 800cac2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cac6:	b085      	sub	sp, #20
 800cac8:	4607      	mov	r7, r0
 800caca:	4688      	mov	r8, r1
 800cacc:	4614      	mov	r4, r2
 800cace:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cad0:	0090      	lsls	r0, r2, #2
 800cad2:	f7fc f8c7 	bl	8008c64 <pvPortMalloc>
			if( pxStack != NULL )
 800cad6:	b308      	cbz	r0, 800cb1c <xTaskCreate+0x5a>
 800cad8:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cada:	205c      	movs	r0, #92	@ 0x5c
 800cadc:	f7fc f8c2 	bl	8008c64 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800cae0:	4605      	mov	r5, r0
 800cae2:	b1a8      	cbz	r0, 800cb10 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 800cae4:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cae8:	2300      	movs	r3, #0
 800caea:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800caee:	9303      	str	r3, [sp, #12]
 800caf0:	9002      	str	r0, [sp, #8]
 800caf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800caf4:	9301      	str	r3, [sp, #4]
 800caf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800caf8:	9300      	str	r3, [sp, #0]
 800cafa:	4633      	mov	r3, r6
 800cafc:	4622      	mov	r2, r4
 800cafe:	4641      	mov	r1, r8
 800cb00:	4638      	mov	r0, r7
 800cb02:	f7ff fe33 	bl	800c76c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb06:	4628      	mov	r0, r5
 800cb08:	f7ff feb6 	bl	800c878 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cb0c:	2001      	movs	r0, #1
 800cb0e:	e007      	b.n	800cb20 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 800cb10:	4648      	mov	r0, r9
 800cb12:	f7fc f933 	bl	8008d7c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cb16:	f04f 30ff 	mov.w	r0, #4294967295
 800cb1a:	e001      	b.n	800cb20 <xTaskCreate+0x5e>
 800cb1c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800cb20:	b005      	add	sp, #20
 800cb22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800cb28 <vTaskStartScheduler>:
{
 800cb28:	b510      	push	{r4, lr}
 800cb2a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cb2c:	2400      	movs	r4, #0
 800cb2e:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cb30:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cb32:	aa07      	add	r2, sp, #28
 800cb34:	a906      	add	r1, sp, #24
 800cb36:	a805      	add	r0, sp, #20
 800cb38:	f7fc f816 	bl	8008b68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cb3c:	9b05      	ldr	r3, [sp, #20]
 800cb3e:	9302      	str	r3, [sp, #8]
 800cb40:	9b06      	ldr	r3, [sp, #24]
 800cb42:	9301      	str	r3, [sp, #4]
 800cb44:	9400      	str	r4, [sp, #0]
 800cb46:	4623      	mov	r3, r4
 800cb48:	9a07      	ldr	r2, [sp, #28]
 800cb4a:	4917      	ldr	r1, [pc, #92]	@ (800cba8 <vTaskStartScheduler+0x80>)
 800cb4c:	4817      	ldr	r0, [pc, #92]	@ (800cbac <vTaskStartScheduler+0x84>)
 800cb4e:	f7ff ff7d 	bl	800ca4c <xTaskCreateStatic>
 800cb52:	4b17      	ldr	r3, [pc, #92]	@ (800cbb0 <vTaskStartScheduler+0x88>)
 800cb54:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 800cb56:	b1c0      	cbz	r0, 800cb8a <vTaskStartScheduler+0x62>
			xReturn = xTimerCreateTimerTask();
 800cb58:	f000 fb56 	bl	800d208 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800cb5c:	2801      	cmp	r0, #1
 800cb5e:	d115      	bne.n	800cb8c <vTaskStartScheduler+0x64>
 800cb60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb64:	f383 8811 	msr	BASEPRI, r3
 800cb68:	f3bf 8f6f 	isb	sy
 800cb6c:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb70:	4b10      	ldr	r3, [pc, #64]	@ (800cbb4 <vTaskStartScheduler+0x8c>)
 800cb72:	f04f 32ff 	mov.w	r2, #4294967295
 800cb76:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb78:	4b0f      	ldr	r3, [pc, #60]	@ (800cbb8 <vTaskStartScheduler+0x90>)
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb7e:	4b0f      	ldr	r3, [pc, #60]	@ (800cbbc <vTaskStartScheduler+0x94>)
 800cb80:	2200      	movs	r2, #0
 800cb82:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800cb84:	f7fc fc90 	bl	80094a8 <xPortStartScheduler>
		}
 800cb88:	e003      	b.n	800cb92 <vTaskStartScheduler+0x6a>
			xReturn = pdFAIL;
 800cb8a:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800cb90:	d001      	beq.n	800cb96 <vTaskStartScheduler+0x6e>
}
 800cb92:	b008      	add	sp, #32
 800cb94:	bd10      	pop	{r4, pc}
 800cb96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb9a:	f383 8811 	msr	BASEPRI, r3
 800cb9e:	f3bf 8f6f 	isb	sy
 800cba2:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cba6:	e7fe      	b.n	800cba6 <vTaskStartScheduler+0x7e>
 800cba8:	0800d93c 	.word	0x0800d93c
 800cbac:	0800c9a9 	.word	0x0800c9a9
 800cbb0:	20003bf4 	.word	0x20003bf4
 800cbb4:	20003bf8 	.word	0x20003bf8
 800cbb8:	20003c0c 	.word	0x20003c0c
 800cbbc:	20003c14 	.word	0x20003c14

0800cbc0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800cbc0:	4a02      	ldr	r2, [pc, #8]	@ (800cbcc <vTaskSuspendAll+0xc>)
 800cbc2:	6813      	ldr	r3, [r2, #0]
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	6013      	str	r3, [r2, #0]
}
 800cbc8:	4770      	bx	lr
 800cbca:	bf00      	nop
 800cbcc:	20003bf0 	.word	0x20003bf0

0800cbd0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800cbd0:	4b01      	ldr	r3, [pc, #4]	@ (800cbd8 <xTaskGetTickCount+0x8>)
 800cbd2:	6818      	ldr	r0, [r3, #0]
}
 800cbd4:	4770      	bx	lr
 800cbd6:	bf00      	nop
 800cbd8:	20003c14 	.word	0x20003c14

0800cbdc <xTaskGetTickCountFromISR>:
{
 800cbdc:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cbde:	f7fc fcef 	bl	80095c0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800cbe2:	4b01      	ldr	r3, [pc, #4]	@ (800cbe8 <xTaskGetTickCountFromISR+0xc>)
 800cbe4:	6818      	ldr	r0, [r3, #0]
}
 800cbe6:	bd08      	pop	{r3, pc}
 800cbe8:	20003c14 	.word	0x20003c14

0800cbec <xTaskIncrementTick>:
{
 800cbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbee:	4b3a      	ldr	r3, [pc, #232]	@ (800ccd8 <xTaskIncrementTick+0xec>)
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d169      	bne.n	800ccca <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cbf6:	4b39      	ldr	r3, [pc, #228]	@ (800ccdc <xTaskIncrementTick+0xf0>)
 800cbf8:	681d      	ldr	r5, [r3, #0]
 800cbfa:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800cbfc:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cbfe:	b9c5      	cbnz	r5, 800cc32 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800cc00:	4b37      	ldr	r3, [pc, #220]	@ (800cce0 <xTaskIncrementTick+0xf4>)
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	b143      	cbz	r3, 800cc1a <xTaskIncrementTick+0x2e>
 800cc08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc0c:	f383 8811 	msr	BASEPRI, r3
 800cc10:	f3bf 8f6f 	isb	sy
 800cc14:	f3bf 8f4f 	dsb	sy
 800cc18:	e7fe      	b.n	800cc18 <xTaskIncrementTick+0x2c>
 800cc1a:	4a31      	ldr	r2, [pc, #196]	@ (800cce0 <xTaskIncrementTick+0xf4>)
 800cc1c:	6811      	ldr	r1, [r2, #0]
 800cc1e:	4b31      	ldr	r3, [pc, #196]	@ (800cce4 <xTaskIncrementTick+0xf8>)
 800cc20:	6818      	ldr	r0, [r3, #0]
 800cc22:	6010      	str	r0, [r2, #0]
 800cc24:	6019      	str	r1, [r3, #0]
 800cc26:	4a30      	ldr	r2, [pc, #192]	@ (800cce8 <xTaskIncrementTick+0xfc>)
 800cc28:	6813      	ldr	r3, [r2, #0]
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	6013      	str	r3, [r2, #0]
 800cc2e:	f7ff fd87 	bl	800c740 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cc32:	4b2e      	ldr	r3, [pc, #184]	@ (800ccec <xTaskIncrementTick+0x100>)
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	42ab      	cmp	r3, r5
 800cc38:	d93d      	bls.n	800ccb6 <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 800cc3a:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cc3c:	4b2c      	ldr	r3, [pc, #176]	@ (800ccf0 <xTaskIncrementTick+0x104>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800cc46:	009a      	lsls	r2, r3, #2
 800cc48:	4b2a      	ldr	r3, [pc, #168]	@ (800ccf4 <xTaskIncrementTick+0x108>)
 800cc4a:	589b      	ldr	r3, [r3, r2]
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d900      	bls.n	800cc52 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 800cc50:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 800cc52:	4b29      	ldr	r3, [pc, #164]	@ (800ccf8 <xTaskIncrementTick+0x10c>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d03c      	beq.n	800ccd4 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 800cc5a:	2701      	movs	r7, #1
	return xSwitchRequired;
 800cc5c:	e03a      	b.n	800ccd4 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 800cc5e:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cc60:	4b1f      	ldr	r3, [pc, #124]	@ (800cce0 <xTaskIncrementTick+0xf4>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	b343      	cbz	r3, 800ccba <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc68:	4b1d      	ldr	r3, [pc, #116]	@ (800cce0 <xTaskIncrementTick+0xf4>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cc70:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800cc72:	429d      	cmp	r5, r3
 800cc74:	d326      	bcc.n	800ccc4 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc76:	1d26      	adds	r6, r4, #4
 800cc78:	4630      	mov	r0, r6
 800cc7a:	f7fc f8ef 	bl	8008e5c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cc7e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800cc80:	b11b      	cbz	r3, 800cc8a <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc82:	f104 0018 	add.w	r0, r4, #24
 800cc86:	f7fc f8e9 	bl	8008e5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cc8a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800cc8c:	4a1b      	ldr	r2, [pc, #108]	@ (800ccfc <xTaskIncrementTick+0x110>)
 800cc8e:	6812      	ldr	r2, [r2, #0]
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d901      	bls.n	800cc98 <xTaskIncrementTick+0xac>
 800cc94:	4a19      	ldr	r2, [pc, #100]	@ (800ccfc <xTaskIncrementTick+0x110>)
 800cc96:	6013      	str	r3, [r2, #0]
 800cc98:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800cc9c:	009a      	lsls	r2, r3, #2
 800cc9e:	4631      	mov	r1, r6
 800cca0:	4814      	ldr	r0, [pc, #80]	@ (800ccf4 <xTaskIncrementTick+0x108>)
 800cca2:	4410      	add	r0, r2
 800cca4:	f7fc f8b6 	bl	8008e14 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cca8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ccaa:	4b11      	ldr	r3, [pc, #68]	@ (800ccf0 <xTaskIncrementTick+0x104>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d2d4      	bcs.n	800cc5e <xTaskIncrementTick+0x72>
 800ccb4:	e7d4      	b.n	800cc60 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 800ccb6:	2700      	movs	r7, #0
 800ccb8:	e7d2      	b.n	800cc60 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccba:	4b0c      	ldr	r3, [pc, #48]	@ (800ccec <xTaskIncrementTick+0x100>)
 800ccbc:	f04f 32ff 	mov.w	r2, #4294967295
 800ccc0:	601a      	str	r2, [r3, #0]
					break;
 800ccc2:	e7bb      	b.n	800cc3c <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 800ccc4:	4a09      	ldr	r2, [pc, #36]	@ (800ccec <xTaskIncrementTick+0x100>)
 800ccc6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ccc8:	e7b8      	b.n	800cc3c <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800ccca:	4a0d      	ldr	r2, [pc, #52]	@ (800cd00 <xTaskIncrementTick+0x114>)
 800cccc:	6813      	ldr	r3, [r2, #0]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800ccd2:	2700      	movs	r7, #0
}
 800ccd4:	4638      	mov	r0, r7
 800ccd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccd8:	20003bf0 	.word	0x20003bf0
 800ccdc:	20003c14 	.word	0x20003c14
 800cce0:	20003c60 	.word	0x20003c60
 800cce4:	20003c5c 	.word	0x20003c5c
 800cce8:	20003c00 	.word	0x20003c00
 800ccec:	20003bf8 	.word	0x20003bf8
 800ccf0:	200040ec 	.word	0x200040ec
 800ccf4:	20003c8c 	.word	0x20003c8c
 800ccf8:	20003c04 	.word	0x20003c04
 800ccfc:	20003c10 	.word	0x20003c10
 800cd00:	20003c08 	.word	0x20003c08

0800cd04 <xTaskResumeAll>:
{
 800cd04:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800cd06:	4b35      	ldr	r3, [pc, #212]	@ (800cddc <xTaskResumeAll+0xd8>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	b943      	cbnz	r3, 800cd1e <xTaskResumeAll+0x1a>
 800cd0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd10:	f383 8811 	msr	BASEPRI, r3
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	f3bf 8f4f 	dsb	sy
 800cd1c:	e7fe      	b.n	800cd1c <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800cd1e:	f7fc fb29 	bl	8009374 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800cd22:	4b2e      	ldr	r3, [pc, #184]	@ (800cddc <xTaskResumeAll+0xd8>)
 800cd24:	681a      	ldr	r2, [r3, #0]
 800cd26:	3a01      	subs	r2, #1
 800cd28:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d14f      	bne.n	800cdd0 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cd30:	4b2b      	ldr	r3, [pc, #172]	@ (800cde0 <xTaskResumeAll+0xdc>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	b90b      	cbnz	r3, 800cd3a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800cd36:	2400      	movs	r4, #0
 800cd38:	e04b      	b.n	800cdd2 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 800cd3a:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cd3c:	4b29      	ldr	r3, [pc, #164]	@ (800cde4 <xTaskResumeAll+0xe0>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	b31b      	cbz	r3, 800cd8a <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd42:	4b28      	ldr	r3, [pc, #160]	@ (800cde4 <xTaskResumeAll+0xe0>)
 800cd44:	68db      	ldr	r3, [r3, #12]
 800cd46:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cd48:	f104 0018 	add.w	r0, r4, #24
 800cd4c:	f7fc f886 	bl	8008e5c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cd50:	1d25      	adds	r5, r4, #4
 800cd52:	4628      	mov	r0, r5
 800cd54:	f7fc f882 	bl	8008e5c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cd58:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800cd5a:	4b23      	ldr	r3, [pc, #140]	@ (800cde8 <xTaskResumeAll+0xe4>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	4298      	cmp	r0, r3
 800cd60:	d901      	bls.n	800cd66 <xTaskResumeAll+0x62>
 800cd62:	4b21      	ldr	r3, [pc, #132]	@ (800cde8 <xTaskResumeAll+0xe4>)
 800cd64:	6018      	str	r0, [r3, #0]
 800cd66:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800cd6a:	4629      	mov	r1, r5
 800cd6c:	4b1f      	ldr	r3, [pc, #124]	@ (800cdec <xTaskResumeAll+0xe8>)
 800cd6e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cd72:	f7fc f84f 	bl	8008e14 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cd76:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800cd78:	4b1d      	ldr	r3, [pc, #116]	@ (800cdf0 <xTaskResumeAll+0xec>)
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d3dc      	bcc.n	800cd3c <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 800cd82:	4b1c      	ldr	r3, [pc, #112]	@ (800cdf4 <xTaskResumeAll+0xf0>)
 800cd84:	2201      	movs	r2, #1
 800cd86:	601a      	str	r2, [r3, #0]
 800cd88:	e7d8      	b.n	800cd3c <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800cd8a:	b10c      	cbz	r4, 800cd90 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 800cd8c:	f7ff fcd8 	bl	800c740 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cd90:	4b19      	ldr	r3, [pc, #100]	@ (800cdf8 <xTaskResumeAll+0xf4>)
 800cd92:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800cd94:	b984      	cbnz	r4, 800cdb8 <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800cd96:	4b17      	ldr	r3, [pc, #92]	@ (800cdf4 <xTaskResumeAll+0xf0>)
 800cd98:	681c      	ldr	r4, [r3, #0]
 800cd9a:	b1d4      	cbz	r4, 800cdd2 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 800cd9c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800cda0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cda4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800cda8:	f3bf 8f4f 	dsb	sy
 800cdac:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800cdb0:	2401      	movs	r4, #1
 800cdb2:	e00e      	b.n	800cdd2 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cdb4:	3c01      	subs	r4, #1
 800cdb6:	d007      	beq.n	800cdc8 <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 800cdb8:	f7ff ff18 	bl	800cbec <xTaskIncrementTick>
 800cdbc:	2800      	cmp	r0, #0
 800cdbe:	d0f9      	beq.n	800cdb4 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 800cdc0:	4b0c      	ldr	r3, [pc, #48]	@ (800cdf4 <xTaskResumeAll+0xf0>)
 800cdc2:	2201      	movs	r2, #1
 800cdc4:	601a      	str	r2, [r3, #0]
 800cdc6:	e7f5      	b.n	800cdb4 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 800cdc8:	4b0b      	ldr	r3, [pc, #44]	@ (800cdf8 <xTaskResumeAll+0xf4>)
 800cdca:	2200      	movs	r2, #0
 800cdcc:	601a      	str	r2, [r3, #0]
 800cdce:	e7e2      	b.n	800cd96 <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 800cdd0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800cdd2:	f7fc faf1 	bl	80093b8 <vPortExitCritical>
}
 800cdd6:	4620      	mov	r0, r4
 800cdd8:	bd38      	pop	{r3, r4, r5, pc}
 800cdda:	bf00      	nop
 800cddc:	20003bf0 	.word	0x20003bf0
 800cde0:	20003c18 	.word	0x20003c18
 800cde4:	20003c48 	.word	0x20003c48
 800cde8:	20003c10 	.word	0x20003c10
 800cdec:	20003c8c 	.word	0x20003c8c
 800cdf0:	200040ec 	.word	0x200040ec
 800cdf4:	20003c04 	.word	0x20003c04
 800cdf8:	20003c08 	.word	0x20003c08

0800cdfc <vTaskDelay>:
	{
 800cdfc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cdfe:	b1a8      	cbz	r0, 800ce2c <vTaskDelay+0x30>
 800ce00:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800ce02:	4b10      	ldr	r3, [pc, #64]	@ (800ce44 <vTaskDelay+0x48>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	b143      	cbz	r3, 800ce1a <vTaskDelay+0x1e>
 800ce08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce0c:	f383 8811 	msr	BASEPRI, r3
 800ce10:	f3bf 8f6f 	isb	sy
 800ce14:	f3bf 8f4f 	dsb	sy
 800ce18:	e7fe      	b.n	800ce18 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800ce1a:	f7ff fed1 	bl	800cbc0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ce1e:	2100      	movs	r1, #0
 800ce20:	4620      	mov	r0, r4
 800ce22:	f7ff fdd5 	bl	800c9d0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800ce26:	f7ff ff6d 	bl	800cd04 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800ce2a:	b948      	cbnz	r0, 800ce40 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 800ce2c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ce30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce34:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ce38:	f3bf 8f4f 	dsb	sy
 800ce3c:	f3bf 8f6f 	isb	sy
	}
 800ce40:	bd10      	pop	{r4, pc}
 800ce42:	bf00      	nop
 800ce44:	20003bf0 	.word	0x20003bf0

0800ce48 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ce48:	4b20      	ldr	r3, [pc, #128]	@ (800cecc <vTaskSwitchContext+0x84>)
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	b11b      	cbz	r3, 800ce56 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800ce4e:	4b20      	ldr	r3, [pc, #128]	@ (800ced0 <vTaskSwitchContext+0x88>)
 800ce50:	2201      	movs	r2, #1
 800ce52:	601a      	str	r2, [r3, #0]
 800ce54:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800ce56:	4b1e      	ldr	r3, [pc, #120]	@ (800ced0 <vTaskSwitchContext+0x88>)
 800ce58:	2200      	movs	r2, #0
 800ce5a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce5c:	4b1d      	ldr	r3, [pc, #116]	@ (800ced4 <vTaskSwitchContext+0x8c>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800ce64:	008a      	lsls	r2, r1, #2
 800ce66:	491c      	ldr	r1, [pc, #112]	@ (800ced8 <vTaskSwitchContext+0x90>)
 800ce68:	588a      	ldr	r2, [r1, r2]
 800ce6a:	b95a      	cbnz	r2, 800ce84 <vTaskSwitchContext+0x3c>
 800ce6c:	b10b      	cbz	r3, 800ce72 <vTaskSwitchContext+0x2a>
 800ce6e:	3b01      	subs	r3, #1
 800ce70:	e7f6      	b.n	800ce60 <vTaskSwitchContext+0x18>
 800ce72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce76:	f383 8811 	msr	BASEPRI, r3
 800ce7a:	f3bf 8f6f 	isb	sy
 800ce7e:	f3bf 8f4f 	dsb	sy
 800ce82:	e7fe      	b.n	800ce82 <vTaskSwitchContext+0x3a>
 800ce84:	4608      	mov	r0, r1
 800ce86:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800ce8a:	008a      	lsls	r2, r1, #2
 800ce8c:	4402      	add	r2, r0
 800ce8e:	6851      	ldr	r1, [r2, #4]
 800ce90:	6849      	ldr	r1, [r1, #4]
 800ce92:	6051      	str	r1, [r2, #4]
 800ce94:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800ce98:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800ce9c:	3208      	adds	r2, #8
 800ce9e:	4402      	add	r2, r0
 800cea0:	4291      	cmp	r1, r2
 800cea2:	d00b      	beq.n	800cebc <vTaskSwitchContext+0x74>
 800cea4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800cea8:	0091      	lsls	r1, r2, #2
 800ceaa:	4a0b      	ldr	r2, [pc, #44]	@ (800ced8 <vTaskSwitchContext+0x90>)
 800ceac:	440a      	add	r2, r1
 800ceae:	6852      	ldr	r2, [r2, #4]
 800ceb0:	68d1      	ldr	r1, [r2, #12]
 800ceb2:	4a0a      	ldr	r2, [pc, #40]	@ (800cedc <vTaskSwitchContext+0x94>)
 800ceb4:	6011      	str	r1, [r2, #0]
 800ceb6:	4a07      	ldr	r2, [pc, #28]	@ (800ced4 <vTaskSwitchContext+0x8c>)
 800ceb8:	6013      	str	r3, [r2, #0]
}
 800ceba:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cebc:	6848      	ldr	r0, [r1, #4]
 800cebe:	4662      	mov	r2, ip
 800cec0:	0091      	lsls	r1, r2, #2
 800cec2:	4a05      	ldr	r2, [pc, #20]	@ (800ced8 <vTaskSwitchContext+0x90>)
 800cec4:	440a      	add	r2, r1
 800cec6:	6050      	str	r0, [r2, #4]
 800cec8:	e7ec      	b.n	800cea4 <vTaskSwitchContext+0x5c>
 800ceca:	bf00      	nop
 800cecc:	20003bf0 	.word	0x20003bf0
 800ced0:	20003c04 	.word	0x20003c04
 800ced4:	20003c10 	.word	0x20003c10
 800ced8:	20003c8c 	.word	0x20003c8c
 800cedc:	200040ec 	.word	0x200040ec

0800cee0 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800cee0:	b158      	cbz	r0, 800cefa <vTaskPlaceOnEventList+0x1a>
{
 800cee2:	b510      	push	{r4, lr}
 800cee4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cee6:	4a09      	ldr	r2, [pc, #36]	@ (800cf0c <vTaskPlaceOnEventList+0x2c>)
 800cee8:	6811      	ldr	r1, [r2, #0]
 800ceea:	3118      	adds	r1, #24
 800ceec:	f7fb ff9d 	bl	8008e2a <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cef0:	2101      	movs	r1, #1
 800cef2:	4620      	mov	r0, r4
 800cef4:	f7ff fd6c 	bl	800c9d0 <prvAddCurrentTaskToDelayedList>
}
 800cef8:	bd10      	pop	{r4, pc}
 800cefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cefe:	f383 8811 	msr	BASEPRI, r3
 800cf02:	f3bf 8f6f 	isb	sy
 800cf06:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800cf0a:	e7fe      	b.n	800cf0a <vTaskPlaceOnEventList+0x2a>
 800cf0c:	200040ec 	.word	0x200040ec

0800cf10 <vTaskPlaceOnEventListRestricted>:
	{
 800cf10:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800cf12:	b170      	cbz	r0, 800cf32 <vTaskPlaceOnEventListRestricted+0x22>
 800cf14:	460d      	mov	r5, r1
 800cf16:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf18:	4a0a      	ldr	r2, [pc, #40]	@ (800cf44 <vTaskPlaceOnEventListRestricted+0x34>)
 800cf1a:	6811      	ldr	r1, [r2, #0]
 800cf1c:	3118      	adds	r1, #24
 800cf1e:	f7fb ff79 	bl	8008e14 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800cf22:	b10c      	cbz	r4, 800cf28 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800cf24:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cf28:	4621      	mov	r1, r4
 800cf2a:	4628      	mov	r0, r5
 800cf2c:	f7ff fd50 	bl	800c9d0 <prvAddCurrentTaskToDelayedList>
	}
 800cf30:	bd38      	pop	{r3, r4, r5, pc}
 800cf32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf36:	f383 8811 	msr	BASEPRI, r3
 800cf3a:	f3bf 8f6f 	isb	sy
 800cf3e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800cf42:	e7fe      	b.n	800cf42 <vTaskPlaceOnEventListRestricted+0x32>
 800cf44:	200040ec 	.word	0x200040ec

0800cf48 <xTaskRemoveFromEventList>:
{
 800cf48:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf4a:	68c3      	ldr	r3, [r0, #12]
 800cf4c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800cf4e:	b324      	cbz	r4, 800cf9a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cf50:	f104 0518 	add.w	r5, r4, #24
 800cf54:	4628      	mov	r0, r5
 800cf56:	f7fb ff81 	bl	8008e5c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf5a:	4b18      	ldr	r3, [pc, #96]	@ (800cfbc <xTaskRemoveFromEventList+0x74>)
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	bb2b      	cbnz	r3, 800cfac <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cf60:	1d25      	adds	r5, r4, #4
 800cf62:	4628      	mov	r0, r5
 800cf64:	f7fb ff7a 	bl	8008e5c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cf68:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800cf6a:	4b15      	ldr	r3, [pc, #84]	@ (800cfc0 <xTaskRemoveFromEventList+0x78>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4298      	cmp	r0, r3
 800cf70:	d901      	bls.n	800cf76 <xTaskRemoveFromEventList+0x2e>
 800cf72:	4b13      	ldr	r3, [pc, #76]	@ (800cfc0 <xTaskRemoveFromEventList+0x78>)
 800cf74:	6018      	str	r0, [r3, #0]
 800cf76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800cf7a:	4629      	mov	r1, r5
 800cf7c:	4b11      	ldr	r3, [pc, #68]	@ (800cfc4 <xTaskRemoveFromEventList+0x7c>)
 800cf7e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cf82:	f7fb ff47 	bl	8008e14 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cf86:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800cf88:	4b0f      	ldr	r3, [pc, #60]	@ (800cfc8 <xTaskRemoveFromEventList+0x80>)
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf8e:	429a      	cmp	r2, r3
 800cf90:	d911      	bls.n	800cfb6 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800cf92:	2001      	movs	r0, #1
 800cf94:	4b0d      	ldr	r3, [pc, #52]	@ (800cfcc <xTaskRemoveFromEventList+0x84>)
 800cf96:	6018      	str	r0, [r3, #0]
}
 800cf98:	bd38      	pop	{r3, r4, r5, pc}
 800cf9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf9e:	f383 8811 	msr	BASEPRI, r3
 800cfa2:	f3bf 8f6f 	isb	sy
 800cfa6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800cfaa:	e7fe      	b.n	800cfaa <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cfac:	4629      	mov	r1, r5
 800cfae:	4808      	ldr	r0, [pc, #32]	@ (800cfd0 <xTaskRemoveFromEventList+0x88>)
 800cfb0:	f7fb ff30 	bl	8008e14 <vListInsertEnd>
 800cfb4:	e7e7      	b.n	800cf86 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 800cfb6:	2000      	movs	r0, #0
	return xReturn;
 800cfb8:	e7ee      	b.n	800cf98 <xTaskRemoveFromEventList+0x50>
 800cfba:	bf00      	nop
 800cfbc:	20003bf0 	.word	0x20003bf0
 800cfc0:	20003c10 	.word	0x20003c10
 800cfc4:	20003c8c 	.word	0x20003c8c
 800cfc8:	200040ec 	.word	0x200040ec
 800cfcc:	20003c04 	.word	0x20003c04
 800cfd0:	20003c48 	.word	0x20003c48

0800cfd4 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cfd4:	4b03      	ldr	r3, [pc, #12]	@ (800cfe4 <vTaskInternalSetTimeOutState+0x10>)
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cfda:	4b03      	ldr	r3, [pc, #12]	@ (800cfe8 <vTaskInternalSetTimeOutState+0x14>)
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	6043      	str	r3, [r0, #4]
}
 800cfe0:	4770      	bx	lr
 800cfe2:	bf00      	nop
 800cfe4:	20003c00 	.word	0x20003c00
 800cfe8:	20003c14 	.word	0x20003c14

0800cfec <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 800cfec:	b1e0      	cbz	r0, 800d028 <xTaskCheckForTimeOut+0x3c>
{
 800cfee:	b570      	push	{r4, r5, r6, lr}
 800cff0:	460c      	mov	r4, r1
 800cff2:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800cff4:	b309      	cbz	r1, 800d03a <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 800cff6:	f7fc f9bd 	bl	8009374 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800cffa:	4b1c      	ldr	r3, [pc, #112]	@ (800d06c <xTaskCheckForTimeOut+0x80>)
 800cffc:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cffe:	686b      	ldr	r3, [r5, #4]
 800d000:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800d002:	6822      	ldr	r2, [r4, #0]
 800d004:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d008:	d028      	beq.n	800d05c <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d00a:	f8df c064 	ldr.w	ip, [pc, #100]	@ 800d070 <xTaskCheckForTimeOut+0x84>
 800d00e:	f8dc c000 	ldr.w	ip, [ip]
 800d012:	682e      	ldr	r6, [r5, #0]
 800d014:	4566      	cmp	r6, ip
 800d016:	d001      	beq.n	800d01c <xTaskCheckForTimeOut+0x30>
 800d018:	428b      	cmp	r3, r1
 800d01a:	d924      	bls.n	800d066 <xTaskCheckForTimeOut+0x7a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d01c:	4282      	cmp	r2, r0
 800d01e:	d815      	bhi.n	800d04c <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait = 0;
 800d020:	2300      	movs	r3, #0
 800d022:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800d024:	2401      	movs	r4, #1
 800d026:	e01a      	b.n	800d05e <xTaskCheckForTimeOut+0x72>
 800d028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d02c:	f383 8811 	msr	BASEPRI, r3
 800d030:	f3bf 8f6f 	isb	sy
 800d034:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800d038:	e7fe      	b.n	800d038 <xTaskCheckForTimeOut+0x4c>
 800d03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d03e:	f383 8811 	msr	BASEPRI, r3
 800d042:	f3bf 8f6f 	isb	sy
 800d046:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800d04a:	e7fe      	b.n	800d04a <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait -= xElapsedTime;
 800d04c:	1a5b      	subs	r3, r3, r1
 800d04e:	4413      	add	r3, r2
 800d050:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d052:	4628      	mov	r0, r5
 800d054:	f7ff ffbe 	bl	800cfd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d058:	2400      	movs	r4, #0
 800d05a:	e000      	b.n	800d05e <xTaskCheckForTimeOut+0x72>
				xReturn = pdFALSE;
 800d05c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800d05e:	f7fc f9ab 	bl	80093b8 <vPortExitCritical>
}
 800d062:	4620      	mov	r0, r4
 800d064:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 800d066:	2401      	movs	r4, #1
 800d068:	e7f9      	b.n	800d05e <xTaskCheckForTimeOut+0x72>
 800d06a:	bf00      	nop
 800d06c:	20003c14 	.word	0x20003c14
 800d070:	20003c00 	.word	0x20003c00

0800d074 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800d074:	4b01      	ldr	r3, [pc, #4]	@ (800d07c <vTaskMissedYield+0x8>)
 800d076:	2201      	movs	r2, #1
 800d078:	601a      	str	r2, [r3, #0]
}
 800d07a:	4770      	bx	lr
 800d07c:	20003c04 	.word	0x20003c04

0800d080 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800d080:	4b05      	ldr	r3, [pc, #20]	@ (800d098 <xTaskGetSchedulerState+0x18>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	b133      	cbz	r3, 800d094 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d086:	4b05      	ldr	r3, [pc, #20]	@ (800d09c <xTaskGetSchedulerState+0x1c>)
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	b10b      	cbz	r3, 800d090 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 800d08c:	2000      	movs	r0, #0
	}
 800d08e:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 800d090:	2002      	movs	r0, #2
 800d092:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d094:	2001      	movs	r0, #1
 800d096:	4770      	bx	lr
 800d098:	20003c0c 	.word	0x20003c0c
 800d09c:	20003bf0 	.word	0x20003bf0

0800d0a0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800d0a0:	2800      	cmp	r0, #0
 800d0a2:	d03b      	beq.n	800d11c <xTaskPriorityDisinherit+0x7c>
	{
 800d0a4:	b538      	push	{r3, r4, r5, lr}
 800d0a6:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800d0a8:	4b1e      	ldr	r3, [pc, #120]	@ (800d124 <xTaskPriorityDisinherit+0x84>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	4283      	cmp	r3, r0
 800d0ae:	d008      	beq.n	800d0c2 <xTaskPriorityDisinherit+0x22>
 800d0b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0b4:	f383 8811 	msr	BASEPRI, r3
 800d0b8:	f3bf 8f6f 	isb	sy
 800d0bc:	f3bf 8f4f 	dsb	sy
 800d0c0:	e7fe      	b.n	800d0c0 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800d0c2:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800d0c4:	b943      	cbnz	r3, 800d0d8 <xTaskPriorityDisinherit+0x38>
 800d0c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ca:	f383 8811 	msr	BASEPRI, r3
 800d0ce:	f3bf 8f6f 	isb	sy
 800d0d2:	f3bf 8f4f 	dsb	sy
 800d0d6:	e7fe      	b.n	800d0d6 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800d0d8:	3b01      	subs	r3, #1
 800d0da:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d0dc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800d0de:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800d0e0:	4291      	cmp	r1, r2
 800d0e2:	d01d      	beq.n	800d120 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d0e4:	b10b      	cbz	r3, 800d0ea <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800d0e6:	2000      	movs	r0, #0
	}
 800d0e8:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0ea:	1d05      	adds	r5, r0, #4
 800d0ec:	4628      	mov	r0, r5
 800d0ee:	f7fb feb5 	bl	8008e5c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d0f2:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800d0f4:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0f6:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 800d0fa:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800d0fc:	4b0a      	ldr	r3, [pc, #40]	@ (800d128 <xTaskPriorityDisinherit+0x88>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4298      	cmp	r0, r3
 800d102:	d901      	bls.n	800d108 <xTaskPriorityDisinherit+0x68>
 800d104:	4b08      	ldr	r3, [pc, #32]	@ (800d128 <xTaskPriorityDisinherit+0x88>)
 800d106:	6018      	str	r0, [r3, #0]
 800d108:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800d10c:	4629      	mov	r1, r5
 800d10e:	4b07      	ldr	r3, [pc, #28]	@ (800d12c <xTaskPriorityDisinherit+0x8c>)
 800d110:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d114:	f7fb fe7e 	bl	8008e14 <vListInsertEnd>
					xReturn = pdTRUE;
 800d118:	2001      	movs	r0, #1
 800d11a:	e7e5      	b.n	800d0e8 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 800d11c:	2000      	movs	r0, #0
	}
 800d11e:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800d120:	2000      	movs	r0, #0
 800d122:	e7e1      	b.n	800d0e8 <xTaskPriorityDisinherit+0x48>
 800d124:	200040ec 	.word	0x200040ec
 800d128:	20003c10 	.word	0x20003c10
 800d12c:	20003c8c 	.word	0x20003c8c

0800d130 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d130:	4b06      	ldr	r3, [pc, #24]	@ (800d14c <prvGetNextExpireTime+0x1c>)
 800d132:	681a      	ldr	r2, [r3, #0]
 800d134:	6813      	ldr	r3, [r2, #0]
 800d136:	b92b      	cbnz	r3, 800d144 <prvGetNextExpireTime+0x14>
 800d138:	2301      	movs	r3, #1
 800d13a:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d13c:	b923      	cbnz	r3, 800d148 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d13e:	68d3      	ldr	r3, [r2, #12]
 800d140:	6818      	ldr	r0, [r3, #0]
 800d142:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d144:	2300      	movs	r3, #0
 800d146:	e7f8      	b.n	800d13a <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d148:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800d14a:	4770      	bx	lr
 800d14c:	200041f0 	.word	0x200041f0

0800d150 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d150:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d152:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d154:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d156:	4291      	cmp	r1, r2
 800d158:	d80c      	bhi.n	800d174 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d15a:	1ad2      	subs	r2, r2, r3
 800d15c:	6983      	ldr	r3, [r0, #24]
 800d15e:	429a      	cmp	r2, r3
 800d160:	d301      	bcc.n	800d166 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d162:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 800d164:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d166:	1d01      	adds	r1, r0, #4
 800d168:	4b09      	ldr	r3, [pc, #36]	@ (800d190 <prvInsertTimerInActiveList+0x40>)
 800d16a:	6818      	ldr	r0, [r3, #0]
 800d16c:	f7fb fe5d 	bl	8008e2a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800d170:	2000      	movs	r0, #0
 800d172:	e7f7      	b.n	800d164 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d174:	429a      	cmp	r2, r3
 800d176:	d201      	bcs.n	800d17c <prvInsertTimerInActiveList+0x2c>
 800d178:	4299      	cmp	r1, r3
 800d17a:	d206      	bcs.n	800d18a <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d17c:	1d01      	adds	r1, r0, #4
 800d17e:	4b05      	ldr	r3, [pc, #20]	@ (800d194 <prvInsertTimerInActiveList+0x44>)
 800d180:	6818      	ldr	r0, [r3, #0]
 800d182:	f7fb fe52 	bl	8008e2a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800d186:	2000      	movs	r0, #0
 800d188:	e7ec      	b.n	800d164 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 800d18a:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800d18c:	e7ea      	b.n	800d164 <prvInsertTimerInActiveList+0x14>
 800d18e:	bf00      	nop
 800d190:	200041ec 	.word	0x200041ec
 800d194:	200041f0 	.word	0x200041f0

0800d198 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d198:	b530      	push	{r4, r5, lr}
 800d19a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d19c:	f7fc f8ea 	bl	8009374 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d1a0:	4b11      	ldr	r3, [pc, #68]	@ (800d1e8 <prvCheckForValidListAndQueue+0x50>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	b11b      	cbz	r3, 800d1ae <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d1a6:	f7fc f907 	bl	80093b8 <vPortExitCritical>
}
 800d1aa:	b003      	add	sp, #12
 800d1ac:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800d1ae:	4d0f      	ldr	r5, [pc, #60]	@ (800d1ec <prvCheckForValidListAndQueue+0x54>)
 800d1b0:	4628      	mov	r0, r5
 800d1b2:	f7fb fe21 	bl	8008df8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d1b6:	4c0e      	ldr	r4, [pc, #56]	@ (800d1f0 <prvCheckForValidListAndQueue+0x58>)
 800d1b8:	4620      	mov	r0, r4
 800d1ba:	f7fb fe1d 	bl	8008df8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d1be:	4b0d      	ldr	r3, [pc, #52]	@ (800d1f4 <prvCheckForValidListAndQueue+0x5c>)
 800d1c0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d1f8 <prvCheckForValidListAndQueue+0x60>)
 800d1c4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	9300      	str	r3, [sp, #0]
 800d1ca:	4b0c      	ldr	r3, [pc, #48]	@ (800d1fc <prvCheckForValidListAndQueue+0x64>)
 800d1cc:	4a0c      	ldr	r2, [pc, #48]	@ (800d200 <prvCheckForValidListAndQueue+0x68>)
 800d1ce:	2110      	movs	r1, #16
 800d1d0:	200a      	movs	r0, #10
 800d1d2:	f7fc fb16 	bl	8009802 <xQueueGenericCreateStatic>
 800d1d6:	4b04      	ldr	r3, [pc, #16]	@ (800d1e8 <prvCheckForValidListAndQueue+0x50>)
 800d1d8:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	d0e3      	beq.n	800d1a6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d1de:	4909      	ldr	r1, [pc, #36]	@ (800d204 <prvCheckForValidListAndQueue+0x6c>)
 800d1e0:	f7fc fdd4 	bl	8009d8c <vQueueAddToRegistry>
 800d1e4:	e7df      	b.n	800d1a6 <prvCheckForValidListAndQueue+0xe>
 800d1e6:	bf00      	nop
 800d1e8:	200041e8 	.word	0x200041e8
 800d1ec:	20004208 	.word	0x20004208
 800d1f0:	200041f4 	.word	0x200041f4
 800d1f4:	200041f0 	.word	0x200041f0
 800d1f8:	200041ec 	.word	0x200041ec
 800d1fc:	200040f0 	.word	0x200040f0
 800d200:	20004140 	.word	0x20004140
 800d204:	0800d944 	.word	0x0800d944

0800d208 <xTimerCreateTimerTask>:
{
 800d208:	b510      	push	{r4, lr}
 800d20a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800d20c:	f7ff ffc4 	bl	800d198 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800d210:	4b12      	ldr	r3, [pc, #72]	@ (800d25c <xTimerCreateTimerTask+0x54>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	b1cb      	cbz	r3, 800d24a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d216:	2400      	movs	r4, #0
 800d218:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d21a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d21c:	aa07      	add	r2, sp, #28
 800d21e:	a906      	add	r1, sp, #24
 800d220:	a805      	add	r0, sp, #20
 800d222:	f7fb fcad 	bl	8008b80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d226:	9b05      	ldr	r3, [sp, #20]
 800d228:	9302      	str	r3, [sp, #8]
 800d22a:	9b06      	ldr	r3, [sp, #24]
 800d22c:	9301      	str	r3, [sp, #4]
 800d22e:	2302      	movs	r3, #2
 800d230:	9300      	str	r3, [sp, #0]
 800d232:	4623      	mov	r3, r4
 800d234:	9a07      	ldr	r2, [sp, #28]
 800d236:	490a      	ldr	r1, [pc, #40]	@ (800d260 <xTimerCreateTimerTask+0x58>)
 800d238:	480a      	ldr	r0, [pc, #40]	@ (800d264 <xTimerCreateTimerTask+0x5c>)
 800d23a:	f7ff fc07 	bl	800ca4c <xTaskCreateStatic>
 800d23e:	4b0a      	ldr	r3, [pc, #40]	@ (800d268 <xTimerCreateTimerTask+0x60>)
 800d240:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800d242:	b110      	cbz	r0, 800d24a <xTimerCreateTimerTask+0x42>
}
 800d244:	2001      	movs	r0, #1
 800d246:	b008      	add	sp, #32
 800d248:	bd10      	pop	{r4, pc}
 800d24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d24e:	f383 8811 	msr	BASEPRI, r3
 800d252:	f3bf 8f6f 	isb	sy
 800d256:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800d25a:	e7fe      	b.n	800d25a <xTimerCreateTimerTask+0x52>
 800d25c:	200041e8 	.word	0x200041e8
 800d260:	0800d94c 	.word	0x0800d94c
 800d264:	0800d56d 	.word	0x0800d56d
 800d268:	200041e4 	.word	0x200041e4

0800d26c <xTimerGenericCommand>:
	configASSERT( xTimer );
 800d26c:	b1b8      	cbz	r0, 800d29e <xTimerGenericCommand+0x32>
 800d26e:	469c      	mov	ip, r3
 800d270:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800d272:	4818      	ldr	r0, [pc, #96]	@ (800d2d4 <xTimerGenericCommand+0x68>)
 800d274:	6800      	ldr	r0, [r0, #0]
 800d276:	b358      	cbz	r0, 800d2d0 <xTimerGenericCommand+0x64>
{
 800d278:	b500      	push	{lr}
 800d27a:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800d27c:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d27e:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d280:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d282:	2905      	cmp	r1, #5
 800d284:	dc1c      	bgt.n	800d2c0 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d286:	f7ff fefb 	bl	800d080 <xTaskGetSchedulerState>
 800d28a:	2802      	cmp	r0, #2
 800d28c:	d010      	beq.n	800d2b0 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d28e:	2300      	movs	r3, #0
 800d290:	461a      	mov	r2, r3
 800d292:	4669      	mov	r1, sp
 800d294:	480f      	ldr	r0, [pc, #60]	@ (800d2d4 <xTimerGenericCommand+0x68>)
 800d296:	6800      	ldr	r0, [r0, #0]
 800d298:	f7fc fb21 	bl	80098de <xQueueGenericSend>
 800d29c:	e015      	b.n	800d2ca <xTimerGenericCommand+0x5e>
 800d29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2a2:	f383 8811 	msr	BASEPRI, r3
 800d2a6:	f3bf 8f6f 	isb	sy
 800d2aa:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800d2ae:	e7fe      	b.n	800d2ae <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	9a06      	ldr	r2, [sp, #24]
 800d2b4:	4669      	mov	r1, sp
 800d2b6:	4807      	ldr	r0, [pc, #28]	@ (800d2d4 <xTimerGenericCommand+0x68>)
 800d2b8:	6800      	ldr	r0, [r0, #0]
 800d2ba:	f7fc fb10 	bl	80098de <xQueueGenericSend>
 800d2be:	e004      	b.n	800d2ca <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	4662      	mov	r2, ip
 800d2c4:	4669      	mov	r1, sp
 800d2c6:	f7fc fbf4 	bl	8009ab2 <xQueueGenericSendFromISR>
}
 800d2ca:	b005      	add	sp, #20
 800d2cc:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 800d2d0:	2000      	movs	r0, #0
}
 800d2d2:	4770      	bx	lr
 800d2d4:	200041e8 	.word	0x200041e8

0800d2d8 <prvSwitchTimerLists>:
{
 800d2d8:	b570      	push	{r4, r5, r6, lr}
 800d2da:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d2dc:	4b1b      	ldr	r3, [pc, #108]	@ (800d34c <prvSwitchTimerLists+0x74>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	681a      	ldr	r2, [r3, #0]
 800d2e2:	b362      	cbz	r2, 800d33e <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d2e4:	68db      	ldr	r3, [r3, #12]
 800d2e6:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2e8:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d2ea:	1d25      	adds	r5, r4, #4
 800d2ec:	4628      	mov	r0, r5
 800d2ee:	f7fb fdb5 	bl	8008e5c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d2f2:	6a23      	ldr	r3, [r4, #32]
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d2f8:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800d2fc:	f013 0f04 	tst.w	r3, #4
 800d300:	d0ec      	beq.n	800d2dc <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d302:	69a3      	ldr	r3, [r4, #24]
 800d304:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800d306:	429e      	cmp	r6, r3
 800d308:	d207      	bcs.n	800d31a <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d30a:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d30c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d30e:	4629      	mov	r1, r5
 800d310:	4b0e      	ldr	r3, [pc, #56]	@ (800d34c <prvSwitchTimerLists+0x74>)
 800d312:	6818      	ldr	r0, [r3, #0]
 800d314:	f7fb fd89 	bl	8008e2a <vListInsert>
 800d318:	e7e0      	b.n	800d2dc <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d31a:	2100      	movs	r1, #0
 800d31c:	9100      	str	r1, [sp, #0]
 800d31e:	460b      	mov	r3, r1
 800d320:	4632      	mov	r2, r6
 800d322:	4620      	mov	r0, r4
 800d324:	f7ff ffa2 	bl	800d26c <xTimerGenericCommand>
				configASSERT( xResult );
 800d328:	2800      	cmp	r0, #0
 800d32a:	d1d7      	bne.n	800d2dc <prvSwitchTimerLists+0x4>
 800d32c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d330:	f383 8811 	msr	BASEPRI, r3
 800d334:	f3bf 8f6f 	isb	sy
 800d338:	f3bf 8f4f 	dsb	sy
 800d33c:	e7fe      	b.n	800d33c <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 800d33e:	4a04      	ldr	r2, [pc, #16]	@ (800d350 <prvSwitchTimerLists+0x78>)
 800d340:	6810      	ldr	r0, [r2, #0]
 800d342:	4902      	ldr	r1, [pc, #8]	@ (800d34c <prvSwitchTimerLists+0x74>)
 800d344:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800d346:	6013      	str	r3, [r2, #0]
}
 800d348:	b002      	add	sp, #8
 800d34a:	bd70      	pop	{r4, r5, r6, pc}
 800d34c:	200041f0 	.word	0x200041f0
 800d350:	200041ec 	.word	0x200041ec

0800d354 <prvSampleTimeNow>:
{
 800d354:	b538      	push	{r3, r4, r5, lr}
 800d356:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800d358:	f7ff fc3a 	bl	800cbd0 <xTaskGetTickCount>
 800d35c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800d35e:	4b07      	ldr	r3, [pc, #28]	@ (800d37c <prvSampleTimeNow+0x28>)
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	4283      	cmp	r3, r0
 800d364:	d805      	bhi.n	800d372 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800d366:	2300      	movs	r3, #0
 800d368:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800d36a:	4b04      	ldr	r3, [pc, #16]	@ (800d37c <prvSampleTimeNow+0x28>)
 800d36c:	601c      	str	r4, [r3, #0]
}
 800d36e:	4620      	mov	r0, r4
 800d370:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800d372:	f7ff ffb1 	bl	800d2d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d376:	2301      	movs	r3, #1
 800d378:	602b      	str	r3, [r5, #0]
 800d37a:	e7f6      	b.n	800d36a <prvSampleTimeNow+0x16>
 800d37c:	200041e0 	.word	0x200041e0

0800d380 <prvProcessExpiredTimer>:
{
 800d380:	b570      	push	{r4, r5, r6, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	4606      	mov	r6, r0
 800d386:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d388:	4917      	ldr	r1, [pc, #92]	@ (800d3e8 <prvProcessExpiredTimer+0x68>)
 800d38a:	6809      	ldr	r1, [r1, #0]
 800d38c:	68c9      	ldr	r1, [r1, #12]
 800d38e:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d390:	1d20      	adds	r0, r4, #4
 800d392:	f7fb fd63 	bl	8008e5c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d396:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 800d39a:	f01c 0f04 	tst.w	ip, #4
 800d39e:	d108      	bne.n	800d3b2 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d3a0:	f02c 0c01 	bic.w	ip, ip, #1
 800d3a4:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d3a8:	6a23      	ldr	r3, [r4, #32]
 800d3aa:	4620      	mov	r0, r4
 800d3ac:	4798      	blx	r3
}
 800d3ae:	b002      	add	sp, #8
 800d3b0:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d3b2:	69a1      	ldr	r1, [r4, #24]
 800d3b4:	4633      	mov	r3, r6
 800d3b6:	462a      	mov	r2, r5
 800d3b8:	4431      	add	r1, r6
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	f7ff fec8 	bl	800d150 <prvInsertTimerInActiveList>
 800d3c0:	2800      	cmp	r0, #0
 800d3c2:	d0f1      	beq.n	800d3a8 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3c4:	2100      	movs	r1, #0
 800d3c6:	9100      	str	r1, [sp, #0]
 800d3c8:	460b      	mov	r3, r1
 800d3ca:	4632      	mov	r2, r6
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f7ff ff4d 	bl	800d26c <xTimerGenericCommand>
			configASSERT( xResult );
 800d3d2:	2800      	cmp	r0, #0
 800d3d4:	d1e8      	bne.n	800d3a8 <prvProcessExpiredTimer+0x28>
 800d3d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3da:	f383 8811 	msr	BASEPRI, r3
 800d3de:	f3bf 8f6f 	isb	sy
 800d3e2:	f3bf 8f4f 	dsb	sy
 800d3e6:	e7fe      	b.n	800d3e6 <prvProcessExpiredTimer+0x66>
 800d3e8:	200041f0 	.word	0x200041f0

0800d3ec <prvProcessTimerOrBlockTask>:
{
 800d3ec:	b570      	push	{r4, r5, r6, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	4606      	mov	r6, r0
 800d3f2:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800d3f4:	f7ff fbe4 	bl	800cbc0 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d3f8:	a801      	add	r0, sp, #4
 800d3fa:	f7ff ffab 	bl	800d354 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800d3fe:	9b01      	ldr	r3, [sp, #4]
 800d400:	bb33      	cbnz	r3, 800d450 <prvProcessTimerOrBlockTask+0x64>
 800d402:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d404:	b9e4      	cbnz	r4, 800d440 <prvProcessTimerOrBlockTask+0x54>
 800d406:	42b0      	cmp	r0, r6
 800d408:	d213      	bcs.n	800d432 <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d40a:	4622      	mov	r2, r4
 800d40c:	1b71      	subs	r1, r6, r5
 800d40e:	4b12      	ldr	r3, [pc, #72]	@ (800d458 <prvProcessTimerOrBlockTask+0x6c>)
 800d410:	6818      	ldr	r0, [r3, #0]
 800d412:	f7fc fccf 	bl	8009db4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d416:	f7ff fc75 	bl	800cd04 <xTaskResumeAll>
 800d41a:	b9d8      	cbnz	r0, 800d454 <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 800d41c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800d420:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d424:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800d428:	f3bf 8f4f 	dsb	sy
 800d42c:	f3bf 8f6f 	isb	sy
 800d430:	e010      	b.n	800d454 <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 800d432:	f7ff fc67 	bl	800cd04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d436:	4629      	mov	r1, r5
 800d438:	4630      	mov	r0, r6
 800d43a:	f7ff ffa1 	bl	800d380 <prvProcessExpiredTimer>
 800d43e:	e009      	b.n	800d454 <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d440:	4a06      	ldr	r2, [pc, #24]	@ (800d45c <prvProcessTimerOrBlockTask+0x70>)
 800d442:	6812      	ldr	r2, [r2, #0]
 800d444:	6812      	ldr	r2, [r2, #0]
 800d446:	b90a      	cbnz	r2, 800d44c <prvProcessTimerOrBlockTask+0x60>
 800d448:	2401      	movs	r4, #1
 800d44a:	e7de      	b.n	800d40a <prvProcessTimerOrBlockTask+0x1e>
 800d44c:	461c      	mov	r4, r3
 800d44e:	e7dc      	b.n	800d40a <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 800d450:	f7ff fc58 	bl	800cd04 <xTaskResumeAll>
}
 800d454:	b002      	add	sp, #8
 800d456:	bd70      	pop	{r4, r5, r6, pc}
 800d458:	200041e8 	.word	0x200041e8
 800d45c:	200041ec 	.word	0x200041ec

0800d460 <prvProcessReceivedCommands>:
{
 800d460:	b510      	push	{r4, lr}
 800d462:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d464:	e002      	b.n	800d46c <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d466:	9b04      	ldr	r3, [sp, #16]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	da0f      	bge.n	800d48c <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d46c:	2200      	movs	r2, #0
 800d46e:	a904      	add	r1, sp, #16
 800d470:	4b3d      	ldr	r3, [pc, #244]	@ (800d568 <prvProcessReceivedCommands+0x108>)
 800d472:	6818      	ldr	r0, [r3, #0]
 800d474:	f7fc fb84 	bl	8009b80 <xQueueReceive>
 800d478:	2800      	cmp	r0, #0
 800d47a:	d072      	beq.n	800d562 <prvProcessReceivedCommands+0x102>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d47c:	9b04      	ldr	r3, [sp, #16]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	daf1      	bge.n	800d466 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d482:	9907      	ldr	r1, [sp, #28]
 800d484:	9806      	ldr	r0, [sp, #24]
 800d486:	9b05      	ldr	r3, [sp, #20]
 800d488:	4798      	blx	r3
 800d48a:	e7ec      	b.n	800d466 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d48c:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d48e:	6963      	ldr	r3, [r4, #20]
 800d490:	b113      	cbz	r3, 800d498 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d492:	1d20      	adds	r0, r4, #4
 800d494:	f7fb fce2 	bl	8008e5c <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d498:	a803      	add	r0, sp, #12
 800d49a:	f7ff ff5b 	bl	800d354 <prvSampleTimeNow>
 800d49e:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 800d4a0:	9b04      	ldr	r3, [sp, #16]
 800d4a2:	2b09      	cmp	r3, #9
 800d4a4:	d8e2      	bhi.n	800d46c <prvProcessReceivedCommands+0xc>
 800d4a6:	e8df f003 	tbb	[pc, r3]
 800d4aa:	0505      	.short	0x0505
 800d4ac:	4e362f05 	.word	0x4e362f05
 800d4b0:	362f0505 	.word	0x362f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d4b4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800d4b8:	f043 0301 	orr.w	r3, r3, #1
 800d4bc:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d4c0:	9b05      	ldr	r3, [sp, #20]
 800d4c2:	69a1      	ldr	r1, [r4, #24]
 800d4c4:	4419      	add	r1, r3
 800d4c6:	4620      	mov	r0, r4
 800d4c8:	f7ff fe42 	bl	800d150 <prvInsertTimerInActiveList>
 800d4cc:	2800      	cmp	r0, #0
 800d4ce:	d0cd      	beq.n	800d46c <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d4d0:	6a23      	ldr	r3, [r4, #32]
 800d4d2:	4620      	mov	r0, r4
 800d4d4:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d4d6:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800d4da:	f013 0f04 	tst.w	r3, #4
 800d4de:	d0c5      	beq.n	800d46c <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d4e0:	69a2      	ldr	r2, [r4, #24]
 800d4e2:	2100      	movs	r1, #0
 800d4e4:	9100      	str	r1, [sp, #0]
 800d4e6:	460b      	mov	r3, r1
 800d4e8:	9805      	ldr	r0, [sp, #20]
 800d4ea:	4402      	add	r2, r0
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	f7ff febd 	bl	800d26c <xTimerGenericCommand>
							configASSERT( xResult );
 800d4f2:	2800      	cmp	r0, #0
 800d4f4:	d1ba      	bne.n	800d46c <prvProcessReceivedCommands+0xc>
 800d4f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4fa:	f383 8811 	msr	BASEPRI, r3
 800d4fe:	f3bf 8f6f 	isb	sy
 800d502:	f3bf 8f4f 	dsb	sy
 800d506:	e7fe      	b.n	800d506 <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d508:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800d50c:	f023 0301 	bic.w	r3, r3, #1
 800d510:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 800d514:	e7aa      	b.n	800d46c <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d516:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800d51a:	f043 0301 	orr.w	r3, r3, #1
 800d51e:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d522:	9905      	ldr	r1, [sp, #20]
 800d524:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d526:	b129      	cbz	r1, 800d534 <prvProcessReceivedCommands+0xd4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d528:	4603      	mov	r3, r0
 800d52a:	4401      	add	r1, r0
 800d52c:	4620      	mov	r0, r4
 800d52e:	f7ff fe0f 	bl	800d150 <prvInsertTimerInActiveList>
					break;
 800d532:	e79b      	b.n	800d46c <prvProcessReceivedCommands+0xc>
 800d534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d538:	f383 8811 	msr	BASEPRI, r3
 800d53c:	f3bf 8f6f 	isb	sy
 800d540:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d544:	e7fe      	b.n	800d544 <prvProcessReceivedCommands+0xe4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d546:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800d54a:	f013 0f02 	tst.w	r3, #2
 800d54e:	d004      	beq.n	800d55a <prvProcessReceivedCommands+0xfa>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d550:	f023 0301 	bic.w	r3, r3, #1
 800d554:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 800d558:	e788      	b.n	800d46c <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800d55a:	4620      	mov	r0, r4
 800d55c:	f7fb fc0e 	bl	8008d7c <vPortFree>
 800d560:	e784      	b.n	800d46c <prvProcessReceivedCommands+0xc>
}
 800d562:	b008      	add	sp, #32
 800d564:	bd10      	pop	{r4, pc}
 800d566:	bf00      	nop
 800d568:	200041e8 	.word	0x200041e8

0800d56c <prvTimerTask>:
{
 800d56c:	b500      	push	{lr}
 800d56e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d570:	a801      	add	r0, sp, #4
 800d572:	f7ff fddd 	bl	800d130 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d576:	9901      	ldr	r1, [sp, #4]
 800d578:	f7ff ff38 	bl	800d3ec <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800d57c:	f7ff ff70 	bl	800d460 <prvProcessReceivedCommands>
	for( ;; )
 800d580:	e7f6      	b.n	800d570 <prvTimerTask+0x4>
	...

0800d584 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800d584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800d5bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800d588:	f7ff f8b4 	bl	800c6f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800d58c:	480c      	ldr	r0, [pc, #48]	@ (800d5c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800d58e:	490d      	ldr	r1, [pc, #52]	@ (800d5c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800d590:	4a0d      	ldr	r2, [pc, #52]	@ (800d5c8 <LoopForever+0xe>)
  movs r3, #0
 800d592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d594:	e002      	b.n	800d59c <LoopCopyDataInit>

0800d596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d59a:	3304      	adds	r3, #4

0800d59c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d59c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d59e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d5a0:	d3f9      	bcc.n	800d596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d5a2:	4a0a      	ldr	r2, [pc, #40]	@ (800d5cc <LoopForever+0x12>)
  ldr r4, =_ebss
 800d5a4:	4c0a      	ldr	r4, [pc, #40]	@ (800d5d0 <LoopForever+0x16>)
  movs r3, #0
 800d5a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d5a8:	e001      	b.n	800d5ae <LoopFillZerobss>

0800d5aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d5aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d5ac:	3204      	adds	r2, #4

0800d5ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d5ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d5b0:	d3fb      	bcc.n	800d5aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800d5b2:	f000 f81f 	bl	800d5f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800d5b6:	f7fb fdf1 	bl	800919c <main>

0800d5ba <LoopForever>:

LoopForever:
    b LoopForever
 800d5ba:	e7fe      	b.n	800d5ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800d5bc:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800d5c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d5c4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800d5c8:	0800da70 	.word	0x0800da70
  ldr r2, =_sbss
 800d5cc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800d5d0:	20004354 	.word	0x20004354

0800d5d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800d5d4:	e7fe      	b.n	800d5d4 <ADC1_IRQHandler>

0800d5d6 <memset>:
 800d5d6:	4402      	add	r2, r0
 800d5d8:	4603      	mov	r3, r0
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d100      	bne.n	800d5e0 <memset+0xa>
 800d5de:	4770      	bx	lr
 800d5e0:	f803 1b01 	strb.w	r1, [r3], #1
 800d5e4:	e7f9      	b.n	800d5da <memset+0x4>
	...

0800d5e8 <__errno>:
 800d5e8:	4b01      	ldr	r3, [pc, #4]	@ (800d5f0 <__errno+0x8>)
 800d5ea:	6818      	ldr	r0, [r3, #0]
 800d5ec:	4770      	bx	lr
 800d5ee:	bf00      	nop
 800d5f0:	20000010 	.word	0x20000010

0800d5f4 <__libc_init_array>:
 800d5f4:	b570      	push	{r4, r5, r6, lr}
 800d5f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d62c <__libc_init_array+0x38>)
 800d5f8:	4d0d      	ldr	r5, [pc, #52]	@ (800d630 <__libc_init_array+0x3c>)
 800d5fa:	1b5b      	subs	r3, r3, r5
 800d5fc:	109c      	asrs	r4, r3, #2
 800d5fe:	2600      	movs	r6, #0
 800d600:	42a6      	cmp	r6, r4
 800d602:	d109      	bne.n	800d618 <__libc_init_array+0x24>
 800d604:	f000 f958 	bl	800d8b8 <_init>
 800d608:	4d0a      	ldr	r5, [pc, #40]	@ (800d634 <__libc_init_array+0x40>)
 800d60a:	4b0b      	ldr	r3, [pc, #44]	@ (800d638 <__libc_init_array+0x44>)
 800d60c:	1b5b      	subs	r3, r3, r5
 800d60e:	109c      	asrs	r4, r3, #2
 800d610:	2600      	movs	r6, #0
 800d612:	42a6      	cmp	r6, r4
 800d614:	d105      	bne.n	800d622 <__libc_init_array+0x2e>
 800d616:	bd70      	pop	{r4, r5, r6, pc}
 800d618:	f855 3b04 	ldr.w	r3, [r5], #4
 800d61c:	4798      	blx	r3
 800d61e:	3601      	adds	r6, #1
 800d620:	e7ee      	b.n	800d600 <__libc_init_array+0xc>
 800d622:	f855 3b04 	ldr.w	r3, [r5], #4
 800d626:	4798      	blx	r3
 800d628:	3601      	adds	r6, #1
 800d62a:	e7f2      	b.n	800d612 <__libc_init_array+0x1e>
 800d62c:	0800da60 	.word	0x0800da60
 800d630:	0800da60 	.word	0x0800da60
 800d634:	0800da60 	.word	0x0800da60
 800d638:	0800da64 	.word	0x0800da64

0800d63c <memcpy>:
 800d63c:	440a      	add	r2, r1
 800d63e:	4291      	cmp	r1, r2
 800d640:	f100 33ff 	add.w	r3, r0, #4294967295
 800d644:	d100      	bne.n	800d648 <memcpy+0xc>
 800d646:	4770      	bx	lr
 800d648:	b510      	push	{r4, lr}
 800d64a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d64e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d652:	4291      	cmp	r1, r2
 800d654:	d1f9      	bne.n	800d64a <memcpy+0xe>
 800d656:	bd10      	pop	{r4, pc}

0800d658 <logf>:
 800d658:	b508      	push	{r3, lr}
 800d65a:	ed2d 8b02 	vpush	{d8}
 800d65e:	eeb0 8a40 	vmov.f32	s16, s0
 800d662:	f000 f82f 	bl	800d6c4 <__ieee754_logf>
 800d666:	eeb4 8a48 	vcmp.f32	s16, s16
 800d66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d66e:	d60f      	bvs.n	800d690 <logf+0x38>
 800d670:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d678:	dc0a      	bgt.n	800d690 <logf+0x38>
 800d67a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d67e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d682:	d108      	bne.n	800d696 <logf+0x3e>
 800d684:	f7ff ffb0 	bl	800d5e8 <__errno>
 800d688:	2322      	movs	r3, #34	@ 0x22
 800d68a:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 800d6b0 <logf+0x58>
 800d68e:	6003      	str	r3, [r0, #0]
 800d690:	ecbd 8b02 	vpop	{d8}
 800d694:	bd08      	pop	{r3, pc}
 800d696:	f7ff ffa7 	bl	800d5e8 <__errno>
 800d69a:	ecbd 8b02 	vpop	{d8}
 800d69e:	4603      	mov	r3, r0
 800d6a0:	2221      	movs	r2, #33	@ 0x21
 800d6a2:	601a      	str	r2, [r3, #0]
 800d6a4:	4803      	ldr	r0, [pc, #12]	@ (800d6b4 <logf+0x5c>)
 800d6a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d6aa:	f000 b805 	b.w	800d6b8 <nanf>
 800d6ae:	bf00      	nop
 800d6b0:	ff800000 	.word	0xff800000
 800d6b4:	0800d904 	.word	0x0800d904

0800d6b8 <nanf>:
 800d6b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d6c0 <nanf+0x8>
 800d6bc:	4770      	bx	lr
 800d6be:	bf00      	nop
 800d6c0:	7fc00000 	.word	0x7fc00000

0800d6c4 <__ieee754_logf>:
 800d6c4:	ee10 2a10 	vmov	r2, s0
 800d6c8:	f032 4300 	bics.w	r3, r2, #2147483648	@ 0x80000000
 800d6cc:	d02f      	beq.n	800d72e <__ieee754_logf+0x6a>
 800d6ce:	2a00      	cmp	r2, #0
 800d6d0:	4613      	mov	r3, r2
 800d6d2:	db33      	blt.n	800d73c <__ieee754_logf+0x78>
 800d6d4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d6d8:	da40      	bge.n	800d75c <__ieee754_logf+0x98>
 800d6da:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 800d6de:	db34      	blt.n	800d74a <__ieee754_logf+0x86>
 800d6e0:	f04f 0c00 	mov.w	ip, #0
 800d6e4:	4864      	ldr	r0, [pc, #400]	@ (800d878 <__ieee754_logf+0x1b4>)
 800d6e6:	f3c3 0116 	ubfx	r1, r3, #0, #23
 800d6ea:	4408      	add	r0, r1
 800d6ec:	f400 0200 	and.w	r2, r0, #8388608	@ 0x800000
 800d6f0:	f082 527e 	eor.w	r2, r2, #1065353216	@ 0x3f800000
 800d6f4:	430a      	orrs	r2, r1
 800d6f6:	15db      	asrs	r3, r3, #23
 800d6f8:	ee00 2a10 	vmov	s0, r2
 800d6fc:	3b7f      	subs	r3, #127	@ 0x7f
 800d6fe:	4a5f      	ldr	r2, [pc, #380]	@ (800d87c <__ieee754_logf+0x1b8>)
 800d700:	4463      	add	r3, ip
 800d702:	f101 0c0f 	add.w	ip, r1, #15
 800d706:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d70a:	ea0c 0202 	and.w	r2, ip, r2
 800d70e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d712:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800d716:	bb22      	cbnz	r2, 800d762 <__ieee754_logf+0x9e>
 800d718:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800d71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d720:	d162      	bne.n	800d7e8 <__ieee754_logf+0x124>
 800d722:	2b00      	cmp	r3, #0
 800d724:	f040 8090 	bne.w	800d848 <__ieee754_logf+0x184>
 800d728:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 800d880 <__ieee754_logf+0x1bc>
 800d72c:	4770      	bx	lr
 800d72e:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800d884 <__ieee754_logf+0x1c0>
 800d732:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800d880 <__ieee754_logf+0x1bc>
 800d736:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800d73a:	4770      	bx	lr
 800d73c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d740:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800d880 <__ieee754_logf+0x1bc>
 800d744:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800d748:	4770      	bx	lr
 800d74a:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800d888 <__ieee754_logf+0x1c4>
 800d74e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d752:	f06f 0c18 	mvn.w	ip, #24
 800d756:	ee17 3a90 	vmov	r3, s15
 800d75a:	e7c3      	b.n	800d6e4 <__ieee754_logf+0x20>
 800d75c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d760:	4770      	bx	lr
 800d762:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d766:	ee70 7a27 	vadd.f32	s15, s0, s15
 800d76a:	ee07 3a10 	vmov	s14, r3
 800d76e:	ee80 4a27 	vdiv.f32	s8, s0, s15
 800d772:	4846      	ldr	r0, [pc, #280]	@ (800d88c <__ieee754_logf+0x1c8>)
 800d774:	f5c1 1257 	rsb	r2, r1, #3522560	@ 0x35c000
 800d778:	4408      	add	r0, r1
 800d77a:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800d77e:	4302      	orrs	r2, r0
 800d780:	2a00      	cmp	r2, #0
 800d782:	ed9f 3a43 	vldr	s6, [pc, #268]	@ 800d890 <__ieee754_logf+0x1cc>
 800d786:	eddf 4a43 	vldr	s9, [pc, #268]	@ 800d894 <__ieee754_logf+0x1d0>
 800d78a:	eddf 5a43 	vldr	s11, [pc, #268]	@ 800d898 <__ieee754_logf+0x1d4>
 800d78e:	eddf 3a43 	vldr	s7, [pc, #268]	@ 800d89c <__ieee754_logf+0x1d8>
 800d792:	ed9f 5a43 	vldr	s10, [pc, #268]	@ 800d8a0 <__ieee754_logf+0x1dc>
 800d796:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800d8a4 <__ieee754_logf+0x1e0>
 800d79a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800d8a8 <__ieee754_logf+0x1e4>
 800d79e:	ee24 6a04 	vmul.f32	s12, s8, s8
 800d7a2:	eef8 2ac7 	vcvt.f32.s32	s5, s14
 800d7a6:	ee26 7a06 	vmul.f32	s14, s12, s12
 800d7aa:	eee7 4a03 	vfma.f32	s9, s14, s6
 800d7ae:	eea7 5a23 	vfma.f32	s10, s14, s7
 800d7b2:	eee4 5a87 	vfma.f32	s11, s9, s14
 800d7b6:	eee5 6a07 	vfma.f32	s13, s10, s14
 800d7ba:	eee5 7a87 	vfma.f32	s15, s11, s14
 800d7be:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d7c2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d7c6:	dd2a      	ble.n	800d81e <__ieee754_logf+0x15a>
 800d7c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800d7cc:	ee20 7a07 	vmul.f32	s14, s0, s14
 800d7d0:	ee27 7a00 	vmul.f32	s14, s14, s0
 800d7d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7d8:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d7dc:	bb3b      	cbnz	r3, 800d82e <__ieee754_logf+0x16a>
 800d7de:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d7e2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d7e6:	4770      	bx	lr
 800d7e8:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800d8ac <__ieee754_logf+0x1e8>
 800d7ec:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800d7f0:	eee0 7a47 	vfms.f32	s15, s0, s14
 800d7f4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d7f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d0f0      	beq.n	800d7e2 <__ieee754_logf+0x11e>
 800d800:	ee07 3a90 	vmov	s15, r3
 800d804:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 800d8b0 <__ieee754_logf+0x1ec>
 800d808:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d8b4 <__ieee754_logf+0x1f0>
 800d80c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d810:	eea7 7ac6 	vfms.f32	s14, s15, s12
 800d814:	ee37 0a40 	vsub.f32	s0, s14, s0
 800d818:	ee97 0aa6 	vfnms.f32	s0, s15, s13
 800d81c:	4770      	bx	lr
 800d81e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800d822:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d826:	b9e3      	cbnz	r3, 800d862 <__ieee754_logf+0x19e>
 800d828:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d82c:	4770      	bx	lr
 800d82e:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 800d8b0 <__ieee754_logf+0x1ec>
 800d832:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800d8b4 <__ieee754_logf+0x1f0>
 800d836:	eee2 7a86 	vfma.f32	s15, s5, s12
 800d83a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d83e:	ee37 0a40 	vsub.f32	s0, s14, s0
 800d842:	ee92 0aa6 	vfnms.f32	s0, s5, s13
 800d846:	4770      	bx	lr
 800d848:	ee07 3a90 	vmov	s15, r3
 800d84c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 800d8b0 <__ieee754_logf+0x1ec>
 800d850:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800d8b4 <__ieee754_logf+0x1f0>
 800d854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d858:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d85c:	eea7 0a87 	vfma.f32	s0, s15, s14
 800d860:	4770      	bx	lr
 800d862:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800d8b0 <__ieee754_logf+0x1ec>
 800d866:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800d8b4 <__ieee754_logf+0x1f0>
 800d86a:	eee2 7ae6 	vfms.f32	s15, s5, s13
 800d86e:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800d872:	ee92 0a87 	vfnms.f32	s0, s5, s14
 800d876:	4770      	bx	lr
 800d878:	004afb20 	.word	0x004afb20
 800d87c:	007ffff0 	.word	0x007ffff0
 800d880:	00000000 	.word	0x00000000
 800d884:	cc000000 	.word	0xcc000000
 800d888:	4c000000 	.word	0x4c000000
 800d88c:	ffcf5c30 	.word	0xffcf5c30
 800d890:	3e178897 	.word	0x3e178897
 800d894:	3e3a3325 	.word	0x3e3a3325
 800d898:	3e924925 	.word	0x3e924925
 800d89c:	3e1cd04f 	.word	0x3e1cd04f
 800d8a0:	3e638e29 	.word	0x3e638e29
 800d8a4:	3f2aaaab 	.word	0x3f2aaaab
 800d8a8:	3ecccccd 	.word	0x3ecccccd
 800d8ac:	3eaaaaab 	.word	0x3eaaaaab
 800d8b0:	3717f7d1 	.word	0x3717f7d1
 800d8b4:	3f317180 	.word	0x3f317180

0800d8b8 <_init>:
 800d8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ba:	bf00      	nop
 800d8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8be:	bc08      	pop	{r3}
 800d8c0:	469e      	mov	lr, r3
 800d8c2:	4770      	bx	lr

0800d8c4 <_fini>:
 800d8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8c6:	bf00      	nop
 800d8c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8ca:	bc08      	pop	{r3}
 800d8cc:	469e      	mov	lr, r3
 800d8ce:	4770      	bx	lr
