Classic Timing Analyzer report for CPU
Mon Jun 22 11:25:22 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'MICR_CLK'
  7. Clock Setup: 'RAM_CLK'
  8. Clock Setup: 'CLK_DC'
  9. Clock Setup: 'REG_CLK'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                                      ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.089 ns                         ; WRITE_REG                                                                                                                                 ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]                                                             ; --         ; REG_CLK  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.975 ns                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                                            ; C_in[1]                                                                                                          ; MICR_CLK   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.110 ns                        ; Start                                                                                                                                     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; --         ; CLK_DC   ; 0            ;
; Clock Setup: 'REG_CLK'       ; N/A   ; None          ; 76.80 MHz ( period = 13.020 ns ) ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]                                                             ; REG_CLK    ; REG_CLK  ; 0            ;
; Clock Setup: 'MICR_CLK'      ; N/A   ; None          ; 132.24 MHz ( period = 7.562 ns ) ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                                            ; REG:inst4|inst7                                                                                                  ; MICR_CLK   ; MICR_CLK ; 0            ;
; Clock Setup: 'CLK_DC'        ; N/A   ; None          ; 256.02 MHz ( period = 3.906 ns ) ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[4] ; CLK_DC     ; CLK_DC   ; 0            ;
; Clock Setup: 'RAM_CLK'       ; N/A   ; None          ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg7                               ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg7      ; RAM_CLK    ; RAM_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                           ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C4F324C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MICR_CLK        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; RAM_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_DC          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; REG_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MICR_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                   ; To                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 132.24 MHz ( period = 7.562 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 10.380 ns               ;
; N/A                                     ; 138.89 MHz ( period = 7.200 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 10.018 ns               ;
; N/A                                     ; 141.92 MHz ( period = 7.046 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 9.864 ns                ;
; N/A                                     ; 142.71 MHz ( period = 7.007 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 142.88 MHz ( period = 6.999 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 9.817 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 9.422 ns                ;
; N/A                                     ; 155.26 MHz ( period = 6.441 ns )                    ; REG:inst4|inst7                                                                                                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 2.860 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; REG:inst4|inst7                                                                                                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; REG:inst4|inst7                                                                                                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 162.89 MHz ( period = 6.139 ns )                    ; REG:inst4|inst7                                                                                                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 2.558 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; REG:inst4|inst7                                                                                                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 176.34 MHz ( period = 5.671 ns )                    ; REG:inst4|inst7                                                                                                        ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; 208.81 MHz ( period = 4.789 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 7.484 ns                ;
; N/A                                     ; 221.93 MHz ( period = 4.506 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.945 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 222.87 MHz ( period = 4.487 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.926 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; REG:inst4|inst7                                                                                                        ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 7.227 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 235.63 MHz ( period = 4.244 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.549 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.527 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[8]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[8]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[8]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[8]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[8]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[8]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[14]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[14]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[14]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[14]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[14]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[14]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[15]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[15]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[15]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[15]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[15]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[15]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[17]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[17]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[17]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[17]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[17]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[17]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[16]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[16]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[16]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[16]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[16]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[16]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[0]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[0]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[0]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[0]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[0]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[0]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[1]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[1]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[1]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[1]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[1]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[1]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[2]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[2]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[2]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[2]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[2]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[2]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[3]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[3]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[3]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[3]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[3]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[3]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[5]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[5]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[5]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[5]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[5]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[5]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[20]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[24]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[11]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[11]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[11]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[11]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[11]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[11]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[12]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[12]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[12]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[12]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[12]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[12]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[13]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[13]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[13]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[13]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[13]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[13]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[26]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[26]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[26]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[26]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[26]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[26]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[27]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[27]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[27]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[27]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[27]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[27]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[6]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[7]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[28]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[28]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[28]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[28]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[28]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[28]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]                         ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg0 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[9]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg1 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[9]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg2 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[9]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg3 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[9]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[9]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg5 ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[9]                          ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 269.61 MHz ( period = 3.709 ns )                    ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[4]                          ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|ram_block1a8~porta_address_reg4 ; MICR_CLK   ; MICR_CLK ; None                        ; None                      ; 3.148 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                        ;                                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'RAM_CLK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                         ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[0]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[1]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[2]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[3]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[4]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[5]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg1 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg2 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg3 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg4 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg5 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg6 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg7 ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[6]                         ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg0  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg0 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg1  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg1 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg2  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg2 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg3  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg3 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg4  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg4 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg5  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg5 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg6  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg6 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns ) ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_datain_reg7  ; RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_memory_reg7 ; RAM_CLK    ; RAM_CLK  ; None                        ; None                      ; 3.323 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_DC'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                      ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg1 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[0] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg1 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[0] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[0] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[1] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg1 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[1] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[1] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[2] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg1 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[2] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[2] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[3] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg1 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[3] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[3] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[4] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg1 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[4] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg2 ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[4] ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.323 ns                ;
; N/A   ; 256.74 MHz ( period = 3.895 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[1]                          ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.368 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[2]                          ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.248 ns                ;
; N/A   ; 270.64 MHz ( period = 3.695 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[4]                          ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; 277.55 MHz ( period = 3.603 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[0]                          ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.360 ns                ;
; N/A   ; 286.70 MHz ( period = 3.488 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5]                          ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.961 ns                ;
; N/A   ; 291.29 MHz ( period = 3.433 ns )               ; CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[3]                          ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 301.20 MHz ( period = 3.320 ns )               ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 3.118 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.925 ns                ;
; N/A   ; 323.21 MHz ( period = 3.094 ns )               ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.878 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.846 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.632 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2]                                                              ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3]                                     ; CLK_DC     ; CLK_DC   ; None                        ; None                      ; 1.331 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'REG_CLK'                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 76.80 MHz ( period = 13.020 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.818 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.782 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.580 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.781 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.579 ns               ;
; N/A                                     ; 78.25 MHz ( period = 12.779 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.577 ns               ;
; N/A                                     ; 78.29 MHz ( period = 12.773 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.571 ns               ;
; N/A                                     ; 79.87 MHz ( period = 12.521 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.319 ns               ;
; N/A                                     ; 79.88 MHz ( period = 12.519 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.317 ns               ;
; N/A                                     ; 80.39 MHz ( period = 12.439 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.237 ns               ;
; N/A                                     ; 80.56 MHz ( period = 12.413 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.211 ns               ;
; N/A                                     ; 80.57 MHz ( period = 12.412 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.210 ns               ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.142 ns               ;
; N/A                                     ; 81.23 MHz ( period = 12.311 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.109 ns               ;
; N/A                                     ; 81.56 MHz ( period = 12.261 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.059 ns               ;
; N/A                                     ; 81.56 MHz ( period = 12.261 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.059 ns               ;
; N/A                                     ; 81.59 MHz ( period = 12.257 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 81.59 MHz ( period = 12.256 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.054 ns               ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[7] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 12.002 ns               ;
; N/A                                     ; 81.96 MHz ( period = 12.201 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.999 ns               ;
; N/A                                     ; 81.97 MHz ( period = 12.199 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.997 ns               ;
; N/A                                     ; 82.17 MHz ( period = 12.170 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.968 ns               ;
; N/A                                     ; 82.23 MHz ( period = 12.161 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.959 ns               ;
; N/A                                     ; 82.53 MHz ( period = 12.117 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 82.55 MHz ( period = 12.114 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.912 ns               ;
; N/A                                     ; 82.83 MHz ( period = 12.073 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.871 ns               ;
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.89 MHz ( period = 12.064 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.862 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.26 MHz ( period = 12.011 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 83.30 MHz ( period = 12.005 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.803 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[2] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.42 MHz ( period = 11.987 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.785 ns               ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.784 ns               ;
; N/A                                     ; 83.61 MHz ( period = 11.961 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.759 ns               ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.758 ns               ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.756 ns               ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.750 ns               ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.702 ns               ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 84.05 MHz ( period = 11.898 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.696 ns               ;
; N/A                                     ; 84.55 MHz ( period = 11.828 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.626 ns               ;
; N/A                                     ; 84.66 MHz ( period = 11.812 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.610 ns               ;
; N/A                                     ; 84.66 MHz ( period = 11.812 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.610 ns               ;
; N/A                                     ; 84.67 MHz ( period = 11.810 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 84.84 MHz ( period = 11.787 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.585 ns               ;
; N/A                                     ; 84.84 MHz ( period = 11.787 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.585 ns               ;
; N/A                                     ; 85.09 MHz ( period = 11.752 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.550 ns               ;
; N/A                                     ; 85.10 MHz ( period = 11.751 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.549 ns               ;
; N/A                                     ; 85.34 MHz ( period = 11.718 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 85.40 MHz ( period = 11.710 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.508 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.498 ns               ;
; N/A                                     ; 85.48 MHz ( period = 11.698 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.496 ns               ;
; N/A                                     ; 85.67 MHz ( period = 11.673 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.471 ns               ;
; N/A                                     ; 85.68 MHz ( period = 11.672 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.470 ns               ;
; N/A                                     ; 85.68 MHz ( period = 11.671 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[6] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.469 ns               ;
; N/A                                     ; 85.76 MHz ( period = 11.660 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.458 ns               ;
; N/A                                     ; 85.77 MHz ( period = 11.659 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.457 ns               ;
; N/A                                     ; 85.79 MHz ( period = 11.657 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.455 ns               ;
; N/A                                     ; 85.83 MHz ( period = 11.651 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.449 ns               ;
; N/A                                     ; 86.04 MHz ( period = 11.622 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[4]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.420 ns               ;
; N/A                                     ; 86.06 MHz ( period = 11.620 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[4]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.418 ns               ;
; N/A                                     ; 86.08 MHz ( period = 11.617 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.415 ns               ;
; N/A                                     ; 86.09 MHz ( period = 11.616 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[4] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.414 ns               ;
; N/A                                     ; 86.20 MHz ( period = 11.601 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[4]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 86.20 MHz ( period = 11.601 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[4]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 86.39 MHz ( period = 11.576 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.374 ns               ;
; N/A                                     ; 86.40 MHz ( period = 11.574 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 86.41 MHz ( period = 11.573 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.371 ns               ;
; N/A                                     ; 86.42 MHz ( period = 11.571 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.369 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[5]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[5] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.366 ns               ;
; N/A                                     ; 86.46 MHz ( period = 11.566 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 86.47 MHz ( period = 11.565 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[5]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.363 ns               ;
; N/A                                     ; 86.47 MHz ( period = 11.565 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.363 ns               ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.350 ns               ;
; N/A                                     ; 86.57 MHz ( period = 11.552 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.350 ns               ;
; N/A                                     ; 86.60 MHz ( period = 11.548 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.346 ns               ;
; N/A                                     ; 86.60 MHz ( period = 11.547 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.345 ns               ;
; N/A                                     ; 86.91 MHz ( period = 11.506 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.304 ns               ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.298 ns               ;
; N/A                                     ; 86.99 MHz ( period = 11.495 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[5]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.293 ns               ;
; N/A                                     ; 87.00 MHz ( period = 11.494 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 87.11 MHz ( period = 11.480 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.479 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.277 ns               ;
; N/A                                     ; 87.13 MHz ( period = 11.477 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.275 ns               ;
; N/A                                     ; 87.18 MHz ( period = 11.471 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.269 ns               ;
; N/A                                     ; 87.21 MHz ( period = 11.467 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[5]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.265 ns               ;
; N/A                                     ; 87.25 MHz ( period = 11.461 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.259 ns               ;
; N/A                                     ; 87.41 MHz ( period = 11.440 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.238 ns               ;
; N/A                                     ; 87.41 MHz ( period = 11.440 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.238 ns               ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.234 ns               ;
; N/A                                     ; 87.45 MHz ( period = 11.435 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 87.45 MHz ( period = 11.435 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.233 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.46 MHz ( period = 11.434 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.232 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.433 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.231 ns               ;
; N/A                                     ; 87.47 MHz ( period = 11.432 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.224 ns               ;
; N/A                                     ; 87.66 MHz ( period = 11.408 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.206 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.203 ns               ;
; N/A                                     ; 87.73 MHz ( period = 11.399 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.197 ns               ;
; N/A                                     ; 87.74 MHz ( period = 11.397 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.195 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.389 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.187 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.349 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 88.36 MHz ( period = 11.317 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.115 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.111 ns               ;
; N/A                                     ; 88.41 MHz ( period = 11.311 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.109 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.107 ns               ;
; N/A                                     ; 88.48 MHz ( period = 11.302 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 88.48 MHz ( period = 11.302 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 88.53 MHz ( period = 11.296 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.094 ns               ;
; N/A                                     ; 88.55 MHz ( period = 11.293 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.091 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.291 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.088 ns               ;
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[2] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.082 ns               ;
; N/A                                     ; 88.79 MHz ( period = 11.262 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.060 ns               ;
; N/A                                     ; 88.80 MHz ( period = 11.261 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.059 ns               ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 88.82 MHz ( period = 11.259 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.057 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.051 ns               ;
; N/A                                     ; 89.07 MHz ( period = 11.227 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.025 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.020 ns               ;
; N/A                                     ; 89.13 MHz ( period = 11.219 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.017 ns               ;
; N/A                                     ; 89.15 MHz ( period = 11.217 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.988 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.988 ns               ;
; N/A                                     ; 89.49 MHz ( period = 11.174 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.972 ns               ;
; N/A                                     ; 89.51 MHz ( period = 11.172 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[2] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 89.51 MHz ( period = 11.172 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.139 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.937 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.139 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.937 ns               ;
; N/A                                     ; 89.81 MHz ( period = 11.135 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.933 ns               ;
; N/A                                     ; 89.81 MHz ( period = 11.134 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 89.97 MHz ( period = 11.115 ns )                    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.913 ns               ;
; N/A                                     ; 90.24 MHz ( period = 11.082 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[7] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.880 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.877 ns               ;
; N/A                                     ; 90.31 MHz ( period = 11.073 ns )                    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.851 ns               ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.851 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.049 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.048 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.846 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.048 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.846 ns               ;
; N/A                                     ; 90.53 MHz ( period = 11.046 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.844 ns               ;
; N/A                                     ; 90.54 MHz ( period = 11.045 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.843 ns               ;
; N/A                                     ; 90.56 MHz ( period = 11.043 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.841 ns               ;
; N/A                                     ; 90.56 MHz ( period = 11.042 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.840 ns               ;
; N/A                                     ; 90.59 MHz ( period = 11.039 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[7]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.837 ns               ;
; N/A                                     ; 90.60 MHz ( period = 11.038 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.836 ns               ;
; N/A                                     ; 90.73 MHz ( period = 11.022 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.820 ns               ;
; N/A                                     ; 90.74 MHz ( period = 11.021 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.819 ns               ;
; N/A                                     ; 90.75 MHz ( period = 11.019 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.817 ns               ;
; N/A                                     ; 90.80 MHz ( period = 11.013 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.811 ns               ;
; N/A                                     ; 90.90 MHz ( period = 11.001 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.799 ns               ;
; N/A                                     ; 90.90 MHz ( period = 11.001 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.799 ns               ;
; N/A                                     ; 90.92 MHz ( period = 10.999 ns )                    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.95 MHz ( period = 10.995 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.793 ns               ;
; N/A                                     ; 90.98 MHz ( period = 10.992 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.790 ns               ;
; N/A                                     ; 91.20 MHz ( period = 10.965 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[4]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.763 ns               ;
; N/A                                     ; 91.22 MHz ( period = 10.962 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.760 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.757 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.757 ns               ;
; N/A                                     ; 91.28 MHz ( period = 10.955 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.753 ns               ;
; N/A                                     ; 91.29 MHz ( period = 10.954 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.752 ns               ;
; N/A                                     ; 91.46 MHz ( period = 10.934 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.47 MHz ( period = 10.933 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.731 ns               ;
; N/A                                     ; 91.48 MHz ( period = 10.931 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.729 ns               ;
; N/A                                     ; 91.49 MHz ( period = 10.930 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.728 ns               ;
; N/A                                     ; 91.63 MHz ( period = 10.914 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.712 ns               ;
; N/A                                     ; 91.63 MHz ( period = 10.914 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.712 ns               ;
; N/A                                     ; 91.66 MHz ( period = 10.910 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.708 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.707 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.707 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.707 ns               ;
; N/A                                     ; 91.69 MHz ( period = 10.906 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.704 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.889 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.687 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.889 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.687 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.889 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4] ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.687 ns               ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.685 ns               ;
; N/A                                     ; 91.89 MHz ( period = 10.883 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.681 ns               ;
; N/A                                     ; 91.94 MHz ( period = 10.877 ns )                    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.675 ns               ;
; N/A                                     ; 91.95 MHz ( period = 10.876 ns )                    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.674 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.672 ns               ;
; N/A                                     ; 91.99 MHz ( period = 10.871 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[2] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.669 ns               ;
; N/A                                     ; 92.01 MHz ( period = 10.868 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.666 ns               ;
; N/A                                     ; 92.01 MHz ( period = 10.868 ns )                    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.666 ns               ;
; N/A                                     ; 92.02 MHz ( period = 10.867 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.665 ns               ;
; N/A                                     ; 92.04 MHz ( period = 10.865 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.663 ns               ;
; N/A                                     ; 92.05 MHz ( period = 10.864 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7] ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[3] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.662 ns               ;
; N/A                                     ; 92.20 MHz ( period = 10.846 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.644 ns               ;
; N/A                                     ; 92.20 MHz ( period = 10.846 ns )                    ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5] ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[3]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.644 ns               ;
; N/A                                     ; 92.29 MHz ( period = 10.835 ns )                    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.633 ns               ;
; N/A                                     ; 92.30 MHz ( period = 10.834 ns )                    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.632 ns               ;
; N/A                                     ; 92.32 MHz ( period = 10.832 ns )                    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.630 ns               ;
; N/A                                     ; 92.37 MHz ( period = 10.826 ns )                    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.624 ns               ;
; N/A                                     ; 92.39 MHz ( period = 10.824 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.622 ns               ;
; N/A                                     ; 92.40 MHz ( period = 10.823 ns )                    ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1] ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.621 ns               ;
; N/A                                     ; 92.46 MHz ( period = 10.815 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.613 ns               ;
; N/A                                     ; 92.49 MHz ( period = 10.812 ns )                    ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.610 ns               ;
; N/A                                     ; 92.57 MHz ( period = 10.803 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.601 ns               ;
; N/A                                     ; 92.57 MHz ( period = 10.803 ns )                    ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]    ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]    ; REG_CLK    ; REG_CLK  ; None                        ; None                      ; 10.601 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                         ;                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                     ;
+-------+--------------+------------+-----------+------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                           ; To Clock ;
+-------+--------------+------------+-----------+------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.089 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A   ; None         ; 7.034 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                      ; REG_CLK  ;
; N/A   ; None         ; 7.020 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                      ; REG_CLK  ;
; N/A   ; None         ; 7.020 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[3]                      ; REG_CLK  ;
; N/A   ; None         ; 6.765 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A   ; None         ; 6.765 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A   ; None         ; 6.765 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A   ; None         ; 6.750 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A   ; None         ; 6.658 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A   ; None         ; 6.658 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A   ; None         ; 6.534 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[4]                      ; REG_CLK  ;
; N/A   ; None         ; 6.534 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[3]                      ; REG_CLK  ;
; N/A   ; None         ; 6.435 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A   ; None         ; 6.430 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A   ; None         ; 6.423 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A   ; None         ; 6.344 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A   ; None         ; 6.344 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A   ; None         ; 6.344 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A   ; None         ; 6.199 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A   ; None         ; 6.193 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A   ; None         ; 6.193 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A   ; None         ; 6.193 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A   ; None         ; 6.188 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A   ; None         ; 6.188 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A   ; None         ; 6.188 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A   ; None         ; 6.183 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A   ; None         ; 6.176 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1]                      ; REG_CLK  ;
; N/A   ; None         ; 6.174 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A   ; None         ; 6.174 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A   ; None         ; 6.174 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A   ; None         ; 6.172 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[2]                      ; REG_CLK  ;
; N/A   ; None         ; 5.968 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A   ; None         ; 5.968 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A   ; None         ; 5.968 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A   ; None         ; 5.968 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A   ; None         ; 5.968 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A   ; None         ; 5.961 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[0]                      ; REG_CLK  ;
; N/A   ; None         ; 5.958 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[6]                      ; REG_CLK  ;
; N/A   ; None         ; 5.958 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[5]                      ; REG_CLK  ;
; N/A   ; None         ; 5.958 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0]                      ; REG_CLK  ;
; N/A   ; None         ; 5.953 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A   ; None         ; 5.951 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                      ; REG_CLK  ;
; N/A   ; None         ; 5.951 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[2]                      ; REG_CLK  ;
; N/A   ; None         ; 5.951 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[1]                      ; REG_CLK  ;
; N/A   ; None         ; 5.949 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                      ; REG_CLK  ;
; N/A   ; None         ; 5.938 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A   ; None         ; 5.938 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A   ; None         ; 5.937 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A   ; None         ; 5.933 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A   ; None         ; 5.933 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A   ; None         ; 5.933 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A   ; None         ; 5.932 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A   ; None         ; 5.932 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A   ; None         ; 5.920 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A   ; None         ; 5.920 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A   ; None         ; 5.909 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A   ; None         ; 5.909 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A   ; None         ; 5.909 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A   ; None         ; 5.909 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A   ; None         ; 5.909 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A   ; None         ; 5.883 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A   ; None         ; 5.883 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A   ; None         ; 5.838 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A   ; None         ; 5.556 ns   ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[7]                      ; REG_CLK  ;
; N/A   ; None         ; 3.500 ns   ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0] ; CLK_DC   ;
; N/A   ; None         ; 3.498 ns   ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3] ; CLK_DC   ;
; N/A   ; None         ; 3.498 ns   ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1] ; CLK_DC   ;
; N/A   ; None         ; 3.496 ns   ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2] ; CLK_DC   ;
; N/A   ; None         ; 3.493 ns   ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4] ; CLK_DC   ;
; N/A   ; None         ; 3.151 ns   ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] ; CLK_DC   ;
+-------+--------------+------------+-----------+------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                           ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.975 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[1]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.843 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[6]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.835 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[6]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.772 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[4] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.648 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[6]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.640 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[6]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.625 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[6]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.613 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[1]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.459 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[1]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.443 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[7]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.440 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[6]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.435 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[7]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.430 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[6]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.429 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[4]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.427 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[6] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.420 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[1]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.419 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[6] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.412 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[1]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.410 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[4] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.392 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[2]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.384 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[0] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.336 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[4] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.328 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[4] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.282 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[0]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.256 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[4] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.251 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[4]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.245 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[6]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.243 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[4]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.225 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[7]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.209 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[6] ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.202 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.185 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[5]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.177 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[5]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.134 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[2]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.126 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[2]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.118 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.067 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[4]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.040 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[7]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.033 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[4]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 17.030 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[2]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.024 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[6] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.022 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[0] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 17.017 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[1]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.993 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[4]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.985 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[4]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.977 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[6]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.967 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[5]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.933 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[4] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.920 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[0]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.917 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[3]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.916 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[2]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.915 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[7]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.913 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[4]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.909 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[3]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.907 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[7]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.876 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[2]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.868 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[0] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.848 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[4]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.837 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[2]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.829 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[2]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.829 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[0] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.821 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[0] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.782 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[5]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.775 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.766 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[0]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.756 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[6] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.737 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[7]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.731 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[2]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.727 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[0]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.719 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[0]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.699 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[3]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.697 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[7]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.652 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[6]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.619 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.615 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[5]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.611 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.607 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[7]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.590 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[4]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.554 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[5]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.546 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[5]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.525 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[7] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.519 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[1] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.517 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[7] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.514 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[3]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.512 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[7]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.509 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.503 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; RAM_ADDR[6]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.493 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.466 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; RAM_ADDR[1]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.461 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[6]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.458 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; RAM_ADDR[1]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.434 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[2]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.431 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[6] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.426 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[0] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.381 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.372 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[5] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.336 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[5]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.324 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[0]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.311 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[5] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.308 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[6]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.307 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[7] ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.303 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[5] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.290 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[5]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.290 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.248 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; RAM_ADDR[1]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.240 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[6] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.178 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.157 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[1] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.151 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[5]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.144 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[7]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.142 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[2] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.122 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[7] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.103 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[7]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.099 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[5]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.093 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[5] ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.087 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; ALU_OUTPUT[6] ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.080 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 16.063 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; RAM_ADDR[1]   ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.047 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[5] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.022 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; C_in[3]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 16.003 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[1] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.996 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.994 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.964 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[1] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.956 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[1] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.947 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.911 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; RAM_ADDR[4]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.910 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.908 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[5] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.902 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.900 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.856 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[5] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.855 ns  ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.845 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; RAM_ADDR[5]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.835 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.819 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[7] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.800 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.798 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.794 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; RAM_ADDR[2]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.791 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.790 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.780 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[2] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.746 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[1] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.699 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; C_in[3]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.697 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                           ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.691 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; C_in[3]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.689 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[7] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.688 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.682 ns  ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.667 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[6]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.660 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; C_in[3]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.653 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.652 ns  ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.626 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[2] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.587 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[2] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.579 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[2] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.577 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; RAM_ADDR[3]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.575 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; RAM_ADDR[7]   ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.561 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[1] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.541 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] ; ALU_OUTPUT[3] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.532 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[6]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.506 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; C_in[3]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.497 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.489 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.487 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[7]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.481 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; C_in[3]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.479 ns  ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.462 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[7]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.448 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.446 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[6] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.442 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.411 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.403 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.387 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.383 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; C_in[6]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.369 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                                        ; ALU_OUTPUT[2] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.354 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                           ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.317 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                           ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.311 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; ALU_OUTPUT[6] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.309 ns  ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[4]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.309 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                           ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.301 ns  ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.297 ns  ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.296 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; C_in[3]       ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.272 ns  ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[2]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.264 ns  ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[0] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.255 ns  ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]                                           ; C_in[1]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.239 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]                                           ; ALU_OUTPUT[4] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.226 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[18] ; ALU_OUTPUT[7] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.218 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[25] ; ALU_OUTPUT[3] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.214 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; C_in[5]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.210 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[22] ; ALU_OUTPUT[3] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.207 ns  ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                                           ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.185 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                                        ; ALU_OUTPUT[7] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.184 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[23] ; ALU_OUTPUT[2] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.179 ns  ; CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[19] ; ALU_OUTPUT[3] ; MICR_CLK   ;
; N/A                                     ; None                                                ; 15.170 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                                        ; C_in[5]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.162 ns  ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[0]       ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.162 ns  ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                                        ; ALU_OUTPUT[6] ; REG_CLK    ;
; N/A                                     ; None                                                ; 15.136 ns  ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]                                           ; C_in[4]       ; REG_CLK    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                            ;
+---------------+-------------+-----------+-----------+------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                           ; To Clock ;
+---------------+-------------+-----------+-----------+------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.110 ns ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] ; CLK_DC   ;
; N/A           ; None        ; -3.452 ns ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[4] ; CLK_DC   ;
; N/A           ; None        ; -3.455 ns ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[2] ; CLK_DC   ;
; N/A           ; None        ; -3.457 ns ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[3] ; CLK_DC   ;
; N/A           ; None        ; -3.457 ns ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[1] ; CLK_DC   ;
; N/A           ; None        ; -3.459 ns ; Start     ; CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[0] ; CLK_DC   ;
; N/A           ; None        ; -5.515 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[7]                      ; REG_CLK  ;
; N/A           ; None        ; -5.797 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A           ; None        ; -5.842 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A           ; None        ; -5.842 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A           ; None        ; -5.868 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A           ; None        ; -5.868 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A           ; None        ; -5.868 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A           ; None        ; -5.868 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A           ; None        ; -5.868 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A           ; None        ; -5.879 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A           ; None        ; -5.879 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A           ; None        ; -5.891 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A           ; None        ; -5.891 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A           ; None        ; -5.892 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A           ; None        ; -5.892 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A           ; None        ; -5.892 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A           ; None        ; -5.896 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A           ; None        ; -5.897 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A           ; None        ; -5.897 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A           ; None        ; -5.908 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]                      ; REG_CLK  ;
; N/A           ; None        ; -5.910 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[5]                      ; REG_CLK  ;
; N/A           ; None        ; -5.910 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[2]                      ; REG_CLK  ;
; N/A           ; None        ; -5.910 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[1]                      ; REG_CLK  ;
; N/A           ; None        ; -5.912 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A           ; None        ; -5.917 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[6]                      ; REG_CLK  ;
; N/A           ; None        ; -5.917 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[5]                      ; REG_CLK  ;
; N/A           ; None        ; -5.917 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[0]                      ; REG_CLK  ;
; N/A           ; None        ; -5.920 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[0]                      ; REG_CLK  ;
; N/A           ; None        ; -5.927 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A           ; None        ; -5.927 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A           ; None        ; -5.927 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A           ; None        ; -5.927 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A           ; None        ; -5.927 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R2|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A           ; None        ; -6.131 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[2]                      ; REG_CLK  ;
; N/A           ; None        ; -6.133 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A           ; None        ; -6.133 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A           ; None        ; -6.133 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A           ; None        ; -6.135 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[1]                      ; REG_CLK  ;
; N/A           ; None        ; -6.142 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A           ; None        ; -6.147 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A           ; None        ; -6.147 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A           ; None        ; -6.147 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A           ; None        ; -6.152 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A           ; None        ; -6.152 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A           ; None        ; -6.152 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A           ; None        ; -6.158 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A           ; None        ; -6.303 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A           ; None        ; -6.303 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
; N/A           ; None        ; -6.303 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A           ; None        ; -6.382 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R3|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A           ; None        ; -6.389 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[7]                         ; REG_CLK  ;
; N/A           ; None        ; -6.394 ns ; WRITE_REG ; REG:inst4|lpm_ff0:R1|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A           ; None        ; -6.493 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[4]                      ; REG_CLK  ;
; N/A           ; None        ; -6.493 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp1|lpm_ff:lpm_ff_component|dffs[3]                      ; REG_CLK  ;
; N/A           ; None        ; -6.617 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[2]                         ; REG_CLK  ;
; N/A           ; None        ; -6.617 ns ; WRITE_REG ; REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[1]                         ; REG_CLK  ;
; N/A           ; None        ; -6.709 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[3]                         ; REG_CLK  ;
; N/A           ; None        ; -6.724 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[5]                         ; REG_CLK  ;
; N/A           ; None        ; -6.724 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[6]                         ; REG_CLK  ;
; N/A           ; None        ; -6.724 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[0]                         ; REG_CLK  ;
; N/A           ; None        ; -6.979 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[4]                      ; REG_CLK  ;
; N/A           ; None        ; -6.979 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[3]                      ; REG_CLK  ;
; N/A           ; None        ; -6.993 ns ; WRITE_REG ; REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[7]                      ; REG_CLK  ;
; N/A           ; None        ; -7.048 ns ; WRITE_REG ; REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]                         ; REG_CLK  ;
+---------------+-------------+-----------+-----------+------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Jun 22 11:25:22 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MICR_CLK" is an undefined clock
    Info: Assuming node "RAM_CLK" is an undefined clock
    Info: Assuming node "CLK_DC" is an undefined clock
    Info: Assuming node "REG_CLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "REG:inst4|inst8" as buffer
    Info: Detected ripple clock "CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]" as buffer
Info: Clock "MICR_CLK" has Internal fmax of 132.24 MHz between source memory "CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]" and destination register "REG:inst4|inst7" (period= 7.562 ns)
    Info: + Longest memory to register delay is 10.380 ns
        Info: 1: + IC(0.000 ns) + CELL(0.080 ns) = 0.080 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]'
        Info: 2: + IC(1.136 ns) + CELL(0.340 ns) = 1.556 ns; Loc. = LC_X11_Y14_N2; Fanout = 25; COMB Node = 'CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1'
        Info: 3: + IC(1.061 ns) + CELL(0.454 ns) = 3.071 ns; Loc. = LC_X12_Y16_N4; Fanout = 1; COMB Node = 'REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46'
        Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.421 ns; Loc. = LC_X12_Y16_N5; Fanout = 1; COMB Node = 'REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47'
        Info: 5: + IC(1.282 ns) + CELL(0.225 ns) = 4.928 ns; Loc. = LC_X14_Y15_N6; Fanout = 7; COMB Node = 'REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55'
        Info: 6: + IC(1.111 ns) + CELL(0.340 ns) = 6.379 ns; Loc. = LC_X9_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
        Info: 7: + IC(0.320 ns) + CELL(0.088 ns) = 6.787 ns; Loc. = LC_X9_Y15_N8; Fanout = 1; COMB Node = 'ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3'
        Info: 8: + IC(0.872 ns) + CELL(0.225 ns) = 7.884 ns; Loc. = LC_X11_Y15_N1; Fanout = 8; COMB Node = 'ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4'
        Info: 9: + IC(0.339 ns) + CELL(0.088 ns) = 8.311 ns; Loc. = LC_X11_Y15_N7; Fanout = 1; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26'
        Info: 10: + IC(0.555 ns) + CELL(0.088 ns) = 8.954 ns; Loc. = LC_X12_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27'
        Info: 11: + IC(1.188 ns) + CELL(0.238 ns) = 10.380 ns; Loc. = LC_X17_Y15_N0; Fanout = 2; REG Node = 'REG:inst4|inst7'
        Info: Total cell delay = 2.254 ns ( 21.71 % )
        Info: Total interconnect delay = 8.126 ns ( 78.29 % )
    Info: - Smallest clock skew is 3.347 ns
        Info: + Shortest clock path from clock "MICR_CLK" to destination register is 5.793 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 35; CLK Node = 'MICR_CLK'
            Info: 2: + IC(0.771 ns) + CELL(1.125 ns) = 3.026 ns; Loc. = M4K_X15_Y14; Fanout = 2; MEM Node = 'CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10]'
            Info: 3: + IC(0.897 ns) + CELL(0.340 ns) = 4.263 ns; Loc. = LC_X17_Y16_N2; Fanout = 1; COMB Node = 'REG:inst4|inst8'
            Info: 4: + IC(0.983 ns) + CELL(0.547 ns) = 5.793 ns; Loc. = LC_X17_Y15_N0; Fanout = 2; REG Node = 'REG:inst4|inst7'
            Info: Total cell delay = 3.142 ns ( 54.24 % )
            Info: Total interconnect delay = 2.651 ns ( 45.76 % )
        Info: - Longest clock path from clock "MICR_CLK" to source memory is 2.446 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 35; CLK Node = 'MICR_CLK'
            Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]'
            Info: Total cell delay = 1.675 ns ( 68.48 % )
            Info: Total interconnect delay = 0.771 ns ( 31.52 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: Clock "RAM_CLK" has Internal fmax of 256.02 MHz between source memory "RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0" and destination memory "RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]" (period= 3.906 ns)
    Info: + Longest memory to memory delay is 3.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y16; Fanout = 8; MEM Node = 'RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.323 ns) = 3.323 ns; Loc. = M4K_X15_Y16; Fanout = 3; MEM Node = 'RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]'
        Info: Total cell delay = 3.323 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.011 ns
        Info: + Shortest clock path from clock "RAM_CLK" to destination memory is 2.446 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 33; CLK Node = 'RAM_CLK'
            Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y16; Fanout = 3; MEM Node = 'RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7]'
            Info: Total cell delay = 1.675 ns ( 68.48 % )
            Info: Total interconnect delay = 0.771 ns ( 31.52 % )
        Info: - Longest clock path from clock "RAM_CLK" to source memory is 2.457 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 33; CLK Node = 'RAM_CLK'
            Info: 2: + IC(0.771 ns) + CELL(0.556 ns) = 2.457 ns; Loc. = M4K_X15_Y16; Fanout = 8; MEM Node = 'RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0'
            Info: Total cell delay = 1.686 ns ( 68.62 % )
            Info: Total interconnect delay = 0.771 ns ( 31.38 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Micro setup delay of destination is 0.072 ns
Info: Clock "CLK_DC" has Internal fmax of 256.02 MHz between source memory "CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0" and destination memory "CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5]" (period= 3.906 ns)
    Info: + Longest memory to memory delay is 3.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y15; Fanout = 6; MEM Node = 'CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.323 ns) = 3.323 ns; Loc. = M4K_X15_Y15; Fanout = 1; MEM Node = 'CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5]'
        Info: Total cell delay = 3.323 ns ( 100.00 % )
    Info: - Smallest clock skew is -0.011 ns
        Info: + Shortest clock path from clock "CLK_DC" to destination memory is 2.446 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 15; CLK Node = 'CLK_DC'
            Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y15; Fanout = 1; MEM Node = 'CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5]'
            Info: Total cell delay = 1.675 ns ( 68.48 % )
            Info: Total interconnect delay = 0.771 ns ( 31.52 % )
        Info: - Longest clock path from clock "CLK_DC" to source memory is 2.457 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 15; CLK Node = 'CLK_DC'
            Info: 2: + IC(0.771 ns) + CELL(0.556 ns) = 2.457 ns; Loc. = M4K_X15_Y15; Fanout = 6; MEM Node = 'CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0'
            Info: Total cell delay = 1.686 ns ( 68.62 % )
            Info: Total interconnect delay = 0.771 ns ( 31.38 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Micro setup delay of destination is 0.072 ns
Info: Clock "REG_CLK" has Internal fmax of 76.8 MHz between source register "REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]" and destination register "REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]" (period= 13.02 ns)
    Info: + Longest register to register delay is 12.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y15_N9; Fanout = 5; REG Node = 'REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]'
        Info: 2: + IC(1.635 ns) + CELL(0.088 ns) = 1.723 ns; Loc. = LC_X13_Y15_N2; Fanout = 25; COMB Node = 'CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1'
        Info: 3: + IC(1.173 ns) + CELL(0.454 ns) = 3.350 ns; Loc. = LC_X8_Y15_N0; Fanout = 1; COMB Node = 'REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50'
        Info: 4: + IC(0.918 ns) + CELL(0.088 ns) = 4.356 ns; Loc. = LC_X9_Y13_N9; Fanout = 1; COMB Node = 'REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51'
        Info: 5: + IC(0.337 ns) + CELL(0.225 ns) = 4.918 ns; Loc. = LC_X9_Y13_N0; Fanout = 6; COMB Node = 'REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64'
        Info: 6: + IC(1.200 ns) + CELL(0.225 ns) = 6.343 ns; Loc. = LC_X9_Y15_N8; Fanout = 1; COMB Node = 'ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3'
        Info: 7: + IC(0.872 ns) + CELL(0.225 ns) = 7.440 ns; Loc. = LC_X11_Y15_N1; Fanout = 8; COMB Node = 'ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4'
        Info: 8: + IC(0.339 ns) + CELL(0.088 ns) = 7.867 ns; Loc. = LC_X11_Y15_N7; Fanout = 1; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26'
        Info: 9: + IC(0.555 ns) + CELL(0.088 ns) = 8.510 ns; Loc. = LC_X12_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27'
        Info: 10: + IC(1.188 ns) + CELL(0.088 ns) = 9.786 ns; Loc. = LC_X17_Y15_N0; Fanout = 3; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5'
        Info: 11: + IC(1.350 ns) + CELL(0.088 ns) = 11.224 ns; Loc. = LC_X13_Y16_N5; Fanout = 8; COMB Node = 'MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7'
        Info: 12: + IC(1.505 ns) + CELL(0.089 ns) = 12.818 ns; Loc. = LC_X10_Y15_N2; Fanout = 3; REG Node = 'REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.746 ns ( 13.62 % )
        Info: Total interconnect delay = 11.072 ns ( 86.38 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "REG_CLK" to destination register is 2.444 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 65; CLK Node = 'REG_CLK'
            Info: 2: + IC(0.767 ns) + CELL(0.547 ns) = 2.444 ns; Loc. = LC_X10_Y15_N2; Fanout = 3; REG Node = 'REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.677 ns ( 68.62 % )
            Info: Total interconnect delay = 0.767 ns ( 31.38 % )
        Info: - Longest clock path from clock "REG_CLK" to source register is 2.444 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 65; CLK Node = 'REG_CLK'
            Info: 2: + IC(0.767 ns) + CELL(0.547 ns) = 2.444 ns; Loc. = LC_X12_Y15_N9; Fanout = 5; REG Node = 'REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6]'
            Info: Total cell delay = 1.677 ns ( 68.62 % )
            Info: Total interconnect delay = 0.767 ns ( 31.38 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: tsu for register "REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "WRITE_REG", clock pin = "REG_CLK") is 7.089 ns
    Info: + Longest pin to register delay is 9.504 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_H17; Fanout = 8; PIN Node = 'WRITE_REG'
        Info: 2: + IC(6.050 ns) + CELL(0.088 ns) = 7.268 ns; Loc. = LC_X8_Y15_N8; Fanout = 8; COMB Node = 'REG:inst4|RW_REG:inst|inst5~0'
        Info: 3: + IC(1.569 ns) + CELL(0.667 ns) = 9.504 ns; Loc. = LC_X14_Y14_N8; Fanout = 4; REG Node = 'REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.885 ns ( 19.83 % )
        Info: Total interconnect delay = 7.619 ns ( 80.17 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Shortest clock path from clock "REG_CLK" to destination register is 2.444 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 65; CLK Node = 'REG_CLK'
        Info: 2: + IC(0.767 ns) + CELL(0.547 ns) = 2.444 ns; Loc. = LC_X14_Y14_N8; Fanout = 4; REG Node = 'REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.677 ns ( 68.62 % )
        Info: Total interconnect delay = 0.767 ns ( 31.38 % )
Info: tco from clock "MICR_CLK" to destination pin "C_in[1]" through memory "CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]" is 17.975 ns
    Info: + Longest clock path from clock "MICR_CLK" to source memory is 2.446 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 35; CLK Node = 'MICR_CLK'
        Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]'
        Info: Total cell delay = 1.675 ns ( 68.48 % )
        Info: Total interconnect delay = 0.771 ns ( 31.52 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Longest memory to pin delay is 15.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.080 ns) = 0.080 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21]'
        Info: 2: + IC(1.136 ns) + CELL(0.340 ns) = 1.556 ns; Loc. = LC_X11_Y14_N2; Fanout = 25; COMB Node = 'CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1'
        Info: 3: + IC(1.061 ns) + CELL(0.454 ns) = 3.071 ns; Loc. = LC_X12_Y16_N4; Fanout = 1; COMB Node = 'REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46'
        Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.421 ns; Loc. = LC_X12_Y16_N5; Fanout = 1; COMB Node = 'REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47'
        Info: 5: + IC(1.282 ns) + CELL(0.225 ns) = 4.928 ns; Loc. = LC_X14_Y15_N6; Fanout = 7; COMB Node = 'REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55'
        Info: 6: + IC(1.111 ns) + CELL(0.340 ns) = 6.379 ns; Loc. = LC_X9_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
        Info: 7: + IC(0.320 ns) + CELL(0.088 ns) = 6.787 ns; Loc. = LC_X9_Y15_N8; Fanout = 1; COMB Node = 'ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3'
        Info: 8: + IC(0.872 ns) + CELL(0.225 ns) = 7.884 ns; Loc. = LC_X11_Y15_N1; Fanout = 8; COMB Node = 'ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4'
        Info: 9: + IC(0.943 ns) + CELL(0.088 ns) = 8.915 ns; Loc. = LC_X10_Y14_N3; Fanout = 1; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23'
        Info: 10: + IC(0.326 ns) + CELL(0.088 ns) = 9.329 ns; Loc. = LC_X10_Y14_N5; Fanout = 1; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24'
        Info: 11: + IC(0.313 ns) + CELL(0.340 ns) = 9.982 ns; Loc. = LC_X10_Y14_N1; Fanout = 3; COMB Node = 'ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25'
        Info: 12: + IC(1.201 ns) + CELL(0.225 ns) = 11.408 ns; Loc. = LC_X13_Y13_N0; Fanout = 8; COMB Node = 'MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6'
        Info: 13: + IC(1.999 ns) + CELL(1.622 ns) = 15.029 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'C_in[1]'
        Info: Total cell delay = 4.203 ns ( 27.97 % )
        Info: Total interconnect delay = 10.826 ns ( 72.03 % )
Info: th for register "CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]" (data pin = "Start", clock pin = "CLK_DC") is -3.110 ns
    Info: + Longest clock path from clock "CLK_DC" to destination register is 2.448 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 15; CLK Node = 'CLK_DC'
        Info: 2: + IC(0.771 ns) + CELL(0.547 ns) = 2.448 ns; Loc. = LC_X17_Y15_N6; Fanout = 2; REG Node = 'CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]'
        Info: Total cell delay = 1.677 ns ( 68.50 % )
        Info: Total interconnect delay = 0.771 ns ( 31.50 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 5.570 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C12; Fanout = 6; PIN Node = 'Start'
        Info: 2: + IC(4.197 ns) + CELL(0.238 ns) = 5.570 ns; Loc. = LC_X17_Y15_N6; Fanout = 2; REG Node = 'CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5]'
        Info: Total cell delay = 1.373 ns ( 24.65 % )
        Info: Total interconnect delay = 4.197 ns ( 75.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Mon Jun 22 11:25:23 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


