<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku040-ffva1156-2-i" LaunchTime="1618991574">
  <File Type="PA-TCL" Name="i2c_eeprom_test.tcl"/>
  <File Type="REPORTS-TCL" Name="i2c_eeprom_test_reports.tcl"/>
  <File Type="RDS-RDS" Name="i2c_eeprom_test.vds"/>
  <File Type="RDS-UTIL" Name="i2c_eeprom_test_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="i2c_eeprom_test_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="i2c_eeprom_test.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/ax_debounce.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_master/timescale.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_master/i2c_master_defines.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_master/i2c_master_byte_ctrl.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_master/i2c_master_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_eeprom_test.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/sources_1/src/i2c_master/i2c_config.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="i2c_eeprom_test"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/constrs_1/new/i2c_eeprom_test.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
</GenRun>
