### Hi there ðŸ‘‹

```SystemVerilog
module computerEngineer
 #(
    parameter NAME      = "Josiah Mendes",
              INTERESTS = "Computer Architecture, Hardware Design, Systems Programming, App Design",
              SKILLS    = "SystemVerilog, Dart/Flutter, Rust, Python"
              LANGUAGES = "EN, ZH";
 ) (
 inout  [2019:2023] ImperialCollege_EIE,
 inout  [2022:2023] NationalUniversitySingapore,
 inout  [2020:-] Arm,
 inout  [2020:-] MetropolitanTabernacle
);
```
