{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449448756765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449448756765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 18:39:16 2015 " "Processing started: Sun Dec 06 18:39:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449448756765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449448756765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCC -c TRISCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCC -c TRISCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449448756765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449448757917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlesevensegblock " "Found entity 1: singlesevensegblock" {  } { { "../../Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytosingleseven " "Found entity 1: binarytosingleseven" {  } { { "../../Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/ram/triscramf15c/triscramf15c.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/ram/triscramf15c/triscramf15c.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCramF15C " "Found entity 1: TRISCramF15C" {  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/full adder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/full adder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../Quartus Designs/Full Adder/FullAdder.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Full Adder/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/ripple adder/ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/ripple adder/ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../../Quartus Designs/Ripple Adder/RippleCarryAdder.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Ripple Adder/RippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/overflow/overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/overflow/overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "../../Quartus Designs/Overflow/Overflow.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/overflow/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/overflow/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/addersubtractor/addersubtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/addersubtractor/addersubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../../Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/aluxor/aluxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/aluxor/aluxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUXOR " "Found entity 1: ALUXOR" {  } { { "../../Quartus Designs/ALUXOR/ALUXOR.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/ALUXOR/ALUXOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/alumux/alumux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/alumux/alumux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUMUX " "Found entity 1: ALUMUX" {  } { { "../../Quartus Designs/ALUMUX/ALUMUX.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/ALUMUX/ALUMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/alu and/aluand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/alu and/aluand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUAND " "Found entity 1: ALUAND" {  } { { "../../Quartus Designs/ALU AND/ALUAND.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/ALU AND/ALUAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/74175reg/74175reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74175reg " "Found entity 1: 74175reg" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758717 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TRISCCON.v(30) " "Verilog HDL information at TRISCCON.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449448758799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/accumulator/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/program counter/triscpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPC " "Found entity 1: TRISCPC" {  } { { "../Program Counter/TRISCPC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Program Counter/TRISCPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448758939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448758939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triscc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCC " "Found entity 1: TRISCC" {  } { { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448759049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448759049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCC " "Elaborating entity \"TRISCC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449448759359 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 840 1192 1224 872 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1449448759429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytosingleseven binarytosingleseven:inst28 " "Elaborating entity \"binarytosingleseven\" for hierarchy \"binarytosingleseven:inst28\"" {  } { { "TRISCC.bdf" "inst28" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 1080 944 1120 1192 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst2 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst2\"" {  } { { "TRISCC.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 728 864 1120 848 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ACC:inst2\|Counter:inst5 " "Elaborating entity \"Counter\" for hierarchy \"ACC:inst2\|Counter:inst5\"" {  } { { "../Accumulator/ACC.bdf" "inst5" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 136 832 1000 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 ACC:inst2\|74157:inst " "Elaborating entity \"74157\" for hierarchy \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst2\|74157:inst " "Elaborated megafunction instantiation \"ACC:inst2\|74157:inst\"" {  } { { "../Accumulator/ACC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Accumulator/ACC.bdf" { { 144 576 696 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449448759629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst14 " "Elaborating entity \"controller\" for hierarchy \"controller:inst14\"" {  } { { "TRISCC.bdf" "inst14" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 704 1608 1752 856 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759669 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TRISCCON.v(19) " "Verilog HDL Case Statement warning at TRISCCON.v(19): incomplete case statement has no default case item" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction TRISCCON.v(17) " "Verilog HDL Always Construct warning at TRISCCON.v(17): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction TRISCCON.v(37) " "Verilog HDL Always Construct warning at TRISCCON.v(37): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S TRISCCON.v(30) " "Verilog HDL Always Construct warning at TRISCCON.v(30): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] TRISCCON.v(30) " "Inferred latch for \"S\[0\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] TRISCCON.v(30) " "Inferred latch for \"S\[1\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] TRISCCON.v(30) " "Inferred latch for \"S\[2\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] TRISCCON.v(30) " "Inferred latch for \"S\[3\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] TRISCCON.v(30) " "Inferred latch for \"S\[4\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] TRISCCON.v(30) " "Inferred latch for \"S\[5\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] TRISCCON.v(30) " "Inferred latch for \"S\[6\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] TRISCCON.v(30) " "Inferred latch for \"S\[7\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] TRISCCON.v(30) " "Inferred latch for \"S\[8\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] TRISCCON.v(30) " "Inferred latch for \"S\[9\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] TRISCCON.v(30) " "Inferred latch for \"S\[10\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] TRISCCON.v(30) " "Inferred latch for \"S\[11\]\" at TRISCCON.v(30)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.P TRISCCON.v(17) " "Inferred latch for \"instruction.P\" at TRISCCON.v(17)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.O TRISCCON.v(17) " "Inferred latch for \"instruction.O\" at TRISCCON.v(17)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759689 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.L TRISCCON.v(17) " "Inferred latch for \"instruction.L\" at TRISCCON.v(17)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759699 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.H TRISCCON.v(17) " "Inferred latch for \"instruction.H\" at TRISCCON.v(17)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759699 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.G TRISCCON.v(17) " "Inferred latch for \"instruction.G\" at TRISCCON.v(17)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759699 "|TRISCC|controller:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction.F TRISCCON.v(17) " "Inferred latch for \"instruction.F\" at TRISCCON.v(17)" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449448759699 "|TRISCC|controller:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175reg 74175reg:inst3 " "Elaborating entity \"74175reg\" for hierarchy \"74175reg:inst3\"" {  } { { "TRISCC.bdf" "inst3" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 504 1576 1736 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 74175reg:inst3\|74175:2 " "Elaborating entity \"74175\" for hierarchy \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74175reg:inst3\|74175:2 " "Elaborated megafunction instantiation \"74175reg:inst3\|74175:2\"" {  } { { "../../Quartus Designs/74175reg/74175reg.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/74175reg/74175reg.bdf" { { 152 560 680 328 "2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449448759779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCramF15C TRISCramF15C:inst20 " "Elaborating entity \"TRISCramF15C\" for hierarchy \"TRISCramF15C:inst20\"" {  } { { "TRISCC.bdf" "inst20" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 472 696 912 600 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCramF15C:inst20\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "altsyncram_component" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCramF15C:inst20\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\"" {  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCramF15C:inst20\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCramF15C.hex " "Parameter \"init_file\" = \"TRISCramF15C.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448759949 ""}  } { { "../RAM/TRISCramF15C/TRISCramF15C.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/RAM/TRISCramF15C/TRISCramF15C.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449448759949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slc1 " "Found entity 1: altsyncram_slc1" {  } { { "db/altsyncram_slc1.tdf" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/db/altsyncram_slc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449448760089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449448760089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_slc1 TRISCramF15C:inst20\|altsyncram:altsyncram_component\|altsyncram_slc1:auto_generated " "Elaborating entity \"altsyncram_slc1\" for hierarchy \"TRISCramF15C:inst20\|altsyncram:altsyncram_component\|altsyncram_slc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCPC TRISCPC:inst " "Elaborating entity \"TRISCPC\" for hierarchy \"TRISCPC:inst\"" {  } { { "TRISCC.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 320 416 576 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst31 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst31\"" {  } { { "TRISCC.bdf" "inst31" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 648 1240 1400 872 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUMUX ALU:inst31\|ALUMUX:inst1 " "Elaborating entity \"ALUMUX\" for hierarchy \"ALU:inst31\|ALUMUX:inst1\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst1" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 688 568 888 816 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor ALU:inst31\|AdderSubtractor:inst2 " "Elaborating entity \"AdderSubtractor\" for hierarchy \"ALU:inst31\|AdderSubtractor:inst2\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 240 1072 1264 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst31\|AdderSubtractor:inst2\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst31\|AdderSubtractor:inst2\|FullAdder:inst\"" {  } { { "../../Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/AdderSubtractor/AdderSubtractor.bdf" { { 128 72 168 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow ALU:inst31\|Overflow:inst3 " "Elaborating entity \"Overflow\" for hierarchy \"ALU:inst31\|Overflow:inst3\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst3" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 456 952 1048 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUAND ALU:inst31\|ALUAND:inst4 " "Elaborating entity \"ALUAND\" for hierarchy \"ALU:inst31\|ALUAND:inst4\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst4" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 224 640 832 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUXOR ALU:inst31\|ALUXOR:inst " "Elaborating entity \"ALUXOR\" for hierarchy \"ALU:inst31\|ALUXOR:inst\"" {  } { { "../../Quartus Designs/Overflow/ALU.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/Overflow/ALU.bdf" { { 232 336 528 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448760309 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst14\|S\[6\] controller:inst14\|S\[7\] " "Duplicate LATCH primitive \"controller:inst14\|S\[6\]\" merged with LATCH primitive \"controller:inst14\|S\[7\]\"" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448766390 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst14\|S\[2\] controller:inst14\|S\[3\] " "Duplicate LATCH primitive \"controller:inst14\|S\[2\]\" merged with LATCH primitive \"controller:inst14\|S\[3\]\"" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449448766390 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449448766390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst14\|instruction.P_272 " "Latch controller:inst14\|instruction.P_272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|16 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449448766390 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449448766390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst14\|instruction.H_296 " "Latch controller:inst14\|instruction.H_296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|16 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449448766390 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449448766390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst14\|instruction.L_288 " "Latch controller:inst14\|instruction.L_288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|14 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|14" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449448766390 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449448766390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst14\|instruction.O_280 " "Latch controller:inst14\|instruction.O_280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|15 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449448766390 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449448766390 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst14\|instruction.G_304 " "Latch controller:inst14\|instruction.G_304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|14 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|14" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449448766400 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449448766400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst14\|instruction.F_312 " "Latch controller:inst14\|instruction.F_312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 74175reg:inst3\|74175:2\|15 " "Ports D and ENA on the latch are fed by the same signal 74175reg:inst3\|74175:2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449448766400 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 17 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449448766400 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[0\] ACC:inst2\|Counter:inst5\|Count\[0\]~_emulated ACC:inst2\|Counter:inst5\|Count\[0\]~1 " "Register \"ACC:inst2\|Counter:inst5\|Count\[0\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[0\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[0\]~1\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|ACC:inst2|Counter:inst5|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[1\] ACC:inst2\|Counter:inst5\|Count\[1\]~_emulated ACC:inst2\|Counter:inst5\|Count\[1\]~6 " "Register \"ACC:inst2\|Counter:inst5\|Count\[1\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[1\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[1\]~6\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|ACC:inst2|Counter:inst5|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[2\] ACC:inst2\|Counter:inst5\|Count\[2\]~_emulated ACC:inst2\|Counter:inst5\|Count\[2\]~11 " "Register \"ACC:inst2\|Counter:inst5\|Count\[2\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[2\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[2\]~11\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|ACC:inst2|Counter:inst5|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst2\|Counter:inst5\|Count\[3\] ACC:inst2\|Counter:inst5\|Count\[3\]~_emulated ACC:inst2\|Counter:inst5\|Count\[3\]~16 " "Register \"ACC:inst2\|Counter:inst5\|Count\[3\]\" is converted into an equivalent circuit using register \"ACC:inst2\|Counter:inst5\|Count\[3\]~_emulated\" and latch \"ACC:inst2\|Counter:inst5\|Count\[3\]~16\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|ACC:inst2|Counter:inst5|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[0\] TRISCPC:inst\|Counter:inst1\|Count\[0\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[0\]~1 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[0\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[0\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[0\]~1\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[1\] TRISCPC:inst\|Counter:inst1\|Count\[1\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[1\]~6 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[1\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[1\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[1\]~6\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[2\] TRISCPC:inst\|Counter:inst1\|Count\[2\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[2\]~11 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[2\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[2\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[2\]~11\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[3\] TRISCPC:inst\|Counter:inst1\|Count\[3\]~_emulated TRISCPC:inst\|Counter:inst1\|Count\[3\]~16 " "Register \"TRISCPC:inst\|Counter:inst1\|Count\[3\]\" is converted into an equivalent circuit using register \"TRISCPC:inst\|Counter:inst1\|Count\[3\]~_emulated\" and latch \"TRISCPC:inst\|Counter:inst1\|Count\[3\]~16\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449448766400 "|TRISCC|TRISCPC:inst|Counter:inst1|Count[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449448766400 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449448766621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/output_files/TRISCC.map.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/output_files/TRISCC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449448766911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449448767761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449448767761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449448768231 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449448768231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449448768231 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449448768231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449448768231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449448768551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 18:39:28 2015 " "Processing ended: Sun Dec 06 18:39:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449448768551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449448768551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449448768551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449448768551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449448770383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449448770383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 18:39:29 2015 " "Processing started: Sun Dec 06 18:39:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449448770383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449448770383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRISCC -c TRISCC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TRISCC -c TRISCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449448770383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449448770493 ""}
{ "Info" "0" "" "Project  = TRISCC" {  } {  } 0 0 "Project  = TRISCC" 0 0 "Fitter" 0 0 1449448770493 ""}
{ "Info" "0" "" "Revision = TRISCC" {  } {  } 0 0 "Revision = TRISCC" 0 0 "Fitter" 0 0 1449448770493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449448770893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRISCC EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"TRISCC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449448770933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449448771004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449448771004 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449448771164 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449448771184 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449448771684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449448771684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449448771684 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449448771684 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449448771694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449448771694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449448771694 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449448771694 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449448771704 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449448771964 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISCC.sdc " "Synopsys Design Constraints File file not found: 'TRISCC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449448771964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449448771964 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449448771974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448771994 ""}  } { { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 560 600 664 608 "inst6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448771994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst14\|Mux1~0  " "Automatically promoted node controller:inst14\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448771994 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448771994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst14\|WideOr2~0  " "Automatically promoted node controller:inst14\|WideOr2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst14\|S\[11\] " "Destination node controller:inst14\|S\[11\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst14\|S\[9\] " "Destination node controller:inst14\|S\[9\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst14\|S\[8\] " "Destination node controller:inst14\|S\[8\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst14\|S\[4\] " "Destination node controller:inst14\|S\[4\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449448772004 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|WideOr2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448772004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst14\|S\[7\]  " "Automatically promoted node controller:inst14\|S\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74175reg:inst3\|74175:2\|16 " "Destination node 74175reg:inst3\|74175:2\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175reg:inst3|74175:2|16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74175reg:inst3\|74175:2\|15 " "Destination node 74175reg:inst3\|74175:2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175reg:inst3|74175:2|15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74175reg:inst3\|74175:2\|14 " "Destination node 74175reg:inst3\|74175:2\|14" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175reg:inst3|74175:2|14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst14\|S\[7\] " "Destination node controller:inst14\|S\[7\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sig2 " "Destination node Sig2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sig2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sig2" } } } } { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 1080 2064 2240 1096 "Sig2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sig2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sig7 " "Destination node Sig7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sig7 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sig7" } } } } { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 1104 2064 2240 1120 "Sig7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sig7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449448772004 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448772004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC:inst2\|Counter:inst5\|Count\[3\]~31  " "Automatically promoted node ACC:inst2\|Counter:inst5\|Count\[3\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448772024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:inst2\|Counter:inst5\|Count\[0\]~0 " "Destination node ACC:inst2\|Counter:inst5\|Count\[0\]~0" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACC:inst2|Counter:inst5|Count[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:inst2\|Counter:inst5\|Count\[0\]~2 " "Destination node ACC:inst2\|Counter:inst5\|Count\[0\]~2" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACC:inst2|Counter:inst5|Count[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:inst2\|Counter:inst5\|Count\[1\]~7 " "Destination node ACC:inst2\|Counter:inst5\|Count\[1\]~7" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACC:inst2|Counter:inst5|Count[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:inst2\|Counter:inst5\|Count\[2\]~12 " "Destination node ACC:inst2\|Counter:inst5\|Count\[2\]~12" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACC:inst2|Counter:inst5|Count[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACC:inst2\|Counter:inst5\|Count\[3\]~17 " "Destination node ACC:inst2\|Counter:inst5\|Count\[3\]~17" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACC:inst2|Counter:inst5|Count[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772024 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449448772024 ""}  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ACC:inst2|Counter:inst5|Count[3]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448772024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst14\|S\[5\]  " "Automatically promoted node controller:inst14\|S\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst14\|S\[5\] " "Destination node controller:inst14\|S\[5\]" {  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sig9 " "Destination node Sig9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sig9 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sig9" } } } } { "TRISCC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/TRISCC.bdf" { { 1128 2064 2240 1144 "Sig9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sig9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449448772034 ""}  } { { "../Part B/Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst14|S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448772034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRISCPC:inst\|Counter:inst1\|Count\[3\]~27  " "Automatically promoted node TRISCPC:inst\|Counter:inst1\|Count\[3\]~27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[0\]~0 " "Destination node TRISCPC:inst\|Counter:inst1\|Count\[0\]~0" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCPC:inst|Counter:inst1|Count[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[0\]~2 " "Destination node TRISCPC:inst\|Counter:inst1\|Count\[0\]~2" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCPC:inst|Counter:inst1|Count[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[1\]~7 " "Destination node TRISCPC:inst\|Counter:inst1\|Count\[1\]~7" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCPC:inst|Counter:inst1|Count[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[2\]~12 " "Destination node TRISCPC:inst\|Counter:inst1\|Count\[2\]~12" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCPC:inst|Counter:inst1|Count[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCPC:inst\|Counter:inst1\|Count\[3\]~17 " "Destination node TRISCPC:inst\|Counter:inst1\|Count\[3\]~17" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCPC:inst|Counter:inst1|Count[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449448772034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449448772034 ""}  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCPC:inst|Counter:inst1|Count[3]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449448772034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449448772144 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449448772144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449448772144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449448772144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449448772144 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449448772154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449448772154 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449448772154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449448772154 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449448772154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449448772154 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449448772184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449448773906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449448774066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449448774086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449448775066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449448775066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449448775166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449448776638 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449448776638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449448777408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449448777408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449448777408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449448777428 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449448777428 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2A 0 " "Pin \"HX2A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2B 0 " "Pin \"HX2B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2C 0 " "Pin \"HX2C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2D 0 " "Pin \"HX2D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2E 0 " "Pin \"HX2E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2F 0 " "Pin \"HX2F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2G 0 " "Pin \"HX2G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1A 0 " "Pin \"HX1A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1C 0 " "Pin \"HX1C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1D 0 " "Pin \"HX1D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1E 0 " "Pin \"HX1E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1F 0 " "Pin \"HX1F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1G 0 " "Pin \"HX1G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0A 0 " "Pin \"HX0A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0B 0 " "Pin \"HX0B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0C 0 " "Pin \"HX0C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0D 0 " "Pin \"HX0D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0E 0 " "Pin \"HX0E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0F 0 " "Pin \"HX0F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0G 0 " "Pin \"HX0G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1B 0 " "Pin \"HX1B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig0 0 " "Pin \"Sig0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig3 0 " "Pin \"Sig3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig4 0 " "Pin \"Sig4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig42 0 " "Pin \"Sig42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig2 0 " "Pin \"Sig2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig7 0 " "Pin \"Sig7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig8 0 " "Pin \"Sig8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig9 0 " "Pin \"Sig9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig11 0 " "Pin \"Sig11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig10 0 " "Pin \"Sig10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig5 0 " "Pin \"Sig5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig1 0 " "Pin \"Sig1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449448777438 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449448777438 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449448777638 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449448777658 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449448777818 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449448778118 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449448778118 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449448778198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/output_files/TRISCC.fit.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part C/output_files/TRISCC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449448778448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449448780518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 18:39:40 2015 " "Processing ended: Sun Dec 06 18:39:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449448780518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449448780518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449448780518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449448780518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449448782018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449448782028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 18:39:41 2015 " "Processing started: Sun Dec 06 18:39:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449448782028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449448782028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRISCC -c TRISCC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TRISCC -c TRISCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449448782028 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449448783988 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449448784078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449448787700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 18:39:47 2015 " "Processing ended: Sun Dec 06 18:39:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449448787700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449448787700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449448787700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449448787700 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449448788480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449448789380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449448789380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 18:39:48 2015 " "Processing started: Sun Dec 06 18:39:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449448789380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449448789380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TRISCC -c TRISCC " "Command: quartus_sta TRISCC -c TRISCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449448789380 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449448789510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449448789932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449448790012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449448790012 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449448790182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISCC.sdc " "Synopsys Design Constraints File file not found: 'TRISCC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449448790362 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74175reg:inst3\|74175:2\|13 74175reg:inst3\|74175:2\|13 " "create_clock -period 1.000 -name 74175reg:inst3\|74175:2\|13 74175reg:inst3\|74175:2\|13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst14\|state.0111 controller:inst14\|state.0111 " "create_clock -period 1.000 -name controller:inst14\|state.0111 controller:inst14\|state.0111" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst14\|S\[7\] controller:inst14\|S\[7\] " "create_clock -period 1.000 -name controller:inst14\|S\[7\] controller:inst14\|S\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst14\|S\[3\] controller:inst14\|S\[3\] " "create_clock -period 1.000 -name controller:inst14\|S\[3\] controller:inst14\|S\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst14\|S\[0\] controller:inst14\|S\[0\] " "create_clock -period 1.000 -name controller:inst14\|S\[0\] controller:inst14\|S\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst14\|S\[5\] controller:inst14\|S\[5\] " "create_clock -period 1.000 -name controller:inst14\|S\[5\] controller:inst14\|S\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790372 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449448790382 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449448790492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449448790562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.659 " "Worst-case setup slack is -6.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.659       -43.289 controller:inst14\|S\[7\]  " "   -6.659       -43.289 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.126       -23.616 controller:inst14\|S\[3\]  " "   -6.126       -23.616 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.799       -21.214 controller:inst14\|S\[5\]  " "   -5.799       -21.214 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.783       -26.730 controller:inst14\|state.0111  " "   -5.783       -26.730 controller:inst14\|state.0111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.032       -19.199 controller:inst14\|S\[0\]  " "   -5.032       -19.199 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.836       -62.735 Clock  " "   -2.836       -62.735 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468         0.000 74175reg:inst3\|74175:2\|13  " "    1.468         0.000 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448790602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.914 " "Worst-case hold slack is -4.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.914       -42.899 Clock  " "   -4.914       -42.899 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.311       -16.172 74175reg:inst3\|74175:2\|13  " "   -3.311       -16.172 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.984       -10.424 controller:inst14\|S\[3\]  " "   -2.984       -10.424 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280        -8.185 controller:inst14\|S\[7\]  " "   -2.280        -8.185 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047        -7.833 controller:inst14\|S\[5\]  " "   -2.047        -7.833 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 controller:inst14\|state.0111  " "    0.402         0.000 controller:inst14\|state.0111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.354         0.000 controller:inst14\|S\[0\]  " "    4.354         0.000 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448790652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.211 " "Worst-case recovery slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 controller:inst14\|S\[5\]  " "    0.211         0.000 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 controller:inst14\|S\[7\]  " "    0.401         0.000 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710         0.000 controller:inst14\|S\[3\]  " "    0.710         0.000 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883         0.000 controller:inst14\|S\[0\]  " "    0.883         0.000 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448790702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.893 " "Worst-case removal slack is -1.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893        -7.046 controller:inst14\|S\[5\]  " "   -1.893        -7.046 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780        -6.656 controller:inst14\|S\[7\]  " "   -1.780        -6.656 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.441        -5.611 controller:inst14\|S\[0\]  " "   -1.441        -5.611 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.401        -5.191 controller:inst14\|S\[3\]  " "   -1.401        -5.191 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448790762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -140.733 Clock  " "   -2.064      -140.733 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 controller:inst14\|S\[7\]  " "   -0.611        -9.776 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 controller:inst14\|S\[5\]  " "   -0.611        -4.888 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 74175reg:inst3\|74175:2\|13  " "    0.500         0.000 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst14\|S\[0\]  " "    0.500         0.000 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst14\|S\[3\]  " "    0.500         0.000 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst14\|state.0111  " "    0.500         0.000 controller:inst14\|state.0111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448790812 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449448792532 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449448792542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449448792582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.778 " "Worst-case setup slack is -2.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778       -15.926 controller:inst14\|S\[7\]  " "   -2.778       -15.926 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.476        -9.456 controller:inst14\|S\[3\]  " "   -2.476        -9.456 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.046        -7.884 controller:inst14\|S\[0\]  " "   -2.046        -7.884 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959        -6.256 controller:inst14\|state.0111  " "   -1.959        -6.256 controller:inst14\|state.0111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.917        -6.911 controller:inst14\|S\[5\]  " "   -1.917        -6.911 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -21.604 Clock  " "   -1.460       -21.604 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.647         0.000 74175reg:inst3\|74175:2\|13  " "    1.647         0.000 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448792682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.892 " "Worst-case hold slack is -2.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.892       -25.408 Clock  " "   -2.892       -25.408 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.824        -9.243 74175reg:inst3\|74175:2\|13  " "   -1.824        -9.243 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651        -6.076 controller:inst14\|S\[3\]  " "   -1.651        -6.076 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542        -5.829 controller:inst14\|S\[7\]  " "   -1.542        -5.829 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470        -5.730 controller:inst14\|S\[5\]  " "   -1.470        -5.730 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074         0.000 controller:inst14\|state.0111  " "    0.074         0.000 controller:inst14\|state.0111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.469         0.000 controller:inst14\|S\[0\]  " "    2.469         0.000 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448792762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.152 " "Worst-case recovery slack is 1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152         0.000 controller:inst14\|S\[3\]  " "    1.152         0.000 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198         0.000 controller:inst14\|S\[0\]  " "    1.198         0.000 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251         0.000 controller:inst14\|S\[5\]  " "    1.251         0.000 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293         0.000 controller:inst14\|S\[7\]  " "    1.293         0.000 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448792822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.260 " "Worst-case removal slack is -1.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260        -4.850 controller:inst14\|S\[5\]  " "   -1.260        -4.850 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204        -4.646 controller:inst14\|S\[7\]  " "   -1.204        -4.646 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -2.867 controller:inst14\|S\[3\]  " "   -0.751        -2.867 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745        -2.909 controller:inst14\|S\[0\]  " "   -0.745        -2.909 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448792872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -133.222 Clock  " "   -2.000      -133.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 controller:inst14\|S\[7\]  " "   -0.500        -8.000 controller:inst14\|S\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 controller:inst14\|S\[5\]  " "   -0.500        -4.000 controller:inst14\|S\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 74175reg:inst3\|74175:2\|13  " "    0.500         0.000 74175reg:inst3\|74175:2\|13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst14\|S\[0\]  " "    0.500         0.000 controller:inst14\|S\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst14\|S\[3\]  " "    0.500         0.000 controller:inst14\|S\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst14\|state.0111  " "    0.500         0.000 controller:inst14\|state.0111 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449448792942 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449448794902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449448795192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449448795202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449448797083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 18:39:57 2015 " "Processing ended: Sun Dec 06 18:39:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449448797083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449448797083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449448797083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449448797083 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449448799443 ""}
