# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_767'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 330 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 331 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 332 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 333 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 334 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 335 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 336 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 337 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 338 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 339 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 340 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 341 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 342 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 343 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 344 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 345 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 346 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 347 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 348 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 349 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 350 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 351 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 352 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 353 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_768'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 354 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_769'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 355 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_770'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 356 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_779'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 357 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_780'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 358 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_781'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 359 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_782'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 360 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 361 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 362 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 371 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 385 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 386 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 387 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 388 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 389 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 390 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 391 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 392 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_771'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 393 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_772'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 394 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_773'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 395 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774_q1 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_774'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 396 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 397 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 398 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 399 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 400 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 401 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 402 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 403 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 404 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 405 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 406 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 407 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 408 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 409 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 410 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 411 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 412 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 413 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 414 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 415 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 416 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 417 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 418 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 419 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 420 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 421 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 422 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 423 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 424 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 425 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 426 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 427 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 428 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 429 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 430 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 431 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 432 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 433 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 434 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 435 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 436 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 437 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 438 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 439 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 440 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 441 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 442 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 443 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 444 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 445 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 446 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 447 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 448 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 449 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 450 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 451 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 452 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 453 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 454 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 455 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 456 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 457 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 458 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 459 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 460 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 461 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 462 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 463 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 464 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 465 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 466 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 467 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 468 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 469 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 470 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 471 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 472 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 473 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 474 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_address0 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_d0 { O 32 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_address1 { O 9 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_ce1 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name zext_ln181_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln181_1 \
    op interface \
    ports { zext_ln181_1 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name input_size \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_size \
    op interface \
    ports { input_size { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name input_orderID \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_orderID \
    op interface \
    ports { input_orderID { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name insert_level_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_insert_level_5 \
    op interface \
    ports { insert_level_5 { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name insert_path_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_insert_path_1 \
    op interface \
    ports { insert_path_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name new_idx_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_new_idx_5_out \
    op interface \
    ports { new_idx_5_out { O 11 vector } new_idx_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name input_price_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_price_4_out \
    op interface \
    ports { input_price_4_out { O 16 vector } input_price_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name input_size_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_size_4_out \
    op interface \
    ports { input_size_4_out { O 8 vector } input_size_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name input_orderID_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_orderID_4_out \
    op interface \
    ports { input_orderID_4_out { O 32 vector } input_orderID_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name input_direction_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_direction_4_out \
    op interface \
    ports { input_direction_4_out { O 3 vector } input_direction_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName order_book_flow_control_loop_pipe_sequential_init_U
set CompName order_book_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix order_book_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


