; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 8, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = lshr i32 %12, 4, !dbg !12
  %14 = and i32 %13, 15, !dbg !12
  %15 = or disjoint i32 %14, 16, !dbg !12
  %16 = or disjoint i32 %14, 32, !dbg !12
  %17 = or disjoint i32 %14, 48, !dbg !12
  %18 = or disjoint i32 %14, 64, !dbg !12
  %19 = or disjoint i32 %14, 80, !dbg !12
  %20 = or disjoint i32 %14, 96, !dbg !12
  %21 = or disjoint i32 %14, 112, !dbg !12
  %22 = or disjoint i32 %14, 128, !dbg !12
  %23 = or disjoint i32 %14, 144, !dbg !12
  %24 = or disjoint i32 %14, 160, !dbg !12
  %25 = or disjoint i32 %14, 176, !dbg !12
  %26 = or disjoint i32 %14, 192, !dbg !12
  %27 = or disjoint i32 %14, 208, !dbg !12
  %28 = or disjoint i32 %14, 224, !dbg !12
  %29 = or disjoint i32 %14, 240, !dbg !12
  %30 = or disjoint i32 %11, %14, !dbg !13
  %31 = or disjoint i32 %11, %15, !dbg !13
  %32 = or disjoint i32 %11, %16, !dbg !13
  %33 = or disjoint i32 %11, %17, !dbg !13
  %34 = or disjoint i32 %11, %18, !dbg !13
  %35 = or disjoint i32 %11, %19, !dbg !13
  %36 = or disjoint i32 %11, %20, !dbg !13
  %37 = or disjoint i32 %11, %21, !dbg !13
  %38 = or disjoint i32 %11, %22, !dbg !13
  %39 = or disjoint i32 %11, %23, !dbg !13
  %40 = or disjoint i32 %11, %24, !dbg !13
  %41 = or disjoint i32 %11, %25, !dbg !13
  %42 = or disjoint i32 %11, %26, !dbg !13
  %43 = or disjoint i32 %11, %27, !dbg !13
  %44 = or disjoint i32 %11, %28, !dbg !13
  %45 = or disjoint i32 %11, %29, !dbg !13
  %46 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %47 = shl i32 %46, 4, !dbg !15
  %48 = and i32 %12, 15, !dbg !16
  %49 = or disjoint i32 %47, %48, !dbg !17
  %50 = icmp slt i32 %49, 35, !dbg !18
  %51 = mul i32 %30, 35, !dbg !19
  %52 = mul i32 %31, 35, !dbg !19
  %53 = mul i32 %32, 35, !dbg !19
  %54 = mul i32 %33, 35, !dbg !19
  %55 = mul i32 %34, 35, !dbg !19
  %56 = mul i32 %35, 35, !dbg !19
  %57 = mul i32 %36, 35, !dbg !19
  %58 = mul i32 %37, 35, !dbg !19
  %59 = mul i32 %38, 35, !dbg !19
  %60 = mul i32 %39, 35, !dbg !19
  %61 = mul i32 %40, 35, !dbg !19
  %62 = mul i32 %41, 35, !dbg !19
  %63 = mul i32 %42, 35, !dbg !19
  %64 = mul i32 %43, 35, !dbg !19
  %65 = mul i32 %44, 35, !dbg !19
  %66 = mul i32 %45, 35, !dbg !19
  %67 = add i32 %49, %51, !dbg !20
  %68 = add i32 %49, %52, !dbg !20
  %69 = add i32 %49, %53, !dbg !20
  %70 = add i32 %49, %54, !dbg !20
  %71 = add i32 %49, %55, !dbg !20
  %72 = add i32 %49, %56, !dbg !20
  %73 = add i32 %49, %57, !dbg !20
  %74 = add i32 %49, %58, !dbg !20
  %75 = add i32 %49, %59, !dbg !20
  %76 = add i32 %49, %60, !dbg !20
  %77 = add i32 %49, %61, !dbg !20
  %78 = add i32 %49, %62, !dbg !20
  %79 = add i32 %49, %63, !dbg !20
  %80 = add i32 %49, %64, !dbg !20
  %81 = add i32 %49, %65, !dbg !20
  %82 = add i32 %49, %66, !dbg !20
  %83 = sext i32 %67 to i64, !dbg !21
  %84 = getelementptr float, ptr addrspace(1) %0, i64 %83, !dbg !21
  %85 = sext i32 %68 to i64, !dbg !21
  %86 = getelementptr float, ptr addrspace(1) %0, i64 %85, !dbg !21
  %87 = sext i32 %69 to i64, !dbg !21
  %88 = getelementptr float, ptr addrspace(1) %0, i64 %87, !dbg !21
  %89 = sext i32 %70 to i64, !dbg !21
  %90 = getelementptr float, ptr addrspace(1) %0, i64 %89, !dbg !21
  %91 = sext i32 %71 to i64, !dbg !21
  %92 = getelementptr float, ptr addrspace(1) %0, i64 %91, !dbg !21
  %93 = sext i32 %72 to i64, !dbg !21
  %94 = getelementptr float, ptr addrspace(1) %0, i64 %93, !dbg !21
  %95 = sext i32 %73 to i64, !dbg !21
  %96 = getelementptr float, ptr addrspace(1) %0, i64 %95, !dbg !21
  %97 = sext i32 %74 to i64, !dbg !21
  %98 = getelementptr float, ptr addrspace(1) %0, i64 %97, !dbg !21
  %99 = sext i32 %75 to i64, !dbg !21
  %100 = getelementptr float, ptr addrspace(1) %0, i64 %99, !dbg !21
  %101 = sext i32 %76 to i64, !dbg !21
  %102 = getelementptr float, ptr addrspace(1) %0, i64 %101, !dbg !21
  %103 = sext i32 %77 to i64, !dbg !21
  %104 = getelementptr float, ptr addrspace(1) %0, i64 %103, !dbg !21
  %105 = sext i32 %78 to i64, !dbg !21
  %106 = getelementptr float, ptr addrspace(1) %0, i64 %105, !dbg !21
  %107 = sext i32 %79 to i64, !dbg !21
  %108 = getelementptr float, ptr addrspace(1) %0, i64 %107, !dbg !21
  %109 = sext i32 %80 to i64, !dbg !21
  %110 = getelementptr float, ptr addrspace(1) %0, i64 %109, !dbg !21
  %111 = sext i32 %81 to i64, !dbg !21
  %112 = getelementptr float, ptr addrspace(1) %0, i64 %111, !dbg !21
  %113 = sext i32 %82 to i64, !dbg !21
  %114 = getelementptr float, ptr addrspace(1) %0, i64 %113, !dbg !21
  %115 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %84, i1 %50) #4, !dbg !22
  %116 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %86, i1 %50) #4, !dbg !22
  %117 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %88, i1 %50) #4, !dbg !22
  %118 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %90, i1 %50) #4, !dbg !22
  %119 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %92, i1 %50) #4, !dbg !22
  %120 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %94, i1 %50) #4, !dbg !22
  %121 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %96, i1 %50) #4, !dbg !22
  %122 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %98, i1 %50) #4, !dbg !22
  %123 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %100, i1 %50) #4, !dbg !22
  %124 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %102, i1 %50) #4, !dbg !22
  %125 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %104, i1 %50) #4, !dbg !22
  %126 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %106, i1 %50) #4, !dbg !22
  %127 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %108, i1 %50) #4, !dbg !22
  %128 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %110, i1 %50) #4, !dbg !22
  %129 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %112, i1 %50) #4, !dbg !22
  %130 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %114, i1 %50) #4, !dbg !22
  %131 = sext i32 %49 to i64, !dbg !23
  %132 = getelementptr float, ptr addrspace(1) %1, i64 %131, !dbg !23
  %133 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %132, i1 %50) #4, !dbg !24
  %134 = getelementptr float, ptr addrspace(1) %2, i64 %131, !dbg !25
  %135 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %134, i1 %50) #4, !dbg !26
  %136 = bitcast i32 %135 to float, !dbg !26
  %137 = getelementptr float, ptr addrspace(1) %3, i64 %131, !dbg !27
  %138 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %137, i1 %50) #4, !dbg !28
  %139 = getelementptr float, ptr addrspace(1) %4, i64 %131, !dbg !29
  %140 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %139, i1 %50) #4, !dbg !30
  %141 = getelementptr float, ptr addrspace(1) %5, i64 %131, !dbg !31
  %142 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %141, i1 %50) #4, !dbg !32
  %143 = fadd float %136, 0x3EE4F8B580000000, !dbg !33
  %144 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i = icmp eq i32 %144, 0, !dbg !34
  %145 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !34
  %.not1.i = icmp eq i32 %145, 0, !dbg !34
  br i1 %.not.i, label %151, label %146, !dbg !34

146:                                              ; preds = %9
  br i1 %.not1.i, label %149, label %147, !dbg !34

147:                                              ; preds = %146
  %148 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %143) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

149:                                              ; preds = %146
  %150 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %143) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

151:                                              ; preds = %9
  br i1 %.not1.i, label %154, label %152, !dbg !34

152:                                              ; preds = %151
  %153 = tail call float @llvm.nvvm.sqrt.rn.f(float %143) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

154:                                              ; preds = %151
  %155 = tail call float @llvm.nvvm.sqrt.approx.f(float %143) #4, !dbg !34
  br label %__nv_sqrtf.exit, !dbg !34

__nv_sqrtf.exit:                                  ; preds = %147, %149, %152, %154
  %.0.i = phi float [ %148, %147 ], [ %150, %149 ], [ %153, %152 ], [ %155, %154 ], !dbg !34
  %156 = insertelement <16 x i32> poison, i32 %130, i64 0, !dbg !22
  %157 = insertelement <16 x i32> %156, i32 %129, i64 1, !dbg !22
  %158 = insertelement <16 x i32> %157, i32 %128, i64 2, !dbg !22
  %159 = insertelement <16 x i32> %158, i32 %127, i64 3, !dbg !22
  %160 = insertelement <16 x i32> %159, i32 %126, i64 4, !dbg !22
  %161 = insertelement <16 x i32> %160, i32 %125, i64 5, !dbg !22
  %162 = insertelement <16 x i32> %161, i32 %124, i64 6, !dbg !22
  %163 = insertelement <16 x i32> %162, i32 %123, i64 7, !dbg !22
  %164 = insertelement <16 x i32> %163, i32 %122, i64 8, !dbg !22
  %165 = insertelement <16 x i32> %164, i32 %121, i64 9, !dbg !22
  %166 = insertelement <16 x i32> %165, i32 %120, i64 10, !dbg !22
  %167 = insertelement <16 x i32> %166, i32 %119, i64 11, !dbg !22
  %168 = insertelement <16 x i32> %167, i32 %118, i64 12, !dbg !22
  %169 = insertelement <16 x i32> %168, i32 %117, i64 13, !dbg !22
  %170 = insertelement <16 x i32> %169, i32 %116, i64 14, !dbg !22
  %171 = insertelement <16 x i32> %170, i32 %115, i64 15, !dbg !22
  %172 = bitcast <16 x i32> %171 to <16 x float>, !dbg !22
  %173 = bitcast i32 %142 to float, !dbg !32
  %174 = shl i32 %12, 2, !dbg !12
  %175 = and i32 %174, 252, !dbg !12
  %176 = or disjoint i32 %11, %175, !dbg !13
  %.frozen = freeze i32 %176, !dbg !35
  %177 = sdiv i32 %.frozen, 1024, !dbg !35
  %178 = mul i32 %177, 1024, !dbg !36
  %.decomposed = sub i32 %.frozen, %178, !dbg !36
  %.lobit13 = lshr i32 %12, 6, !dbg !16
  %179 = and i32 %.lobit13, 3, !dbg !16
  %180 = or disjoint i32 %179, %47, !dbg !17
  %181 = or disjoint i32 %180, 12, !dbg !17
  %182 = icmp slt i32 %181, 35, !dbg !18
  %183 = or disjoint i32 %180, 8, !dbg !17
  %184 = icmp slt i32 %183, 35, !dbg !18
  %185 = or disjoint i32 %180, 4, !dbg !17
  %186 = icmp slt i32 %185, 35, !dbg !18
  %187 = icmp slt i32 %180, 35, !dbg !18
  %188 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %189 = insertelement <16 x i32> poison, i32 %133, i64 0, !dbg !38
  %190 = bitcast <16 x i32> %189 to <16 x float>, !dbg !38
  %191 = shufflevector <16 x float> %190, <16 x float> poison, <16 x i32> zeroinitializer, !dbg !38
  %192 = fsub <16 x float> %172, %191, !dbg !38
  %193 = insertelement <16 x float> poison, float %188, i64 0, !dbg !39
  %194 = shufflevector <16 x float> %193, <16 x float> poison, <16 x i32> zeroinitializer, !dbg !39
  %195 = fmul <16 x float> %192, %194, !dbg !39
  %196 = insertelement <16 x i32> poison, i32 %138, i64 0, !dbg !40
  %197 = bitcast <16 x i32> %196 to <16 x float>, !dbg !40
  %198 = shufflevector <16 x float> %197, <16 x float> poison, <16 x i32> zeroinitializer, !dbg !40
  %199 = fmul <16 x float> %195, %198, !dbg !40
  %200 = insertelement <16 x i32> poison, i32 %140, i64 0, !dbg !41
  %201 = bitcast <16 x i32> %200 to <16 x float>, !dbg !41
  %202 = shufflevector <16 x float> %201, <16 x float> poison, <16 x i32> zeroinitializer, !dbg !41
  %203 = fadd <16 x float> %199, %202, !dbg !41
  %204 = fcmp ogt <16 x float> %203, zeroinitializer, !dbg !42
  %205 = extractelement <16 x float> %203, i64 15, !dbg !43
  %206 = fmul float %205, %173, !dbg !44
  %207 = extractelement <16 x float> %203, i64 14, !dbg !43
  %208 = fmul float %207, %173, !dbg !44
  %209 = extractelement <16 x float> %203, i64 13, !dbg !43
  %210 = fmul float %209, %173, !dbg !44
  %211 = extractelement <16 x float> %203, i64 12, !dbg !43
  %212 = fmul float %211, %173, !dbg !44
  %213 = extractelement <16 x float> %203, i64 11, !dbg !43
  %214 = fmul float %213, %173, !dbg !44
  %215 = extractelement <16 x float> %203, i64 10, !dbg !43
  %216 = fmul float %215, %173, !dbg !44
  %217 = extractelement <16 x float> %203, i64 9, !dbg !43
  %218 = fmul float %217, %173, !dbg !44
  %219 = extractelement <16 x float> %203, i64 8, !dbg !43
  %220 = fmul float %219, %173, !dbg !44
  %221 = extractelement <16 x float> %203, i64 7, !dbg !43
  %222 = fmul float %221, %173, !dbg !44
  %223 = extractelement <16 x float> %203, i64 6, !dbg !43
  %224 = fmul float %223, %173, !dbg !44
  %225 = extractelement <16 x float> %203, i64 5, !dbg !43
  %226 = fmul float %225, %173, !dbg !44
  %227 = extractelement <16 x float> %203, i64 4, !dbg !43
  %228 = fmul float %227, %173, !dbg !44
  %229 = extractelement <16 x float> %203, i64 3, !dbg !43
  %230 = fmul float %229, %173, !dbg !44
  %231 = extractelement <16 x float> %203, i64 2, !dbg !43
  %232 = fmul float %231, %173, !dbg !44
  %233 = extractelement <16 x float> %203, i64 1, !dbg !43
  %234 = fmul float %233, %173, !dbg !44
  %235 = extractelement <16 x float> %203, i64 0, !dbg !43
  %236 = fmul float %235, %173, !dbg !44
  %237 = extractelement <16 x i1> %204, i64 15, !dbg !43
  %238 = select i1 %237, float %205, float %206, !dbg !43
  %239 = extractelement <16 x i1> %204, i64 14, !dbg !43
  %240 = select i1 %239, float %207, float %208, !dbg !43
  %241 = extractelement <16 x i1> %204, i64 13, !dbg !43
  %242 = select i1 %241, float %209, float %210, !dbg !43
  %243 = extractelement <16 x i1> %204, i64 12, !dbg !43
  %244 = select i1 %243, float %211, float %212, !dbg !43
  %245 = extractelement <16 x i1> %204, i64 11, !dbg !43
  %246 = select i1 %245, float %213, float %214, !dbg !43
  %247 = extractelement <16 x i1> %204, i64 10, !dbg !43
  %248 = select i1 %247, float %215, float %216, !dbg !43
  %249 = extractelement <16 x i1> %204, i64 9, !dbg !43
  %250 = select i1 %249, float %217, float %218, !dbg !43
  %251 = extractelement <16 x i1> %204, i64 8, !dbg !43
  %252 = select i1 %251, float %219, float %220, !dbg !43
  %253 = extractelement <16 x i1> %204, i64 7, !dbg !43
  %254 = select i1 %253, float %221, float %222, !dbg !43
  %255 = extractelement <16 x i1> %204, i64 6, !dbg !43
  %256 = select i1 %255, float %223, float %224, !dbg !43
  %257 = extractelement <16 x i1> %204, i64 5, !dbg !43
  %258 = select i1 %257, float %225, float %226, !dbg !43
  %259 = extractelement <16 x i1> %204, i64 4, !dbg !43
  %260 = select i1 %259, float %227, float %228, !dbg !43
  %261 = extractelement <16 x i1> %204, i64 3, !dbg !43
  %262 = select i1 %261, float %229, float %230, !dbg !43
  %263 = extractelement <16 x i1> %204, i64 2, !dbg !43
  %264 = select i1 %263, float %231, float %232, !dbg !43
  %265 = extractelement <16 x i1> %204, i64 1, !dbg !43
  %266 = select i1 %265, float %233, float %234, !dbg !43
  %267 = extractelement <16 x i1> %204, i64 0, !dbg !43
  %268 = select i1 %267, float %235, float %236, !dbg !43
  %269 = shl i32 %180, 10, !dbg !45
  %270 = shl i32 %185, 10, !dbg !45
  %271 = shl i32 %183, 10, !dbg !45
  %272 = shl i32 %181, 10, !dbg !45
  %273 = mul i32 %177, 35840, !dbg !46
  %274 = add i32 %273, %.decomposed, !dbg !47
  %275 = add i32 %274, %269, !dbg !48
  %276 = add i32 %274, %270, !dbg !48
  %277 = add i32 %274, %271, !dbg !48
  %278 = add i32 %274, %272, !dbg !48
  %279 = sext i32 %275 to i64, !dbg !49
  %280 = getelementptr float, ptr addrspace(1) %6, i64 %279, !dbg !49
  %281 = sext i32 %276 to i64, !dbg !49
  %282 = getelementptr float, ptr addrspace(1) %6, i64 %281, !dbg !49
  %283 = sext i32 %277 to i64, !dbg !49
  %284 = getelementptr float, ptr addrspace(1) %6, i64 %283, !dbg !49
  %285 = sext i32 %278 to i64, !dbg !49
  %286 = getelementptr float, ptr addrspace(1) %6, i64 %285, !dbg !49
  %287 = shl i32 %12, 8, !dbg !50
  %288 = and i32 %287, 3840, !dbg !50
  %289 = or disjoint i32 %288, %14, !dbg !50
  %290 = and i32 %174, 1020, !dbg !50
  %291 = lshr exact i32 %288, 4, !dbg !50
  %292 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %291, !dbg !50
  %293 = getelementptr float, ptr addrspace(3) %292, i32 %289, !dbg !50
  %294 = bitcast float %238 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %293, <1 x i32> %294, i1 true) #4, !dbg !50
  %295 = or disjoint i32 %289, 16, !dbg !50
  %296 = getelementptr float, ptr addrspace(3) %292, i32 %295, !dbg !50
  %297 = bitcast float %240 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %296, <1 x i32> %297, i1 true) #4, !dbg !50
  %298 = or disjoint i32 %289, 32, !dbg !50
  %299 = getelementptr float, ptr addrspace(3) %292, i32 %298, !dbg !50
  %300 = bitcast float %242 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %299, <1 x i32> %300, i1 true) #4, !dbg !50
  %301 = or disjoint i32 %289, 48, !dbg !50
  %302 = getelementptr float, ptr addrspace(3) %292, i32 %301, !dbg !50
  %303 = bitcast float %244 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %302, <1 x i32> %303, i1 true) #4, !dbg !50
  %304 = or disjoint i32 %289, 64, !dbg !50
  %305 = getelementptr float, ptr addrspace(3) %292, i32 %304, !dbg !50
  %306 = bitcast float %246 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %305, <1 x i32> %306, i1 true) #4, !dbg !50
  %307 = or disjoint i32 %289, 80, !dbg !50
  %308 = getelementptr float, ptr addrspace(3) %292, i32 %307, !dbg !50
  %309 = bitcast float %248 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %308, <1 x i32> %309, i1 true) #4, !dbg !50
  %310 = or disjoint i32 %289, 96, !dbg !50
  %311 = getelementptr float, ptr addrspace(3) %292, i32 %310, !dbg !50
  %312 = bitcast float %250 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %311, <1 x i32> %312, i1 true) #4, !dbg !50
  %313 = or disjoint i32 %289, 112, !dbg !50
  %314 = getelementptr float, ptr addrspace(3) %292, i32 %313, !dbg !50
  %315 = bitcast float %252 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %314, <1 x i32> %315, i1 true) #4, !dbg !50
  %316 = or disjoint i32 %289, 128, !dbg !50
  %317 = getelementptr float, ptr addrspace(3) %292, i32 %316, !dbg !50
  %318 = bitcast float %254 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %317, <1 x i32> %318, i1 true) #4, !dbg !50
  %319 = or disjoint i32 %289, 144, !dbg !50
  %320 = getelementptr float, ptr addrspace(3) %292, i32 %319, !dbg !50
  %321 = bitcast float %256 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %320, <1 x i32> %321, i1 true) #4, !dbg !50
  %322 = or disjoint i32 %289, 160, !dbg !50
  %323 = getelementptr float, ptr addrspace(3) %292, i32 %322, !dbg !50
  %324 = bitcast float %258 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %323, <1 x i32> %324, i1 true) #4, !dbg !50
  %325 = or disjoint i32 %289, 176, !dbg !50
  %326 = getelementptr float, ptr addrspace(3) %292, i32 %325, !dbg !50
  %327 = bitcast float %260 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %326, <1 x i32> %327, i1 true) #4, !dbg !50
  %328 = or disjoint i32 %289, 192, !dbg !50
  %329 = getelementptr float, ptr addrspace(3) %292, i32 %328, !dbg !50
  %330 = bitcast float %262 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %329, <1 x i32> %330, i1 true) #4, !dbg !50
  %331 = or disjoint i32 %289, 208, !dbg !50
  %332 = getelementptr float, ptr addrspace(3) %292, i32 %331, !dbg !50
  %333 = bitcast float %264 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %332, <1 x i32> %333, i1 true) #4, !dbg !50
  %334 = or disjoint i32 %289, 224, !dbg !50
  %335 = getelementptr float, ptr addrspace(3) %292, i32 %334, !dbg !50
  %336 = bitcast float %266 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %335, <1 x i32> %336, i1 true) #4, !dbg !50
  %337 = or disjoint i32 %289, 240, !dbg !50
  %338 = getelementptr float, ptr addrspace(3) %292, i32 %337, !dbg !50
  %339 = bitcast float %268 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %338, <1 x i32> %339, i1 true) #4, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %340 = lshr i32 %174, 6, !dbg !50
  %341 = and i32 %340, 12, !dbg !50
  %342 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %341, !dbg !50
  %343 = getelementptr inbounds float, ptr addrspace(3) %342, i32 %290, !dbg !50
  %344 = or disjoint i32 %290, 1024, !dbg !50
  %345 = lshr i32 %344, 6, !dbg !50
  %346 = and i32 %345, 28, !dbg !50
  %347 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %346, !dbg !50
  %348 = getelementptr inbounds float, ptr addrspace(3) %347, i32 %344, !dbg !50
  %349 = load <4 x i32>, ptr addrspace(3) %348, align 16, !dbg !50
  %350 = or disjoint i32 %290, 2048, !dbg !50
  %351 = lshr i32 %350, 6, !dbg !50
  %352 = and i32 %351, 44, !dbg !50
  %353 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %352, !dbg !50
  %354 = getelementptr inbounds float, ptr addrspace(3) %353, i32 %350, !dbg !50
  %355 = load <4 x i32>, ptr addrspace(3) %354, align 16, !dbg !50
  %356 = or disjoint i32 %290, 3072, !dbg !50
  %357 = lshr i32 %356, 6, !dbg !50
  %358 = and i32 %357, 60, !dbg !50
  %359 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %358, !dbg !50
  %360 = getelementptr inbounds float, ptr addrspace(3) %359, i32 %356, !dbg !50
  %361 = load <4 x i32>, ptr addrspace(3) %360, align 16, !dbg !50
  %.extract = load i32, ptr addrspace(3) %343, align 16, !dbg !50
  %362 = getelementptr inbounds i8, ptr addrspace(3) %343, i32 4, !dbg !50
  %.extract19 = load i32, ptr addrspace(3) %362, align 4, !dbg !50
  %363 = getelementptr inbounds i8, ptr addrspace(3) %343, i32 8, !dbg !50
  %.extract20 = load i32, ptr addrspace(3) %363, align 8, !dbg !50
  %364 = getelementptr inbounds i8, ptr addrspace(3) %343, i32 12, !dbg !50
  %.extract21 = load i32, ptr addrspace(3) %364, align 4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract19, i32 %.extract20, i32 %.extract21, ptr addrspace(1) %280, i1 %187) #4, !dbg !50
  %.extract22 = extractelement <4 x i32> %349, i64 0, !dbg !50
  %.extract23 = extractelement <4 x i32> %349, i64 1, !dbg !50
  %.extract24 = extractelement <4 x i32> %349, i64 2, !dbg !50
  %.extract25 = extractelement <4 x i32> %349, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract22, i32 %.extract23, i32 %.extract24, i32 %.extract25, ptr addrspace(1) %282, i1 %186) #4, !dbg !50
  %.extract26 = extractelement <4 x i32> %355, i64 0, !dbg !50
  %.extract27 = extractelement <4 x i32> %355, i64 1, !dbg !50
  %.extract28 = extractelement <4 x i32> %355, i64 2, !dbg !50
  %.extract29 = extractelement <4 x i32> %355, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract26, i32 %.extract27, i32 %.extract28, i32 %.extract29, ptr addrspace(1) %284, i1 %184) #4, !dbg !50
  %.extract30 = extractelement <4 x i32> %361, i64 0, !dbg !50
  %.extract31 = extractelement <4 x i32> %361, i64 1, !dbg !50
  %.extract32 = extractelement <4 x i32> %361, i64 2, !dbg !50
  %.extract33 = extractelement <4 x i32> %361, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract30, i32 %.extract31, i32 %.extract32, i32 %.extract33, ptr addrspace(1) %286, i1 %182) #4, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py", directory: "inductor_cache/v2")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 32, column: 38, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 30, scope: !7)
!22 = !DILocation(line: 32, column: 43, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 35, scope: !7)
!25 = !DILocation(line: 34, column: 30, scope: !7)
!26 = !DILocation(line: 34, column: 35, scope: !7)
!27 = !DILocation(line: 35, column: 31, scope: !7)
!28 = !DILocation(line: 35, column: 36, scope: !7)
!29 = !DILocation(line: 36, column: 31, scope: !7)
!30 = !DILocation(line: 36, column: 36, scope: !7)
!31 = !DILocation(line: 37, column: 31, scope: !7)
!32 = !DILocation(line: 37, column: 36, scope: !7)
!33 = !DILocation(line: 40, column: 18, scope: !7)
!34 = !DILocation(line: 41, column: 26, scope: !7)
!35 = !DILocation(line: 31, column: 19, scope: !7)
!36 = !DILocation(line: 30, column: 19, scope: !7)
!37 = !DILocation(line: 43, column: 18, scope: !7)
!38 = !DILocation(line: 38, column: 18, scope: !7)
!39 = !DILocation(line: 46, column: 19, scope: !7)
!40 = !DILocation(line: 47, column: 20, scope: !7)
!41 = !DILocation(line: 48, column: 20, scope: !7)
!42 = !DILocation(line: 50, column: 20, scope: !7)
!43 = !DILocation(line: 52, column: 35, scope: !7)
!44 = !DILocation(line: 51, column: 20, scope: !7)
!45 = !DILocation(line: 53, column: 35, scope: !7)
!46 = !DILocation(line: 53, column: 46, scope: !7)
!47 = !DILocation(line: 53, column: 30, scope: !7)
!48 = !DILocation(line: 53, column: 40, scope: !7)
!49 = !DILocation(line: 53, column: 25, scope: !7)
!50 = !DILocation(line: 53, column: 58, scope: !7)
!51 = !DILocation(line: 53, column: 4, scope: !7)
