
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xczu5ev-sfvc784-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_fifo_512_32/axi_fifo_512_32.dcp' for cell 'u1_axi_fifo_512_512'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_512/fifo_64_512.dcp' for cell 'u1_fifo_64_512'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_256_256/fifo_256_256.dcp' for cell 'u2_axi_fifo_256_256'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_256/fifo_64_256.dcp' for cell 'u2_fifo_64_256'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_128_128/fifo_128_128.dcp' for cell 'u3_fifo_128_128'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_128/fifo_64_128.dcp' for cell 'u3_fifo_64_128'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_convert_512_64/axi_convert_512_64.dcp' for cell 'back_top/u1_axi_convert_512_64_output'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_convert_256_64/axi_convert_256_64.dcp' for cell 'back_top/u2_axi_convert_256_64_output'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_convert128_64/axi_convert128_64.dcp' for cell 'back_top/u3_axi_convert_128_64_output'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/ax4_convert/ax4_convert.dcp' for cell 'encoder/u1_axi_convert_512_32'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_convert_256_32/axi_convert_256_32.dcp' for cell 'encoder/u2_axi_convert_255_32'
INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_convert128_32/axi_convert128_32.dcp' for cell 'encoder/u3_axi_convert128_32'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 2142.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_512/fifo_64_512.xdc] for cell 'encoder/u1_fifo_64_512_out/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_512/fifo_64_512.xdc] for cell 'encoder/u1_fifo_64_512_out/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_512/fifo_64_512.xdc] for cell 'u1_fifo_64_512/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_512/fifo_64_512.xdc] for cell 'u1_fifo_64_512/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_256/fifo_64_256.xdc] for cell 'encoder/u2_fifo_64_256_out/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_256/fifo_64_256.xdc] for cell 'encoder/u2_fifo_64_256_out/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_256/fifo_64_256.xdc] for cell 'u2_fifo_64_256/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_256/fifo_64_256.xdc] for cell 'u2_fifo_64_256/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_128/fifo_64_128.xdc] for cell 'encoder/u3_fifo_64_128_out/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_128/fifo_64_128.xdc] for cell 'encoder/u3_fifo_64_128_out/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_128/fifo_64_128.xdc] for cell 'u3_fifo_64_128/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_64_128/fifo_64_128.xdc] for cell 'u3_fifo_64_128/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_fifo_512_32/axi_fifo_512_32.xdc] for cell 'encoder/axi_fifo_512_512/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_fifo_512_32/axi_fifo_512_32.xdc] for cell 'encoder/axi_fifo_512_512/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_fifo_512_32/axi_fifo_512_32.xdc] for cell 'u1_axi_fifo_512_512/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/axi_fifo_512_32/axi_fifo_512_32.xdc] for cell 'u1_axi_fifo_512_512/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_128_128/fifo_128_128.xdc] for cell 'encoder/axi_fifo_128_128/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_128_128/fifo_128_128.xdc] for cell 'encoder/axi_fifo_128_128/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_128_128/fifo_128_128.xdc] for cell 'u3_fifo_128_128/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_128_128/fifo_128_128.xdc] for cell 'u3_fifo_128_128/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_256_256/fifo_256_256.xdc] for cell 'encoder/axi_fifo_256_256/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_256_256/fifo_256_256.xdc] for cell 'encoder/axi_fifo_256_256/U0'
Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_256_256/fifo_256_256.xdc] for cell 'u2_axi_fifo_256_256/U0'
Finished Parsing XDC File [d:/fpga/uh_jls/encoder_top/encoder_top.gen/sources_1/ip/fifo_256_256/fifo_256_256.xdc] for cell 'u2_axi_fifo_256_256/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2310.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 71 instances
  RAM16X1S => RAM32X1S (RAMS32): 182 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 39 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2310.699 ; gain = 362.520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.730 ; gain = 24.031

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17e4e4ba7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2639.668 ; gain = 304.938

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_12
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_10
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_4
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[0] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[1] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_5
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_9
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[9] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_11
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_13
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_13
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_13
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_13
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_13
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_2
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_2
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[9] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_7
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_7
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[9] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_1
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_2
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_2
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[8] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[9] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_6
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[6] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_7
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[7] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_7
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u2_fifo_64_256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I5 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_3
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[3] is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[5] is driving LUT input pin I4 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/geqOp_carry_i_8
WARNING: [Opt 31-155] Driverless net u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/prog_full_thresh[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: u3_fifo_64_128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/ltOp_carry_i_3
INFO: [Common 17-14] Message 'Opt 31-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/d_q[0][8]_i_4 into driver instance encoder/u4_encode/d_q[0][8]_i_13, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/d_q[1][8]_i_4 into driver instance encoder/u4_encode/d_q[1][8]_i_13, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/d_q[2][8]_i_4 into driver instance encoder/u4_encode/d_q[2][8]_i_14, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/gen_regular_lanes[0].u_regular/b_Nn[5]_i_1 into driver instance encoder/u4_encode/gen_regular_lanes[0].u_regular/Nram_reg_0_15_0_0__9_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/gen_regular_lanes[4].u_regular/b_Nn[5]_i_1__0 into driver instance encoder/u4_encode/gen_regular_lanes[4].u_regular/Nram_reg_0_15_0_0__9_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/gen_regular_lanes[5].u_regular/b_Nn[5]_i_1__1 into driver instance encoder/u4_encode/gen_regular_lanes[5].u_regular/Nram_reg_0_15_0_0__9_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter encoder/u4_encode/gen_regular_lanes[8].u_regular/b_Nn[5]_i_1__2 into driver instance encoder/u4_encode/gen_regular_lanes[8].u_regular/Nram_reg_0_15_0_0__9_i_2__2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3660 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u2_axi_convert_256_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u3_axi_convert_128_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:encoder/u1_axi_convert_512_32/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:encoder/u2_axi_convert_255_32/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:encoder/u3_axi_convert128_32/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153dee802

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.176 ; gain = 0.273
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 184 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u2_axi_convert_256_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u3_axi_convert_128_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:encoder/u1_axi_convert_512_32/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:encoder/u2_axi_convert_255_32/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:encoder/u3_axi_convert128_32/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u1_axi_convert_512_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u3_axi_convert_128_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:back_top/u2_axi_convert_256_64_output/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last_reg
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e5ba255a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2966.176 ; gain = 0.273
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 75 cells
INFO: [Opt 31-1021] In phase Constant propagation, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e5c9a49b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.176 ; gain = 0.273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 344 cells
INFO: [Opt 31-1021] In phase Sweep, 354 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: e5c9a49b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.176 ; gain = 0.273
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e5c9a49b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.176 ; gain = 0.273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e5c9a49b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2966.176 ; gain = 0.273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             184  |                                             66  |
|  Constant propagation         |              37  |              75  |                                             66  |
|  Sweep                        |               0  |             344  |                                            354  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             99  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2966.176 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ef8c09b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2966.176 ; gain = 0.273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 54 BRAM(s) out of a total of 84 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 50 WE to EN ports
Number of BRAM Ports augmented: 54 newly gated: 50 Total Ports: 168
Ending PowerOpt Patch Enables Task | Checksum: 144b3d1fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3800.426 ; gain = 0.000
Ending Power Optimization Task | Checksum: 144b3d1fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 3800.426 ; gain = 834.250

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 144b3d1fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3800.426 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 3800.426 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11b647385

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3800.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 101 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 3800.426 ; gain = 1489.727
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 4642.094 ; gain = 841.668
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4683fabf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4642.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169794e28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 239e0e681

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 239e0e681

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 239e0e681

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a9dd2691

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b0b00b68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 18e6d86c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18e6d86c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18e6d86c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18097db6a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1bb2818a7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1ddd9f027

Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1fe5e56f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 1fe5e56f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1ac72757e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ab966875

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1ab966875

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ab966875

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ab966875

Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 4642.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b950c165

Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b950c165

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b950c165

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4642.094 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1660d8df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4642.094 ; gain = 0.000
Ending Placer Task | Checksum: 85f1d1b1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 102 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4642.094 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 102 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu5ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2403d45 ConstDB: 0 ShapeSum: 75f73b7c RouteDB: dba58f0
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.692 . Memory (MB): peak = 4642.094 ; gain = 0.000
Post Restoration Checksum: NetGraph: 271859dc NumContArr: c92c54a5 Constraints: 7ba042a4 Timing: 0
Phase 1 Build RT Design | Checksum: 16be4f125

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16be4f125

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16be4f125

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 12483e386

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12483e386

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4642.094 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 31975
  Number of Partially Routed Nets     = 5527
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14de9bd95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14de9bd95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 2a2791d7f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2a2791d7f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 4642.094 ; gain = 0.000
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 2a081a5b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7211
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 1d3677a19

Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 1d3677a19

Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1d3677a19

Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19b603ccf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19b603ccf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19b603ccf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b603ccf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 19b603ccf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 4642.094 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 19b603ccf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.27937 %
  Global Horizontal Routing Utilization  = 4.87686 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19b603ccf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b603ccf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:55 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19b603ccf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 19b603ccf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 4642.094 ; gain = 0.000

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 19b603ccf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 4642.094 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 103 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:07 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/fpga/uh_jls/encoder_top/encoder_top.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
104 Infos, 105 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4642.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 17:58:26 2023...
