

================================================================
== Vivado HLS Report for 'lab4_1'
================================================================
* Date:           Thu Jan  2 18:50:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab4_1
* Solution:       solution2
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.690|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    80|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      3|    166|    49|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    90|    -|
|Register         |        -|      -|    101|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      3|    267|   219|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      7|      1|     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |lab4_1_mul_32s_32bkb_U1  |lab4_1_mul_32s_32bkb  |        0|      3|  166|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      3|  166|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_return        |     +    |      0|  0|  39|          32|          32|
    |p_y              |     +    |      0|  0|  39|          32|          32|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  80|          65|          65|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |a_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm        |  27|          5|    1|          5|
    |c_blk_n          |   9|          2|    1|          2|
    |d_ap_vld_in_sig  |   9|          2|    1|          2|
    |d_ap_vld_preg    |   9|          2|    1|          2|
    |d_blk_n          |   9|          2|    1|          2|
    |d_in_sig         |   9|          2|   32|         64|
    |p_y_blk_n        |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  90|         19|   39|         81|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   4|   0|    4|          0|
    |c_read_reg_94    |  32|   0|   32|          0|
    |d_ap_vld_preg    |   1|   0|    1|          0|
    |d_preg           |  32|   0|   32|          0|
    |mul_ln3_reg_104  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 101|   0|  101|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    lab4_1    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    lab4_1    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    lab4_1    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    lab4_1    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    lab4_1    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    lab4_1    | return value |
|ap_return   | out |   32| ap_ctrl_hs |    lab4_1    | return value |
|a           |  in |   32|    ap_hs   |       a      |    scalar    |
|a_ap_vld    |  in |    1|    ap_hs   |       a      |    scalar    |
|a_ap_ack    | out |    1|    ap_hs   |       a      |    scalar    |
|b           |  in |   32|   ap_ack   |       b      |    scalar    |
|b_ap_ack    | out |    1|   ap_ack   |       b      |    scalar    |
|c           |  in |   32|    ap_hs   |       c      |    pointer   |
|c_ap_vld    |  in |    1|    ap_hs   |       c      |    pointer   |
|c_ap_ack    | out |    1|    ap_hs   |       c      |    pointer   |
|d           |  in |   32|   ap_vld   |       d      |    pointer   |
|d_ap_vld    |  in |    1|   ap_vld   |       d      |    pointer   |
|p_y         | out |   32|   ap_ack   |      p_y     |    pointer   |
|p_y_ap_ack  |  in |    1|   ap_ack   |      p_y     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

