
kounaijiai_2019.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033a4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800352c  0800352c  0001352c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800355c  0800355c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800355c  0800355c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800355c  0800355c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800355c  0800355c  0001355c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003560  08003560  00013560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  2000000c  08003570  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  08003570  000200d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e497  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b50  00000000  00000000  0002e4d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000970  00000000  00000000  00030028  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008b8  00000000  00000000  00030998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017b3a  00000000  00000000  00031250  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008ee1  00000000  00000000  00048d8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082a72  00000000  00000000  00051c6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d46dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002674  00000000  00000000  000d4758  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003514 	.word	0x08003514

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003514 	.word	0x08003514

080001c8 <SW1>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int SW1()
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
return 	HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_6);
 80001cc:	2140      	movs	r1, #64	; 0x40
 80001ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001d2:	f000 ffe9 	bl	80011a8 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
}
 80001d8:	4618      	mov	r0, r3
 80001da:	bd80      	pop	{r7, pc}

080001dc <SW2>:

int SW2()
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
return 	HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_5);
 80001e0:	2120      	movs	r1, #32
 80001e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001e6:	f000 ffdf 	bl	80011a8 <HAL_GPIO_ReadPin>
 80001ea:	4603      	mov	r3, r0
}
 80001ec:	4618      	mov	r0, r3
 80001ee:	bd80      	pop	{r7, pc}

080001f0 <SW4>:
{
return 	HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_3);
}

int SW4()
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	af00      	add	r7, sp, #0
return 	HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4);
 80001f4:	2110      	movs	r1, #16
 80001f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001fa:	f000 ffd5 	bl	80011a8 <HAL_GPIO_ReadPin>
 80001fe:	4603      	mov	r3, r0
}
 8000200:	4618      	mov	r0, r3
 8000202:	bd80      	pop	{r7, pc}

08000204 <SW6>:
{
return 	HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_7);
}

int SW6()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
return 	HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_0);
 8000208:	2101      	movs	r1, #1
 800020a:	4803      	ldr	r0, [pc, #12]	; (8000218 <SW6+0x14>)
 800020c:	f000 ffcc 	bl	80011a8 <HAL_GPIO_ReadPin>
 8000210:	4603      	mov	r3, r0
}
 8000212:	4618      	mov	r0, r3
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	48000400 	.word	0x48000400

0800021c <SW7>:

int SW7()
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
return 	HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12);
 8000220:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000224:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000228:	f000 ffbe 	bl	80011a8 <HAL_GPIO_ReadPin>
 800022c:	4603      	mov	r3, r0
}
 800022e:	4618      	mov	r0, r3
 8000230:	bd80      	pop	{r7, pc}
	...

08000234 <SW8>:

int SW8()
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
return 	HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1);
 8000238:	2102      	movs	r1, #2
 800023a:	4803      	ldr	r0, [pc, #12]	; (8000248 <SW8+0x14>)
 800023c:	f000 ffb4 	bl	80011a8 <HAL_GPIO_ReadPin>
 8000240:	4603      	mov	r3, r0
}
 8000242:	4618      	mov	r0, r3
 8000244:	bd80      	pop	{r7, pc}
 8000246:	bf00      	nop
 8000248:	48000400 	.word	0x48000400

0800024c <motor1>:

void motor1(int dire,int duty)//右モーター
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
 8000254:	6039      	str	r1, [r7, #0]
	if(dire==0){
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d116      	bne.n	800028a <motor1+0x3e>
		sConfigOC.Pulse = duty;
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	4a27      	ldr	r2, [pc, #156]	; (80002fc <motor1+0xb0>)
 8000260:	6053      	str	r3, [r2, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000262:	2200      	movs	r2, #0
 8000264:	4925      	ldr	r1, [pc, #148]	; (80002fc <motor1+0xb0>)
 8000266:	4826      	ldr	r0, [pc, #152]	; (8000300 <motor1+0xb4>)
 8000268:	f002 fe7a 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d001      	beq.n	8000276 <motor1+0x2a>
		 {
		 Error_Handler();
 8000272:	f000 fb49 	bl	8000908 <Error_Handler>
		 }
		if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8000276:	2100      	movs	r1, #0
 8000278:	4821      	ldr	r0, [pc, #132]	; (8000300 <motor1+0xb4>)
 800027a:	f002 fa07 	bl	800268c <HAL_TIM_PWM_Start>
 800027e:	4603      	mov	r3, r0
 8000280:	2b00      	cmp	r3, #0
 8000282:	d036      	beq.n	80002f2 <motor1+0xa6>
				   					{
				   						Error_Handler();
 8000284:	f000 fb40 	bl	8000908 <Error_Handler>
		 {
		 Error_Handler();
		 }
			}

}
 8000288:	e033      	b.n	80002f2 <motor1+0xa6>
	else if (dire==1){
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2b01      	cmp	r3, #1
 800028e:	d116      	bne.n	80002be <motor1+0x72>
		sConfigOC.Pulse = duty;
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	4a1a      	ldr	r2, [pc, #104]	; (80002fc <motor1+0xb0>)
 8000294:	6053      	str	r3, [r2, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000296:	2204      	movs	r2, #4
 8000298:	4918      	ldr	r1, [pc, #96]	; (80002fc <motor1+0xb0>)
 800029a:	4819      	ldr	r0, [pc, #100]	; (8000300 <motor1+0xb4>)
 800029c:	f002 fe60 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <motor1+0x5e>
		 Error_Handler();
 80002a6:	f000 fb2f 	bl	8000908 <Error_Handler>
			   		if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
 80002aa:	2104      	movs	r1, #4
 80002ac:	4814      	ldr	r0, [pc, #80]	; (8000300 <motor1+0xb4>)
 80002ae:	f002 f9ed 	bl	800268c <HAL_TIM_PWM_Start>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d01c      	beq.n	80002f2 <motor1+0xa6>
			   							Error_Handler();
 80002b8:	f000 fb26 	bl	8000908 <Error_Handler>
}
 80002bc:	e019      	b.n	80002f2 <motor1+0xa6>
	else if(dire==2)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2b02      	cmp	r3, #2
 80002c2:	d116      	bne.n	80002f2 <motor1+0xa6>
		sConfigOC.Pulse = 0;
 80002c4:	4b0d      	ldr	r3, [pc, #52]	; (80002fc <motor1+0xb0>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	605a      	str	r2, [r3, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80002ca:	2200      	movs	r2, #0
 80002cc:	490b      	ldr	r1, [pc, #44]	; (80002fc <motor1+0xb0>)
 80002ce:	480c      	ldr	r0, [pc, #48]	; (8000300 <motor1+0xb4>)
 80002d0:	f002 fe46 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <motor1+0x92>
		 Error_Handler();
 80002da:	f000 fb15 	bl	8000908 <Error_Handler>
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80002de:	2200      	movs	r2, #0
 80002e0:	4906      	ldr	r1, [pc, #24]	; (80002fc <motor1+0xb0>)
 80002e2:	4807      	ldr	r0, [pc, #28]	; (8000300 <motor1+0xb4>)
 80002e4:	f002 fe3c 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <motor1+0xa6>
		 Error_Handler();
 80002ee:	f000 fb0b 	bl	8000908 <Error_Handler>
}
 80002f2:	bf00      	nop
 80002f4:	3708      	adds	r7, #8
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	20000034 	.word	0x20000034
 8000300:	20000050 	.word	0x20000050

08000304 <motor2>:
void motor2(int dire,int duty)//右モーター
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]
	if(dire==0){
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d116      	bne.n	8000342 <motor2+0x3e>
		sConfigOC.Pulse = duty;
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	4a27      	ldr	r2, [pc, #156]	; (80003b4 <motor2+0xb0>)
 8000318:	6053      	str	r3, [r2, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800031a:	2200      	movs	r2, #0
 800031c:	4925      	ldr	r1, [pc, #148]	; (80003b4 <motor2+0xb0>)
 800031e:	4826      	ldr	r0, [pc, #152]	; (80003b8 <motor2+0xb4>)
 8000320:	f002 fe1e 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <motor2+0x2a>
		 {
		 Error_Handler();
 800032a:	f000 faed 	bl	8000908 <Error_Handler>
		 }
		if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 800032e:	2100      	movs	r1, #0
 8000330:	4822      	ldr	r0, [pc, #136]	; (80003bc <motor2+0xb8>)
 8000332:	f002 f9ab 	bl	800268c <HAL_TIM_PWM_Start>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d036      	beq.n	80003aa <motor2+0xa6>
				   					{
				   						Error_Handler();
 800033c:	f000 fae4 	bl	8000908 <Error_Handler>
		 {
		 Error_Handler();
		 }
			}

}
 8000340:	e033      	b.n	80003aa <motor2+0xa6>
	else if (dire==1){
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d116      	bne.n	8000376 <motor2+0x72>
		sConfigOC.Pulse = duty;
 8000348:	683b      	ldr	r3, [r7, #0]
 800034a:	4a1a      	ldr	r2, [pc, #104]	; (80003b4 <motor2+0xb0>)
 800034c:	6053      	str	r3, [r2, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800034e:	2204      	movs	r2, #4
 8000350:	4918      	ldr	r1, [pc, #96]	; (80003b4 <motor2+0xb0>)
 8000352:	4819      	ldr	r0, [pc, #100]	; (80003b8 <motor2+0xb4>)
 8000354:	f002 fe04 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <motor2+0x5e>
		 Error_Handler();
 800035e:	f000 fad3 	bl	8000908 <Error_Handler>
			   		if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
 8000362:	2104      	movs	r1, #4
 8000364:	4815      	ldr	r0, [pc, #84]	; (80003bc <motor2+0xb8>)
 8000366:	f002 f991 	bl	800268c <HAL_TIM_PWM_Start>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d01c      	beq.n	80003aa <motor2+0xa6>
			   							Error_Handler();
 8000370:	f000 faca 	bl	8000908 <Error_Handler>
}
 8000374:	e019      	b.n	80003aa <motor2+0xa6>
	else if(dire==2)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	2b02      	cmp	r3, #2
 800037a:	d116      	bne.n	80003aa <motor2+0xa6>
		sConfigOC.Pulse = 0;
 800037c:	4b0d      	ldr	r3, [pc, #52]	; (80003b4 <motor2+0xb0>)
 800037e:	2200      	movs	r2, #0
 8000380:	605a      	str	r2, [r3, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000382:	2200      	movs	r2, #0
 8000384:	490b      	ldr	r1, [pc, #44]	; (80003b4 <motor2+0xb0>)
 8000386:	480c      	ldr	r0, [pc, #48]	; (80003b8 <motor2+0xb4>)
 8000388:	f002 fdea 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <motor2+0x92>
		 Error_Handler();
 8000392:	f000 fab9 	bl	8000908 <Error_Handler>
		 if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000396:	2200      	movs	r2, #0
 8000398:	4906      	ldr	r1, [pc, #24]	; (80003b4 <motor2+0xb0>)
 800039a:	4807      	ldr	r0, [pc, #28]	; (80003b8 <motor2+0xb4>)
 800039c:	f002 fde0 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <motor2+0xa6>
		 Error_Handler();
 80003a6:	f000 faaf 	bl	8000908 <Error_Handler>
}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000034 	.word	0x20000034
 80003b8:	20000090 	.word	0x20000090
 80003bc:	20000050 	.word	0x20000050

080003c0 <motor3>:
void motor3(int dire,int duty)//右モーター
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	6039      	str	r1, [r7, #0]
	sConfigOC.Pulse = duty;
 80003ca:	683b      	ldr	r3, [r7, #0]
 80003cc:	4a28      	ldr	r2, [pc, #160]	; (8000470 <motor3+0xb0>)
 80003ce:	6053      	str	r3, [r2, #4]
	if(dire==0){
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d113      	bne.n	80003fe <motor3+0x3e>
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80003d6:	2208      	movs	r2, #8
 80003d8:	4925      	ldr	r1, [pc, #148]	; (8000470 <motor3+0xb0>)
 80003da:	4826      	ldr	r0, [pc, #152]	; (8000474 <motor3+0xb4>)
 80003dc:	f002 fdc0 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <motor3+0x2a>
		 {
		 Error_Handler();
 80003e6:	f000 fa8f 	bl	8000908 <Error_Handler>
		 }
		if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK)
 80003ea:	2108      	movs	r1, #8
 80003ec:	4821      	ldr	r0, [pc, #132]	; (8000474 <motor3+0xb4>)
 80003ee:	f002 f94d 	bl	800268c <HAL_TIM_PWM_Start>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d036      	beq.n	8000466 <motor3+0xa6>
				   					{
				   						Error_Handler();
 80003f8:	f000 fa86 	bl	8000908 <Error_Handler>
		 {
		 Error_Handler();
		 }
			}

}
 80003fc:	e033      	b.n	8000466 <motor3+0xa6>
	else if (dire==1){
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d116      	bne.n	8000432 <motor3+0x72>
		sConfigOC.Pulse = duty;
 8000404:	683b      	ldr	r3, [r7, #0]
 8000406:	4a1a      	ldr	r2, [pc, #104]	; (8000470 <motor3+0xb0>)
 8000408:	6053      	str	r3, [r2, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800040a:	220c      	movs	r2, #12
 800040c:	4918      	ldr	r1, [pc, #96]	; (8000470 <motor3+0xb0>)
 800040e:	4819      	ldr	r0, [pc, #100]	; (8000474 <motor3+0xb4>)
 8000410:	f002 fda6 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <motor3+0x5e>
		 Error_Handler();
 800041a:	f000 fa75 	bl	8000908 <Error_Handler>
			   		if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4) != HAL_OK)
 800041e:	210c      	movs	r1, #12
 8000420:	4814      	ldr	r0, [pc, #80]	; (8000474 <motor3+0xb4>)
 8000422:	f002 f933 	bl	800268c <HAL_TIM_PWM_Start>
 8000426:	4603      	mov	r3, r0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d01c      	beq.n	8000466 <motor3+0xa6>
			   							Error_Handler();
 800042c:	f000 fa6c 	bl	8000908 <Error_Handler>
}
 8000430:	e019      	b.n	8000466 <motor3+0xa6>
	else if(dire==2)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2b02      	cmp	r3, #2
 8000436:	d116      	bne.n	8000466 <motor3+0xa6>
		sConfigOC.Pulse = 0;
 8000438:	4b0d      	ldr	r3, [pc, #52]	; (8000470 <motor3+0xb0>)
 800043a:	2200      	movs	r2, #0
 800043c:	605a      	str	r2, [r3, #4]
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800043e:	2208      	movs	r2, #8
 8000440:	490b      	ldr	r1, [pc, #44]	; (8000470 <motor3+0xb0>)
 8000442:	480c      	ldr	r0, [pc, #48]	; (8000474 <motor3+0xb4>)
 8000444:	f002 fd8c 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <motor3+0x92>
		 Error_Handler();
 800044e:	f000 fa5b 	bl	8000908 <Error_Handler>
		 if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000452:	220c      	movs	r2, #12
 8000454:	4906      	ldr	r1, [pc, #24]	; (8000470 <motor3+0xb0>)
 8000456:	4807      	ldr	r0, [pc, #28]	; (8000474 <motor3+0xb4>)
 8000458:	f002 fd82 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <motor3+0xa6>
		 Error_Handler();
 8000462:	f000 fa51 	bl	8000908 <Error_Handler>
}
 8000466:	bf00      	nop
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	20000034 	.word	0x20000034
 8000474:	20000050 	.word	0x20000050

08000478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800047c:	f000 fbb0 	bl	8000be0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000480:	f000 f852 	bl	8000528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000484:	f000 f9ee 	bl	8000864 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000488:	f000 f8a6 	bl	80005d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800048c:	f000 f968 	bl	8000760 <MX_TIM2_Init>
	 HAL_Delay(1000);
*/
	 //motor1の挙動 �?右


	 	  if(SW4()==0)
 8000490:	f7ff feae 	bl	80001f0 <SW4>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d104      	bne.n	80004a4 <main+0x2c>
	 	  	  {
	 	  		  //printf("sw4\n");
	 	  		 motor1(1,40);
 800049a:	2128      	movs	r1, #40	; 0x28
 800049c:	2001      	movs	r0, #1
 800049e:	f7ff fed5 	bl	800024c <motor1>
 80004a2:	e00d      	b.n	80004c0 <main+0x48>
	 	  	  }
	 	  	  else if(SW2()==0)
 80004a4:	f7ff fe9a 	bl	80001dc <SW2>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d104      	bne.n	80004b8 <main+0x40>
	 	  	 	  {
	 	  	 		//  printf("sw2\n");
	 	  	 		  motor1(0,40);
 80004ae:	2128      	movs	r1, #40	; 0x28
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff fecb 	bl	800024c <motor1>
 80004b6:	e003      	b.n	80004c0 <main+0x48>
	 	  	 	  }
	 	  	  else
	 	  	  {
	 	  		  motor1(2,0);
 80004b8:	2100      	movs	r1, #0
 80004ba:	2002      	movs	r0, #2
 80004bc:	f7ff fec6 	bl	800024c <motor1>
	 	  	  }


	 	  	//motor3挙動 左
	 	  	   if(SW8()==0)
 80004c0:	f7ff feb8 	bl	8000234 <SW8>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d104      	bne.n	80004d4 <main+0x5c>
	 	  	  {

	 	  		  motor3(1,30);
 80004ca:	211e      	movs	r1, #30
 80004cc:	2001      	movs	r0, #1
 80004ce:	f7ff ff77 	bl	80003c0 <motor3>
 80004d2:	e00d      	b.n	80004f0 <main+0x78>
	 	  	  }

	 	  	   else if(SW6()==0)
 80004d4:	f7ff fe96 	bl	8000204 <SW6>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d104      	bne.n	80004e8 <main+0x70>
	 	  	 	  {
	 	  	 		  motor3(0,30);
 80004de:	211e      	movs	r1, #30
 80004e0:	2000      	movs	r0, #0
 80004e2:	f7ff ff6d 	bl	80003c0 <motor3>
 80004e6:	e003      	b.n	80004f0 <main+0x78>
	 	  	 	  }
	 	  	   else{
	 	  		   motor3(2,0);
 80004e8:	2100      	movs	r1, #0
 80004ea:	2002      	movs	r0, #2
 80004ec:	f7ff ff68 	bl	80003c0 <motor3>
	 	  	   }

	 	  	//motor2挙動 a-m
	 	  	   if(SW1()==0)
 80004f0:	f7ff fe6a 	bl	80001c8 <SW1>
 80004f4:	4603      	mov	r3, r0
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d104      	bne.n	8000504 <main+0x8c>
	 	  	  {
	 	  		motor2(1,15);
 80004fa:	210f      	movs	r1, #15
 80004fc:	2001      	movs	r0, #1
 80004fe:	f7ff ff01 	bl	8000304 <motor2>
 8000502:	e00d      	b.n	8000520 <main+0xa8>
	 	  	  }

	 	  	   else if(SW7()==0)
 8000504:	f7ff fe8a 	bl	800021c <SW7>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d104      	bne.n	8000518 <main+0xa0>
	 	  	  {
	 	  		  motor2(0,15);
 800050e:	210f      	movs	r1, #15
 8000510:	2000      	movs	r0, #0
 8000512:	f7ff fef7 	bl	8000304 <motor2>
 8000516:	e003      	b.n	8000520 <main+0xa8>
	 	  	  }
	 	  	   else{
	 	  		   motor2(2,0);
 8000518:	2100      	movs	r1, #0
 800051a:	2002      	movs	r0, #2
 800051c:	f7ff fef2 	bl	8000304 <motor2>
	 	  	   }

	 	  HAL_Delay(10);
 8000520:	200a      	movs	r0, #10
 8000522:	f000 fbc3 	bl	8000cac <HAL_Delay>
	 	  if(SW4()==0)
 8000526:	e7b3      	b.n	8000490 <main+0x18>

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b096      	sub	sp, #88	; 0x58
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000532:	2228      	movs	r2, #40	; 0x28
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f002 ffe4 	bl	8003504 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053c:	f107 031c 	add.w	r3, r7, #28
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]
 800055a:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800055c:	2302      	movs	r3, #2
 800055e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000560:	2301      	movs	r3, #1
 8000562:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000564:	2310      	movs	r3, #16
 8000566:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000568:	2302      	movs	r3, #2
 800056a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800056c:	2300      	movs	r3, #0
 800056e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000570:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000574:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000576:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800057a:	4618      	mov	r0, r3
 800057c:	f000 fe2c 	bl	80011d8 <HAL_RCC_OscConfig>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000586:	f000 f9bf 	bl	8000908 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058a:	230f      	movs	r3, #15
 800058c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800058e:	2302      	movs	r3, #2
 8000590:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000596:	2300      	movs	r3, #0
 8000598:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800059a:	2300      	movs	r3, #0
 800059c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800059e:	f107 031c 	add.w	r3, r7, #28
 80005a2:	2100      	movs	r1, #0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f001 fd05 	bl	8001fb4 <HAL_RCC_ClockConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005b0:	f000 f9aa 	bl	8000908 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 80005b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	4618      	mov	r0, r3
 80005c2:	f001 fedd 	bl	8002380 <HAL_RCCEx_PeriphCLKConfig>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80005cc:	f000 f99c 	bl	8000908 <Error_Handler>
  }
}
 80005d0:	bf00      	nop
 80005d2:	3758      	adds	r7, #88	; 0x58
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b090      	sub	sp, #64	; 0x40
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	222c      	movs	r2, #44	; 0x2c
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f002 ff86 	bl	8003504 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80005f8:	4b55      	ldr	r3, [pc, #340]	; (8000750 <MX_TIM1_Init+0x178>)
 80005fa:	4a56      	ldr	r2, [pc, #344]	; (8000754 <MX_TIM1_Init+0x17c>)
 80005fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 80005fe:	4b54      	ldr	r3, [pc, #336]	; (8000750 <MX_TIM1_Init+0x178>)
 8000600:	220f      	movs	r2, #15
 8000602:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000604:	4b52      	ldr	r3, [pc, #328]	; (8000750 <MX_TIM1_Init+0x178>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800060a:	4b51      	ldr	r3, [pc, #324]	; (8000750 <MX_TIM1_Init+0x178>)
 800060c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000610:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000612:	4b4f      	ldr	r3, [pc, #316]	; (8000750 <MX_TIM1_Init+0x178>)
 8000614:	2200      	movs	r2, #0
 8000616:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000618:	4b4d      	ldr	r3, [pc, #308]	; (8000750 <MX_TIM1_Init+0x178>)
 800061a:	2200      	movs	r2, #0
 800061c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800061e:	4b4c      	ldr	r3, [pc, #304]	; (8000750 <MX_TIM1_Init+0x178>)
 8000620:	2200      	movs	r2, #0
 8000622:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000624:	484a      	ldr	r0, [pc, #296]	; (8000750 <MX_TIM1_Init+0x178>)
 8000626:	f001 ffd1 	bl	80025cc <HAL_TIM_Base_Init>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000630:	f000 f96a 	bl	8000908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000638:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800063a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800063e:	4619      	mov	r1, r3
 8000640:	4843      	ldr	r0, [pc, #268]	; (8000750 <MX_TIM1_Init+0x178>)
 8000642:	f002 f865 	bl	8002710 <HAL_TIM_ConfigClockSource>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800064c:	f000 f95c 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000650:	483f      	ldr	r0, [pc, #252]	; (8000750 <MX_TIM1_Init+0x178>)
 8000652:	f001 ffe6 	bl	8002622 <HAL_TIM_PWM_Init>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800065c:	f000 f954 	bl	8000908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000660:	4b3d      	ldr	r3, [pc, #244]	; (8000758 <MX_TIM1_Init+0x180>)
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000666:	4b3c      	ldr	r3, [pc, #240]	; (8000758 <MX_TIM1_Init+0x180>)
 8000668:	2200      	movs	r2, #0
 800066a:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800066c:	4b3a      	ldr	r3, [pc, #232]	; (8000758 <MX_TIM1_Init+0x180>)
 800066e:	2200      	movs	r2, #0
 8000670:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000672:	4939      	ldr	r1, [pc, #228]	; (8000758 <MX_TIM1_Init+0x180>)
 8000674:	4836      	ldr	r0, [pc, #216]	; (8000750 <MX_TIM1_Init+0x178>)
 8000676:	f002 fd8b 	bl	8003190 <HAL_TIMEx_MasterConfigSynchronization>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000680:	f000 f942 	bl	8000908 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000684:	4b35      	ldr	r3, [pc, #212]	; (800075c <MX_TIM1_Init+0x184>)
 8000686:	2260      	movs	r2, #96	; 0x60
 8000688:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800068a:	4b34      	ldr	r3, [pc, #208]	; (800075c <MX_TIM1_Init+0x184>)
 800068c:	2200      	movs	r2, #0
 800068e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000690:	4b32      	ldr	r3, [pc, #200]	; (800075c <MX_TIM1_Init+0x184>)
 8000692:	2200      	movs	r2, #0
 8000694:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000696:	4b31      	ldr	r3, [pc, #196]	; (800075c <MX_TIM1_Init+0x184>)
 8000698:	2200      	movs	r2, #0
 800069a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800069c:	4b2f      	ldr	r3, [pc, #188]	; (800075c <MX_TIM1_Init+0x184>)
 800069e:	2200      	movs	r2, #0
 80006a0:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80006a2:	4b2e      	ldr	r3, [pc, #184]	; (800075c <MX_TIM1_Init+0x184>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80006a8:	4b2c      	ldr	r3, [pc, #176]	; (800075c <MX_TIM1_Init+0x184>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006ae:	2200      	movs	r2, #0
 80006b0:	492a      	ldr	r1, [pc, #168]	; (800075c <MX_TIM1_Init+0x184>)
 80006b2:	4827      	ldr	r0, [pc, #156]	; (8000750 <MX_TIM1_Init+0x178>)
 80006b4:	f002 fc54 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_TIM1_Init+0xea>
  {
    Error_Handler();
 80006be:	f000 f923 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006c2:	2204      	movs	r2, #4
 80006c4:	4925      	ldr	r1, [pc, #148]	; (800075c <MX_TIM1_Init+0x184>)
 80006c6:	4822      	ldr	r0, [pc, #136]	; (8000750 <MX_TIM1_Init+0x178>)
 80006c8:	f002 fc4a 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80006d2:	f000 f919 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006d6:	2208      	movs	r2, #8
 80006d8:	4920      	ldr	r1, [pc, #128]	; (800075c <MX_TIM1_Init+0x184>)
 80006da:	481d      	ldr	r0, [pc, #116]	; (8000750 <MX_TIM1_Init+0x178>)
 80006dc:	f002 fc40 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80006e6:	f000 f90f 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80006ea:	220c      	movs	r2, #12
 80006ec:	491b      	ldr	r1, [pc, #108]	; (800075c <MX_TIM1_Init+0x184>)
 80006ee:	4818      	ldr	r0, [pc, #96]	; (8000750 <MX_TIM1_Init+0x178>)
 80006f0:	f002 fc36 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80006fa:	f000 f905 	bl	8000908 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000712:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000716:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800071c:	2300      	movs	r3, #0
 800071e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000720:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000724:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800072a:	2300      	movs	r3, #0
 800072c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	4619      	mov	r1, r3
 8000732:	4807      	ldr	r0, [pc, #28]	; (8000750 <MX_TIM1_Init+0x178>)
 8000734:	f002 fd7a 	bl	800322c <HAL_TIMEx_ConfigBreakDeadTime>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 800073e:	f000 f8e3 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000742:	4803      	ldr	r0, [pc, #12]	; (8000750 <MX_TIM1_Init+0x178>)
 8000744:	f000 f93e 	bl	80009c4 <HAL_TIM_MspPostInit>

}
 8000748:	bf00      	nop
 800074a:	3740      	adds	r7, #64	; 0x40
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000050 	.word	0x20000050
 8000754:	40012c00 	.word	0x40012c00
 8000758:	20000028 	.word	0x20000028
 800075c:	20000034 	.word	0x20000034

08000760 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08e      	sub	sp, #56	; 0x38
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000766:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000774:	f107 031c 	add.w	r3, r7, #28
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000780:	463b      	mov	r3, r7
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
 800078e:	615a      	str	r2, [r3, #20]
 8000790:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000792:	4b33      	ldr	r3, [pc, #204]	; (8000860 <MX_TIM2_Init+0x100>)
 8000794:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000798:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 800079a:	4b31      	ldr	r3, [pc, #196]	; (8000860 <MX_TIM2_Init+0x100>)
 800079c:	220f      	movs	r2, #15
 800079e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a0:	4b2f      	ldr	r3, [pc, #188]	; (8000860 <MX_TIM2_Init+0x100>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80007a6:	4b2e      	ldr	r3, [pc, #184]	; (8000860 <MX_TIM2_Init+0x100>)
 80007a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ae:	4b2c      	ldr	r3, [pc, #176]	; (8000860 <MX_TIM2_Init+0x100>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007b4:	4b2a      	ldr	r3, [pc, #168]	; (8000860 <MX_TIM2_Init+0x100>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007ba:	4829      	ldr	r0, [pc, #164]	; (8000860 <MX_TIM2_Init+0x100>)
 80007bc:	f001 ff06 	bl	80025cc <HAL_TIM_Base_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80007c6:	f000 f89f 	bl	8000908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007d4:	4619      	mov	r1, r3
 80007d6:	4822      	ldr	r0, [pc, #136]	; (8000860 <MX_TIM2_Init+0x100>)
 80007d8:	f001 ff9a 	bl	8002710 <HAL_TIM_ConfigClockSource>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80007e2:	f000 f891 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80007e6:	481e      	ldr	r0, [pc, #120]	; (8000860 <MX_TIM2_Init+0x100>)
 80007e8:	f001 ff1b 	bl	8002622 <HAL_TIM_PWM_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80007f2:	f000 f889 	bl	8000908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007f6:	2300      	movs	r3, #0
 80007f8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	4619      	mov	r1, r3
 8000804:	4816      	ldr	r0, [pc, #88]	; (8000860 <MX_TIM2_Init+0x100>)
 8000806:	f002 fcc3 	bl	8003190 <HAL_TIMEx_MasterConfigSynchronization>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000810:	f000 f87a 	bl	8000908 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000814:	2360      	movs	r3, #96	; 0x60
 8000816:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800081c:	2300      	movs	r3, #0
 800081e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000824:	463b      	mov	r3, r7
 8000826:	2200      	movs	r2, #0
 8000828:	4619      	mov	r1, r3
 800082a:	480d      	ldr	r0, [pc, #52]	; (8000860 <MX_TIM2_Init+0x100>)
 800082c:	f002 fb98 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000836:	f000 f867 	bl	8000908 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800083a:	463b      	mov	r3, r7
 800083c:	2204      	movs	r2, #4
 800083e:	4619      	mov	r1, r3
 8000840:	4807      	ldr	r0, [pc, #28]	; (8000860 <MX_TIM2_Init+0x100>)
 8000842:	f002 fb8d 	bl	8002f60 <HAL_TIM_PWM_ConfigChannel>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800084c:	f000 f85c 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000850:	4803      	ldr	r0, [pc, #12]	; (8000860 <MX_TIM2_Init+0x100>)
 8000852:	f000 f8b7 	bl	80009c4 <HAL_TIM_MspPostInit>

}
 8000856:	bf00      	nop
 8000858:	3738      	adds	r7, #56	; 0x38
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20000090 	.word	0x20000090

08000864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086a:	f107 030c 	add.w	r3, r7, #12
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
 8000878:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800087a:	4b21      	ldr	r3, [pc, #132]	; (8000900 <MX_GPIO_Init+0x9c>)
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	4a20      	ldr	r2, [pc, #128]	; (8000900 <MX_GPIO_Init+0x9c>)
 8000880:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000884:	6153      	str	r3, [r2, #20]
 8000886:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <MX_GPIO_Init+0x9c>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <MX_GPIO_Init+0x9c>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	4a1a      	ldr	r2, [pc, #104]	; (8000900 <MX_GPIO_Init+0x9c>)
 8000898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800089c:	6153      	str	r3, [r2, #20]
 800089e:	4b18      	ldr	r3, [pc, #96]	; (8000900 <MX_GPIO_Init+0x9c>)
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <MX_GPIO_Init+0x9c>)
 80008ac:	695b      	ldr	r3, [r3, #20]
 80008ae:	4a14      	ldr	r2, [pc, #80]	; (8000900 <MX_GPIO_Init+0x9c>)
 80008b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008b4:	6153      	str	r3, [r2, #20]
 80008b6:	4b12      	ldr	r3, [pc, #72]	; (8000900 <MX_GPIO_Init+0x9c>)
 80008b8:	695b      	ldr	r3, [r3, #20]
 80008ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PA3 PA4 PA5 PA6 
                           PA7 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80008c2:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80008c6:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_7|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	2300      	movs	r3, #0
 80008ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	f107 030c 	add.w	r3, r7, #12
 80008d4:	4619      	mov	r1, r3
 80008d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008da:	f000 faef 	bl	8000ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80008de:	2303      	movs	r3, #3
 80008e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e2:	2300      	movs	r3, #0
 80008e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ea:	f107 030c 	add.w	r3, r7, #12
 80008ee:	4619      	mov	r1, r3
 80008f0:	4804      	ldr	r0, [pc, #16]	; (8000904 <MX_GPIO_Init+0xa0>)
 80008f2:	f000 fae3 	bl	8000ebc <HAL_GPIO_Init>

}
 80008f6:	bf00      	nop
 80008f8:	3720      	adds	r7, #32
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000
 8000904:	48000400 	.word	0x48000400

08000908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
	...

08000918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	; (800095c <HAL_MspInit+0x44>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	4a0e      	ldr	r2, [pc, #56]	; (800095c <HAL_MspInit+0x44>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6193      	str	r3, [r2, #24]
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <HAL_MspInit+0x44>)
 800092c:	699b      	ldr	r3, [r3, #24]
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <HAL_MspInit+0x44>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	4a08      	ldr	r2, [pc, #32]	; (800095c <HAL_MspInit+0x44>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000940:	61d3      	str	r3, [r2, #28]
 8000942:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_MspInit+0x44>)
 8000944:	69db      	ldr	r3, [r3, #28]
 8000946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	bf00      	nop
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a13      	ldr	r2, [pc, #76]	; (80009bc <HAL_TIM_Base_MspInit+0x5c>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d10c      	bne.n	800098c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000972:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <HAL_TIM_Base_MspInit+0x60>)
 8000974:	699b      	ldr	r3, [r3, #24]
 8000976:	4a12      	ldr	r2, [pc, #72]	; (80009c0 <HAL_TIM_Base_MspInit+0x60>)
 8000978:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800097c:	6193      	str	r3, [r2, #24]
 800097e:	4b10      	ldr	r3, [pc, #64]	; (80009c0 <HAL_TIM_Base_MspInit+0x60>)
 8000980:	699b      	ldr	r3, [r3, #24]
 8000982:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800098a:	e010      	b.n	80009ae <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000994:	d10b      	bne.n	80009ae <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000996:	4b0a      	ldr	r3, [pc, #40]	; (80009c0 <HAL_TIM_Base_MspInit+0x60>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	4a09      	ldr	r2, [pc, #36]	; (80009c0 <HAL_TIM_Base_MspInit+0x60>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	61d3      	str	r3, [r2, #28]
 80009a2:	4b07      	ldr	r3, [pc, #28]	; (80009c0 <HAL_TIM_Base_MspInit+0x60>)
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
}
 80009ae:	bf00      	nop
 80009b0:	3714      	adds	r7, #20
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40012c00 	.word	0x40012c00
 80009c0:	40021000 	.word	0x40021000

080009c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b08a      	sub	sp, #40	; 0x28
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a2c      	ldr	r2, [pc, #176]	; (8000a94 <HAL_TIM_MspPostInit+0xd0>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d130      	bne.n	8000a48 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e6:	4b2c      	ldr	r3, [pc, #176]	; (8000a98 <HAL_TIM_MspPostInit+0xd4>)
 80009e8:	695b      	ldr	r3, [r3, #20]
 80009ea:	4a2b      	ldr	r2, [pc, #172]	; (8000a98 <HAL_TIM_MspPostInit+0xd4>)
 80009ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f0:	6153      	str	r3, [r2, #20]
 80009f2:	4b29      	ldr	r3, [pc, #164]	; (8000a98 <HAL_TIM_MspPostInit+0xd4>)
 80009f4:	695b      	ldr	r3, [r3, #20]
 80009f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fa:	613b      	str	r3, [r7, #16]
 80009fc:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80009fe:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a04:	2302      	movs	r3, #2
 8000a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000a10:	2306      	movs	r3, #6
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a1e:	f000 fa4d 	bl	8000ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a22:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8000a34:	230b      	movs	r3, #11
 8000a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a42:	f000 fa3b 	bl	8000ebc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a46:	e021      	b.n	8000a8c <HAL_TIM_MspPostInit+0xc8>
  else if(htim->Instance==TIM2)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a50:	d11c      	bne.n	8000a8c <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <HAL_TIM_MspPostInit+0xd4>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	4a10      	ldr	r2, [pc, #64]	; (8000a98 <HAL_TIM_MspPostInit+0xd4>)
 8000a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a5c:	6153      	str	r3, [r2, #20]
 8000a5e:	4b0e      	ldr	r3, [pc, #56]	; (8000a98 <HAL_TIM_MspPostInit+0xd4>)
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4619      	mov	r1, r3
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a88:	f000 fa18 	bl	8000ebc <HAL_GPIO_Init>
}
 8000a8c:	bf00      	nop
 8000a8e:	3728      	adds	r7, #40	; 0x28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40012c00 	.word	0x40012c00
 8000a98:	40021000 	.word	0x40021000

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aae:	e7fe      	b.n	8000aae <HardFault_Handler+0x4>

08000ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <MemManage_Handler+0x4>

08000ab6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af0:	f000 f8bc 	bl	8000c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000afc:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <SystemInit+0x84>)
 8000afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b02:	4a1e      	ldr	r2, [pc, #120]	; (8000b7c <SystemInit+0x84>)
 8000b04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000b0c:	4b1c      	ldr	r3, [pc, #112]	; (8000b80 <SystemInit+0x88>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <SystemInit+0x88>)
 8000b12:	f043 0301 	orr.w	r3, r3, #1
 8000b16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8000b18:	4b19      	ldr	r3, [pc, #100]	; (8000b80 <SystemInit+0x88>)
 8000b1a:	685a      	ldr	r2, [r3, #4]
 8000b1c:	4918      	ldr	r1, [pc, #96]	; (8000b80 <SystemInit+0x88>)
 8000b1e:	4b19      	ldr	r3, [pc, #100]	; (8000b84 <SystemInit+0x8c>)
 8000b20:	4013      	ands	r3, r2
 8000b22:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000b24:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <SystemInit+0x88>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <SystemInit+0x88>)
 8000b2a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b32:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <SystemInit+0x88>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a11      	ldr	r2, [pc, #68]	; (8000b80 <SystemInit+0x88>)
 8000b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b3e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <SystemInit+0x88>)
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	4a0e      	ldr	r2, [pc, #56]	; (8000b80 <SystemInit+0x88>)
 8000b46:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000b4a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <SystemInit+0x88>)
 8000b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b50:	4a0b      	ldr	r2, [pc, #44]	; (8000b80 <SystemInit+0x88>)
 8000b52:	f023 030f 	bic.w	r3, r3, #15
 8000b56:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8000b58:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <SystemInit+0x88>)
 8000b5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b5c:	4908      	ldr	r1, [pc, #32]	; (8000b80 <SystemInit+0x88>)
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <SystemInit+0x90>)
 8000b60:	4013      	ands	r3, r2
 8000b62:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000b64:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <SystemInit+0x88>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b6a:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <SystemInit+0x84>)
 8000b6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b70:	609a      	str	r2, [r3, #8]
#endif
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00
 8000b80:	40021000 	.word	0x40021000
 8000b84:	f87fc00c 	.word	0xf87fc00c
 8000b88:	ff00fccc 	.word	0xff00fccc

08000b8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bc4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b90:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b92:	e003      	b.n	8000b9c <LoopCopyDataInit>

08000b94 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b96:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b98:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b9a:	3104      	adds	r1, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b9c:	480b      	ldr	r0, [pc, #44]	; (8000bcc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000ba0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000ba2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000ba4:	d3f6      	bcc.n	8000b94 <CopyDataInit>
	ldr	r2, =_sbss
 8000ba6:	4a0b      	ldr	r2, [pc, #44]	; (8000bd4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000ba8:	e002      	b.n	8000bb0 <LoopFillZerobss>

08000baa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000baa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bac:	f842 3b04 	str.w	r3, [r2], #4

08000bb0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bb0:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <LoopForever+0x16>)
	cmp	r2, r3
 8000bb2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bb4:	d3f9      	bcc.n	8000baa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000bb6:	f7ff ff9f 	bl	8000af8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bba:	f002 fc7f 	bl	80034bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bbe:	f7ff fc5b 	bl	8000478 <main>

08000bc2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bc2:	e7fe      	b.n	8000bc2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bc4:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8000bc8:	08003564 	.word	0x08003564
	ldr	r0, =_sdata
 8000bcc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000bd0:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000bd4:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000bd8:	200000d4 	.word	0x200000d4

08000bdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bdc:	e7fe      	b.n	8000bdc <ADC1_2_IRQHandler>
	...

08000be0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <HAL_Init+0x28>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a07      	ldr	r2, [pc, #28]	; (8000c08 <HAL_Init+0x28>)
 8000bea:	f043 0310 	orr.w	r3, r3, #16
 8000bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf0:	2003      	movs	r0, #3
 8000bf2:	f000 f92f 	bl	8000e54 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f000 f808 	bl	8000c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bfc:	f7ff fe8c 	bl	8000918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40022000 	.word	0x40022000

08000c0c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c14:	4b12      	ldr	r3, [pc, #72]	; (8000c60 <HAL_InitTick+0x54>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4b12      	ldr	r3, [pc, #72]	; (8000c64 <HAL_InitTick+0x58>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f000 f939 	bl	8000ea2 <HAL_SYSTICK_Config>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e00e      	b.n	8000c58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2b0f      	cmp	r3, #15
 8000c3e:	d80a      	bhi.n	8000c56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c40:	2200      	movs	r2, #0
 8000c42:	6879      	ldr	r1, [r7, #4]
 8000c44:	f04f 30ff 	mov.w	r0, #4294967295
 8000c48:	f000 f90f 	bl	8000e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c4c:	4a06      	ldr	r2, [pc, #24]	; (8000c68 <HAL_InitTick+0x5c>)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000c52:	2300      	movs	r3, #0
 8000c54:	e000      	b.n	8000c58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000000 	.word	0x20000000
 8000c64:	20000008 	.word	0x20000008
 8000c68:	20000004 	.word	0x20000004

08000c6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <HAL_IncTick+0x20>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	461a      	mov	r2, r3
 8000c76:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <HAL_IncTick+0x24>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	4a04      	ldr	r2, [pc, #16]	; (8000c90 <HAL_IncTick+0x24>)
 8000c7e:	6013      	str	r3, [r2, #0]
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	20000008 	.word	0x20000008
 8000c90:	200000d0 	.word	0x200000d0

08000c94 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  return uwTick;  
 8000c98:	4b03      	ldr	r3, [pc, #12]	; (8000ca8 <HAL_GetTick+0x14>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	200000d0 	.word	0x200000d0

08000cac <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cb4:	f7ff ffee 	bl	8000c94 <HAL_GetTick>
 8000cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cc4:	d005      	beq.n	8000cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cc6:	4b09      	ldr	r3, [pc, #36]	; (8000cec <HAL_Delay+0x40>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4413      	add	r3, r2
 8000cd0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cd2:	bf00      	nop
 8000cd4:	f7ff ffde 	bl	8000c94 <HAL_GetTick>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d8f7      	bhi.n	8000cd4 <HAL_Delay+0x28>
  {
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000008 	.word	0x20000008

08000cf0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <NVIC_SetPriorityGrouping+0x44>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d22:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <NVIC_SetPriorityGrouping+0x44>)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	60d3      	str	r3, [r2, #12]
}
 8000d28:	bf00      	nop
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d3c:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <NVIC_GetPriorityGrouping+0x18>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	0a1b      	lsrs	r3, r3, #8
 8000d42:	f003 0307 	and.w	r3, r3, #7
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	6039      	str	r1, [r7, #0]
 8000d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	da0b      	bge.n	8000d80 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	490c      	ldr	r1, [pc, #48]	; (8000da0 <NVIC_SetPriority+0x4c>)
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	f003 030f 	and.w	r3, r3, #15
 8000d74:	3b04      	subs	r3, #4
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d7e:	e009      	b.n	8000d94 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	b2da      	uxtb	r2, r3
 8000d84:	4907      	ldr	r1, [pc, #28]	; (8000da4 <NVIC_SetPriority+0x50>)
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	0112      	lsls	r2, r2, #4
 8000d8c:	b2d2      	uxtb	r2, r2
 8000d8e:	440b      	add	r3, r1
 8000d90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00
 8000da4:	e000e100 	.word	0xe000e100

08000da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b089      	sub	sp, #36	; 0x24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	f1c3 0307 	rsb	r3, r3, #7
 8000dc2:	2b04      	cmp	r3, #4
 8000dc4:	bf28      	it	cs
 8000dc6:	2304      	movcs	r3, #4
 8000dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	2b06      	cmp	r3, #6
 8000dd0:	d902      	bls.n	8000dd8 <NVIC_EncodePriority+0x30>
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3b03      	subs	r3, #3
 8000dd6:	e000      	b.n	8000dda <NVIC_EncodePriority+0x32>
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8000de0:	69bb      	ldr	r3, [r7, #24]
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	43da      	mvns	r2, r3
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	401a      	ands	r2, r3
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df0:	f04f 31ff 	mov.w	r1, #4294967295
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfa:	43d9      	mvns	r1, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e00:	4313      	orrs	r3, r2
         );
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3724      	adds	r7, #36	; 0x24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
	...

08000e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e20:	d301      	bcc.n	8000e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e22:	2301      	movs	r3, #1
 8000e24:	e00f      	b.n	8000e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e26:	4a0a      	ldr	r2, [pc, #40]	; (8000e50 <SysTick_Config+0x40>)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e2e:	210f      	movs	r1, #15
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295
 8000e34:	f7ff ff8e 	bl	8000d54 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e38:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <SysTick_Config+0x40>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e3e:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <SysTick_Config+0x40>)
 8000e40:	2207      	movs	r2, #7
 8000e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	e000e010 	.word	0xe000e010

08000e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff ff47 	bl	8000cf0 <NVIC_SetPriorityGrouping>
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b086      	sub	sp, #24
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	4603      	mov	r3, r0
 8000e72:	60b9      	str	r1, [r7, #8]
 8000e74:	607a      	str	r2, [r7, #4]
 8000e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e7c:	f7ff ff5c 	bl	8000d38 <NVIC_GetPriorityGrouping>
 8000e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	6978      	ldr	r0, [r7, #20]
 8000e88:	f7ff ff8e 	bl	8000da8 <NVIC_EncodePriority>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff5d 	bl	8000d54 <NVIC_SetPriority>
}
 8000e9a:	bf00      	nop
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff ffb0 	bl	8000e10 <SysTick_Config>
 8000eb0:	4603      	mov	r3, r0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b087      	sub	sp, #28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ed2:	e14e      	b.n	8001172 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	2101      	movs	r1, #1
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 8140 	beq.w	800116c <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d003      	beq.n	8000efc <HAL_GPIO_Init+0x40>
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	2b12      	cmp	r3, #18
 8000efa:	d123      	bne.n	8000f44 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	08da      	lsrs	r2, r3, #3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	3208      	adds	r2, #8
 8000f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f08:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	f003 0307 	and.w	r3, r3, #7
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	220f      	movs	r2, #15
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	691a      	ldr	r2, [r3, #16]
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	08da      	lsrs	r2, r3, #3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	3208      	adds	r2, #8
 8000f3e:	6939      	ldr	r1, [r7, #16]
 8000f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	2203      	movs	r2, #3
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f003 0203 	and.w	r2, r3, #3
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d00b      	beq.n	8000f98 <HAL_GPIO_Init+0xdc>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d007      	beq.n	8000f98 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f8c:	2b11      	cmp	r3, #17
 8000f8e:	d003      	beq.n	8000f98 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	2b12      	cmp	r3, #18
 8000f96:	d130      	bne.n	8000ffa <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	68da      	ldr	r2, [r3, #12]
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fce:	2201      	movs	r2, #1
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	091b      	lsrs	r3, r3, #4
 8000fe4:	f003 0201 	and.w	r2, r3, #1
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	2203      	movs	r2, #3
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4013      	ands	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	689a      	ldr	r2, [r3, #8]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001032:	2b00      	cmp	r3, #0
 8001034:	f000 809a 	beq.w	800116c <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001038:	4b55      	ldr	r3, [pc, #340]	; (8001190 <HAL_GPIO_Init+0x2d4>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a54      	ldr	r2, [pc, #336]	; (8001190 <HAL_GPIO_Init+0x2d4>)
 800103e:	f043 0301 	orr.w	r3, r3, #1
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b52      	ldr	r3, [pc, #328]	; (8001190 <HAL_GPIO_Init+0x2d4>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001050:	4a50      	ldr	r2, [pc, #320]	; (8001194 <HAL_GPIO_Init+0x2d8>)
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	089b      	lsrs	r3, r3, #2
 8001056:	3302      	adds	r3, #2
 8001058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f003 0303 	and.w	r3, r3, #3
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	220f      	movs	r2, #15
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800107a:	d013      	beq.n	80010a4 <HAL_GPIO_Init+0x1e8>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a46      	ldr	r2, [pc, #280]	; (8001198 <HAL_GPIO_Init+0x2dc>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d00d      	beq.n	80010a0 <HAL_GPIO_Init+0x1e4>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a45      	ldr	r2, [pc, #276]	; (800119c <HAL_GPIO_Init+0x2e0>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d007      	beq.n	800109c <HAL_GPIO_Init+0x1e0>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	4a44      	ldr	r2, [pc, #272]	; (80011a0 <HAL_GPIO_Init+0x2e4>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d101      	bne.n	8001098 <HAL_GPIO_Init+0x1dc>
 8001094:	2303      	movs	r3, #3
 8001096:	e006      	b.n	80010a6 <HAL_GPIO_Init+0x1ea>
 8001098:	2305      	movs	r3, #5
 800109a:	e004      	b.n	80010a6 <HAL_GPIO_Init+0x1ea>
 800109c:	2302      	movs	r3, #2
 800109e:	e002      	b.n	80010a6 <HAL_GPIO_Init+0x1ea>
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <HAL_GPIO_Init+0x1ea>
 80010a4:	2300      	movs	r3, #0
 80010a6:	697a      	ldr	r2, [r7, #20]
 80010a8:	f002 0203 	and.w	r2, r2, #3
 80010ac:	0092      	lsls	r2, r2, #2
 80010ae:	4093      	lsls	r3, r2
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80010b6:	4937      	ldr	r1, [pc, #220]	; (8001194 <HAL_GPIO_Init+0x2d8>)
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	089b      	lsrs	r3, r3, #2
 80010bc:	3302      	adds	r3, #2
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c4:	4b37      	ldr	r3, [pc, #220]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	43db      	mvns	r3, r3
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d003      	beq.n	80010e8 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010e8:	4a2e      	ldr	r2, [pc, #184]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80010ee:	4b2d      	ldr	r3, [pc, #180]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	43db      	mvns	r3, r3
 80010f8:	693a      	ldr	r2, [r7, #16]
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	4313      	orrs	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001112:	4a24      	ldr	r2, [pc, #144]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001118:	4b22      	ldr	r3, [pc, #136]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	43db      	mvns	r3, r3
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001130:	2b00      	cmp	r3, #0
 8001132:	d003      	beq.n	800113c <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800113c:	4a19      	ldr	r2, [pc, #100]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001142:	4b18      	ldr	r3, [pc, #96]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	43db      	mvns	r3, r3
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	4013      	ands	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	4313      	orrs	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001166:	4a0f      	ldr	r2, [pc, #60]	; (80011a4 <HAL_GPIO_Init+0x2e8>)
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	3301      	adds	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	fa22 f303 	lsr.w	r3, r2, r3
 800117c:	2b00      	cmp	r3, #0
 800117e:	f47f aea9 	bne.w	8000ed4 <HAL_GPIO_Init+0x18>
  }
}
 8001182:	bf00      	nop
 8001184:	371c      	adds	r7, #28
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40021000 	.word	0x40021000
 8001194:	40010000 	.word	0x40010000
 8001198:	48000400 	.word	0x48000400
 800119c:	48000800 	.word	0x48000800
 80011a0:	48000c00 	.word	0x48000c00
 80011a4:	40010400 	.word	0x40010400

080011a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	4013      	ands	r3, r2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011c0:	2301      	movs	r3, #1
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	e001      	b.n	80011ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80011de:	af00      	add	r7, sp, #0
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d102      	bne.n	80011f2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	f000 beda 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 816e 	beq.w	80014de <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001202:	4bb5      	ldr	r3, [pc, #724]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 030c 	and.w	r3, r3, #12
 800120a:	2b04      	cmp	r3, #4
 800120c:	d00c      	beq.n	8001228 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800120e:	4bb2      	ldr	r3, [pc, #712]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 030c 	and.w	r3, r3, #12
 8001216:	2b08      	cmp	r3, #8
 8001218:	d15a      	bne.n	80012d0 <HAL_RCC_OscConfig+0xf8>
 800121a:	4baf      	ldr	r3, [pc, #700]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001222:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001226:	d153      	bne.n	80012d0 <HAL_RCC_OscConfig+0xf8>
 8001228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800122c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001230:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001234:	fa93 f3a3 	rbit	r3, r3
 8001238:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800123c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001240:	fab3 f383 	clz	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	095b      	lsrs	r3, r3, #5
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b01      	cmp	r3, #1
 8001252:	d102      	bne.n	800125a <HAL_RCC_OscConfig+0x82>
 8001254:	4ba0      	ldr	r3, [pc, #640]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	e015      	b.n	8001286 <HAL_RCC_OscConfig+0xae>
 800125a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800125e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001262:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001266:	fa93 f3a3 	rbit	r3, r3
 800126a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800126e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001272:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001276:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800127a:	fa93 f3a3 	rbit	r3, r3
 800127e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001282:	4b95      	ldr	r3, [pc, #596]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800128a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800128e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001292:	fa92 f2a2 	rbit	r2, r2
 8001296:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 800129a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800129e:	fab2 f282 	clz	r2, r2
 80012a2:	b252      	sxtb	r2, r2
 80012a4:	f042 0220 	orr.w	r2, r2, #32
 80012a8:	b252      	sxtb	r2, r2
 80012aa:	b2d2      	uxtb	r2, r2
 80012ac:	f002 021f 	and.w	r2, r2, #31
 80012b0:	2101      	movs	r1, #1
 80012b2:	fa01 f202 	lsl.w	r2, r1, r2
 80012b6:	4013      	ands	r3, r2
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f000 810f 	beq.w	80014dc <HAL_RCC_OscConfig+0x304>
 80012be:	1d3b      	adds	r3, r7, #4
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f040 8109 	bne.w	80014dc <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	f000 be6b 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012da:	d106      	bne.n	80012ea <HAL_RCC_OscConfig+0x112>
 80012dc:	4b7e      	ldr	r3, [pc, #504]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a7d      	ldr	r2, [pc, #500]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 80012e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	e030      	b.n	800134c <HAL_RCC_OscConfig+0x174>
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10c      	bne.n	800130e <HAL_RCC_OscConfig+0x136>
 80012f4:	4b78      	ldr	r3, [pc, #480]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a77      	ldr	r2, [pc, #476]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 80012fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fe:	6013      	str	r3, [r2, #0]
 8001300:	4b75      	ldr	r3, [pc, #468]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a74      	ldr	r2, [pc, #464]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800130a:	6013      	str	r3, [r2, #0]
 800130c:	e01e      	b.n	800134c <HAL_RCC_OscConfig+0x174>
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0x15c>
 800131a:	4b6f      	ldr	r3, [pc, #444]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6e      	ldr	r2, [pc, #440]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	4b6c      	ldr	r3, [pc, #432]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a6b      	ldr	r2, [pc, #428]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800132c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	e00b      	b.n	800134c <HAL_RCC_OscConfig+0x174>
 8001334:	4b68      	ldr	r3, [pc, #416]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a67      	ldr	r2, [pc, #412]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800133a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800133e:	6013      	str	r3, [r2, #0]
 8001340:	4b65      	ldr	r3, [pc, #404]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a64      	ldr	r2, [pc, #400]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 8001346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800134a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800134c:	4b62      	ldr	r3, [pc, #392]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800134e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001350:	f023 020f 	bic.w	r2, r3, #15
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	495f      	ldr	r1, [pc, #380]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800135c:	4313      	orrs	r3, r2
 800135e:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d05a      	beq.n	8001420 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136a:	f7ff fc93 	bl	8000c94 <HAL_GetTick>
 800136e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	e00a      	b.n	800138a <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff fc8e 	bl	8000c94 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b64      	cmp	r3, #100	; 0x64
 8001382:	d902      	bls.n	800138a <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	f000 be0e 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>
 800138a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800138e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001392:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001396:	fa93 f3a3 	rbit	r3, r3
 800139a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 800139e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a2:	fab3 f383 	clz	r3, r3
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	095b      	lsrs	r3, r3, #5
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d102      	bne.n	80013bc <HAL_RCC_OscConfig+0x1e4>
 80013b6:	4b48      	ldr	r3, [pc, #288]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	e015      	b.n	80013e8 <HAL_RCC_OscConfig+0x210>
 80013bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013c0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80013c8:	fa93 f3a3 	rbit	r3, r3
 80013cc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80013d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013d4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80013d8:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80013dc:	fa93 f3a3 	rbit	r3, r3
 80013e0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80013e4:	4b3c      	ldr	r3, [pc, #240]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 80013e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013ec:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80013f0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80013f4:	fa92 f2a2 	rbit	r2, r2
 80013f8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 80013fc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001400:	fab2 f282 	clz	r2, r2
 8001404:	b252      	sxtb	r2, r2
 8001406:	f042 0220 	orr.w	r2, r2, #32
 800140a:	b252      	sxtb	r2, r2
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	f002 021f 	and.w	r2, r2, #31
 8001412:	2101      	movs	r1, #1
 8001414:	fa01 f202 	lsl.w	r2, r1, r2
 8001418:	4013      	ands	r3, r2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0aa      	beq.n	8001374 <HAL_RCC_OscConfig+0x19c>
 800141e:	e05e      	b.n	80014de <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001420:	f7ff fc38 	bl	8000c94 <HAL_GetTick>
 8001424:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001428:	e00a      	b.n	8001440 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800142a:	f7ff fc33 	bl	8000c94 <HAL_GetTick>
 800142e:	4602      	mov	r2, r0
 8001430:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	2b64      	cmp	r3, #100	; 0x64
 8001438:	d902      	bls.n	8001440 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800143a:	2303      	movs	r3, #3
 800143c:	f000 bdb3 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001440:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001444:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001448:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800144c:	fa93 f3a3 	rbit	r3, r3
 8001450:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8001454:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001458:	fab3 f383 	clz	r3, r3
 800145c:	b2db      	uxtb	r3, r3
 800145e:	095b      	lsrs	r3, r3, #5
 8001460:	b2db      	uxtb	r3, r3
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2b01      	cmp	r3, #1
 800146a:	d102      	bne.n	8001472 <HAL_RCC_OscConfig+0x29a>
 800146c:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	e015      	b.n	800149e <HAL_RCC_OscConfig+0x2c6>
 8001472:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001476:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800147e:	fa93 f3a3 	rbit	r3, r3
 8001482:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001486:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800148a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800148e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001492:	fa93 f3a3 	rbit	r3, r3
 8001496:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800149a:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <HAL_RCC_OscConfig+0x300>)
 800149c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014a2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80014a6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80014aa:	fa92 f2a2 	rbit	r2, r2
 80014ae:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 80014b2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80014b6:	fab2 f282 	clz	r2, r2
 80014ba:	b252      	sxtb	r2, r2
 80014bc:	f042 0220 	orr.w	r2, r2, #32
 80014c0:	b252      	sxtb	r2, r2
 80014c2:	b2d2      	uxtb	r2, r2
 80014c4:	f002 021f 	and.w	r2, r2, #31
 80014c8:	2101      	movs	r1, #1
 80014ca:	fa01 f202 	lsl.w	r2, r1, r2
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1aa      	bne.n	800142a <HAL_RCC_OscConfig+0x252>
 80014d4:	e003      	b.n	80014de <HAL_RCC_OscConfig+0x306>
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 0302 	and.w	r3, r3, #2
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 8170 	beq.w	80017ce <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014ee:	4bd0      	ldr	r3, [pc, #832]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f003 030c 	and.w	r3, r3, #12
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d00b      	beq.n	8001512 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014fa:	4bcd      	ldr	r3, [pc, #820]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f003 030c 	and.w	r3, r3, #12
 8001502:	2b08      	cmp	r3, #8
 8001504:	d16d      	bne.n	80015e2 <HAL_RCC_OscConfig+0x40a>
 8001506:	4bca      	ldr	r3, [pc, #808]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d167      	bne.n	80015e2 <HAL_RCC_OscConfig+0x40a>
 8001512:	2302      	movs	r3, #2
 8001514:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001518:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800151c:	fa93 f3a3 	rbit	r3, r3
 8001520:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8001524:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001528:	fab3 f383 	clz	r3, r3
 800152c:	b2db      	uxtb	r3, r3
 800152e:	095b      	lsrs	r3, r3, #5
 8001530:	b2db      	uxtb	r3, r3
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b01      	cmp	r3, #1
 800153a:	d102      	bne.n	8001542 <HAL_RCC_OscConfig+0x36a>
 800153c:	4bbc      	ldr	r3, [pc, #752]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	e013      	b.n	800156a <HAL_RCC_OscConfig+0x392>
 8001542:	2302      	movs	r3, #2
 8001544:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001548:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800154c:	fa93 f3a3 	rbit	r3, r3
 8001550:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001554:	2302      	movs	r3, #2
 8001556:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800155a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800155e:	fa93 f3a3 	rbit	r3, r3
 8001562:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001566:	4bb2      	ldr	r3, [pc, #712]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 8001568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156a:	2202      	movs	r2, #2
 800156c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001570:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001574:	fa92 f2a2 	rbit	r2, r2
 8001578:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 800157c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001580:	fab2 f282 	clz	r2, r2
 8001584:	b252      	sxtb	r2, r2
 8001586:	f042 0220 	orr.w	r2, r2, #32
 800158a:	b252      	sxtb	r2, r2
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	f002 021f 	and.w	r2, r2, #31
 8001592:	2101      	movs	r1, #1
 8001594:	fa01 f202 	lsl.w	r2, r1, r2
 8001598:	4013      	ands	r3, r2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d007      	beq.n	80015ae <HAL_RCC_OscConfig+0x3d6>
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	691b      	ldr	r3, [r3, #16]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d002      	beq.n	80015ae <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	f000 bcfc 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ae:	4ba0      	ldr	r3, [pc, #640]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6959      	ldr	r1, [r3, #20]
 80015bc:	23f8      	movs	r3, #248	; 0xf8
 80015be:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c2:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80015c6:	fa93 f3a3 	rbit	r3, r3
 80015ca:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 80015ce:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80015d2:	fab3 f383 	clz	r3, r3
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	4995      	ldr	r1, [pc, #596]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 80015dc:	4313      	orrs	r3, r2
 80015de:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e0:	e0f5      	b.n	80017ce <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 8085 	beq.w	80016f8 <HAL_RCC_OscConfig+0x520>
 80015ee:	2301      	movs	r3, #1
 80015f0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80015f8:	fa93 f3a3 	rbit	r3, r3
 80015fc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001600:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001604:	fab3 f383 	clz	r3, r3
 8001608:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800160c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	461a      	mov	r2, r3
 8001614:	2301      	movs	r3, #1
 8001616:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001618:	f7ff fb3c 	bl	8000c94 <HAL_GetTick>
 800161c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001620:	e00a      	b.n	8001638 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001622:	f7ff fb37 	bl	8000c94 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d902      	bls.n	8001638 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	f000 bcb7 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001638:	2302      	movs	r3, #2
 800163a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001642:	fa93 f3a3 	rbit	r3, r3
 8001646:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 800164a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800164e:	fab3 f383 	clz	r3, r3
 8001652:	b2db      	uxtb	r3, r3
 8001654:	095b      	lsrs	r3, r3, #5
 8001656:	b2db      	uxtb	r3, r3
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b01      	cmp	r3, #1
 8001660:	d102      	bne.n	8001668 <HAL_RCC_OscConfig+0x490>
 8001662:	4b73      	ldr	r3, [pc, #460]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	e013      	b.n	8001690 <HAL_RCC_OscConfig+0x4b8>
 8001668:	2302      	movs	r3, #2
 800166a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001672:	fa93 f3a3 	rbit	r3, r3
 8001676:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800167a:	2302      	movs	r3, #2
 800167c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001680:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001684:	fa93 f3a3 	rbit	r3, r3
 8001688:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800168c:	4b68      	ldr	r3, [pc, #416]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 800168e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001690:	2202      	movs	r2, #2
 8001692:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001696:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800169a:	fa92 f2a2 	rbit	r2, r2
 800169e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80016a2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80016a6:	fab2 f282 	clz	r2, r2
 80016aa:	b252      	sxtb	r2, r2
 80016ac:	f042 0220 	orr.w	r2, r2, #32
 80016b0:	b252      	sxtb	r2, r2
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	f002 021f 	and.w	r2, r2, #31
 80016b8:	2101      	movs	r1, #1
 80016ba:	fa01 f202 	lsl.w	r2, r1, r2
 80016be:	4013      	ands	r3, r2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d0ae      	beq.n	8001622 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016c4:	4b5a      	ldr	r3, [pc, #360]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6959      	ldr	r1, [r3, #20]
 80016d2:	23f8      	movs	r3, #248	; 0xf8
 80016d4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d8:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80016dc:	fa93 f3a3 	rbit	r3, r3
 80016e0:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 80016e4:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80016e8:	fab3 f383 	clz	r3, r3
 80016ec:	fa01 f303 	lsl.w	r3, r1, r3
 80016f0:	494f      	ldr	r1, [pc, #316]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	600b      	str	r3, [r1, #0]
 80016f6:	e06a      	b.n	80017ce <HAL_RCC_OscConfig+0x5f6>
 80016f8:	2301      	movs	r3, #1
 80016fa:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fe:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001702:	fa93 f3a3 	rbit	r3, r3
 8001706:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 800170a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001716:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	461a      	mov	r2, r3
 800171e:	2300      	movs	r3, #0
 8001720:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001722:	f7ff fab7 	bl	8000c94 <HAL_GetTick>
 8001726:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800172a:	e00a      	b.n	8001742 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800172c:	f7ff fab2 	bl	8000c94 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d902      	bls.n	8001742 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	f000 bc32 	b.w	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001742:	2302      	movs	r3, #2
 8001744:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001748:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800174c:	fa93 f3a3 	rbit	r3, r3
 8001750:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8001754:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001758:	fab3 f383 	clz	r3, r3
 800175c:	b2db      	uxtb	r3, r3
 800175e:	095b      	lsrs	r3, r3, #5
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b01      	cmp	r3, #1
 800176a:	d102      	bne.n	8001772 <HAL_RCC_OscConfig+0x59a>
 800176c:	4b30      	ldr	r3, [pc, #192]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	e013      	b.n	800179a <HAL_RCC_OscConfig+0x5c2>
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800177c:	fa93 f3a3 	rbit	r3, r3
 8001780:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001784:	2302      	movs	r3, #2
 8001786:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800178a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800178e:	fa93 f3a3 	rbit	r3, r3
 8001792:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001796:	4b26      	ldr	r3, [pc, #152]	; (8001830 <HAL_RCC_OscConfig+0x658>)
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	2202      	movs	r2, #2
 800179c:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80017a0:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80017a4:	fa92 f2a2 	rbit	r2, r2
 80017a8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80017ac:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80017b0:	fab2 f282 	clz	r2, r2
 80017b4:	b252      	sxtb	r2, r2
 80017b6:	f042 0220 	orr.w	r2, r2, #32
 80017ba:	b252      	sxtb	r2, r2
 80017bc:	b2d2      	uxtb	r2, r2
 80017be:	f002 021f 	and.w	r2, r2, #31
 80017c2:	2101      	movs	r1, #1
 80017c4:	fa01 f202 	lsl.w	r2, r1, r2
 80017c8:	4013      	ands	r3, r2
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1ae      	bne.n	800172c <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0308 	and.w	r3, r3, #8
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 80d8 	beq.w	800198e <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d067      	beq.n	80018b8 <HAL_RCC_OscConfig+0x6e0>
 80017e8:	2301      	movs	r3, #1
 80017ea:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017f2:	fa93 f3a3 	rbit	r3, r3
 80017f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 80017fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	461a      	mov	r2, r3
 8001804:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <HAL_RCC_OscConfig+0x65c>)
 8001806:	4413      	add	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	461a      	mov	r2, r3
 800180c:	2301      	movs	r3, #1
 800180e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001810:	f7ff fa40 	bl	8000c94 <HAL_GetTick>
 8001814:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001818:	e00e      	b.n	8001838 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800181a:	f7ff fa3b 	bl	8000c94 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d906      	bls.n	8001838 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e3bb      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	10908120 	.word	0x10908120
 8001838:	2302      	movs	r3, #2
 800183a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001842:	fa93 f3a3 	rbit	r3, r3
 8001846:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800184a:	2302      	movs	r3, #2
 800184c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001850:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001854:	fa93 f2a3 	rbit	r2, r3
 8001858:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001862:	2202      	movs	r2, #2
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001874:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001876:	4ba5      	ldr	r3, [pc, #660]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800187a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800187e:	2102      	movs	r1, #2
 8001880:	6019      	str	r1, [r3, #0]
 8001882:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	fa93 f1a3 	rbit	r1, r3
 800188c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001890:	6019      	str	r1, [r3, #0]
  return(result);
 8001892:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	fab3 f383 	clz	r3, r3
 800189c:	b25b      	sxtb	r3, r3
 800189e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80018a2:	b25b      	sxtb	r3, r3
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	f003 031f 	and.w	r3, r3, #31
 80018aa:	2101      	movs	r1, #1
 80018ac:	fa01 f303 	lsl.w	r3, r1, r3
 80018b0:	4013      	ands	r3, r2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d0b1      	beq.n	800181a <HAL_RCC_OscConfig+0x642>
 80018b6:	e06a      	b.n	800198e <HAL_RCC_OscConfig+0x7b6>
 80018b8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80018bc:	2201      	movs	r2, #1
 80018be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	fa93 f2a3 	rbit	r2, r3
 80018ca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80018ce:	601a      	str	r2, [r3, #0]
  return(result);
 80018d0:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80018d4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d6:	fab3 f383 	clz	r3, r3
 80018da:	461a      	mov	r2, r3
 80018dc:	4b8c      	ldr	r3, [pc, #560]	; (8001b10 <HAL_RCC_OscConfig+0x938>)
 80018de:	4413      	add	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	461a      	mov	r2, r3
 80018e4:	2300      	movs	r3, #0
 80018e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e8:	f7ff f9d4 	bl	8000c94 <HAL_GetTick>
 80018ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f0:	e009      	b.n	8001906 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018f2:	f7ff f9cf 	bl	8000c94 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e34f      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001906:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800190a:	2202      	movs	r2, #2
 800190c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	fa93 f2a3 	rbit	r2, r3
 8001918:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001922:	2202      	movs	r2, #2
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	fa93 f2a3 	rbit	r2, r3
 8001930:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800193a:	2202      	movs	r2, #2
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	fa93 f2a3 	rbit	r2, r3
 8001948:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800194c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800194e:	4b6f      	ldr	r3, [pc, #444]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001950:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001952:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001956:	2102      	movs	r1, #2
 8001958:	6019      	str	r1, [r3, #0]
 800195a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	fa93 f1a3 	rbit	r1, r3
 8001964:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001968:	6019      	str	r1, [r3, #0]
  return(result);
 800196a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	fab3 f383 	clz	r3, r3
 8001974:	b25b      	sxtb	r3, r3
 8001976:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800197a:	b25b      	sxtb	r3, r3
 800197c:	b2db      	uxtb	r3, r3
 800197e:	f003 031f 	and.w	r3, r3, #31
 8001982:	2101      	movs	r1, #1
 8001984:	fa01 f303 	lsl.w	r3, r1, r3
 8001988:	4013      	ands	r3, r2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1b1      	bne.n	80018f2 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 8159 	beq.w	8001c50 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 800199e:	2300      	movs	r3, #0
 80019a0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a4:	4b59      	ldr	r3, [pc, #356]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d112      	bne.n	80019d6 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b0:	4b56      	ldr	r3, [pc, #344]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	4a55      	ldr	r2, [pc, #340]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 80019b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ba:	61d3      	str	r3, [r2, #28]
 80019bc:	4b53      	ldr	r3, [pc, #332]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80019c4:	f107 030c 	add.w	r3, r7, #12
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80019d0:	2301      	movs	r3, #1
 80019d2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d6:	4b4f      	ldr	r3, [pc, #316]	; (8001b14 <HAL_RCC_OscConfig+0x93c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d11a      	bne.n	8001a18 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019e2:	4b4c      	ldr	r3, [pc, #304]	; (8001b14 <HAL_RCC_OscConfig+0x93c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a4b      	ldr	r2, [pc, #300]	; (8001b14 <HAL_RCC_OscConfig+0x93c>)
 80019e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ee:	f7ff f951 	bl	8000c94 <HAL_GetTick>
 80019f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f6:	e009      	b.n	8001a0c <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019f8:	f7ff f94c 	bl	8000c94 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b64      	cmp	r3, #100	; 0x64
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e2cc      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a0c:	4b41      	ldr	r3, [pc, #260]	; (8001b14 <HAL_RCC_OscConfig+0x93c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0ef      	beq.n	80019f8 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a18:	1d3b      	adds	r3, r7, #4
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	68db      	ldr	r3, [r3, #12]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d106      	bne.n	8001a30 <HAL_RCC_OscConfig+0x858>
 8001a22:	4b3a      	ldr	r3, [pc, #232]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	4a39      	ldr	r2, [pc, #228]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6213      	str	r3, [r2, #32]
 8001a2e:	e02f      	b.n	8001a90 <HAL_RCC_OscConfig+0x8b8>
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10c      	bne.n	8001a54 <HAL_RCC_OscConfig+0x87c>
 8001a3a:	4b34      	ldr	r3, [pc, #208]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a33      	ldr	r2, [pc, #204]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	4b31      	ldr	r3, [pc, #196]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	4a30      	ldr	r2, [pc, #192]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a4c:	f023 0304 	bic.w	r3, r3, #4
 8001a50:	6213      	str	r3, [r2, #32]
 8001a52:	e01d      	b.n	8001a90 <HAL_RCC_OscConfig+0x8b8>
 8001a54:	1d3b      	adds	r3, r7, #4
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	2b05      	cmp	r3, #5
 8001a5c:	d10c      	bne.n	8001a78 <HAL_RCC_OscConfig+0x8a0>
 8001a5e:	4b2b      	ldr	r3, [pc, #172]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	4a2a      	ldr	r2, [pc, #168]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a64:	f043 0304 	orr.w	r3, r3, #4
 8001a68:	6213      	str	r3, [r2, #32]
 8001a6a:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	4a27      	ldr	r2, [pc, #156]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6213      	str	r3, [r2, #32]
 8001a76:	e00b      	b.n	8001a90 <HAL_RCC_OscConfig+0x8b8>
 8001a78:	4b24      	ldr	r3, [pc, #144]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	4a23      	ldr	r2, [pc, #140]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a7e:	f023 0301 	bic.w	r3, r3, #1
 8001a82:	6213      	str	r3, [r2, #32]
 8001a84:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	4a20      	ldr	r2, [pc, #128]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001a8a:	f023 0304 	bic.w	r3, r3, #4
 8001a8e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a90:	1d3b      	adds	r3, r7, #4
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d06b      	beq.n	8001b72 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a9a:	f7ff f8fb 	bl	8000c94 <HAL_GetTick>
 8001a9e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa2:	e00b      	b.n	8001abc <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aa4:	f7ff f8f6 	bl	8000c94 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e274      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001abc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fa93 f2a3 	rbit	r2, r3
 8001ace:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ad8:	2202      	movs	r2, #2
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	fa93 f2a3 	rbit	r2, r3
 8001ae6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001aea:	601a      	str	r2, [r3, #0]
  return(result);
 8001aec:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001af0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af2:	fab3 f383 	clz	r3, r3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	095b      	lsrs	r3, r3, #5
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	f043 0302 	orr.w	r3, r3, #2
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d108      	bne.n	8001b18 <HAL_RCC_OscConfig+0x940>
 8001b06:	4b01      	ldr	r3, [pc, #4]	; (8001b0c <HAL_RCC_OscConfig+0x934>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	e013      	b.n	8001b34 <HAL_RCC_OscConfig+0x95c>
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	10908120 	.word	0x10908120
 8001b14:	40007000 	.word	0x40007000
 8001b18:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b20:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	fa93 f2a3 	rbit	r2, r3
 8001b2a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	4bbb      	ldr	r3, [pc, #748]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b34:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001b38:	2102      	movs	r1, #2
 8001b3a:	6011      	str	r1, [r2, #0]
 8001b3c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	fa92 f1a2 	rbit	r1, r2
 8001b46:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b4a:	6011      	str	r1, [r2, #0]
  return(result);
 8001b4c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b50:	6812      	ldr	r2, [r2, #0]
 8001b52:	fab2 f282 	clz	r2, r2
 8001b56:	b252      	sxtb	r2, r2
 8001b58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b5c:	b252      	sxtb	r2, r2
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	f002 021f 	and.w	r2, r2, #31
 8001b64:	2101      	movs	r1, #1
 8001b66:	fa01 f202 	lsl.w	r2, r1, r2
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d099      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x8cc>
 8001b70:	e064      	b.n	8001c3c <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b72:	f7ff f88f 	bl	8000c94 <HAL_GetTick>
 8001b76:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b7a:	e00b      	b.n	8001b94 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b7c:	f7ff f88a 	bl	8000c94 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e208      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001b94:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b98:	2202      	movs	r2, #2
 8001b9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	fa93 f2a3 	rbit	r2, r3
 8001ba6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	fa93 f2a3 	rbit	r2, r3
 8001bbe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001bc2:	601a      	str	r2, [r3, #0]
  return(result);
 8001bc4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001bc8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bca:	fab3 f383 	clz	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	095b      	lsrs	r3, r3, #5
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	f043 0302 	orr.w	r3, r3, #2
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d102      	bne.n	8001be4 <HAL_RCC_OscConfig+0xa0c>
 8001bde:	4b90      	ldr	r3, [pc, #576]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	e00d      	b.n	8001c00 <HAL_RCC_OscConfig+0xa28>
 8001be4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001be8:	2202      	movs	r2, #2
 8001bea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bec:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	fa93 f2a3 	rbit	r2, r3
 8001bf6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	4b88      	ldr	r3, [pc, #544]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001c04:	2102      	movs	r1, #2
 8001c06:	6011      	str	r1, [r2, #0]
 8001c08:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001c0c:	6812      	ldr	r2, [r2, #0]
 8001c0e:	fa92 f1a2 	rbit	r1, r2
 8001c12:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001c16:	6011      	str	r1, [r2, #0]
  return(result);
 8001c18:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	fab2 f282 	clz	r2, r2
 8001c22:	b252      	sxtb	r2, r2
 8001c24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c28:	b252      	sxtb	r2, r2
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	f002 021f 	and.w	r2, r2, #31
 8001c30:	2101      	movs	r1, #1
 8001c32:	fa01 f202 	lsl.w	r2, r1, r2
 8001c36:	4013      	ands	r3, r2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d19f      	bne.n	8001b7c <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c3c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d105      	bne.n	8001c50 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c44:	4b76      	ldr	r3, [pc, #472]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001c46:	69db      	ldr	r3, [r3, #28]
 8001c48:	4a75      	ldr	r2, [pc, #468]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001c4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c4e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 81a4 	beq.w	8001fa4 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c5c:	4b70      	ldr	r3, [pc, #448]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 030c 	and.w	r3, r3, #12
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	f000 819b 	beq.w	8001fa0 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	f040 8113 	bne.w	8001e9c <HAL_RCC_OscConfig+0xcc4>
 8001c76:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001c7a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c80:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	fa93 f2a3 	rbit	r2, r3
 8001c8a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001c8e:	601a      	str	r2, [r3, #0]
  return(result);
 8001c90:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001c94:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c96:	fab3 f383 	clz	r3, r3
 8001c9a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c9e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7fe fff3 	bl	8000c94 <HAL_GetTick>
 8001cae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cb2:	e009      	b.n	8001cc8 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb4:	f7fe ffee 	bl	8000c94 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e16e      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001cc8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001ccc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	fa93 f2a3 	rbit	r2, r3
 8001cdc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001ce0:	601a      	str	r2, [r3, #0]
  return(result);
 8001ce2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001ce6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce8:	fab3 f383 	clz	r3, r3
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	095b      	lsrs	r3, r3, #5
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d102      	bne.n	8001d02 <HAL_RCC_OscConfig+0xb2a>
 8001cfc:	4b48      	ldr	r3, [pc, #288]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	e01b      	b.n	8001d3a <HAL_RCC_OscConfig+0xb62>
 8001d02:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	fa93 f2a3 	rbit	r2, r3
 8001d16:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001d20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	fa93 f2a3 	rbit	r2, r3
 8001d30:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	4b3a      	ldr	r3, [pc, #232]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001d3e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d42:	6011      	str	r1, [r2, #0]
 8001d44:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	fa92 f1a2 	rbit	r1, r2
 8001d4e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001d52:	6011      	str	r1, [r2, #0]
  return(result);
 8001d54:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001d58:	6812      	ldr	r2, [r2, #0]
 8001d5a:	fab2 f282 	clz	r2, r2
 8001d5e:	b252      	sxtb	r2, r2
 8001d60:	f042 0220 	orr.w	r2, r2, #32
 8001d64:	b252      	sxtb	r2, r2
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	f002 021f 	and.w	r2, r2, #31
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d19d      	bne.n	8001cb4 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d78:	4b29      	ldr	r3, [pc, #164]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	430b      	orrs	r3, r1
 8001d8e:	4924      	ldr	r1, [pc, #144]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001d90:	4313      	orrs	r3, r2
 8001d92:	604b      	str	r3, [r1, #4]
 8001d94:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	fa93 f2a3 	rbit	r2, r3
 8001da8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dac:	601a      	str	r2, [r3, #0]
  return(result);
 8001dae:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001db2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db4:	fab3 f383 	clz	r3, r3
 8001db8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001dbc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc8:	f7fe ff64 	bl	8000c94 <HAL_GetTick>
 8001dcc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dd0:	e009      	b.n	8001de6 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd2:	f7fe ff5f 	bl	8000c94 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e0df      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001de6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	fa93 f2a3 	rbit	r2, r3
 8001dfa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001dfe:	601a      	str	r2, [r3, #0]
  return(result);
 8001e00:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e04:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e06:	fab3 f383 	clz	r3, r3
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	095b      	lsrs	r3, r3, #5
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d104      	bne.n	8001e24 <HAL_RCC_OscConfig+0xc4c>
 8001e1a:	4b01      	ldr	r3, [pc, #4]	; (8001e20 <HAL_RCC_OscConfig+0xc48>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	e01d      	b.n	8001e5c <HAL_RCC_OscConfig+0xc84>
 8001e20:	40021000 	.word	0x40021000
 8001e24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	fa93 f2a3 	rbit	r2, r3
 8001e38:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	fa93 f2a3 	rbit	r2, r3
 8001e52:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	4b55      	ldr	r3, [pc, #340]	; (8001fb0 <HAL_RCC_OscConfig+0xdd8>)
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001e60:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e64:	6011      	str	r1, [r2, #0]
 8001e66:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	fa92 f1a2 	rbit	r1, r2
 8001e70:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e74:	6011      	str	r1, [r2, #0]
  return(result);
 8001e76:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e7a:	6812      	ldr	r2, [r2, #0]
 8001e7c:	fab2 f282 	clz	r2, r2
 8001e80:	b252      	sxtb	r2, r2
 8001e82:	f042 0220 	orr.w	r2, r2, #32
 8001e86:	b252      	sxtb	r2, r2
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	f002 021f 	and.w	r2, r2, #31
 8001e8e:	2101      	movs	r1, #1
 8001e90:	fa01 f202 	lsl.w	r2, r1, r2
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d09b      	beq.n	8001dd2 <HAL_RCC_OscConfig+0xbfa>
 8001e9a:	e083      	b.n	8001fa4 <HAL_RCC_OscConfig+0xdcc>
 8001e9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ea0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ea4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	fa93 f2a3 	rbit	r2, r3
 8001eb0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001eb4:	601a      	str	r2, [r3, #0]
  return(result);
 8001eb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001eba:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ebc:	fab3 f383 	clz	r3, r3
 8001ec0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ec4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	461a      	mov	r2, r3
 8001ecc:	2300      	movs	r3, #0
 8001ece:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7fe fee0 	bl	8000c94 <HAL_GetTick>
 8001ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed8:	e009      	b.n	8001eee <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eda:	f7fe fedb 	bl	8000c94 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e05b      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
 8001eee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ef2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	fa93 f2a3 	rbit	r2, r3
 8001f02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f06:	601a      	str	r2, [r3, #0]
  return(result);
 8001f08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f0c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f0e:	fab3 f383 	clz	r3, r3
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	095b      	lsrs	r3, r3, #5
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d102      	bne.n	8001f28 <HAL_RCC_OscConfig+0xd50>
 8001f22:	4b23      	ldr	r3, [pc, #140]	; (8001fb0 <HAL_RCC_OscConfig+0xdd8>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	e01b      	b.n	8001f60 <HAL_RCC_OscConfig+0xd88>
 8001f28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	fa93 f2a3 	rbit	r2, r3
 8001f3c:	f107 0320 	add.w	r3, r7, #32
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	f107 031c 	add.w	r3, r7, #28
 8001f46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	f107 031c 	add.w	r3, r7, #28
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	fa93 f2a3 	rbit	r2, r3
 8001f56:	f107 0318 	add.w	r3, r7, #24
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <HAL_RCC_OscConfig+0xdd8>)
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	f107 0214 	add.w	r2, r7, #20
 8001f64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f68:	6011      	str	r1, [r2, #0]
 8001f6a:	f107 0214 	add.w	r2, r7, #20
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	fa92 f1a2 	rbit	r1, r2
 8001f74:	f107 0210 	add.w	r2, r7, #16
 8001f78:	6011      	str	r1, [r2, #0]
  return(result);
 8001f7a:	f107 0210 	add.w	r2, r7, #16
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	fab2 f282 	clz	r2, r2
 8001f84:	b252      	sxtb	r2, r2
 8001f86:	f042 0220 	orr.w	r2, r2, #32
 8001f8a:	b252      	sxtb	r2, r2
 8001f8c:	b2d2      	uxtb	r2, r2
 8001f8e:	f002 021f 	and.w	r2, r2, #31
 8001f92:	2101      	movs	r1, #1
 8001f94:	fa01 f202 	lsl.w	r2, r1, r2
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d19d      	bne.n	8001eda <HAL_RCC_OscConfig+0xd02>
 8001f9e:	e001      	b.n	8001fa4 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e000      	b.n	8001fa6 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40021000 	.word	0x40021000

08001fb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b09e      	sub	sp, #120	; 0x78
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e164      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b92      	ldr	r3, [pc, #584]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0307 	and.w	r3, r3, #7
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d910      	bls.n	8001ffc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b8f      	ldr	r3, [pc, #572]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 0207 	bic.w	r2, r3, #7
 8001fe2:	498d      	ldr	r1, [pc, #564]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fea:	4b8b      	ldr	r3, [pc, #556]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0307 	and.w	r3, r3, #7
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d001      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e14c      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d008      	beq.n	800201a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002008:	4b84      	ldr	r3, [pc, #528]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	4981      	ldr	r1, [pc, #516]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 8002016:	4313      	orrs	r3, r2
 8002018:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b00      	cmp	r3, #0
 8002024:	f000 80df 	beq.w	80021e6 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d13d      	bne.n	80020ac <HAL_RCC_ClockConfig+0xf8>
 8002030:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002034:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002036:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002038:	fa93 f3a3 	rbit	r3, r3
 800203c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800203e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002040:	fab3 f383 	clz	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	b2db      	uxtb	r3, r3
 800204a:	f043 0301 	orr.w	r3, r3, #1
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b01      	cmp	r3, #1
 8002052:	d102      	bne.n	800205a <HAL_RCC_ClockConfig+0xa6>
 8002054:	4b71      	ldr	r3, [pc, #452]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	e00f      	b.n	800207a <HAL_RCC_ClockConfig+0xc6>
 800205a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800205e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002060:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002062:	fa93 f3a3 	rbit	r3, r3
 8002066:	667b      	str	r3, [r7, #100]	; 0x64
 8002068:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800206c:	663b      	str	r3, [r7, #96]	; 0x60
 800206e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002070:	fa93 f3a3 	rbit	r3, r3
 8002074:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002076:	4b69      	ldr	r3, [pc, #420]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 8002078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800207e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002080:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002082:	fa92 f2a2 	rbit	r2, r2
 8002086:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8002088:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800208a:	fab2 f282 	clz	r2, r2
 800208e:	b252      	sxtb	r2, r2
 8002090:	f042 0220 	orr.w	r2, r2, #32
 8002094:	b252      	sxtb	r2, r2
 8002096:	b2d2      	uxtb	r2, r2
 8002098:	f002 021f 	and.w	r2, r2, #31
 800209c:	2101      	movs	r1, #1
 800209e:	fa01 f202 	lsl.w	r2, r1, r2
 80020a2:	4013      	ands	r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d17d      	bne.n	80021a4 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0f4      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d13d      	bne.n	8002130 <HAL_RCC_ClockConfig+0x17c>
 80020b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020b8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020bc:	fa93 f3a3 	rbit	r3, r3
 80020c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80020c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c4:	fab3 f383 	clz	r3, r3
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d102      	bne.n	80020de <HAL_RCC_ClockConfig+0x12a>
 80020d8:	4b50      	ldr	r3, [pc, #320]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	e00f      	b.n	80020fe <HAL_RCC_ClockConfig+0x14a>
 80020de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020e2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020e6:	fa93 f3a3 	rbit	r3, r3
 80020ea:	647b      	str	r3, [r7, #68]	; 0x44
 80020ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020f0:	643b      	str	r3, [r7, #64]	; 0x40
 80020f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020f4:	fa93 f3a3 	rbit	r3, r3
 80020f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020fa:	4b48      	ldr	r3, [pc, #288]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 80020fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002102:	63ba      	str	r2, [r7, #56]	; 0x38
 8002104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002106:	fa92 f2a2 	rbit	r2, r2
 800210a:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 800210c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800210e:	fab2 f282 	clz	r2, r2
 8002112:	b252      	sxtb	r2, r2
 8002114:	f042 0220 	orr.w	r2, r2, #32
 8002118:	b252      	sxtb	r2, r2
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	f002 021f 	and.w	r2, r2, #31
 8002120:	2101      	movs	r1, #1
 8002122:	fa01 f202 	lsl.w	r2, r1, r2
 8002126:	4013      	ands	r3, r2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d13b      	bne.n	80021a4 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e0b2      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
 8002130:	2302      	movs	r3, #2
 8002132:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002136:	fa93 f3a3 	rbit	r3, r3
 800213a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800213c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213e:	fab3 f383 	clz	r3, r3
 8002142:	b2db      	uxtb	r3, r3
 8002144:	095b      	lsrs	r3, r3, #5
 8002146:	b2db      	uxtb	r3, r3
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b01      	cmp	r3, #1
 8002150:	d102      	bne.n	8002158 <HAL_RCC_ClockConfig+0x1a4>
 8002152:	4b32      	ldr	r3, [pc, #200]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	e00d      	b.n	8002174 <HAL_RCC_ClockConfig+0x1c0>
 8002158:	2302      	movs	r3, #2
 800215a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
 8002164:	2302      	movs	r3, #2
 8002166:	623b      	str	r3, [r7, #32]
 8002168:	6a3b      	ldr	r3, [r7, #32]
 800216a:	fa93 f3a3 	rbit	r3, r3
 800216e:	61fb      	str	r3, [r7, #28]
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	2202      	movs	r2, #2
 8002176:	61ba      	str	r2, [r7, #24]
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	fa92 f2a2 	rbit	r2, r2
 800217e:	617a      	str	r2, [r7, #20]
  return(result);
 8002180:	697a      	ldr	r2, [r7, #20]
 8002182:	fab2 f282 	clz	r2, r2
 8002186:	b252      	sxtb	r2, r2
 8002188:	f042 0220 	orr.w	r2, r2, #32
 800218c:	b252      	sxtb	r2, r2
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	f002 021f 	and.w	r2, r2, #31
 8002194:	2101      	movs	r1, #1
 8002196:	fa01 f202 	lsl.w	r2, r1, r2
 800219a:	4013      	ands	r3, r2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e078      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021a4:	4b1d      	ldr	r3, [pc, #116]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f023 0203 	bic.w	r2, r3, #3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	491a      	ldr	r1, [pc, #104]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021b6:	f7fe fd6d 	bl	8000c94 <HAL_GetTick>
 80021ba:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021bc:	e00a      	b.n	80021d4 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021be:	f7fe fd69 	bl	8000c94 <HAL_GetTick>
 80021c2:	4602      	mov	r2, r0
 80021c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e060      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <HAL_RCC_ClockConfig+0x268>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 020c 	and.w	r2, r3, #12
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d1eb      	bne.n	80021be <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021e6:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d215      	bcs.n	8002220 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f4:	4b08      	ldr	r3, [pc, #32]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f023 0207 	bic.w	r2, r3, #7
 80021fc:	4906      	ldr	r1, [pc, #24]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	4313      	orrs	r3, r2
 8002202:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002204:	4b04      	ldr	r3, [pc, #16]	; (8002218 <HAL_RCC_ClockConfig+0x264>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	429a      	cmp	r2, r3
 8002210:	d006      	beq.n	8002220 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e03f      	b.n	8002296 <HAL_RCC_ClockConfig+0x2e2>
 8002216:	bf00      	nop
 8002218:	40022000 	.word	0x40022000
 800221c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	d008      	beq.n	800223e <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800222c:	4b1c      	ldr	r3, [pc, #112]	; (80022a0 <HAL_RCC_ClockConfig+0x2ec>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4919      	ldr	r1, [pc, #100]	; (80022a0 <HAL_RCC_ClockConfig+0x2ec>)
 800223a:	4313      	orrs	r3, r2
 800223c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d009      	beq.n	800225e <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <HAL_RCC_ClockConfig+0x2ec>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4911      	ldr	r1, [pc, #68]	; (80022a0 <HAL_RCC_ClockConfig+0x2ec>)
 800225a:	4313      	orrs	r3, r2
 800225c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800225e:	f000 f825 	bl	80022ac <HAL_RCC_GetSysClockFreq>
 8002262:	4601      	mov	r1, r0
 8002264:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <HAL_RCC_ClockConfig+0x2ec>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800226c:	23f0      	movs	r3, #240	; 0xf0
 800226e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	fa93 f3a3 	rbit	r3, r3
 8002276:	60fb      	str	r3, [r7, #12]
  return(result);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	fab3 f383 	clz	r3, r3
 800227e:	fa22 f303 	lsr.w	r3, r2, r3
 8002282:	4a08      	ldr	r2, [pc, #32]	; (80022a4 <HAL_RCC_ClockConfig+0x2f0>)
 8002284:	5cd3      	ldrb	r3, [r2, r3]
 8002286:	fa21 f303 	lsr.w	r3, r1, r3
 800228a:	4a07      	ldr	r2, [pc, #28]	; (80022a8 <HAL_RCC_ClockConfig+0x2f4>)
 800228c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800228e:	2000      	movs	r0, #0
 8002290:	f7fe fcbc 	bl	8000c0c <HAL_InitTick>
  
  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3778      	adds	r7, #120	; 0x78
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000
 80022a4:	0800352c 	.word	0x0800352c
 80022a8:	20000000 	.word	0x20000000

080022ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b08b      	sub	sp, #44	; 0x2c
 80022b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
 80022ba:	2300      	movs	r3, #0
 80022bc:	627b      	str	r3, [r7, #36]	; 0x24
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80022c2:	2300      	movs	r3, #0
 80022c4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80022c6:	4b29      	ldr	r3, [pc, #164]	; (800236c <HAL_RCC_GetSysClockFreq+0xc0>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f003 030c 	and.w	r3, r3, #12
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d002      	beq.n	80022dc <HAL_RCC_GetSysClockFreq+0x30>
 80022d6:	2b08      	cmp	r3, #8
 80022d8:	d003      	beq.n	80022e2 <HAL_RCC_GetSysClockFreq+0x36>
 80022da:	e03c      	b.n	8002356 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022dc:	4b24      	ldr	r3, [pc, #144]	; (8002370 <HAL_RCC_GetSysClockFreq+0xc4>)
 80022de:	623b      	str	r3, [r7, #32]
      break;
 80022e0:	e03c      	b.n	800235c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022e8:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80022ec:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	fa93 f3a3 	rbit	r3, r3
 80022f4:	607b      	str	r3, [r7, #4]
  return(result);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	fab3 f383 	clz	r3, r3
 80022fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002300:	4a1c      	ldr	r2, [pc, #112]	; (8002374 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002302:	5cd3      	ldrb	r3, [r2, r3]
 8002304:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002306:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230a:	f003 020f 	and.w	r2, r3, #15
 800230e:	230f      	movs	r3, #15
 8002310:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	fa93 f3a3 	rbit	r3, r3
 8002318:	60fb      	str	r3, [r7, #12]
  return(result);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	fab3 f383 	clz	r3, r3
 8002320:	fa22 f303 	lsr.w	r3, r2, r3
 8002324:	4a14      	ldr	r2, [pc, #80]	; (8002378 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002326:	5cd3      	ldrb	r3, [r2, r3]
 8002328:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002334:	4a0e      	ldr	r2, [pc, #56]	; (8002370 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	fbb2 f2f3 	udiv	r2, r2, r3
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	fb02 f303 	mul.w	r3, r2, r3
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
 8002344:	e004      	b.n	8002350 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	4a0c      	ldr	r2, [pc, #48]	; (800237c <HAL_RCC_GetSysClockFreq+0xd0>)
 800234a:	fb02 f303 	mul.w	r3, r2, r3
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	623b      	str	r3, [r7, #32]
      break;
 8002354:	e002      	b.n	800235c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002358:	623b      	str	r3, [r7, #32]
      break;
 800235a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800235c:	6a3b      	ldr	r3, [r7, #32]
}
 800235e:	4618      	mov	r0, r3
 8002360:	372c      	adds	r7, #44	; 0x2c
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40021000 	.word	0x40021000
 8002370:	007a1200 	.word	0x007a1200
 8002374:	0800353c 	.word	0x0800353c
 8002378:	0800354c 	.word	0x0800354c
 800237c:	003d0900 	.word	0x003d0900

08002380 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b092      	sub	sp, #72	; 0x48
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 80cf 	beq.w	800253c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800239e:	2300      	movs	r3, #0
 80023a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023a4:	4b86      	ldr	r3, [pc, #536]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10e      	bne.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023b0:	4b83      	ldr	r3, [pc, #524]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	4a82      	ldr	r2, [pc, #520]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ba:	61d3      	str	r3, [r2, #28]
 80023bc:	4b80      	ldr	r3, [pc, #512]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023c8:	2301      	movs	r3, #1
 80023ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ce:	4b7d      	ldr	r3, [pc, #500]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d118      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023da:	4b7a      	ldr	r3, [pc, #488]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a79      	ldr	r2, [pc, #484]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80023e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023e6:	f7fe fc55 	bl	8000c94 <HAL_GetTick>
 80023ea:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023ec:	e008      	b.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023ee:	f7fe fc51 	bl	8000c94 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b64      	cmp	r3, #100	; 0x64
 80023fa:	d901      	bls.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e0da      	b.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002400:	4b70      	ldr	r3, [pc, #448]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002408:	2b00      	cmp	r3, #0
 800240a:	d0f0      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800240c:	4b6c      	ldr	r3, [pc, #432]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800240e:	6a1b      	ldr	r3, [r3, #32]
 8002410:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002414:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d07c      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002424:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002426:	429a      	cmp	r2, r3
 8002428:	d075      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800242a:	4b65      	ldr	r3, [pc, #404]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002432:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002434:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002438:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243c:	fa93 f3a3 	rbit	r3, r3
 8002440:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002444:	fab3 f383 	clz	r3, r3
 8002448:	461a      	mov	r2, r3
 800244a:	4b5f      	ldr	r3, [pc, #380]	; (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800244c:	4413      	add	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	461a      	mov	r2, r3
 8002452:	2301      	movs	r3, #1
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800245a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800245e:	fa93 f3a3 	rbit	r3, r3
 8002462:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002466:	fab3 f383 	clz	r3, r3
 800246a:	461a      	mov	r2, r3
 800246c:	4b56      	ldr	r3, [pc, #344]	; (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800246e:	4413      	add	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	461a      	mov	r2, r3
 8002474:	2300      	movs	r3, #0
 8002476:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002478:	4a51      	ldr	r2, [pc, #324]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800247a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800247c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800247e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d046      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7fe fc04 	bl	8000c94 <HAL_GetTick>
 800248c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248e:	e00a      	b.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7fe fc00 	bl	8000c94 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f241 3288 	movw	r2, #5000	; 0x1388
 800249e:	4293      	cmp	r3, r2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e087      	b.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x236>
 80024a6:	2302      	movs	r3, #2
 80024a8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ac:	fa93 f3a3 	rbit	r3, r3
 80024b0:	627b      	str	r3, [r7, #36]	; 0x24
 80024b2:	2302      	movs	r3, #2
 80024b4:	623b      	str	r3, [r7, #32]
 80024b6:	6a3b      	ldr	r3, [r7, #32]
 80024b8:	fa93 f3a3 	rbit	r3, r3
 80024bc:	61fb      	str	r3, [r7, #28]
  return(result);
 80024be:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024c0:	fab3 f383 	clz	r3, r3
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	095b      	lsrs	r3, r3, #5
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	f043 0302 	orr.w	r3, r3, #2
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d102      	bne.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80024d4:	4b3a      	ldr	r3, [pc, #232]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	e007      	b.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80024da:	2302      	movs	r3, #2
 80024dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	fa93 f3a3 	rbit	r3, r3
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	4b36      	ldr	r3, [pc, #216]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80024e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ea:	2202      	movs	r2, #2
 80024ec:	613a      	str	r2, [r7, #16]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	fa92 f2a2 	rbit	r2, r2
 80024f4:	60fa      	str	r2, [r7, #12]
  return(result);
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	fab2 f282 	clz	r2, r2
 80024fc:	b252      	sxtb	r2, r2
 80024fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002502:	b252      	sxtb	r2, r2
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	f002 021f 	and.w	r2, r2, #31
 800250a:	2101      	movs	r1, #1
 800250c:	fa01 f202 	lsl.w	r2, r1, r2
 8002510:	4013      	ands	r3, r2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0bc      	beq.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002516:	4b2a      	ldr	r3, [pc, #168]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	4927      	ldr	r1, [pc, #156]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002524:	4313      	orrs	r3, r2
 8002526:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002528:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800252c:	2b01      	cmp	r3, #1
 800252e:	d105      	bne.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002530:	4b23      	ldr	r3, [pc, #140]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002532:	69db      	ldr	r3, [r3, #28]
 8002534:	4a22      	ldr	r2, [pc, #136]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002536:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800253a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0301 	and.w	r3, r3, #1
 8002544:	2b00      	cmp	r3, #0
 8002546:	d008      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002548:	4b1d      	ldr	r3, [pc, #116]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	f023 0203 	bic.w	r2, r3, #3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	491a      	ldr	r1, [pc, #104]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002556:	4313      	orrs	r3, r2
 8002558:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0320 	and.w	r3, r3, #32
 8002562:	2b00      	cmp	r3, #0
 8002564:	d008      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002566:	4b16      	ldr	r3, [pc, #88]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256a:	f023 0210 	bic.w	r2, r3, #16
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	4913      	ldr	r1, [pc, #76]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002574:	4313      	orrs	r3, r2
 8002576:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002580:	2b00      	cmp	r3, #0
 8002582:	d008      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002584:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002588:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	490b      	ldr	r1, [pc, #44]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002592:	4313      	orrs	r3, r2
 8002594:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d008      	beq.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	695b      	ldr	r3, [r3, #20]
 80025ae:	4904      	ldr	r1, [pc, #16]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3748      	adds	r7, #72	; 0x48
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40007000 	.word	0x40007000
 80025c8:	10908100 	.word	0x10908100

080025cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e01d      	b.n	800261a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7fe f9b4 	bl	8000960 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2202      	movs	r2, #2
 80025fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3304      	adds	r3, #4
 8002608:	4619      	mov	r1, r3
 800260a:	4610      	mov	r0, r2
 800260c:	f000 f962 	bl	80028d4 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e01d      	b.n	8002670 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b00      	cmp	r3, #0
 800263e:	d106      	bne.n	800264e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 f815 	bl	8002678 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2202      	movs	r2, #2
 8002652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	3304      	adds	r3, #4
 800265e:	4619      	mov	r1, r3
 8002660:	4610      	mov	r0, r2
 8002662:	f000 f937 	bl	80028d4 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2201      	movs	r2, #1
 800269c:	6839      	ldr	r1, [r7, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f000 fc3b 	bl	8002f1a <TIM_CCxChannelCmd>
  
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a15      	ldr	r2, [pc, #84]	; (8002700 <HAL_TIM_PWM_Start+0x74>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d00e      	beq.n	80026cc <HAL_TIM_PWM_Start+0x40>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a14      	ldr	r2, [pc, #80]	; (8002704 <HAL_TIM_PWM_Start+0x78>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d009      	beq.n	80026cc <HAL_TIM_PWM_Start+0x40>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a12      	ldr	r2, [pc, #72]	; (8002708 <HAL_TIM_PWM_Start+0x7c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d004      	beq.n	80026cc <HAL_TIM_PWM_Start+0x40>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a11      	ldr	r2, [pc, #68]	; (800270c <HAL_TIM_PWM_Start+0x80>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d101      	bne.n	80026d0 <HAL_TIM_PWM_Start+0x44>
 80026cc:	2301      	movs	r3, #1
 80026ce:	e000      	b.n	80026d2 <HAL_TIM_PWM_Start+0x46>
 80026d0:	2300      	movs	r3, #0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d007      	beq.n	80026e6 <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026e4:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f042 0201 	orr.w	r2, r2, #1
 80026f4:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
} 
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40012c00 	.word	0x40012c00
 8002704:	40014000 	.word	0x40014000
 8002708:	40014400 	.word	0x40014400
 800270c:	40014800 	.word	0x40014800

08002710 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(htim);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002724:	2b01      	cmp	r3, #1
 8002726:	d101      	bne.n	800272c <HAL_TIM_ConfigClockSource+0x1c>
 8002728:	2302      	movs	r3, #2
 800272a:	e0cf      	b.n	80028cc <HAL_TIM_ConfigClockSource+0x1bc>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800274a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800274e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002756:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2b40      	cmp	r3, #64	; 0x40
 8002766:	d07c      	beq.n	8002862 <HAL_TIM_ConfigClockSource+0x152>
 8002768:	2b40      	cmp	r3, #64	; 0x40
 800276a:	d80f      	bhi.n	800278c <HAL_TIM_ConfigClockSource+0x7c>
 800276c:	2b10      	cmp	r3, #16
 800276e:	f000 808f 	beq.w	8002890 <HAL_TIM_ConfigClockSource+0x180>
 8002772:	2b10      	cmp	r3, #16
 8002774:	d803      	bhi.n	800277e <HAL_TIM_ConfigClockSource+0x6e>
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8083 	beq.w	8002882 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 800277c:	e09d      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 800277e:	2b20      	cmp	r3, #32
 8002780:	f000 808d 	beq.w	800289e <HAL_TIM_ConfigClockSource+0x18e>
 8002784:	2b30      	cmp	r3, #48	; 0x30
 8002786:	f000 8091 	beq.w	80028ac <HAL_TIM_ConfigClockSource+0x19c>
    break;    
 800278a:	e096      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 800278c:	2b70      	cmp	r3, #112	; 0x70
 800278e:	d018      	beq.n	80027c2 <HAL_TIM_ConfigClockSource+0xb2>
 8002790:	2b70      	cmp	r3, #112	; 0x70
 8002792:	d804      	bhi.n	800279e <HAL_TIM_ConfigClockSource+0x8e>
 8002794:	2b50      	cmp	r3, #80	; 0x50
 8002796:	d044      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0x112>
 8002798:	2b60      	cmp	r3, #96	; 0x60
 800279a:	d052      	beq.n	8002842 <HAL_TIM_ConfigClockSource+0x132>
    break;    
 800279c:	e08d      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 800279e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027a2:	d003      	beq.n	80027ac <HAL_TIM_ConfigClockSource+0x9c>
 80027a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027a8:	d028      	beq.n	80027fc <HAL_TIM_ConfigClockSource+0xec>
    break;    
 80027aa:	e086      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6812      	ldr	r2, [r2, #0]
 80027b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ba:	f023 0307 	bic.w	r3, r3, #7
 80027be:	6093      	str	r3, [r2, #8]
    break;
 80027c0:	e07b      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	6899      	ldr	r1, [r3, #8]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	f000 fb80 	bl	8002ed6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027e8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80027f0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	609a      	str	r2, [r3, #8]
    break;
 80027fa:	e05e      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6818      	ldr	r0, [r3, #0]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	6899      	ldr	r1, [r3, #8]
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f000 fb63 	bl	8002ed6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800281e:	609a      	str	r2, [r3, #8]
    break;
 8002820:	e04b      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	6859      	ldr	r1, [r3, #4]
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	461a      	mov	r2, r3
 8002830:	f000 faca 	bl	8002dc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2150      	movs	r1, #80	; 0x50
 800283a:	4618      	mov	r0, r3
 800283c:	f000 fb2b 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 8002840:	e03b      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6818      	ldr	r0, [r3, #0]
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	6859      	ldr	r1, [r3, #4]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	461a      	mov	r2, r3
 8002850:	f000 faed 	bl	8002e2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2160      	movs	r1, #96	; 0x60
 800285a:	4618      	mov	r0, r3
 800285c:	f000 fb1b 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 8002860:	e02b      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6818      	ldr	r0, [r3, #0]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	6859      	ldr	r1, [r3, #4]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	461a      	mov	r2, r3
 8002870:	f000 faaa 	bl	8002dc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2140      	movs	r1, #64	; 0x40
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fb0b 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 8002880:	e01b      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2100      	movs	r1, #0
 8002888:	4618      	mov	r0, r3
 800288a:	f000 fb04 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 800288e:	e014      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2110      	movs	r1, #16
 8002896:	4618      	mov	r0, r3
 8002898:	f000 fafd 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 800289c:	e00d      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2120      	movs	r1, #32
 80028a4:	4618      	mov	r0, r3
 80028a6:	f000 faf6 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 80028aa:	e006      	b.n	80028ba <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2130      	movs	r1, #48	; 0x30
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 faef 	bl	8002e96 <TIM_ITRx_SetConfig>
    break;
 80028b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a32      	ldr	r2, [pc, #200]	; (80029b4 <TIM_Base_SetConfig+0xe0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d007      	beq.n	8002900 <TIM_Base_SetConfig+0x2c>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f6:	d003      	beq.n	8002900 <TIM_Base_SetConfig+0x2c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a2f      	ldr	r2, [pc, #188]	; (80029b8 <TIM_Base_SetConfig+0xe4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d108      	bne.n	8002912 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002906:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	4313      	orrs	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a27      	ldr	r2, [pc, #156]	; (80029b4 <TIM_Base_SetConfig+0xe0>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d013      	beq.n	8002942 <TIM_Base_SetConfig+0x6e>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002920:	d00f      	beq.n	8002942 <TIM_Base_SetConfig+0x6e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a24      	ldr	r2, [pc, #144]	; (80029b8 <TIM_Base_SetConfig+0xe4>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d00b      	beq.n	8002942 <TIM_Base_SetConfig+0x6e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a23      	ldr	r2, [pc, #140]	; (80029bc <TIM_Base_SetConfig+0xe8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d007      	beq.n	8002942 <TIM_Base_SetConfig+0x6e>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a22      	ldr	r2, [pc, #136]	; (80029c0 <TIM_Base_SetConfig+0xec>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d003      	beq.n	8002942 <TIM_Base_SetConfig+0x6e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a21      	ldr	r2, [pc, #132]	; (80029c4 <TIM_Base_SetConfig+0xf0>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d108      	bne.n	8002954 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	4313      	orrs	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	4313      	orrs	r3, r2
 8002960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a0e      	ldr	r2, [pc, #56]	; (80029b4 <TIM_Base_SetConfig+0xe0>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d00b      	beq.n	8002998 <TIM_Base_SetConfig+0xc4>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a0e      	ldr	r2, [pc, #56]	; (80029bc <TIM_Base_SetConfig+0xe8>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d007      	beq.n	8002998 <TIM_Base_SetConfig+0xc4>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a0d      	ldr	r2, [pc, #52]	; (80029c0 <TIM_Base_SetConfig+0xec>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d003      	beq.n	8002998 <TIM_Base_SetConfig+0xc4>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a0c      	ldr	r2, [pc, #48]	; (80029c4 <TIM_Base_SetConfig+0xf0>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d103      	bne.n	80029a0 <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	691a      	ldr	r2, [r3, #16]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	615a      	str	r2, [r3, #20]
}
 80029a6:	bf00      	nop
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40012c00 	.word	0x40012c00
 80029b8:	40000400 	.word	0x40000400
 80029bc:	40014000 	.word	0x40014000
 80029c0:	40014400 	.word	0x40014400
 80029c4:	40014800 	.word	0x40014800

080029c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b087      	sub	sp, #28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80029da:	2300      	movs	r3, #0
 80029dc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	f023 0201 	bic.w	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f023 0303 	bic.w	r3, r3, #3
 8002a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	f023 0302 	bic.w	r3, r3, #2
 8002a20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	4a28      	ldr	r2, [pc, #160]	; (8002ad0 <TIM_OC1_SetConfig+0x108>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d00b      	beq.n	8002a4c <TIM_OC1_SetConfig+0x84>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a27      	ldr	r2, [pc, #156]	; (8002ad4 <TIM_OC1_SetConfig+0x10c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d007      	beq.n	8002a4c <TIM_OC1_SetConfig+0x84>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a26      	ldr	r2, [pc, #152]	; (8002ad8 <TIM_OC1_SetConfig+0x110>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d003      	beq.n	8002a4c <TIM_OC1_SetConfig+0x84>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4a25      	ldr	r2, [pc, #148]	; (8002adc <TIM_OC1_SetConfig+0x114>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d10c      	bne.n	8002a66 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	f023 0308 	bic.w	r3, r3, #8
 8002a52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f023 0304 	bic.w	r3, r3, #4
 8002a64:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a19      	ldr	r2, [pc, #100]	; (8002ad0 <TIM_OC1_SetConfig+0x108>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00b      	beq.n	8002a86 <TIM_OC1_SetConfig+0xbe>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a18      	ldr	r2, [pc, #96]	; (8002ad4 <TIM_OC1_SetConfig+0x10c>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d007      	beq.n	8002a86 <TIM_OC1_SetConfig+0xbe>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a17      	ldr	r2, [pc, #92]	; (8002ad8 <TIM_OC1_SetConfig+0x110>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d003      	beq.n	8002a86 <TIM_OC1_SetConfig+0xbe>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a16      	ldr	r2, [pc, #88]	; (8002adc <TIM_OC1_SetConfig+0x114>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d111      	bne.n	8002aaa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	697a      	ldr	r2, [r7, #20]
 8002ac2:	621a      	str	r2, [r3, #32]
} 
 8002ac4:	bf00      	nop
 8002ac6:	371c      	adds	r7, #28
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40012c00 	.word	0x40012c00
 8002ad4:	40014000 	.word	0x40014000
 8002ad8:	40014400 	.word	0x40014400
 8002adc:	40014800 	.word	0x40014800

08002ae0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	f023 0210 	bic.w	r2, r3, #16
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b26:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	021b      	lsls	r3, r3, #8
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f023 0320 	bic.w	r3, r3, #32
 8002b3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a24      	ldr	r2, [pc, #144]	; (8002bdc <TIM_OC2_SetConfig+0xfc>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d10d      	bne.n	8002b6c <TIM_OC2_SetConfig+0x8c>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	011b      	lsls	r3, r3, #4
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b6a:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a1b      	ldr	r2, [pc, #108]	; (8002bdc <TIM_OC2_SetConfig+0xfc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d00b      	beq.n	8002b8c <TIM_OC2_SetConfig+0xac>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a1a      	ldr	r2, [pc, #104]	; (8002be0 <TIM_OC2_SetConfig+0x100>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d007      	beq.n	8002b8c <TIM_OC2_SetConfig+0xac>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a19      	ldr	r2, [pc, #100]	; (8002be4 <TIM_OC2_SetConfig+0x104>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d003      	beq.n	8002b8c <TIM_OC2_SetConfig+0xac>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a18      	ldr	r2, [pc, #96]	; (8002be8 <TIM_OC2_SetConfig+0x108>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d113      	bne.n	8002bb4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b92:	613b      	str	r3, [r7, #16]
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b9a:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	693a      	ldr	r2, [r7, #16]
 8002bb8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	621a      	str	r2, [r3, #32]
}
 8002bce:	bf00      	nop
 8002bd0:	371c      	adds	r7, #28
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40012c00 	.word	0x40012c00
 8002be0:	40014000 	.word	0x40014000
 8002be4:	40014400 	.word	0x40014400
 8002be8:	40014800 	.word	0x40014800

08002bec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b087      	sub	sp, #28
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
 8002c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f023 0303 	bic.w	r3, r3, #3
 8002c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	021b      	lsls	r3, r3, #8
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a23      	ldr	r2, [pc, #140]	; (8002ce4 <TIM_OC3_SetConfig+0xf8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10d      	bne.n	8002c76 <TIM_OC3_SetConfig+0x8a>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	021b      	lsls	r3, r3, #8
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c74:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a1a      	ldr	r2, [pc, #104]	; (8002ce4 <TIM_OC3_SetConfig+0xf8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d00b      	beq.n	8002c96 <TIM_OC3_SetConfig+0xaa>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a19      	ldr	r2, [pc, #100]	; (8002ce8 <TIM_OC3_SetConfig+0xfc>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d007      	beq.n	8002c96 <TIM_OC3_SetConfig+0xaa>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a18      	ldr	r2, [pc, #96]	; (8002cec <TIM_OC3_SetConfig+0x100>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d003      	beq.n	8002c96 <TIM_OC3_SetConfig+0xaa>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a17      	ldr	r2, [pc, #92]	; (8002cf0 <TIM_OC3_SetConfig+0x104>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d113      	bne.n	8002cbe <TIM_OC3_SetConfig+0xd2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ca4:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	68fa      	ldr	r2, [r7, #12]
 8002cc8:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	621a      	str	r2, [r3, #32]
}
 8002cd8:	bf00      	nop
 8002cda:	371c      	adds	r7, #28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	40012c00 	.word	0x40012c00
 8002ce8:	40014000 	.word	0x40014000
 8002cec:	40014400 	.word	0x40014400
 8002cf0:	40014800 	.word	0x40014800

08002cf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b087      	sub	sp, #28
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d32:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d3a:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	021b      	lsls	r3, r3, #8
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d4e:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	031b      	lsls	r3, r3, #12
 8002d56:	68fa      	ldr	r2, [r7, #12]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a16      	ldr	r2, [pc, #88]	; (8002db8 <TIM_OC4_SetConfig+0xc4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d00b      	beq.n	8002d7c <TIM_OC4_SetConfig+0x88>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a15      	ldr	r2, [pc, #84]	; (8002dbc <TIM_OC4_SetConfig+0xc8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d007      	beq.n	8002d7c <TIM_OC4_SetConfig+0x88>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a14      	ldr	r2, [pc, #80]	; (8002dc0 <TIM_OC4_SetConfig+0xcc>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d003      	beq.n	8002d7c <TIM_OC4_SetConfig+0x88>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a13      	ldr	r2, [pc, #76]	; (8002dc4 <TIM_OC4_SetConfig+0xd0>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d109      	bne.n	8002d90 <TIM_OC4_SetConfig+0x9c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d82:	617b      	str	r3, [r7, #20]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	019b      	lsls	r3, r3, #6
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	621a      	str	r2, [r3, #32]
}
 8002daa:	bf00      	nop
 8002dac:	371c      	adds	r7, #28
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40012c00 	.word	0x40012c00
 8002dbc:	40014000 	.word	0x40014000
 8002dc0:	40014400 	.word	0x40014400
 8002dc4:	40014800 	.word	0x40014800

08002dc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b087      	sub	sp, #28
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	f023 0201 	bic.w	r2, r3, #1
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dfa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	011b      	lsls	r3, r3, #4
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	f023 030a 	bic.w	r3, r3, #10
 8002e0c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	621a      	str	r2, [r3, #32]
}
 8002e22:	bf00      	nop
 8002e24:	371c      	adds	r7, #28
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b087      	sub	sp, #28
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	60f8      	str	r0, [r7, #12]
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	f023 0210 	bic.w	r2, r3, #16
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6a1b      	ldr	r3, [r3, #32]
 8002e58:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	031b      	lsls	r3, r3, #12
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	621a      	str	r2, [r3, #32]
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b085      	sub	sp, #20
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eb2:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002eb4:	887b      	ldrh	r3, [r7, #2]
 8002eb6:	f043 0307 	orr.w	r3, r3, #7
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	609a      	str	r2, [r3, #8]
}
 8002eca:	bf00      	nop
 8002ecc:	3714      	adds	r7, #20
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b087      	sub	sp, #28
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
 8002ee2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ef4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	021a      	lsls	r2, r3, #8
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	431a      	orrs	r2, r3
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	609a      	str	r2, [r3, #8]
} 
 8002f0e:	bf00      	nop
 8002f10:	371c      	adds	r7, #28
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr

08002f1a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b087      	sub	sp, #28
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	60f8      	str	r0, [r7, #12]
 8002f22:	60b9      	str	r1, [r7, #8]
 8002f24:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6a1a      	ldr	r2, [r3, #32]
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	401a      	ands	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a1a      	ldr	r2, [r3, #32]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	621a      	str	r2, [r3, #32]
}
 8002f54:	bf00      	nop
 8002f56:	371c      	adds	r7, #28
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d101      	bne.n	8002f7a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e105      	b.n	8003186 <HAL_TIM_PWM_ConfigChannel+0x226>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2202      	movs	r2, #2
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b14      	cmp	r3, #20
 8002f8e:	f200 80f0 	bhi.w	8003172 <HAL_TIM_PWM_ConfigChannel+0x212>
 8002f92:	a201      	add	r2, pc, #4	; (adr r2, 8002f98 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f98:	08002fed 	.word	0x08002fed
 8002f9c:	08003173 	.word	0x08003173
 8002fa0:	08003173 	.word	0x08003173
 8002fa4:	08003173 	.word	0x08003173
 8002fa8:	0800302d 	.word	0x0800302d
 8002fac:	08003173 	.word	0x08003173
 8002fb0:	08003173 	.word	0x08003173
 8002fb4:	08003173 	.word	0x08003173
 8002fb8:	0800306f 	.word	0x0800306f
 8002fbc:	08003173 	.word	0x08003173
 8002fc0:	08003173 	.word	0x08003173
 8002fc4:	08003173 	.word	0x08003173
 8002fc8:	080030af 	.word	0x080030af
 8002fcc:	08003173 	.word	0x08003173
 8002fd0:	08003173 	.word	0x08003173
 8002fd4:	08003173 	.word	0x08003173
 8002fd8:	080030f1 	.word	0x080030f1
 8002fdc:	08003173 	.word	0x08003173
 8002fe0:	08003173 	.word	0x08003173
 8002fe4:	08003173 	.word	0x08003173
 8002fe8:	08003131 	.word	0x08003131
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fce8 	bl	80029c8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0208 	orr.w	r2, r2, #8
 8003006:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	699a      	ldr	r2, [r3, #24]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0204 	bic.w	r2, r2, #4
 8003016:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6999      	ldr	r1, [r3, #24]
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	691a      	ldr	r2, [r3, #16]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	430a      	orrs	r2, r1
 8003028:	619a      	str	r2, [r3, #24]
    }
    break;
 800302a:	e0a3      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68b9      	ldr	r1, [r7, #8]
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff fd54 	bl	8002ae0 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003046:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	699a      	ldr	r2, [r3, #24]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	6999      	ldr	r1, [r3, #24]
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	021a      	lsls	r2, r3, #8
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	619a      	str	r2, [r3, #24]
    }
    break;
 800306c:	e082      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68b9      	ldr	r1, [r7, #8]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff fdb9 	bl	8002bec <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	69da      	ldr	r2, [r3, #28]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 0208 	orr.w	r2, r2, #8
 8003088:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69da      	ldr	r2, [r3, #28]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0204 	bic.w	r2, r2, #4
 8003098:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	69d9      	ldr	r1, [r3, #28]
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	691a      	ldr	r2, [r3, #16]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	61da      	str	r2, [r3, #28]
    }
    break;
 80030ac:	e062      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68b9      	ldr	r1, [r7, #8]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fe1d 	bl	8002cf4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	69da      	ldr	r2, [r3, #28]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030c8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	69da      	ldr	r2, [r3, #28]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	69d9      	ldr	r1, [r3, #28]
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	021a      	lsls	r2, r3, #8
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	430a      	orrs	r2, r1
 80030ec:	61da      	str	r2, [r3, #28]
    }
    break;
 80030ee:	e041      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68b9      	ldr	r1, [r7, #8]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 f916 	bl	8003328 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0208 	orr.w	r2, r2, #8
 800310a:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0204 	bic.w	r2, r2, #4
 800311a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 800312e:	e021      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68b9      	ldr	r1, [r7, #8]
 8003136:	4618      	mov	r0, r3
 8003138:	f000 f95a 	bl	80033f0 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800314a:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800315a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	021a      	lsls	r2, r3, #8
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003170:	e000      	b.n	8003174 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8003172:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop

08003190 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d101      	bne.n	80031a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031a4:	2302      	movs	r3, #2
 80031a6:	e038      	b.n	800321a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a18      	ldr	r2, [pc, #96]	; (8003228 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d108      	bne.n	80031dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80031d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4313      	orrs	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031f4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8003218:	2300      	movs	r3, #0
} 
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40012c00 	.word	0x40012c00

0800322c <HAL_TIMEx_ConfigBreakDeadTime>:
            STM32F398xx and STM32F303x8 two break inputs can be configured.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, 
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003244:	2302      	movs	r3, #2
 8003246:	e067      	b.n	8003318 <HAL_TIMEx_ConfigBreakDeadTime+0xec>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	4313      	orrs	r3, r2
 800325c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	4313      	orrs	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4313      	orrs	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	4313      	orrs	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ae:	4313      	orrs	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032bc:	4313      	orrs	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	041b      	lsls	r3, r3, #16
 80032cc:	4313      	orrs	r3, r2
 80032ce:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a13      	ldr	r2, [pc, #76]	; (8003324 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d115      	bne.n	8003306 <HAL_TIMEx_ConfigBreakDeadTime+0xda>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	051b      	lsls	r3, r3, #20
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	4313      	orrs	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	40012c00 	.word	0x40012c00

08003328 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003328:	b480      	push	{r7}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003332:	2300      	movs	r3, #0
 8003334:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 800333a:	2300      	movs	r3, #0
 800333c:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800335a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003366:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	4313      	orrs	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003378:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	041b      	lsls	r3, r3, #16
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a15      	ldr	r2, [pc, #84]	; (80033e0 <TIM_OC5_SetConfig+0xb8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00b      	beq.n	80033a6 <TIM_OC5_SetConfig+0x7e>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a14      	ldr	r2, [pc, #80]	; (80033e4 <TIM_OC5_SetConfig+0xbc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d007      	beq.n	80033a6 <TIM_OC5_SetConfig+0x7e>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a13      	ldr	r2, [pc, #76]	; (80033e8 <TIM_OC5_SetConfig+0xc0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d003      	beq.n	80033a6 <TIM_OC5_SetConfig+0x7e>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a12      	ldr	r2, [pc, #72]	; (80033ec <TIM_OC5_SetConfig+0xc4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d109      	bne.n	80033ba <TIM_OC5_SetConfig+0x92>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	621a      	str	r2, [r3, #32]
}
 80033d4:	bf00      	nop
 80033d6:	371c      	adds	r7, #28
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr
 80033e0:	40012c00 	.word	0x40012c00
 80033e4:	40014000 	.word	0x40014000
 80033e8:	40014400 	.word	0x40014400
 80033ec:	40014800 	.word	0x40014800

080033f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003422:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800342a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800342e:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	021b      	lsls	r3, r3, #8
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4313      	orrs	r3, r2
 800343a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003442:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	051b      	lsls	r3, r3, #20
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a16      	ldr	r2, [pc, #88]	; (80034ac <TIM_OC6_SetConfig+0xbc>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d00b      	beq.n	8003470 <TIM_OC6_SetConfig+0x80>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a15      	ldr	r2, [pc, #84]	; (80034b0 <TIM_OC6_SetConfig+0xc0>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d007      	beq.n	8003470 <TIM_OC6_SetConfig+0x80>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a14      	ldr	r2, [pc, #80]	; (80034b4 <TIM_OC6_SetConfig+0xc4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d003      	beq.n	8003470 <TIM_OC6_SetConfig+0x80>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a13      	ldr	r2, [pc, #76]	; (80034b8 <TIM_OC6_SetConfig+0xc8>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d109      	bne.n	8003484 <TIM_OC6_SetConfig+0x94>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003476:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	029b      	lsls	r3, r3, #10
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	621a      	str	r2, [r3, #32]
} 
 800349e:	bf00      	nop
 80034a0:	371c      	adds	r7, #28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40012c00 	.word	0x40012c00
 80034b0:	40014000 	.word	0x40014000
 80034b4:	40014400 	.word	0x40014400
 80034b8:	40014800 	.word	0x40014800

080034bc <__libc_init_array>:
 80034bc:	b570      	push	{r4, r5, r6, lr}
 80034be:	4e0d      	ldr	r6, [pc, #52]	; (80034f4 <__libc_init_array+0x38>)
 80034c0:	4c0d      	ldr	r4, [pc, #52]	; (80034f8 <__libc_init_array+0x3c>)
 80034c2:	1ba4      	subs	r4, r4, r6
 80034c4:	10a4      	asrs	r4, r4, #2
 80034c6:	2500      	movs	r5, #0
 80034c8:	42a5      	cmp	r5, r4
 80034ca:	d109      	bne.n	80034e0 <__libc_init_array+0x24>
 80034cc:	4e0b      	ldr	r6, [pc, #44]	; (80034fc <__libc_init_array+0x40>)
 80034ce:	4c0c      	ldr	r4, [pc, #48]	; (8003500 <__libc_init_array+0x44>)
 80034d0:	f000 f820 	bl	8003514 <_init>
 80034d4:	1ba4      	subs	r4, r4, r6
 80034d6:	10a4      	asrs	r4, r4, #2
 80034d8:	2500      	movs	r5, #0
 80034da:	42a5      	cmp	r5, r4
 80034dc:	d105      	bne.n	80034ea <__libc_init_array+0x2e>
 80034de:	bd70      	pop	{r4, r5, r6, pc}
 80034e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034e4:	4798      	blx	r3
 80034e6:	3501      	adds	r5, #1
 80034e8:	e7ee      	b.n	80034c8 <__libc_init_array+0xc>
 80034ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034ee:	4798      	blx	r3
 80034f0:	3501      	adds	r5, #1
 80034f2:	e7f2      	b.n	80034da <__libc_init_array+0x1e>
 80034f4:	0800355c 	.word	0x0800355c
 80034f8:	0800355c 	.word	0x0800355c
 80034fc:	0800355c 	.word	0x0800355c
 8003500:	08003560 	.word	0x08003560

08003504 <memset>:
 8003504:	4402      	add	r2, r0
 8003506:	4603      	mov	r3, r0
 8003508:	4293      	cmp	r3, r2
 800350a:	d100      	bne.n	800350e <memset+0xa>
 800350c:	4770      	bx	lr
 800350e:	f803 1b01 	strb.w	r1, [r3], #1
 8003512:	e7f9      	b.n	8003508 <memset+0x4>

08003514 <_init>:
 8003514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003516:	bf00      	nop
 8003518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800351a:	bc08      	pop	{r3}
 800351c:	469e      	mov	lr, r3
 800351e:	4770      	bx	lr

08003520 <_fini>:
 8003520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003522:	bf00      	nop
 8003524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003526:	bc08      	pop	{r3}
 8003528:	469e      	mov	lr, r3
 800352a:	4770      	bx	lr
