

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Mon Sep 14 06:22:20 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 6.000 ns | 6.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    179|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     115|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     115|    188|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |FracNet_mul_mul_8fYi_U25  |FracNet_mul_mul_8fYi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_20_fu_219_p2         |     +    |      0|  0|  21|          14|          14|
    |ret_V_fu_205_p2             |     +    |      0|  0|  22|          15|          15|
    |overflow_fu_117_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_238_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_140_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln785_fu_101_p2        |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln786_fu_128_p2        |   icmp   |      0|  0|  11|           6|           2|
    |or_ln340_35_fu_157_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_444_fu_256_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_145_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_107_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_134_p2          |    or    |      0|  0|   2|           1|           1|
    |p_Val2_18_fu_179_p3         |  select  |      0|  0|  14|           1|          14|
    |select_ln340_492_fu_262_p3  |  select  |      0|  0|  14|           1|          13|
    |select_ln340_525_fu_278_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln340_fu_163_p3      |  select  |      0|  0|  14|           1|          13|
    |select_ln388_173_fu_270_p3  |  select  |      0|  0|  15|           1|          15|
    |select_ln388_fu_171_p3      |  select  |      0|  0|  15|           1|          15|
    |xor_ln340_174_fu_250_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_316_fu_244_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_151_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_112_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_232_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_123_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 179|          61|         135|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   14|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_ce_reg                          |   1|   0|    1|          0|
    |ap_return_int_reg                  |  14|   0|   14|          0|
    |bias_V_int_reg                     |  11|   0|   11|          0|
    |bias_V_read_reg_295                |  11|   0|   11|          0|
    |bias_V_read_reg_295_pp0_iter1_reg  |  11|   0|   11|          0|
    |p_Result_7_reg_316                 |   1|   0|    1|          0|
    |p_Result_s_reg_305                 |   1|   0|    1|          0|
    |p_Val2_18_reg_322                  |  14|   0|   14|          0|
    |r_V_4_reg_300                      |  19|   0|   19|          0|
    |sum_V_int_reg                      |   8|   0|    8|          0|
    |trunc_ln731_reg_311                |  13|   0|   13|          0|
    |weight_V_int_reg                   |  11|   0|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 115|   0|  115|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|ap_return  | out |   14| ap_ctrl_hs |  batch_norm  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  batch_norm  | return value |
|sum_V      |  in |    8|   ap_none  |     sum_V    |    scalar    |
|weight_V   |  in |   11|   ap_none  |   weight_V   |    scalar    |
|bias_V     |  in |   11|   ap_none  |    bias_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%bias_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %bias_V)" [pgconv.cc:86]   --->   Operation 4 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weight_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_V)" [pgconv.cc:86]   --->   Operation 5 'read' 'weight_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sum_V)" [pgconv.cc:86]   --->   Operation 6 'read' 'sum_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V = zext i8 %sum_V_read to i19" [pgconv.cc:86]   --->   Operation 7 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %weight_V_read to i19" [pgconv.cc:86]   --->   Operation 8 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.84ns) (root node of the DSP)   --->   "%r_V_4 = mul i19 %r_V, %sext_ln1118" [pgconv.cc:86]   --->   Operation 9 'mul' 'r_V_4' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_4, i32 18)" [pgconv.cc:86]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i19 %r_V_4 to i13" [pgconv.cc:86]   --->   Operation 11 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_4, i32 12)" [pgconv.cc:86]   --->   Operation 12 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sw_V = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln731, i1 false)" [pgconv.cc:86]   --->   Operation 13 'bitconcatenate' 'sw_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_s_52 = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V_4, i32 13, i32 18)" [pgconv.cc:86]   --->   Operation 14 'partselect' 'p_Result_s_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln785 = icmp ne i6 %p_Result_s_52, 0" [pgconv.cc:86]   --->   Operation 15 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785 = or i1 %p_Result_7, %icmp_ln785" [pgconv.cc:86]   --->   Operation 16 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [pgconv.cc:86]   --->   Operation 17 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.33ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [pgconv.cc:86]   --->   Operation 18 'and' 'overflow' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %p_Result_7, true" [pgconv.cc:86]   --->   Operation 19 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%icmp_ln786 = icmp ne i6 %p_Result_s_52, -1" [pgconv.cc:86]   --->   Operation 20 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786" [pgconv.cc:86]   --->   Operation 21 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow = and i1 %or_ln786, %p_Result_s" [pgconv.cc:86]   --->   Operation 22 'and' 'underflow' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %underflow, %overflow" [pgconv.cc:86]   --->   Operation 23 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%xor_ln340 = xor i1 %underflow, true" [pgconv.cc:86]   --->   Operation 24 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%or_ln340_35 = or i1 %overflow, %xor_ln340" [pgconv.cc:86]   --->   Operation 25 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i14 8191, i14 %sw_V" [pgconv.cc:86]   --->   Operation 26 'select' 'select_ln340' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_18)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %sw_V" [pgconv.cc:86]   --->   Operation 27 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.54ns) (out node of the LUT)   --->   "%p_Val2_18 = select i1 %or_ln340_35, i14 %select_ln340, i14 %select_ln388" [pgconv.cc:86]   --->   Operation 28 'select' 'p_Val2_18' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_18 to i15" [pgconv.cc:87]   --->   Operation 29 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bias_V_read, i1 false)" [pgconv.cc:87]   --->   Operation 30 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %rhs_V to i15" [pgconv.cc:87]   --->   Operation 31 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %rhs_V to i14" [pgconv.cc:87]   --->   Operation 32 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.98ns)   --->   "%ret_V = add nsw i15 %lhs_V, %sext_ln728" [pgconv.cc:87]   --->   Operation 33 'add' 'ret_V' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [pgconv.cc:87]   --->   Operation 34 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.98ns)   --->   "%p_Val2_20 = add i14 %sext_ln1192, %p_Val2_18" [pgconv.cc:87]   --->   Operation 35 'add' 'p_Val2_20' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_20, i32 13)" [pgconv.cc:87]   --->   Operation 36 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_173)   --->   "%xor_ln786_9 = xor i1 %p_Result_9, true" [pgconv.cc:87]   --->   Operation 37 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_173)   --->   "%underflow_3 = and i1 %p_Result_8, %xor_ln786_9" [pgconv.cc:87]   --->   Operation 38 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%xor_ln340_316 = xor i1 %p_Result_8, %p_Result_9" [pgconv.cc:87]   --->   Operation 39 'xor' 'xor_ln340_316' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%xor_ln340_174 = xor i1 %p_Result_8, true" [pgconv.cc:87]   --->   Operation 40 'xor' 'xor_ln340_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%or_ln340_444 = or i1 %p_Result_9, %xor_ln340_174" [pgconv.cc:87]   --->   Operation 41 'or' 'or_ln340_444' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_525)   --->   "%select_ln340_492 = select i1 %xor_ln340_316, i14 8191, i14 %p_Val2_20" [pgconv.cc:87]   --->   Operation 42 'select' 'select_ln340_492' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_173 = select i1 %underflow_3, i14 -8192, i14 %p_Val2_20" [pgconv.cc:87]   --->   Operation 43 'select' 'select_ln388_173' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_525 = select i1 %or_ln340_444, i14 %select_ln340_492, i14 %select_ln388_173" [pgconv.cc:87]   --->   Operation 44 'select' 'select_ln340_525' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "ret i14 %select_ln340_525" [pgconv.cc:87]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_V_read      (read          ) [ 0111]
weight_V_read    (read          ) [ 0000]
sum_V_read       (read          ) [ 0000]
r_V              (zext          ) [ 0000]
sext_ln1118      (sext          ) [ 0000]
r_V_4            (mul           ) [ 0110]
p_Result_s       (bitselect     ) [ 0110]
trunc_ln731      (trunc         ) [ 0110]
p_Result_7       (bitselect     ) [ 0110]
sw_V             (bitconcatenate) [ 0000]
p_Result_s_52    (partselect    ) [ 0000]
icmp_ln785       (icmp          ) [ 0000]
or_ln785         (or            ) [ 0000]
xor_ln785        (xor           ) [ 0000]
overflow         (and           ) [ 0000]
xor_ln786        (xor           ) [ 0000]
icmp_ln786       (icmp          ) [ 0000]
or_ln786         (or            ) [ 0000]
underflow        (and           ) [ 0000]
or_ln340         (or            ) [ 0000]
xor_ln340        (xor           ) [ 0000]
or_ln340_35      (or            ) [ 0000]
select_ln340     (select        ) [ 0000]
select_ln388     (select        ) [ 0000]
p_Val2_18        (select        ) [ 0101]
lhs_V            (sext          ) [ 0000]
rhs_V            (bitconcatenate) [ 0000]
sext_ln728       (sext          ) [ 0000]
sext_ln1192      (sext          ) [ 0000]
ret_V            (add           ) [ 0000]
p_Result_8       (bitselect     ) [ 0000]
p_Val2_20        (add           ) [ 0000]
p_Result_9       (bitselect     ) [ 0000]
xor_ln786_9      (xor           ) [ 0000]
underflow_3      (and           ) [ 0000]
xor_ln340_316    (xor           ) [ 0000]
xor_ln340_174    (xor           ) [ 0000]
or_ln340_444     (or            ) [ 0000]
select_ln340_492 (select        ) [ 0000]
select_ln388_173 (select        ) [ 0000]
select_ln340_525 (select        ) [ 0000]
ret_ln87         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="bias_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="weight_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="11" slack="0"/>
<pin id="50" dir="0" index="1" bw="11" slack="0"/>
<pin id="51" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="r_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln1118_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_Result_s_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="19" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="trunc_ln731_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="19" slack="0"/>
<pin id="77" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln731/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Result_7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="19" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sw_V_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="13" slack="1"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sw_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Result_s_52_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="19" slack="1"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_52/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln785_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="or_ln785_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="xor_ln785_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="overflow_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="xor_ln786_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln786_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="or_ln786_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="underflow_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="1"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="or_ln340_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xor_ln340_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln340_35_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_35/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln340_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="14" slack="0"/>
<pin id="166" dir="0" index="2" bw="14" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln388_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="14" slack="0"/>
<pin id="174" dir="0" index="2" bw="14" slack="0"/>
<pin id="175" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_18_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="0"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="lhs_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="1"/>
<pin id="189" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="rhs_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="2"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln728_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln1192_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ret_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Result_8_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="15" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Val2_20_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="1"/>
<pin id="222" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Result_9_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="14" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln786_9_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_9/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="underflow_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln340_316_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_316/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln340_174_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_174/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln340_444_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_444/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln340_492_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="14" slack="0"/>
<pin id="265" dir="0" index="2" bw="14" slack="0"/>
<pin id="266" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_492/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln388_173_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="14" slack="0"/>
<pin id="273" dir="0" index="2" bw="14" slack="0"/>
<pin id="274" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_173/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln340_525_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="14" slack="0"/>
<pin id="281" dir="0" index="2" bw="14" slack="0"/>
<pin id="282" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_525/3 "/>
</bind>
</comp>

<comp id="286" class="1007" name="r_V_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="11" slack="0"/>
<pin id="289" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="bias_V_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="2"/>
<pin id="297" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="bias_V_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="r_V_4_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="19" slack="1"/>
<pin id="302" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_Result_s_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln731_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="13" slack="1"/>
<pin id="313" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln731 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_Result_7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_Val2_18_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="1"/>
<pin id="324" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="48" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="92" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="107" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="92" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="123" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="117" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="140" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="117" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="145" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="85" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="140" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="85" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="157" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="163" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="190" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="187" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="201" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="211" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="211" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="224" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="211" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="224" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="244" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="219" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="238" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="219" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="256" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="262" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="270" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="60" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="64" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="293"><net_src comp="286" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="294"><net_src comp="286" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="298"><net_src comp="42" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="308"><net_src comp="68" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="314"><net_src comp="75" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="319"><net_src comp="78" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="325"><net_src comp="179" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="219" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_V | {}
	Port: weight_V | {}
	Port: bias_V | {}
 - Input state : 
	Port: batch_norm : sum_V | {1 }
	Port: batch_norm : weight_V | {1 }
	Port: batch_norm : bias_V | {1 }
  - Chain level:
	State 1
		r_V_4 : 1
		p_Result_s : 2
		trunc_ln731 : 2
		p_Result_7 : 2
	State 2
		icmp_ln785 : 1
		or_ln785 : 2
		overflow : 2
		icmp_ln786 : 1
		or_ln786 : 2
		underflow : 2
		or_ln340 : 2
		xor_ln340 : 2
		or_ln340_35 : 2
		select_ln340 : 2
		select_ln388 : 2
		p_Val2_18 : 2
	State 3
		sext_ln728 : 1
		sext_ln1192 : 1
		ret_V : 2
		p_Result_8 : 3
		p_Val2_20 : 2
		p_Result_9 : 3
		xor_ln786_9 : 4
		underflow_3 : 4
		xor_ln340_316 : 4
		xor_ln340_174 : 4
		or_ln340_444 : 4
		select_ln340_492 : 4
		select_ln388_173 : 4
		select_ln340_525 : 5
		ret_ln87 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln340_fu_163   |    0    |    0    |    14   |
|          |    select_ln388_fu_171   |    0    |    0    |    14   |
|  select  |     p_Val2_18_fu_179     |    0    |    0    |    14   |
|          |  select_ln340_492_fu_262 |    0    |    0    |    14   |
|          |  select_ln388_173_fu_270 |    0    |    0    |    14   |
|          |  select_ln340_525_fu_278 |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|    add   |       ret_V_fu_205       |    0    |    0    |    21   |
|          |     p_Val2_20_fu_219     |    0    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln785_fu_101    |    0    |    0    |    11   |
|          |     icmp_ln786_fu_128    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln785_fu_112     |    0    |    0    |    2    |
|          |     xor_ln786_fu_123     |    0    |    0    |    2    |
|    xor   |     xor_ln340_fu_151     |    0    |    0    |    2    |
|          |    xor_ln786_9_fu_232    |    0    |    0    |    2    |
|          |   xor_ln340_316_fu_244   |    0    |    0    |    2    |
|          |   xor_ln340_174_fu_250   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln785_fu_107     |    0    |    0    |    2    |
|          |      or_ln786_fu_134     |    0    |    0    |    2    |
|    or    |      or_ln340_fu_145     |    0    |    0    |    2    |
|          |    or_ln340_35_fu_157    |    0    |    0    |    2    |
|          |    or_ln340_444_fu_256   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      overflow_fu_117     |    0    |    0    |    2    |
|    and   |     underflow_fu_140     |    0    |    0    |    2    |
|          |    underflow_3_fu_238    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |       r_V_4_fu_286       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  bias_V_read_read_fu_42  |    0    |    0    |    0    |
|   read   | weight_V_read_read_fu_48 |    0    |    0    |    0    |
|          |   sum_V_read_read_fu_54  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |         r_V_fu_60        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln1118_fu_64    |    0    |    0    |    0    |
|   sext   |       lhs_V_fu_187       |    0    |    0    |    0    |
|          |     sext_ln728_fu_197    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_201    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_68     |    0    |    0    |    0    |
| bitselect|     p_Result_7_fu_78     |    0    |    0    |    0    |
|          |     p_Result_8_fu_211    |    0    |    0    |    0    |
|          |     p_Result_9_fu_224    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln731_fu_75    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|        sw_V_fu_85        |    0    |    0    |    0    |
|          |       rhs_V_fu_190       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|    p_Result_s_52_fu_92   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   176   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|bias_V_read_reg_295|   11   |
| p_Result_7_reg_316|    1   |
| p_Result_s_reg_305|    1   |
| p_Val2_18_reg_322 |   14   |
|   r_V_4_reg_300   |   19   |
|trunc_ln731_reg_311|   13   |
+-------------------+--------+
|       Total       |   59   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   59   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   59   |   176  |
+-----------+--------+--------+--------+
