static void F_1 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_3 = V_2 -> V_4 - V_5 ;\r\nT_1 T_2 * V_6 ;\r\nint V_7 ;\r\nif ( V_3 < 32 ) {\r\nV_3 -- ;\r\nV_6 = & V_8 -> V_9 [ ( V_3 % 16 ) / 2 ] . V_10 ;\r\n} else {\r\nV_3 -= 32 ;\r\nV_6 = & V_8 -> V_9 [ 8 + ( V_3 % 16 ) / 2 ] . V_10 ;\r\n}\r\nV_7 = ( V_3 & 16 ) + ( V_3 & 1 ) * 8 ;\r\nF_2 ( ( F_3 ( V_6 ) & ~ ( 0xff << V_7 ) )\r\n| ( V_11 [ V_3 ] . V_12 << V_7 ) ,\r\nV_6 ) ;\r\n}\r\nstatic inline void F_4 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_3 = V_2 -> V_4 - V_5 ;\r\nT_1 T_2 * V_6 ;\r\nint V_7 ;\r\nif ( V_3 < 32 ) {\r\nV_3 -- ;\r\nV_6 = & V_8 -> V_9 [ ( V_3 % 16 ) / 2 ] . V_10 ;\r\n} else {\r\nV_3 -= 32 ;\r\nV_6 = & V_8 -> V_9 [ 8 + ( V_3 % 16 ) / 2 ] . V_10 ;\r\n}\r\nV_7 = ( V_3 & 16 ) + ( V_3 & 1 ) * 8 ;\r\nF_2 ( ( F_3 ( V_6 ) & ~ ( 0xff << V_7 ) )\r\n| ( V_13 << V_7 ) ,\r\nV_6 ) ;\r\nF_5 () ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 )\r\n{\r\nunsigned int V_3 = V_2 -> V_4 - V_5 ;\r\nF_4 ( V_2 ) ;\r\nif ( F_7 ( V_11 [ V_3 ] . V_14 ) ) {\r\nV_3 -- ;\r\nF_2 ( ( V_15 | ( V_3 & 0xf ) )\r\n<< ( V_3 & 0x10 ) ,\r\n& V_8 -> V_16 . V_10 ) ;\r\n}\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 , unsigned int V_17 )\r\n{\r\nunsigned int V_3 = V_2 -> V_4 - V_5 ;\r\nT_1 V_18 ;\r\nT_1 T_2 * V_19 ;\r\nint V_7 ;\r\nint V_14 ;\r\nif ( V_17 & V_20 )\r\nreturn 0 ;\r\nswitch ( V_17 & V_21 ) {\r\ncase V_22 :\r\nV_14 = V_23 ;\r\nbreak;\r\ncase V_24 :\r\nV_14 = V_25 ;\r\nbreak;\r\ncase V_26 :\r\nV_14 = V_27 ;\r\nbreak;\r\ncase V_28 :\r\nV_14 = V_29 ;\r\nbreak;\r\ndefault:\r\nreturn - V_30 ;\r\n}\r\nif ( V_3 < 32 ) {\r\nV_3 -- ;\r\nV_19 = & V_8 -> V_31 [ ( V_3 & 8 ) >> 3 ] . V_10 ;\r\n} else {\r\nV_3 -= 32 ;\r\nV_19 = & V_8 -> V_32 [ ( ( V_3 & 8 ) >> 3 ) ] . V_10 ;\r\n}\r\nV_7 = ( ( ( V_3 & 16 ) >> 1 ) | ( V_3 & ( 8 - 1 ) ) ) * 2 ;\r\nV_18 = F_3 ( V_19 ) ;\r\nV_18 &= ~ ( 0x3 << V_7 ) ;\r\nV_18 |= ( V_14 & 0x3 ) << V_7 ;\r\nF_2 ( V_18 , V_19 ) ;\r\nV_11 [ V_3 ] . V_14 = V_14 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( int V_33 , int V_34 )\r\n{\r\nint V_35 ;\r\nif ( ( unsigned int ) V_33 >= V_36 )\r\nreturn 0 ;\r\nV_35 = V_11 [ V_33 ] . V_12 ;\r\nV_11 [ V_33 ] . V_12 = V_34 ;\r\nreturn V_35 ;\r\n}\r\nvoid T_3 F_10 ( void )\r\n{\r\nint V_37 ;\r\nF_11 () ;\r\nF_2 ( 0 , & V_8 -> V_38 . V_10 ) ;\r\nF_2 ( 0 , & V_8 -> V_39 . V_10 ) ;\r\nF_2 ( 0 , & V_8 -> V_40 . V_10 ) ;\r\nfor ( V_37 = 1 ; V_37 < V_36 ; V_37 ++ ) {\r\nV_11 [ V_37 ] . V_12 = 4 ;\r\nV_11 [ V_37 ] . V_14 = V_29 ;\r\nF_12 ( V_5 + V_37 , & V_41 ,\r\nV_42 ) ;\r\n}\r\nF_2 ( 0 , & V_8 -> V_43 . V_10 ) ;\r\nfor ( V_37 = 0 ; V_37 < 16 ; V_37 ++ )\r\nF_2 ( 0 , & V_8 -> V_9 [ V_37 ] . V_10 ) ;\r\nfor ( V_37 = 0 ; V_37 < 2 ; V_37 ++ )\r\nF_2 ( 0 , & V_8 -> V_31 [ V_37 ] . V_10 ) ;\r\nfor ( V_37 = 0 ; V_37 < 2 ; V_37 ++ )\r\nF_2 ( 0 , & V_8 -> V_32 [ V_37 ] . V_10 ) ;\r\nF_2 ( V_44 , & V_8 -> V_38 . V_10 ) ;\r\nF_2 ( V_45 , & V_8 -> V_43 . V_10 ) ;\r\nF_13 ( V_46 + V_47 ,\r\nV_48 ) ;\r\nF_9 ( V_49 , 7 ) ;\r\nF_9 ( V_50 , 7 ) ;\r\nF_9 ( V_51 , 7 ) ;\r\nfor ( V_37 = 0 ; V_37 < V_52 ; V_37 ++ )\r\nF_9 ( F_14 ( V_37 ) , 6 ) ;\r\nfor ( V_37 = 0 ; V_37 < V_53 ; V_37 ++ )\r\nF_9 ( F_15 ( V_37 ) , 5 ) ;\r\n}\r\nint F_16 ( void )\r\n{\r\nT_1 V_54 = F_3 ( & V_8 -> V_55 . V_10 ) ;\r\nif ( F_17 ( ! ( V_54 & V_56 ) ) )\r\nreturn V_5 + ( V_54 & ( V_36 - 1 ) ) ;\r\nreturn - 1 ;\r\n}
