// -----------------------------------------------------------------------------
// $Id: $
//
// Copyright(c) 2015 Renesas Electronics Corporation
// Copyright(c) 2015 Renesas Design Vietnam Co., Ltd.
// RENESAS ELECTRONICS CONFIDENTIAL AND PROPRIETARY.
// This program must be used solely for the purpose for which
// it was furnished by Renesas Electronics Corporation. No part of this
// program may be reproduced or disclosed to others, in any
// form, without the prior written permission of Renesas Electronics
// Corporation.
// -----------------------------------------------------------------------------
// This file is generated by Register I/F generator
//    gen_regif.py 1.9 2013/12/04 09:51:36 sontran
//    gen_regif_class.py 1.60 2014/10/24 09:42:15 ducduong
//    regif_h.skl 1.30 2014/10/13 03:14:25 sontran
//
// Input file : ../../input/icum_cmdreg/dummymasterrvc_regif.txt
////////////////////////////////////////////////////////////////////////////////
// %MODULE DummyMasterRvc
//     #              name     offset_size
//     %%REG_INSTANCE reg_def  6
// 
// %REG_CHANNEL reg_def
//     %%TITLE     name            reg_name        wsize   rsize   length  offset  access   init   support  callback
//     %%REG       CTRL_REG        CTRL_REG        32      8|16|32 32      0x00    R|W      0x0    TRUE     -
//     %%REG       DEBUG_MODE_REG  DEBUG_MODE_REG  32      8|16|32 32      0x04    R|W      0x0    TRUE     -
//     %%REG       EXT_REG         EXT_REG         32      8|16|32 32      0x08    R|W      0x0    TRUE     -
//     %%REG       ADDR_REG        ADDR_REG        32      8|16|32 32      0x0C    R|W      0x0    TRUE     -
//     %%REG       SIZE_REG        SIZE_REG        32      8|16|32 32      0x10    R|W      0x0    TRUE     -
//     %%REG       CMD_REG         CMD_REG         32      8|16|32 32      0x14    R|W      0x0    TRUE     -
//     %%REG       WR_DATA_REG     WR_DATA_REG     32      8|16|32 32      0x18    R|W      0x0    TRUE     -
//     %%REG       RD_DATA_REG     RD_DATA_REG     32      8|16|32 32      0x1C    R|W      0x0    TRUE     -
//     %%REG       WR_DATA_REG_0   WR_DATA_REG_0   32      8|16|32 32      0x20    R|W      0x0    TRUE     -
//     %%REG       WR_DATA_REG_1   WR_DATA_REG_1   32      8|16|32 32      0x24    R|W      0x0    TRUE     -
//     %%REG       RD_DATA_REG_0   RD_DATA_REG_0   32      8|16|32 32      0x28    R|W      0x0    TRUE     -
//     %%REG       RD_DATA_REG_1   RD_DATA_REG_1   32      8|16|32 32      0x2C    R|W      0x0    TRUE     -
// 
// %REG_NAME CTRL_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    CTRL           15      0      0    R|W     TRUE     W
// 
// %REG_NAME DEBUG_MODE_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DEBUG           0      0      0    R|W     TRUE     -
// 
// %REG_NAME EXT_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    SEC            31     31      0    R|W     TRUE     -
//     %%BIT    SPCLD          30     30      0    R|W     TRUE     -
//     %%BIT    TCID           29     24      0    R|W     TRUE     -
//     %%BIT    VCID           18     16      0    R|W     TRUE     -
//     %%BIT    UM             14     14      0    R|W     TRUE     -
//     %%BIT    VM             13     13      0    R|W     TRUE     -
//     %%BIT    SPID           12      8      0    R|W     TRUE     -
//     %%BIT    PEID            7      0      0    R|W     TRUE     -
// 
// %REG_NAME ADDR_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    ADDR           31      0      0    R|W     TRUE     -
// 
// %REG_NAME SIZE_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    SIZE            7      0      0    R|W     TRUE     - 
// 
// %REG_NAME CMD_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    COMMAND         0      0      0    R|W     TRUE     - 
// 
// %REG_NAME WR_DATA_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DATA           31      0      0    R|W     TRUE     -
// 
// %REG_NAME RD_DATA_REG
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DATA           31      0      0    R|W     TRUE     -
// 
// %REG_NAME WR_DATA_REG_0
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DATA_0         31      0      0    R|W     TRUE     - 
// 
// %REG_NAME WR_DATA_REG_1
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DATA_1         31      0      0    R|W     TRUE     -
// 
// %REG_NAME RD_DATA_REG_0
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DATA_0         31      0      0    R|W     TRUE     - 
// 
// %REG_NAME RD_DATA_REG_1
//     %%TITLE  name           upper  lower  init  access  support  callback
//     %%BIT    DATA_1         31      0      0    R|W     TRUE     -
// 
////////////////////////////////////////////////////////////////////////////////
/// @file dummymasterrvc_regif.h
/// @brief Register IF class of model DUMMYMASTERRVC
/// $Id$
/// $Date$
/// $Revison$
/// $Author$
////////////////////////////////////////////////////////////////////////////////
// Description: Copyright of dummymasterrvc_regif.cpp
// Ref: {SPIDCTL_UT_VRFCopyRight_001}
#ifndef __DUMMYMASTERRVC_REGIF_H__
#define __DUMMYMASTERRVC_REGIF_H__
#include <string>
#include <map>
#include <list>
#include <cstdarg>
#include <cerrno>
#include <iomanip>
#include <sstream>
#ifdef REGIF_NOT_USE_SYSTEMC
#include <cassert>
#else
#include "systemc.h"
#endif
#include "re_register.h"
#ifdef CWR_SYSTEMC
#include "scml.h"
#endif

/// Register IF class of DUMMYMASTERRVC model
class Cdummymasterrvc_regif
: public vpcl::reg_super
{
protected:
    typedef const unsigned int cuint;
    typedef unsigned int uint;

    enum eRegGroup {
        emNum_of_gr
    }; ///< Enumeration for register group index

    struct RegCBstr {
        uint channel;
        bool is_wr;
        uint size;
        uint pre_data;
        uint data;
        RegCBstr (uint channel, bool is_wr, uint size, uint pre_data, uint data)
        {
            this-> channel = channel;
            this-> is_wr   = is_wr;
            this-> size    = size;
            this-> pre_data= pre_data;
            this-> data    = data;
        }
    };
    struct SRegList {
        vpcl::re_register *my_p;
        SRegList *prev;
        uint channel;
        uint length;
        std::string wacc_size;
        std::string racc_size;
        bool block;
        SRegList( vpcl::re_register *_my_p, SRegList *_prev, uint _channel, uint _length, std::string _wacc_size, std::string _racc_size, bool _block = false) {
            this->my_p = NULL;
            if (_my_p != NULL) {
                this->my_p = _my_p;
            }
            this->prev = NULL;
            if (_prev != NULL) {
                this->prev = _prev;
            }
            this->channel = _channel;
            this->length  = _length;
            this->wacc_size = _wacc_size;
            this->racc_size = _racc_size;
            this->block = _block;
        }
    } *mRegList, *mCurReg, **mRegArray;

    uint *mRegMap;
    uint mTotalRegNum;

public:
    Cdummymasterrvc_regif(std::string name, uint buswidth);
    ~Cdummymasterrvc_regif();

protected:
    vpcl::re_register *CTRL_REG      ;
    vpcl::re_register *DEBUG_MODE_REG;
    vpcl::re_register *EXT_REG       ;
    vpcl::re_register *ADDR_REG      ;
    vpcl::re_register *SIZE_REG      ;
    vpcl::re_register *CMD_REG       ;
    vpcl::re_register *WR_DATA_REG   ;
    vpcl::re_register *RD_DATA_REG   ;
    vpcl::re_register *WR_DATA_REG_0 ;
    vpcl::re_register *WR_DATA_REG_1 ;
    vpcl::re_register *RD_DATA_REG_0 ;
    vpcl::re_register *RD_DATA_REG_1 ;

    #ifdef CWR_SYSTEMC
    scml2::memory<uint> cwmem;
    scml2::reg<uint> *CW_CTRL_REG      ;
    scml2::reg<uint> *CW_DEBUG_MODE_REG;
    scml2::reg<uint> *CW_EXT_REG       ;
    scml2::reg<uint> *CW_ADDR_REG      ;
    scml2::reg<uint> *CW_SIZE_REG      ;
    scml2::reg<uint> *CW_CMD_REG       ;
    scml2::reg<uint> *CW_WR_DATA_REG   ;
    scml2::reg<uint> *CW_RD_DATA_REG   ;
    scml2::reg<uint> *CW_WR_DATA_REG_0 ;
    scml2::reg<uint> *CW_WR_DATA_REG_1 ;
    scml2::reg<uint> *CW_RD_DATA_REG_0 ;
    scml2::reg<uint> *CW_RD_DATA_REG_1 ;
    #endif

    uint CTRL_REG_CTRL ;
    uint DEBUG_MODE_REG_DEBUG;
    uint EXT_REG_SEC   ;
    uint EXT_REG_SPCLD ;
    uint EXT_REG_TCID  ;
    uint EXT_REG_VCID  ;
    uint EXT_REG_UM    ;
    uint EXT_REG_VM    ;
    uint EXT_REG_SPID  ;
    uint EXT_REG_PEID  ;
    uint ADDR_REG_ADDR ;
    uint SIZE_REG_SIZE ;
    uint CMD_REG_COMMAND;
    uint WR_DATA_REG_DATA;
    uint RD_DATA_REG_DATA;
    uint WR_DATA_REG_0_DATA_0;
    uint WR_DATA_REG_1_DATA_1;
    uint RD_DATA_REG_0_DATA_0;
    uint RD_DATA_REG_1_DATA_1;

    void EnableReset(const bool is_active);
    uint bit_select(cuint val, cuint start, cuint end);
    bool reg_wr(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd(cuint addr, unsigned char *p_data, cuint size);
    bool reg_wr_dbg(cuint addr, const unsigned char *p_data, cuint size);
    bool reg_rd_dbg(cuint addr, unsigned char *p_data, cuint size);
    std::string reg_handle_command(const std::vector<std::string>& args);
    int get_reg_index(cuint addr);
    vpcl::re_register *first_reg_object();
    vpcl::re_register *next_reg_object();

    void wr_cb(cuint addr, uint data);
    uint rd_cb(cuint addr);

    virtual void cb_CTRL_REG_CTRL(RegCBstr str) = 0;

    void set_instance_name(std::string InstName);

    uint mBusByteWidth;
    uint mBusWidth;
    bool mIsReset;
    bool mDumpRegisterRW;
    std::map<std::string, bool> mMessageLevel;
    std::map<std::string, std::map<std::string, void (Cdummymasterrvc_regif::*) (RegCBstr)> > mWrCbAPI;
    std::map<std::string, std::map<std::string, void (Cdummymasterrvc_regif::*) (RegCBstr)> > mRdCbAPI;
    std::string mFileName;
    std::string mInstName;
    int mLineNum;

    bool reg_wr_process(cuint addr, const unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_rd_process(cuint addr, unsigned char *p_data, cuint size, bool IsDbgFunc);
    bool reg_wr_func(cuint addr, const unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    bool reg_rd_func(cuint addr, unsigned char *p_data, cuint size, cuint reg_index, bool IsDbgFunc);
    void _re_printf(const std::string msg_level, const char *format, ...);
    void get_fileline(std::string filename, int line_number);
    void CommandInit();
    bool ChkSize(std::string expect_size, cuint detect_size, cuint addr);
    std::vector<std::string> Str2Vec(std::string str, const char sep);
    std::string Num2HexStr(cuint num, cuint num_length, bool space_strip);
    void DumpRegMsg(const std::string operation, const std::string RegName, const std::string BitName, cuint size, cuint addr, cuint wr_data, cuint pre_data, cuint data, cuint reg_length);
    std::string AccessRegCommand(const std::vector<std::string>& args, vpcl::re_register *Register, bool &BlockReg);
    void InitLocalVal();
    void UpdateLocalVal(cuint addr);
    void UpdateRegVal(cuint addr);

    #ifdef CWR_SYSTEMC
    uint cw_rd_cb(tlm::tlm_generic_payload& trans, int tag);
    uint cw_wr_cb(tlm::tlm_generic_payload& trans, int tag);
    void cw_instantiate_reg(scml2::reg<uint> * reg, std::string reg_name, int offset);
    #endif
};
#endif //__DUMMYMASTERRVC_REG_DEF_H__
