// Seed: 4587431
module module_0 #(
    parameter id_3 = 32'd57
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : -1 'h0] id_7;
  ;
  assign id_7[-1-1] = -1 << id_7;
  parameter id_8 = 1;
  wire id_9 = id_8;
  logic [1 : id_3] id_10;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd75,
    parameter id_1 = 32'd49,
    parameter id_5 = 32'd24
) (
    input wire _id_0,
    input tri  _id_1
);
  logic id_3;
  ;
  always @(posedge id_1 or posedge 1 ** 1) id_3 = #1 -1;
  assign id_3 = id_1 ** -1;
  always @(-1 or -1 or 1 or 1, 1, 1 - 1'b0, -1 or posedge id_3) id_3 <= 1'b0;
  assign id_3 = -1'b0;
  wire [id_1  .  id_1 : id_0] id_4;
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  parameter id_6 = id_5;
  logic [7:0][-1 : 1] id_7;
  assign id_7[id_5] = -1;
endmodule
