--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9615 paths analyzed, 318 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.405ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (SLICE_X1Y134.A4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/write (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/write to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y135.BQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/write
                                                       cmp_fmc_adc_100Ms_core/write
    SLICE_X0Y135.B4      net (fanout=5)        0.483   cmp_fmc_adc_100Ms_core/write
    SLICE_X0Y135.BMUX    Tilo                  0.296   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<0>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X1Y134.B6      net (fanout=2)        0.365   cmp_fmc_adc_100Ms_core/i2c_master_si570/N4
    SLICE_X1Y134.B       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X1Y134.A4      net (fanout=1)        0.343   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X1Y134.CLK     Tas                   0.075   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.855ns logic, 1.191ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/start (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.898ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/start to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y136.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/start
                                                       cmp_fmc_adc_100Ms_core/start
    SLICE_X0Y135.B5      net (fanout=6)        0.353   cmp_fmc_adc_100Ms_core/start
    SLICE_X0Y135.BMUX    Tilo                  0.278   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_scl_cntr<0>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o_SW0
    SLICE_X1Y134.B6      net (fanout=2)        0.365   cmp_fmc_adc_100Ms_core/i2c_master_si570/N4
    SLICE_X1Y134.B       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X1Y134.A4      net (fanout=1)        0.343   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X1Y134.CLK     Tas                   0.075   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.837ns logic, 1.061ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.121 - 0.146)
  Source Clock:         sys_clk_c_BUFG rising at 0.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y133.CQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd14
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13
    SLICE_X1Y134.D2      net (fanout=4)        0.990   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_FSM_FFd13
    SLICE_X1Y134.D       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o111
    SLICE_X1Y134.B1      net (fanout=3)        0.557   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_i_sda_mstr_stm_mstr[4]_MUX_156_o11
    SLICE_X1Y134.B       Tilo                  0.105   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr_stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X1Y134.A4      net (fanout=1)        0.343   cmp_fmc_adc_100Ms_core/i2c_master_si570/stm_mstr[4]_X_10_o_Mux_112_o
    SLICE_X1Y134.CLK     Tas                   0.075   cmp_fmc_adc_100Ms_core/ready
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready_rstpot
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_ready
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.664ns logic, 1.890ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_4 (SLICE_X0Y134.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/control_iic_4 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.709ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/control_iic_4 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y154.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/control_iic_7
                                                       cmp_fmc_adc_100Ms_core/control_iic_4
    SLICE_X0Y134.A6      net (fanout=2)        1.255   cmp_fmc_adc_100Ms_core/control_iic_4
    SLICE_X0Y134.CLK     Tas                   0.075   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad<6>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mmux__n038541
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_4
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (0.454ns logic, 1.255ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0 (SLICE_X2Y133.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/control_iic_0 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/control_iic_0 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y152.AQ      Tcko                  0.379   cmp_fmc_adc_100Ms_core/control_iic_3
                                                       cmp_fmc_adc_100Ms_core/control_iic_0
    SLICE_X2Y133.A5      net (fanout=2)        1.240   cmp_fmc_adc_100Ms_core/control_iic_0
    SLICE_X2Y133.CLK     Tas                   0.033   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/Mmux__n038581
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_ad_0
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (0.412ns logic, 1.240ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4 (SLICE_X2Y128.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.392 - 0.353)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_3 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y128.DQ      Tcko                  0.141   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_3
    SLICE_X2Y128.AX      net (fanout=2)        0.183   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<3>
    SLICE_X2Y128.CLK     Tckdi       (-Th)     0.059   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<7>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_4
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.082ns logic, 0.183ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_2 (SLICE_X4Y128.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2 to cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y128.CQ      Tcko                  0.141   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2
    SLICE_X4Y128.CX      net (fanout=2)        0.177   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<2>
    SLICE_X4Y128.CLK     Tckdi       (-Th)     0.070   cmp_fmc_adc_100Ms_core/status_iic<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/mstr_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.071ns logic, 0.177ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2 (SLICE_X5Y128.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_1 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_c_BUFG rising at 10.000ns
  Destination Clock:    sys_clk_c_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_1 to cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y128.BQ      Tcko                  0.141   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_1
    SLICE_X5Y128.CX      net (fanout=2)        0.167   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<1>
    SLICE_X5Y128.CLK     Tckdi       (-Th)     0.070   cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data<3>
                                                       cmp_fmc_adc_100Ms_core/i2c_master_si570/i_mstr_rd_data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.071ns logic, 0.167ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: sys_clk_c_BUFG/I0
  Logical resource: sys_clk_c_BUFG/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTGREFCLK0)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTGREFCLK0
  Clock network: sys_clk_c_BUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cmp_fmc_adc_100Ms_core/status_iic<10>/CLK
  Logical resource: cmp_fmc_adc_100Ms_core/i2c_master_si570/i_in_state_1/CK
  Location pin: SLICE_X1Y130.CLK
  Clock network: sys_clk_c_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6998 paths analyzed, 3397 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.431ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X80Y192.A5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 3)
  Clock Path Skew:      -0.512ns (1.140 - 1.652)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y5.RXVALID Tgtpcko_RXVALID       0.954   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X75Y192.B6           net (fanout=2)        1.659   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid<2>
    SLICE_X75Y192.B            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg1
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X75Y192.A4           net (fanout=1)        0.343   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/N0
    SLICE_X75Y192.A            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg1
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X80Y192.A5           net (fanout=1)        0.529   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<2>
    SLICE_X80Y192.CLK          Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_valid_gt
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------------  ---------------------------
    Total                                            3.728ns (1.197ns logic, 2.531ns route)
                                                             (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_cnt_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.654 - 0.708)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_cnt_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y193.BQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_cnt_2
    SLICE_X75Y192.B4     net (fanout=4)        0.486   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_cnt<2>
    SLICE_X75Y192.B      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X75Y192.A4     net (fanout=1)        0.343   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/N0
    SLICE_X75Y192.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X80Y192.A5     net (fanout=1)        0.529   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<2>
    SLICE_X80Y192.CLK    Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_valid_gt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.622ns logic, 1.358ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.654 - 0.707)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y194.CMUX   Tshcko                0.483   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2
    SLICE_X75Y192.A2     net (fanout=3)        0.820   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2
    SLICE_X75Y192.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txelecidle_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X80Y192.A5     net (fanout=1)        0.529   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<2>
    SLICE_X80Y192.CLK    Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_valid_gt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (0.621ns logic, 1.349ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X87Y195.A6), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.520ns (1.142 - 1.662)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y4.RXVALID Tgtpcko_RXVALID       0.954   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X86Y196.D6           net (fanout=2)        1.732   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid<3>
    SLICE_X86Y196.D            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset<7>
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X86Y196.C5           net (fanout=1)        0.218   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/N0
    SLICE_X86Y196.C            Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset<7>
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X87Y195.A6           net (fanout=1)        0.225   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<3>
    SLICE_X87Y195.CLK          Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                             make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------------  ---------------------------
    Total                                            3.414ns (1.239ns logic, 2.175ns route)
                                                             (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (0.656 - 0.734)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y195.AQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    SLICE_X86Y196.C1     net (fanout=2)        1.526   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    SLICE_X86Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset<7>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X87Y195.A6     net (fanout=1)        0.225   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<3>
    SLICE_X87Y195.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.559ns logic, 1.751ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.656 - 0.728)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y195.BQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_2
    SLICE_X86Y196.D5     net (fanout=4)        1.004   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt<2>
    SLICE_X86Y196.D      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset<7>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X86Y196.C5     net (fanout=1)        0.218   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/N0
    SLICE_X86Y196.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset<7>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X87Y195.A6     net (fanout=1)        0.225   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<3>
    SLICE_X87Y195.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.664ns logic, 1.447ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (SLICE_X87Y196.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.510ns (1.142 - 1.652)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y5.RXSTATUS1 Tgtpcko_RXSTATUS      0.977   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X87Y196.C4             net (fanout=1)        2.313   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_status_wire_filter<7>
    SLICE_X87Y196.CLK            Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/pipe_rx2_status_gt<2>
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_GT_RX_STATUS[2]_GT_RX_STATUS[2]_mux_2_OUT21
                                                               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    ---------------------------------------------------------  ---------------------------
    Total                                              3.363ns (1.050ns logic, 2.313ns route)
                                                               (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1DATA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_2 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y198.CQ       Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_data<3>
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_data_q_2
    PCIE_X0Y0.PIPERX1DATA2 net (fanout=1)        0.742   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_data<2>
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT1(-Th)     0.513   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.393ns (-0.349ns logic, 0.742ns route)
                                                         (-88.8% logic, 188.8% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y4.TXCHARDISPMODE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_compliance_q (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 0)
  Clock Path Skew:      0.577ns (1.110 - 0.533)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_compliance_q to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X45Y198.BMUX                 Tshcko                0.181   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx3_chanisaligned
                                                                     make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_4.pipe_lane_3_i/pipe_tx_compliance_q
    GTPE2_CHANNEL_X0Y4.TXCHARDISPMODE0 net (fanout=2)        0.487   make4Lanes.pcieCore/v7_pcie_i/pipe_tx3_compliance_gt
    GTPE2_CHANNEL_X0Y4.TXUSRCLK2       Tgtpckc_TXCHARDISPMODE(-Th)     0.084   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                     make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.584ns (0.097ns logic, 0.487ns route)
                                                                     (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1STATUS0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_status_q_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_status_q_0 to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X46Y195.AMUX       Tshcko                0.201   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_phy_status
                                                           make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_2.pipe_lane_1_i/pipe_rx_status_q_0
    PCIE_X0Y0.PIPERX1STATUS0 net (fanout=1)        0.719   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pipe_rx1_status<0>
    PCIE_X0Y0.PIPECLK        Tpcickc_MGT1(-Th)     0.521   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.399ns (-0.320ns logic, 0.719ns route)
                                                           (-80.2% logic, 180.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 959 paths analyzed, 896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.722ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0 (SLICE_X74Y190.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.150 - 1.261)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y195.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
    SLICE_X82Y194.C6     net (fanout=1)        0.574   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X82Y194.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o1_INV_0
    SLICE_X118Y197.B3    net (fanout=103)      3.647   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_dclk_reset_INV_251_o
    SLICE_X118Y197.B     Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<43>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/DRP_RST_N_inv1_INV_0
    SLICE_X74Y190.SR     net (fanout=6)        2.307   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/DRP_RST_N_inv
    SLICE_X74Y190.CLK    Tsrck                 0.423   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_addr<18>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (1.012ns logic, 6.528ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X90Y196.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.207ns (2.844 - 3.051)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y194.AQ    Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X83Y195.D5     net (fanout=2)        1.393   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
    SLICE_X83Y195.DMUX   Tilo                  0.276   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[1]_OR_336_o1
    SLICE_X90Y196.A5     net (fanout=1)        0.679   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[1]_OR_336_o
    SLICE_X90Y196.CLK    Tas                   0.033   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_501_o_MUX_776_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.688ns logic, 2.072ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X90Y196.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 2)
  Clock Path Skew:      -0.207ns (2.844 - 3.051)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y194.AMUX  Tshcko                0.485   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X83Y195.C5     net (fanout=2)        1.242   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16
    SLICE_X83Y195.CMUX   Tilo                  0.273   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o1
    SLICE_X90Y196.C5     net (fanout=1)        0.696   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o
    SLICE_X90Y196.CLK    Tas                   0.031   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.789ns logic, 1.938ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_3 (SLICE_X80Y195.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_3 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.778 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_3 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y198.BMUX   Tshcko                0.181   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_3
    SLICE_X80Y195.DX     net (fanout=1)        0.213   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<3>
    SLICE_X80Y195.CLK    Tckdi       (-Th)     0.063   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.118ns logic, 0.213ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1 (SLICE_X86Y198.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.778 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    SLICE_X86Y198.A4     net (fanout=1)        0.260   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1<1>
    SLICE_X86Y198.CLK    Tah         (-Th)     0.046   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_do_reg1[15]_GND_501_o_mux_2_OUT81
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.095ns logic, 0.260ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7 (SLICE_X80Y195.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_7 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.778 - 0.513)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_7 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y198.DMUX   Tshcko                0.181   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<8>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_7
    SLICE_X80Y195.D4     net (fanout=1)        0.267   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<7>
    SLICE_X80Y195.CLK    Tah         (-Th)     0.083   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2<7>_rt
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.098ns logic, 0.267ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y4.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 933 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRL14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKL     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ADDRBWRADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ADDRBWRADDRU14 net (fanout=8)        2.440   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<10>
    RAMB36_X1Y45.CLKBWRCLKU     Trcck_ADDRB           0.490   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.514ns (1.074ns logic, 2.440ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ENBWRENL   net (fanout=8)        2.524   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y45.CLKBWRCLKL Trcck_WREN            0.387   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.498ns (0.974ns logic, 2.524ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA57  Tpcicko_TXRAM         0.035   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI3     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<57>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.261ns logic, 0.457ns route)
                                                          (-133.2% logic, 233.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA59  Tpcicko_TXRAM         0.042   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI5     net (fanout=1)        0.457   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<59>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.203ns (-0.254ns logic, 0.457ns route)
                                                          (-125.1% logic, 225.1% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/user_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA66  Tpcicko_TXRAM         0.047   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI12    net (fanout=1)        0.455   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<66>
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.206ns (-0.249ns logic, 0.455ns route)
                                                          (-120.9% logic, 220.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X2Y46.CLKARDCLKL
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X2Y46.CLKARDCLKU
  Clock network: make4Lanes.pcieCore/v7_pcie_i/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74360 paths analyzed, 29517 endpoints analyzed, 57 failing endpoints
 57 timing errors detected. (57 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.186ns.
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (SLICE_X99Y171.DX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y24.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y131.C3     net (fanout=1)        1.373   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb<0>
    SLICE_X38Y131.CMUX   Tilo                  0.456   eb_dout<55>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_349
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_48
    SLICE_X99Y171.DX     net (fanout=1)        2.158   eb_dout<55>
    SLICE_X99Y171.CLK    Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<55>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.620ns logic, 3.531ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      6.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y24.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y131.C3     net (fanout=1)        1.373   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.ram_doutb<0>
    SLICE_X38Y131.CMUX   Tilo                  0.456   eb_dout<55>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_349
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_48
    SLICE_X99Y171.DX     net (fanout=1)        2.158   eb_dout<55>
    SLICE_X99Y171.CLK    Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<55>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.620ns logic, 3.531ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      6.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y26.DOBDO0  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X38Y131.C2     net (fanout=1)        1.294   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.ram_doutb<0>
    SLICE_X38Y131.CMUX   Tilo                  0.456   eb_dout<55>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_349
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_48
    SLICE_X99Y171.DX     net (fanout=1)        2.158   eb_dout<55>
    SLICE_X99Y171.CLK    Tdick                 0.039   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<55>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_55
    -------------------------------------------------  ---------------------------
    Total                                      6.072ns (2.620ns logic, 3.452ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36 (SLICE_X104Y172.AX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y34.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X155Y173.C1    net (fanout=1)        1.362   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<8>
    SLICE_X155Y173.CMUX  Tilo                  0.456   eb_dout<36>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_328
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_27
    SLICE_X104Y172.AX    net (fanout=1)        1.312   eb_dout<36>
    SLICE_X104Y172.CLK   Tdick                 0.015   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<36>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (2.596ns logic, 2.674ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y34.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X155Y173.C1    net (fanout=1)        1.362   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<8>
    SLICE_X155Y173.CMUX  Tilo                  0.456   eb_dout<36>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_328
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_27
    SLICE_X104Y172.AX    net (fanout=1)        1.312   eb_dout<36>
    SLICE_X104Y172.CLK   Tdick                 0.015   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<36>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36
    -------------------------------------------------  ---------------------------
    Total                                      5.270ns (2.596ns logic, 2.674ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y36.DOPBDOP0Trcko_DOPB            2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X155Y173.D1    net (fanout=1)        1.364   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<8>
    SLICE_X155Y173.CMUX  Topdc                 0.449   eb_dout<36>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_428
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_27
    SLICE_X104Y172.AX    net (fanout=1)        1.312   eb_dout<36>
    SLICE_X104Y172.CLK   Tdick                 0.015   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<36>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_36
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (2.589ns logic, 2.676ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44 (SLICE_X101Y171.AX), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y29.DOBDO7  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X82Y153.D3     net (fanout=1)        1.070   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<7>
    SLICE_X82Y153.CMUX   Topdc                 0.449   eb_dout<44>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_437
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_36
    SLICE_X101Y171.AX    net (fanout=1)        1.268   eb_dout<44>
    SLICE_X101Y171.CLK   Tdick                 0.047   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<44>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (2.621ns logic, 2.338ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y32.DOBDO7  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X82Y153.C4     net (fanout=1)        1.062   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.ram_doutb<7>
    SLICE_X82Y153.CMUX   Tilo                  0.456   eb_dout<44>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_337
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_36
    SLICE_X101Y171.AX    net (fanout=1)        1.268   eb_dout<44>
    SLICE_X101Y171.CLK   Tdick                 0.047   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<44>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44
    -------------------------------------------------  ---------------------------
    Total                                      4.958ns (2.628ns logic, 2.330ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y32.DOBDO7  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X82Y153.C5     net (fanout=1)        0.946   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.ram_doutb<7>
    SLICE_X82Y153.CMUX   Tilo                  0.456   eb_dout<44>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_337
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_36
    SLICE_X101Y171.AX    net (fanout=1)        1.268   eb_dout<44>
    SLICE_X101Y171.CLK   Tdick                 0.047   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<44>
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1_44
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (2.628ns logic, 2.214ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/bridge_reset_d (SLICE_X47Y190.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/bridge_reset_int (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/bridge_reset_d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/bridge_reset_int to make4Lanes.pcieCore/v7_pcie_i/bridge_reset_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y190.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/bridge_reset_int
                                                       make4Lanes.pcieCore/v7_pcie_i/bridge_reset_int
    SLICE_X47Y190.AX     net (fanout=2)        0.066   make4Lanes.pcieCore/v7_pcie_i/bridge_reset_int
    SLICE_X47Y190.CLK    Tckdi       (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/bridge_reset_int
                                                       make4Lanes.pcieCore/v7_pcie_i/bridge_reset_d
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.066ns logic, 0.066ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X2Y28.DIADI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_31 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_31 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X44Y151.AQ        Tcko                  0.164   theTlpControl/tx_Itf/mbuf_Din<34>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_31
    RAMB36_X2Y28.DIADI31    net (fanout=1)        0.268   theTlpControl/tx_Itf/mbuf_Din<31>
    RAMB36_X2Y28.CLKBWRCLKU Trckd_DIA   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.136ns (-0.132ns logic, 0.268ns route)
                                                          (-97.1% logic, 197.1% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.TRNTSRCRDY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 4.000ns
  Destination Clock:    trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy to make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y194.AQ     Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/trn_tsrc_rdy
                                                       make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy
    PCIE_X0Y0.TRNTSRCRDY net (fanout=2)        0.473   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/trn_tsrc_rdy
    PCIE_X0Y0.USERCLK2   Tpcickd_TRN (-Th)     0.499   make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                       make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (-0.335ns logic, 0.473ns route)
                                                       (-242.8% logic, 342.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKL
  Location pin: RAMB36_X2Y28.CLKARDCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 1.830ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Logical resource: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLKU
  Location pin: RAMB36_X2Y28.CLKARDCLKU
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 726 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.897ns.
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1 (SLICE_X55Y194.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.660ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.679 - 0.725)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y195.CQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X88Y195.A4     net (fanout=19)       2.979   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X88Y195.AMUX   Tilo                  0.284   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DONE<3>1
    SLICE_X55Y194.A5     net (fanout=1)        1.943   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_done<0>
    SLICE_X55Y194.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mmux_USER_RATE_DONE_GND_498_o_MUX_663_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      5.660ns (0.738ns logic, 4.922ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.097ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.679 - 0.725)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y195.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X88Y195.A1     net (fanout=12)       2.423   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X88Y195.AMUX   Tilo                  0.277   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DONE<3>1
    SLICE_X55Y194.A5     net (fanout=1)        1.943   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_done<0>
    SLICE_X55Y194.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mmux_USER_RATE_DONE_GND_498_o_MUX_663_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      5.097ns (0.731ns logic, 4.366ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y193.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X88Y195.A2     net (fanout=18)       2.143   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X88Y195.AMUX   Tilo                  0.274   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DONE<3>1
    SLICE_X55Y194.A5     net (fanout=1)        1.943   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_done<0>
    SLICE_X55Y194.CLK    Tas                   0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/Mmux_USER_RATE_DONE_GND_498_o_MUX_663_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (0.728ns logic, 4.086ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X85Y195.C4), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.210ns (2.829 - 3.039)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y195.CQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X88Y195.A4     net (fanout=19)       2.979   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X88Y195.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X83Y195.C4     net (fanout=1)        0.920   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X83Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X85Y195.C4     net (fanout=1)        0.460   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X85Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (0.662ns logic, 4.359ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.210ns (2.829 - 3.039)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y195.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X88Y195.A1     net (fanout=12)       2.423   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X88Y195.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X83Y195.C4     net (fanout=1)        0.920   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X83Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X85Y195.C4     net (fanout=1)        0.460   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X85Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (0.662ns logic, 3.803ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.206ns (2.829 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y193.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X88Y195.A2     net (fanout=18)       2.143   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X88Y195.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X83Y195.C4     net (fanout=1)        0.920   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<0>
    SLICE_X83Y195.C      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o1
    SLICE_X85Y195.C4     net (fanout=1)        0.460   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[0]_OR_270_o
    SLICE_X85Y195.CLK    Tas                   0.073   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (0.662ns logic, 3.523ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X90Y196.C5), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (2.844 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y189.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X77Y190.A1     net (fanout=12)       2.170   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<0>
    SLICE_X77Y190.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X83Y195.C3     net (fanout=1)        1.013   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<1>
    SLICE_X83Y195.CMUX   Tilo                  0.290   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o1
    SLICE_X90Y196.C5     net (fanout=1)        0.696   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o
    SLICE_X90Y196.CLK    Tas                   0.031   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (0.805ns logic, 3.879ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.191ns (2.844 - 3.035)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y189.CQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X77Y190.A4     net (fanout=19)       2.078   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X77Y190.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X83Y195.C3     net (fanout=1)        1.013   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<1>
    SLICE_X83Y195.CMUX   Tilo                  0.290   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o1
    SLICE_X90Y196.C5     net (fanout=1)        0.696   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o
    SLICE_X90Y196.CLK    Tas                   0.031   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (0.805ns logic, 3.787ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (2.844 - 3.032)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y194.AQ     Tcko                  0.379   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X77Y190.A2     net (fanout=18)       1.161   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X77Y190.A      Tilo                  0.105   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/RATE_DRP_X161
    SLICE_X83Y195.C3     net (fanout=1)        1.013   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_drp_x16<1>
    SLICE_X83Y195.CMUX   Tilo                  0.290   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start_rate_drp_start[0]_OR_271_o
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o1
    SLICE_X90Y196.C5     net (fanout=1)        0.696   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_x16_rate_drp_x16[1]_OR_335_o
    SLICE_X90Y196.CLK    Tas                   0.031   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_501_o_MUX_774_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (0.805ns logic, 2.870ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone (SLICE_X46Y189.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.012ns (0.070 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y189.CQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X46Y189.B6     net (fanout=19)       0.111   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X46Y189.CLK    Tah         (-Th)     0.076   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_glue_set
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.065ns logic, 0.111ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (SLICE_X62Y194.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.012ns (0.070 - 0.058)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y194.AQ     Tcko                  0.141   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/PIPE_PCLK_SEL_OUT<1>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X62Y194.A5     net (fanout=18)       0.134   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X62Y194.CLK    Tah         (-Th)     0.075   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<3>
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0_rstpot
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.066ns logic, 0.134ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2 (SLICE_X119Y195.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Destination:          make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.038ns (0.340 - 0.302)
  Source Clock:         make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 to make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y195.AQ    Tcko                  0.164   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    SLICE_X119Y195.B5    net (fanout=1)        0.144   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    SLICE_X119Y195.CLK   Tah         (-Th)     0.058   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_x16_reg1_GND_501_o_MUX_777_o11
                                                       make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.106ns logic, 0.144ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.039ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.605ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.275ns make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|     10.405ns|     15.465ns|            1|           64|         9615|        83976|
| TS_CLK_250                    |      4.000ns|      4.431ns|          N/A|            7|            0|         6998|            0|
| TS_CLK_125                    |      8.000ns|      7.722ns|          N/A|            0|            0|          959|            0|
| TS_CLK_USERCLK                |      4.000ns|      4.000ns|      2.949ns|            0|            0|          933|          726|
|  TS_PIPE_RATE                 |      8.000ns|      5.897ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      4.000ns|      6.186ns|          N/A|           57|            0|        74360|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    5.487|         |         |         |
sys_clk_p      |    5.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    5.487|         |         |         |
sys_clk_p      |    5.487|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 65  Score: 16809  (Setup/Max: 16809, Hold: 0)

Constraints cover 93591 paths, 0 nets, and 39231 connections

Design statistics:
   Minimum period:  10.405ns{1}   (Maximum frequency:  96.108MHz)
   Maximum path delay from/to any node:   5.897ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 17 17:39:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1117 MB



