<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_registers</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_registers'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_registers')">soc_scu_registers</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.61</td>
<td class="s9 cl rt"><a href="mod1292.html#Line" > 99.34</a></td>
<td class="s9 cl rt"><a href="mod1292.html#Cond" > 97.46</a></td>
<td class="s7 cl rt"><a href="mod1292.html#Toggle" > 78.92</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1292.html#Branch" > 98.72</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/config_ss/system_control_unit/soc_scu_registers.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/config_ss/system_control_unit/soc_scu_registers.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1292.html#inst_tag_86176"  onclick="showContent('inst_tag_86176')">config_ss_tb.DUT.config_ss.scu.soc_scu_registers</a></td>
<td class="s9 cl rt"> 93.61</td>
<td class="s9 cl rt"><a href="mod1292.html#Line" > 99.34</a></td>
<td class="s9 cl rt"><a href="mod1292.html#Cond" > 97.46</a></td>
<td class="s7 cl rt"><a href="mod1292.html#Toggle" > 78.92</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1292.html#Branch" > 98.72</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_registers'>
<hr>
<a name="inst_tag_86176"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_86176" >config_ss_tb.DUT.config_ss.scu.soc_scu_registers</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.61</td>
<td class="s9 cl rt"><a href="mod1292.html#Line" > 99.34</a></td>
<td class="s9 cl rt"><a href="mod1292.html#Cond" > 97.46</a></td>
<td class="s7 cl rt"><a href="mod1292.html#Toggle" > 78.92</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1292.html#Branch" > 98.72</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.28</td>
<td class="s9 cl rt"> 99.34</td>
<td class="s9 cl rt"> 97.46</td>
<td class="s8 cl rt"> 84.39</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.72</td>
<td class="s9 cl rt"> 96.49</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1224.html#inst_tag_81243" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1028.html#inst_tag_76871" id="tag_urg_inst_76871">regs_app_if_inst</a></td>
<td class="s9 cl rt"> 94.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.49</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_registers'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1292.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>760</td><td>755</td><td>99.34</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>440</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>446</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>509</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>513</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>517</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>521</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>525</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>529</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>533</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>537</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>541</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>588</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>592</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>596</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>601</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>605</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>610</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>614</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>618</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>622</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>626</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>630</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>663</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>671</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>676</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>680</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>684</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>688</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>712</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>720</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>725</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>751</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>755</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>759</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>764</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>768</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>792</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>839</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>844</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>848</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>852</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>893</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>897</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>901</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>905</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>909</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>913</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>917</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>921</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>925</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>929</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>933</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>937</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>941</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>965</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>970</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>976</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>997</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1001</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1019</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1055</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1059</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1063</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1067</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1075</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1079</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1108</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1117</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1147</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1151</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1155</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1159</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1183</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1187</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1229</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1233</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1237</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1241</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1249</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1253</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1288</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1292</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1296</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1320</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1324</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1378</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1382</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1386</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1390</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1394</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1413</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1438</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1442</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1446</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1450</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1476</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1480</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1484</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1488</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1506</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1542</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1546</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1550</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1554</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1558</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1562</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1600</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1604</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1608</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1612</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1616</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1620</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1658</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1662</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1666</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1670</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1674</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1678</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
439                     always @(posedge clk or negedge rst_n)
440        2/2              if (!rst_n)       rg_rdat_mux_d &lt;= 32'h0;
441        2/2              else if (|rreq_i) rg_rdat_mux_d &lt;= rg_rdat_mux;  
                        MISSING_ELSE
442                     
443                     assign rdat_o = rg_rdat_mux_d;
444                     
445                     always @ (posedge clk, negedge rst_n)
446        2/2              if (!rst_n) rack_o &lt;= 1'b0;
447        1/1              else        rack_o &lt;= |rreq_i;
448                     
449                     
450                     always @ (posedge clk, negedge rst_n)
451        2/2              if (!rst_n) wack_o &lt;= 1'b0;
452        1/1              else        wack_o &lt;= |wreq_i;
453                     
454                     assign rerr_o = 1'h0;
455                     assign werr_o = wreq_i[0] | wreq_i[7] | wreq_i[44]; //RO registers
456                     
457                     //*****************************************************************************
458                     //              Register idRev
459                     //              offset   0x0
460                     //  Location    Attribute   Field Name
461                     //
462                     //  [31:24]     R/O         rev_id
463                     //  [23:16]     R/O         chip_id
464                     //  [15: 0]     R/O         vendor_id
465                     //*****************************************************************************
466                     
467                     assign rg_idrev = {
468                                       rev_id,
469                                       chip_id,
470                                       vendor_id
471                                       };
472                     
473                     //*****************************************************************************
474                     //              Register sw_rst_control
475                     //              offset   0x4
476                     //  Location    Attribute   Field Name
477                     //
478                     //  [31:11]     Rsvd  
479                     //  [10]        R/W         dma_rst           
480                     //  [9]         R/W         emac_rst
481                     //  [8]         R/W         usb_rstn
482                     //  [7]         R/W         ddr_rstn
483                     //  [6]         R/W         fpga1_rstn
484                     //  [5]         R/W         fpga0_rstn
485                     //  [4]         R/W         per_rstn
486                     //  [3]         R/W         acpu_rstn
487                     //  [2]         R/O         sram_rstn
488                     //  [1]         R/O         bus_rstn
489                     //  [0]         R/WAC       system_rstn
490                     //*****************************************************************************
491                     logic status_system_rstn;
492                     
493                     assign rg_sw_rst_control = {
494                                                21'h0,
495                                                dma_rstn,
496                                                emac_rstn,
497                                                usb_rstn,
498                                                ddr_rstn,
499                                                fpga1_rstn,
500                                                fpga0_rstn,
501                                                per_rstn,
502                                                acpu_rstn,
503                                                sram_rstn,
504                                                bus_rstn,
505                                                system_rstn
506                                                };    
507                     
508                     always @(posedge clk or negedge rst_n)
509        2/2              if (!rst_n)                                   dma_rstn  &lt;= 1'b0;
510        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[10]) dma_rstn  &lt;= wdat_i[10];                           
                        MISSING_ELSE
511                                                
512                     always @(posedge clk or negedge rst_n)
513        2/2              if (!rst_n)                                  emac_rstn  &lt;= 1'b0;
514        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[9]) emac_rstn  &lt;= wdat_i[9];
                        MISSING_ELSE
515                     
516                     always @(posedge clk or negedge rst_n)
517        2/2              if (!rst_n)                                  usb_rstn  &lt;= 1'b0;
518        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[8]) usb_rstn &lt;= wdat_i[8];
                        MISSING_ELSE
519                     
520                     always @(posedge clk or negedge rst_n)
521        2/2              if (!rst_n)                                  ddr_rstn  &lt;= 1'b0;
522        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[7]) ddr_rstn  &lt;= wdat_i[7];
                        MISSING_ELSE
523                     
524                     always @(posedge clk or negedge rst_n)
525        2/2              if (!rst_n)                                  fpga1_rstn  &lt;= 1'b0;
526        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[6]) fpga1_rstn  &lt;= wdat_i[6];
                        MISSING_ELSE
527                     
528                     always @(posedge clk or negedge rst_n)
529        2/2              if (!rst_n)                                  fpga0_rstn  &lt;= 1'b0;
530        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[5]) fpga0_rstn  &lt;= wdat_i[5];
                        MISSING_ELSE
531                     
532                     always @(posedge clk or negedge rst_n)
533        2/2              if (!rst_n)                                  per_rstn  &lt;= 1'b0;
534        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[4]) per_rstn  &lt;= wdat_i[4];
                        MISSING_ELSE
535                     
536                     always @(posedge clk or negedge rst_n)
537        2/2              if (!rst_n)                                  acpu_rstn  &lt;= 1'b0;
538        2/2              else if (rg_sw_rst_control_wreq &amp; wstr_b[3]) acpu_rstn  &lt;= wdat_i[3];
                        MISSING_ELSE
539                     
540                     always @(posedge clk or negedge rst_n_por)
541        1/1              if (!rst_n_por)begin
542        1/1                  system_rstn        &lt;= 1'b0;
543        1/1                  status_system_rstn &lt;= 1'b0;
544                         end    
545        1/1              else if (rg_sw_rst_control_wreq &amp; wstr_b[0]) begin
546        1/1                  system_rstn        &lt;= wdat_i[0];
547        1/1                  status_system_rstn &lt;= ~wdat_i[0];
548                         end    
549        1/1              else if (deassert_system_rstn) begin
550        1/1                  system_rstn  &lt;= 1'b1;
551                         end    
                        MISSING_ELSE
552                     
553                     //*****************************************************************************
554                     //              Register pll_config_0
555                     //              offset   0x8
556                     //  Location    Attribute   Field Name
557                     //
558                     //  [31]        R/WAC       PLL_CONFIG_0_WE 
559                     //  [30:28]     Rsvd             
560                     //  [27:16]     R/W         DSKEWCALIN
561                     //  [15: 9]     Rsvd    
562                     //  [8]         R/W         PLLEN
563                     //  [7]         R/W         DSMEN
564                     //  [6]         R/W         DSKEWFASTCAL
565                     //  [5]         R/W         DSKEWCALEN
566                     //  [ 4: 2]     R/W         DSKEWCALCNT
567                     //  [1]         R/W         DSKEWCALBYP
568                     //  [0]         R/W         DACEN
569                     //*****************************************************************************
570                     logic pll_config_0_we;
571                     logic rg_pll_config_0_wreq_ff;
572                     logic rg_pll_config_0_wdat_ff;
573                     
574                     assign rg_pll_config_0 = {
575                                              pll_config_0_we,
576                                              3'h0,
577                                              dskewcalin,
578                                              7'h0,
579                                              pllen,
580                                              dsmen,
581                                              dskewfastcal,
582                                              dskewcalen,
583                                              dskewcalcnt,
584                                              dskewcalbyp,
585                                              dacen
586                                              };      
587                     always @(posedge clk or negedge rst_n_por)
588        2/2              if (!rst_n_por)rg_pll_config_0_wreq_ff  &lt;= 1'h0;
589        1/1              else           rg_pll_config_0_wreq_ff  &lt;= rg_pll_config_0_wreq;
590                     
591                     always @(posedge clk or negedge rst_n_por)
592        2/2              if (!rst_n_por)                             rg_pll_config_0_wdat_ff  &lt;= 'h0;
593        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[31]) rg_pll_config_0_wdat_ff  &lt;= wdat_i[31];  
                        MISSING_ELSE
594                     
595                     always @(posedge clk or negedge rst_n_por)
596        2/2              if (!rst_n_por)                                                                       pll_config_0_we  &lt;= 1'h0;
597        2/2              else if (!rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff)                             pll_config_0_we  &lt;= rg_pll_config_0_wdat_ff;
598        <font color = "red">1/2     ==>      else if (pll_config_0_we &amp; !rg_pll_config_0_wreq &amp; rg_pll_config_0_wreq_ff &amp; |wstr_b) pll_config_0_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
599                     
600                     always @(posedge clk or negedge rst_n_por)
601        2/2              if (!rst_n_por)                                               dskewcalin  &lt;= 12'h0;
602        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[27] &amp; pll_config_0_we) dskewcalin  &lt;= wdat_i[27:16];
                        MISSING_ELSE
603                     
604                     always @(posedge clk or negedge rst_n)
605        2/2              if (!rst_n)                                                  pllen  &lt;= 1'b1;
606        <font color = "red">1/2     ==>      else if(clr_pllen)                                           pllen  &lt;= 1'b1;</font>
607        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[8] &amp; pll_config_0_we) pllen  &lt;= wdat_i[8];
                        MISSING_ELSE
608                     
609                     always @(posedge clk or negedge rst_n_por)
610        2/2              if (!rst_n_por)                                              dsmen  &lt;= 1'b0;
611        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[7] &amp; pll_config_0_we) dsmen  &lt;= wdat_i[7];
                        MISSING_ELSE
612                                 
613                     always @(posedge clk or negedge rst_n_por)
614        2/2              if (!rst_n_por)                                              dskewfastcal  &lt;= 1'b0;
615        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[6] &amp; pll_config_0_we) dskewfastcal  &lt;= wdat_i[6];
                        MISSING_ELSE
616                     
617                     always @(posedge clk or negedge rst_n_por)
618        2/2              if (!rst_n_por)                                              dskewcalen  &lt;= 1'b0;
619        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[5] &amp; pll_config_0_we) dskewcalen  &lt;= wdat_i[5];
                        MISSING_ELSE
620                     
621                     always @(posedge clk or negedge rst_n_por)
622        2/2              if (!rst_n_por)                                              dskewcalcnt  &lt;= 3'h2;
623        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[4] &amp; pll_config_0_we) dskewcalcnt  &lt;= wdat_i[4:2];
                        MISSING_ELSE
624                     
625                     always @(posedge clk or negedge rst_n_por)
626        2/2              if (!rst_n_por)                                              dskewcalbyp  &lt;= 1'b0;
627        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[1] &amp; pll_config_0_we) dskewcalbyp  &lt;= wdat_i[1];
                        MISSING_ELSE
628                     
629                     always @(posedge clk or negedge rst_n_por)
630        2/2              if (!rst_n_por)                                              dacen  &lt;= 1'b0;
631        2/2              else if (rg_pll_config_0_wreq &amp; wstr_b[0] &amp; pll_config_0_we) dacen  &lt;= wdat_i[0];
                        MISSING_ELSE
632                     
633                     
634                     //*****************************************************************************
635                     //              Register pll_config_1
636                     //              offset   0xC
637                     //  Location    Attribute   Field Name
638                     //
639                     //  [31]        R/WAC       PLL_CONFIG_1_WE 
640                     //  [30:22]     Rsvd         
641                     //  [21:16]     R/W         REFDIV
642                     //  [15:14]     Rsvd        
643                     //  [13]        R/W         FOUTVCOEN
644                     //  [12: 8]     R/W         FOUTVCOBYP
645                     //  [ 7: 4]     Rsvd        
646                     //  [ 3: 0]     R/W         FOUTEN
647                     //*****************************************************************************
648                     logic pll_config_1_we;
649                     logic rg_pll_config_1_wreq_ff;
650                     logic rg_pll_config_1_wdat_ff;
651                     
652                     assign rg_pll_config_1 = {
653                                              pll_config_1_we,
654                                              9'h0,
655                                              refdiv,
656                                              2'h0,
657                                              foutvcoen,
658                                              foutvcobyp,
659                                              4'h0,
660                                              fouten
661                                              }; 
662                     always @(posedge clk or negedge rst_n_por)
663        2/2              if (!rst_n_por)rg_pll_config_1_wreq_ff  &lt;= 1'h0;
664        1/1              else           rg_pll_config_1_wreq_ff  &lt;= rg_pll_config_1_wreq;
665                     
666                     always @(posedge clk or negedge rst_n_por)
667        2/2              if (!rst_n_por)                             rg_pll_config_1_wdat_ff  &lt;= 'h0;
668        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[31]) rg_pll_config_1_wdat_ff  &lt;= wdat_i[31];                           
                        MISSING_ELSE
669                     
670                     always @(posedge clk or negedge rst_n_por)
671        2/2              if (!rst_n_por)                                                                       pll_config_1_we  &lt;= 1'h0;
672        2/2              else if (!rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff)                             pll_config_1_we  &lt;= rg_pll_config_1_wdat_ff;
673        <font color = "red">1/2     ==>      else if (pll_config_1_we &amp; !rg_pll_config_1_wreq &amp; rg_pll_config_1_wreq_ff &amp; |wstr_b) pll_config_1_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
674                     
675                     always @(posedge clk or negedge rst_n_por)
676        2/2              if (!rst_n_por)                                               refdiv  &lt;= 6'h1;
677        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[21] &amp; pll_config_1_we) refdiv  &lt;= wdat_i[21:16];
                        MISSING_ELSE
678                     
679                     always @(posedge clk or negedge rst_n_por)
680        2/2              if (!rst_n_por)                                               foutvcoen  &lt;= 1'h0;
681        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[13] &amp; pll_config_1_we) foutvcoen  &lt;= wdat_i[13];
                        MISSING_ELSE
682                     
683                     always @(posedge clk or negedge rst_n_por)
684        2/2              if (!rst_n_por)                                               foutvcobyp  &lt;= 5'h0;
685        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[12] &amp; pll_config_1_we) foutvcobyp  &lt;= wdat_i[12:8];
                        MISSING_ELSE
686                     
687                     always @(posedge clk or negedge rst_n_por)
688        2/2              if (!rst_n_por)                                               fouten  &lt;= 4'h3;
689        2/2              else if (rg_pll_config_1_wreq &amp; wstr_b[3] &amp; pll_config_1_we)  fouten  &lt;= wdat_i[3:0];
                        MISSING_ELSE
690                     
691                     
692                     //*****************************************************************************
693                     //              Register pll_config_2
694                     //              offset   0x10
695                     //  Location    Attribute   Field Name
696                     //
697                     //  [31]        R/WAC       PLL_CONFIG_2_WE 
698                     //  [30:24]     Rsvd        
699                     //  [23: 0]     R/W         FRAC
700                     //*****************************************************************************
701                     logic pll_config_2_we;
702                     logic rg_pll_config_2_wreq_ff;
703                     logic rg_pll_config_2_wdat_ff;
704                     
705                     assign rg_pll_config_2 = {
706                                       pll_config_2_we,
707                                       7'h0,
708                                       frac
709                                       }; 
710                     
711                     always @(posedge clk or negedge rst_n_por)
712        2/2              if (!rst_n_por) rg_pll_config_2_wreq_ff  &lt;= 1'h0;
713        1/1              else            rg_pll_config_2_wreq_ff  &lt;= rg_pll_config_2_wreq;
714                     
715                     always @(posedge clk or negedge rst_n_por)
716        2/2              if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  &lt;= 'h0;
717        2/2              else if (rg_pll_config_2_wreq &amp; wstr_b[31])     rg_pll_config_2_wdat_ff  &lt;= wdat_i[31];                     
                        MISSING_ELSE
718                     
719                     always @(posedge clk or negedge rst_n_por)
720        2/2              if (!rst_n_por)                                                                           pll_config_2_we  &lt;= 1'h0;
721        2/2              else if (!rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff )                                pll_config_2_we  &lt;= rg_pll_config_2_wdat_ff;
722        <font color = "red">1/2     ==>      else if (pll_config_2_we &amp; !rg_pll_config_2_wreq &amp; rg_pll_config_2_wreq_ff &amp; |wstr_b)     pll_config_2_we  &lt;= 1'h0;</font>
                        MISSING_ELSE
723                     
724                     always @(posedge clk or negedge rst_n_por)
725        2/2              if (!rst_n_por)                                                   frac  &lt;= 24'h0;
726        2/2              else if (rg_pll_config_2_wreq &amp; wstr_b[23] &amp; pll_config_2_we)     frac  &lt;= wdat_i[23:0];
                        MISSING_ELSE
727                     
728                     
729                     //*****************************************************************************
730                     //              Register pll_config_3
731                     //              offset   0x14
732                     //  Location    Attribute   Field Name
733                     //
734                     //  [31]        R/WAC       PLL_CONFIG_3_WE 
735                     //  [30:8]      Rsvd        
736                     //  [ 7: 4]     R/W         POSTDIV1
737                     //  [ 3: 0]     R/W         POSTDIV0
738                     //*****************************************************************************
739                     logic pll_config_3_we;
740                     logic rg_pll_config_3_wreq_ff;
741                     logic rg_pll_config_3_wdat_ff;
742                     
743                     assign rg_pll_config_3 = {
744                                              pll_config_3_we,
745                                              23'h0,
746                                              postdiv1,
747                                              postdiv0
748                                              }; 
749                     
750                     always @(posedge clk or negedge rst_n_por)
751        2/2              if (!rst_n_por) rg_pll_config_3_wreq_ff  &lt;= 1'h0;
752        1/1              else            rg_pll_config_3_wreq_ff  &lt;= rg_pll_config_3_wreq;                         
753                     
754                     always @(posedge clk or negedge rst_n_por)
755        2/2              if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  &lt;= 'h0;
756        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[31])     rg_pll_config_3_wdat_ff  &lt;= wdat_i[31];   
                        MISSING_ELSE
757                     
758                     always @(posedge clk or negedge rst_n_por)
759        2/2              if (!rst_n_por)                                                                           pll_config_3_we  &lt;= 1'h0;
760        2/2              else if (!rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff)                                 pll_config_3_we  &lt;= rg_pll_config_3_wdat_ff;
761        <font color = "red">1/2     ==>      else if (pll_config_3_we &amp; !rg_pll_config_3_wreq &amp; rg_pll_config_3_wreq_ff &amp; |wstr_b)     pll_config_3_we  &lt;= 1'h0;    </font>
                        MISSING_ELSE
762                     
763                     always @(posedge clk or negedge rst_n_por)
764        2/2              if (!rst_n_por)                                                  postdiv1  &lt;= 4'hF;
765        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[7] &amp; pll_config_3_we)     postdiv1  &lt;= wdat_i[7:4];
                        MISSING_ELSE
766                     
767                     always @(posedge clk or negedge rst_n_por)
768        2/2              if (!rst_n_por)                                                  postdiv0  &lt;= 4'h2;
769        2/2              else if (rg_pll_config_3_wreq &amp; wstr_b[3] &amp; pll_config_3_we)     postdiv0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
770                     
771                     //*****************************************************************************
772                     //              Register pll_config_4
773                     //              offset   0x18
774                     //  Location    Attribute   Field Name
775                     //
776                     //  [31:16]     W/O         FBDIV_COM_CODE
777                     //  [15:12]     Rsvd        
778                     //  [11: 0]     R/W         FBDIV
779                     //*****************************************************************************
780                     localparam FBDIV_COM_CODE = 16'hAE41; 
781                     logic fbdiv_we;
782                     
783                     assign fbdiv_we = rg_pll_config_4_wreq &amp; wstr_b[31] &amp; (wdat_i[31:16] == FBDIV_COM_CODE); 
784                     
785                     assign rg_pll_config_4 = {
786                                              20'h0,
787                                              fbdiv
788                                              };
789                     
790                     
791                     always @(posedge clk or negedge rst_n_por)
792        2/2              if (!rst_n_por)                                        fbdiv  &lt;= 12'd80;
793        2/2              else if (rg_pll_config_4_wreq &amp; wstr_b[11] &amp; fbdiv_we) fbdiv  &lt;= wdat_i[11:0];   
                        MISSING_ELSE
794                     
795                     //*****************************************************************************
796                     //              Register pll_status
797                     //              offset   0x1C
798                     //  Location    Attribute   Field Name
799                     //
800                     //  [31:14]     Rsvd         
801                     //  [13]        R/O         LOCK
802                     //  [12]        R/O         DSKEWCALLOCK
803                     //  [11: 0]     R/O         DSKEWCALOUT
804                     //*****************************************************************************
805                     
806                     assign rg_pll_status = {
807                                            18'h0,
808                                            lock,
809                                            dskewcallock,
810                                            dskewcalout
811                                            }; 
812                     
813                     
814                     //*****************************************************************************
815                     //              Register divider_conctrol
816                     //              offset   0x20
817                     //  Location    Attribute   Field Name
818                     //
819                     //  [31:28]     Rsvd         
820                     //  [27:24]     R/W         div3    
821                     //  [23:12]     Rsvd         
822                     //  [11: 8]     R/W         div1
823                     //  [ 7: 4]     Rsvd  
824                     //  [ 3: 0]     R/W         div0
825                     //*****************************************************************************
826                     
827                     assign rg_divider_conctrol = {
828                                                  4'h0,
829                                                  div3,
830                                                  4'h0,
831                                                  4'h0,
832                                                  3'h0,
833                                                  div1_bypass,
834                                                  div1,
835                                                  4'h0,
836                                                  div0
837                                                  }; 
838                     always @(posedge clk or negedge rst_n_por)
839        2/2              if (!rst_n_por)                                     div3  &lt;= 4'h1;
840        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[27]) div3  &lt;= wdat_i[27:24];
                        MISSING_ELSE
841                     
842                     
843                     always @(posedge clk or negedge rst_n_por)
844        2/2              if (!rst_n_por)                                 div1_bypass  &lt;= 'h0;
845        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[12]) div1_bypass  &lt;= wdat_i[12];
                        MISSING_ELSE
846                     
847                     always @(posedge clk or negedge rst_n_por)
848        2/2              if (!rst_n_por)                                     div1  &lt;= 4'h0;
849        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[11]) div1  &lt;= wdat_i[11:8];
                        MISSING_ELSE
850                     
851                     always @(posedge clk or negedge rst_n_por)
852        2/2              if (!rst_n_por)                                    div0  &lt;= 4'h0;
853        2/2              else if (rg_divider_conctrol_wreq &amp; wstr_b[3]) div0  &lt;= wdat_i[3:0];
                        MISSING_ELSE
854                     
855                     //*****************************************************************************
856                     //              Register gating_control
857                     //              offset   0x24
858                     //  Location    Attribute   Field Name
859                     //
860                     //  [31:11]     Rsvd
861                     //  [11]        R/W         ddr_cfg_ctl_cg 
862                     //  [10]        R/W         usb_ctl_cg            
863                     //  [9]         R/W         ddr_ctl_cg
864                     //  [8]         R/W         ddr_phy_cg
865                     //  [7]         R/W         gpt_cg
866                     //  [6]         R/W         gpio_cg
867                     //  [5]         R/W         uart_cg
868                     //  [4]         R/W         I2c_cg
869                     //  [3]         R/W         qspi_cg
870                     //  [2]         R/W         bcpu_cg
871                     //  [1]         R/W         sys_dma_cg
872                     //  [0]         R/W         acpu_cg
873                     //*****************************************************************************
874                     
875                     assign rg_gating_control = {
876                                                19'h0,
877                                                pscc_xtal_cg,
878                                                ddr_cfg_ctl_cg,
879                                                usb_ctl_cg,
880                                                ddr_ctl_cg,
881                                                ddr_phy_cg,
882                                                gpt_cg,
883                                                gpio_cg,
884                                                uart_cg,
885                                                i2c_cg,
886                                                qspi_cg,
887                                                bcpu_cg,
888                                                sys_dma_cg,
889                                                acpu_cg
890                                                }; 
891                     
892                     always @(posedge clk or negedge rst_n)
893        2/2              if (!rst_n)                                   pscc_xtal_cg &lt;= 1'b1;
894        2/2              else if (rg_gating_control_wreq &amp; wstr_b[12]) pscc_xtal_cg &lt;= wdat_i[12];
                        MISSING_ELSE
895                     
896                     always @(posedge clk or negedge rst_n)
897        2/2              if (!rst_n)                                   ddr_cfg_ctl_cg &lt;= 1'b1;
898        2/2              else if (rg_gating_control_wreq &amp; wstr_b[11]) ddr_cfg_ctl_cg &lt;= wdat_i[11];
                        MISSING_ELSE
899                     
900                     always @(posedge clk or negedge rst_n)
901        2/2              if (!rst_n)                                   usb_ctl_cg  &lt;= 1'b1;
902        2/2              else if (rg_gating_control_wreq &amp; wstr_b[10]) usb_ctl_cg  &lt;= wdat_i[10];
                        MISSING_ELSE
903                     
904                     always @(posedge clk or negedge rst_n)
905        2/2              if (!rst_n)                                  ddr_ctl_cg  &lt;= 1'b1;
906        2/2              else if (rg_gating_control_wreq &amp; wstr_b[9]) ddr_ctl_cg  &lt;= wdat_i[9];
                        MISSING_ELSE
907                     
908                     always @(posedge clk or negedge rst_n)
909        2/2              if (!rst_n)                                  ddr_phy_cg  &lt;= 1'b1;
910        2/2              else if (rg_gating_control_wreq &amp; wstr_b[8]) ddr_phy_cg  &lt;= wdat_i[8];
                        MISSING_ELSE
911                     
912                     always @(posedge clk or negedge rst_n)
913        2/2              if (!rst_n)                                  gpt_cg  &lt;= 1'b1;
914        2/2              else if (rg_gating_control_wreq &amp; wstr_b[7]) gpt_cg  &lt;= wdat_i[7];    
                        MISSING_ELSE
915                     
916                     always @(posedge clk or negedge rst_n)
917        2/2              if (!rst_n)                                  gpio_cg  &lt;= 1'b1;
918        2/2              else if (rg_gating_control_wreq &amp; wstr_b[6]) gpio_cg  &lt;= wdat_i[6];
                        MISSING_ELSE
919                     
920                     always @(posedge clk or negedge rst_n)
921        2/2              if (!rst_n)                                  uart_cg  &lt;= 1'b1;
922        2/2              else if (rg_gating_control_wreq &amp; wstr_b[5]) uart_cg  &lt;= wdat_i[5];
                        MISSING_ELSE
923                     
924                     always @(posedge clk or negedge rst_n)
925        2/2              if (!rst_n)                                  i2c_cg  &lt;= 1'b1;
926        2/2              else if (rg_gating_control_wreq &amp; wstr_b[4]) i2c_cg  &lt;= wdat_i[4];
                        MISSING_ELSE
927                     
928                     always @(posedge clk or negedge rst_n)
929        2/2              if (!rst_n)                                  qspi_cg  &lt;= 1'b1;
930        2/2              else if (rg_gating_control_wreq &amp; wstr_b[3]) qspi_cg  &lt;= wdat_i[3];
                        MISSING_ELSE
931                     
932                     always @(posedge clk or negedge rst_n)
933        2/2              if (!rst_n)                                  bcpu_cg  &lt;= 1'b1;
934        2/2              else if (rg_gating_control_wreq &amp; wstr_b[2]) bcpu_cg  &lt;= wdat_i[2];
                        MISSING_ELSE
935                     
936                     always @(posedge clk or negedge rst_n)
937        2/2              if (!rst_n)                                  sys_dma_cg  &lt;= 1'b1;
938        2/2              else if (rg_gating_control_wreq &amp; wstr_b[1]) sys_dma_cg  &lt;= wdat_i[1];
                        MISSING_ELSE
939                     
940                     always @(posedge clk or negedge rst_n)
941        2/2              if (!rst_n)                                  acpu_cg  &lt;= 1'b1;
942        2/2              else if (rg_gating_control_wreq &amp; wstr_b[0]) acpu_cg  &lt;= wdat_i[0];
                        MISSING_ELSE
943                     
944                     
945                     //*****************************************************************************
946                     //              Register debug_control
947                     //              offset   0x28
948                     //  Location    Attribute   Field Name
949                     //
950                     //  [31]        R/W         jtag_disable
951                     //  [30: 0]     Rsvd             
952                     //  [1:0]       R/W         jtag_control
953                     //*****************************************************************************
954                     
955                     assign rg_debug_control = {
956                                                jtag_disable,
957                                                29'h0,
958                                                jtag_control
959                                                };  
960                     
961                     logic jtag_disable_otp;
962                     
963                     
964                     always @(posedge clk or negedge rst_n_por)
965        2/2              if (!rst_n_por)                              jtag_disable_otp  &lt;= 1'b0;
966        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31]) jtag_disable_otp  &lt;= 1'b1;
                        MISSING_ELSE
967                     
968                     
969                     always @(posedge clk or negedge rst_n)
970        2/2              if (!rst_n)                                                      jtag_disable  &lt;= 1'b0;
971        2/2              else if (rg_debug_control_wreq &amp; wstr_b[31] &amp; ~jtag_disable_otp) jtag_disable  &lt;= wdat_i[31];
                        MISSING_ELSE
972                     
973                     
974                     
975                     always @(posedge clk or negedge rst_n)
976        2/2              if (!rst_n)                                 jtag_control  &lt;= 2'b1;
977        2/2              else if (rg_debug_control_wreq &amp; wstr_b[1]) jtag_control  &lt;= wdat_i[1:0];
                        MISSING_ELSE
978                     
979                     //*****************************************************************************
980                     //              Register irq_mask_map_control_n
981                     //              offset   0x2C+n*0x4, n = 0...31
982                     //  Location    Attribute   Field Name
983                     //
984                     //  [31:19]     Rsvd             
985                     //  [18:16]     R/W         irq_map
986                     //  [15: 1]     Rsvd
987                     //  [0]         R/W         irq_mask
988                     //*****************************************************************************
989                     assign rg_irq_mask_map_control[0] = {
990                                                          15'h0,
991                                                          acpu_wdt_irq_mask,
992                                                          15'h0,
993                                                          bcpu_wdt_irq_mask
994                                                          };  
995                     
996                     always @(posedge clk or negedge rst_n)
997        2/2              if (!rst_n)                                            acpu_wdt_irq_mask  &lt;= 1'h1;
998        2/2              else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[16]) acpu_wdt_irq_mask  &lt;= wdat_i[16];   
                        MISSING_ELSE
999                     
1000                    always @(posedge clk or negedge rst_n)
1001       2/2              if (!rst_n)                                           bcpu_wdt_irq_mask  &lt;= 1'h1;
1002       2/2              else if (rg_irq_mask_map_control_wreq[0] &amp; wstr_b[0]) bcpu_wdt_irq_mask  &lt;= wdat_i[0];
                        MISSING_ELSE
1003                    
1004                    genvar n;
1005                    generate
1006                        for(n = 0; n &lt; 31; n = n + 1) begin : irq_control_regs
1007                            assign rg_irq_mask_map_control[n+1] = {
1008                                                                 13'h0,
1009                                                                 irq_map[n],
1010                                                                 15'h0,
1011                                                                 irq_mask[n]
1012                                                                 };  
1013                    
1014                            always @(posedge clk or negedge rst_n)
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 1
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 2
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 3
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 4
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 5
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 6
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 7
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 8
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 9
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 10
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 11
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 12
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 13
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 14
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 15
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 16
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 17
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 18
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 19
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 20
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 21
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 22
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 23
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 24
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 25
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 26
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 27
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 28
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 29
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
***repeat 30
1015       2/2                      if (!rst_n)                                              irq_map[n]  &lt;= 3'h1;
1016       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[18]) irq_map[n]  &lt;= wdat_i[18:16];   
                        MISSING_ELSE
1017                    
1018                            always @(posedge clk or negedge rst_n)
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 31
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 32
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 33
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 34
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 35
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 36
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 37
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 38
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 39
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 40
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 41
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 42
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 43
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 44
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 45
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 46
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 47
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 48
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 49
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 50
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 51
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 52
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 53
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 54
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 55
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 56
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 57
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 58
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 59
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
***repeat 60
1019       2/2                      if (!rst_n)                                             irq_mask[n]  &lt;= 1'h1;
1020       2/2                      else if (rg_irq_mask_map_control_wreq[n+1] &amp; wstr_b[0]) irq_mask[n]  &lt;= wdat_i[0];
                        MISSING_ELSE
1021                        end
1022                    endgenerate
1023                    
1024                    
1025                    
1026                    //*****************************************************************************
1027                    //              Register isolation_control
1028                    //              offset   0xAC
1029                    //  Location    Attribute   Field Name
1030                    //  [24]        R/W         dma_isolation_cell
1031                    //  [24]        R/W         dma_isolation_cell
1032                    //  [16]        R/W         irq_isolation_cell
1033                    //  [8]         R/W         FCB_isolation_cell
1034                    //  [3]         R/W         FPGA_GPIO_isolation_cell
1035                    //  [2]         R/W         AHB_isolation_cell
1036                    //  [1]         R/W         AXI_1_isolation_cell
1037                    //  [0]         R/W         AXI_0_isolation_cell
1038                    //*****************************************************************************
1039                    
1040                    assign rg_isolation_control = {
1041                                                   7'h0,
1042                                                   dma_isolation_ctl,
1043                                                   7'h0,
1044                                                   irq_isolation_ctl,
1045                                                   7'h0,
1046                                                   fcb_isolation_ctl,
1047                                                   4'h0,
1048                                                   gpio_isolation_ctl,
1049                                                   ahb_isolation_ctl,
1050                                                   axi1_isolation_ctl,
1051                                                   axi0_isolation_ctl
1052                                                  }; 
1053                    
1054                    always @(posedge clk or negedge rst_n)
1055       2/2              if (!rst_n)                                      dma_isolation_ctl  &lt;= 1'h0;
1056       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[24]) dma_isolation_ctl  &lt;= wdat_i[24];
                        MISSING_ELSE
1057                    
1058                    always @(posedge clk or negedge rst_n)
1059       2/2              if (!rst_n)                                      irq_isolation_ctl  &lt;= 1'h0;
1060       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[16]) irq_isolation_ctl  &lt;= wdat_i[16];
                        MISSING_ELSE
1061                    
1062                    always @(posedge clk or negedge rst_n)
1063       2/2              if (!rst_n)                                     fcb_isolation_ctl  &lt;= 1'h0;
1064       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[8]) fcb_isolation_ctl  &lt;= wdat_i[8];
                        MISSING_ELSE
1065                    
1066                    always @(posedge clk or negedge rst_n)
1067       2/2              if (!rst_n)                                     gpio_isolation_ctl  &lt;= 1'h0;
1068       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[3]) gpio_isolation_ctl  &lt;= wdat_i[3];    
                        MISSING_ELSE
1069                    
1070                    always @(posedge clk or negedge rst_n)
1071       2/2              if (!rst_n)                                     ahb_isolation_ctl  &lt;= 1'h0;
1072       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[2]) ahb_isolation_ctl  &lt;= wdat_i[2];
                        MISSING_ELSE
1073                    
1074                    always @(posedge clk or negedge rst_n)
1075       2/2              if (!rst_n)                                     axi1_isolation_ctl  &lt;= 1'h0;
1076       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[1]) axi1_isolation_ctl  &lt;= wdat_i[1];
                        MISSING_ELSE
1077                    
1078                    always @(posedge clk or negedge rst_n)
1079       2/2              if (!rst_n)                                     axi0_isolation_ctl  &lt;= 1'h0;
1080       2/2              else if (rg_isolation_control_wreq &amp; wstr_b[0]) axi0_isolation_ctl  &lt;= wdat_i[0];
                        MISSING_ELSE
1081                    
1082                    
1083                    //*****************************************************************************
1084                    //              Register bootstrap_status
1085                    //              offset   0xB0
1086                    //  Location    Attribute   Field Name
1087                    //
1088                    //  [31:5 ]     Rsvd
1089                    //  [6]         R/O         bcpu_lock_rst_status      
1090                    //  [5]         R/O         bcpu_sw_rst_status      
1091                    //  [4:2]       R/O         bootm      
1092                    //  [1:0]       R/O         clk_sel_status
1093                    //*****************************************************************************
1094                    logic bcpu_sw_rst_status;
1095                    logic bcpu_lock_rst_status;
1096                    logic bcpu_wdt_rst_status;
1097                    
1098                    assign rg_bootstrap_status = {
1099                                           24'h0,
1100                                           bcpu_wdt_rst_status,
1101                                           bcpu_lock_rst_status,
1102                                           bcpu_sw_rst_status,
1103                                           bootm,
1104                                           clk_sel_status
1105                                           }; 
1106                    
1107                    always @(posedge clk or negedge rst_n_por)
1108       2/2              if (!rst_n_por)        bcpu_wdt_rst_status  &lt;= 1'h0;
1109       2/2              else if (bcpu_wdt_rst) bcpu_wdt_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1110                    
1111                    
1112                    always @(posedge clk or negedge rst_n_por)
1113       2/2              if (!rst_n_por)        bcpu_lock_rst_status  &lt;= 1'h0;
1114       2/2              else if (pllen_status) bcpu_lock_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1115                    
1116                    always @(posedge clk or negedge rst_n_por)
1117       2/2              if (!rst_n_por)                         bcpu_sw_rst_status  &lt;= 1'h0;
1118       2/2              else if (!system_rstn &amp; status_system_rstn) bcpu_sw_rst_status  &lt;= 1'h1;
                        MISSING_ELSE
1119                        
1120                    //*****************************************************************************
1121                    //              Register main_divider_conctrol
1122                    //              offset   0xB4
1123                    //  Location    Attribute   Field Name
1124                    //
1125                    //  [31:29]     Rsvd      
1126                    //  [27:24]     R/W         div0_clk1
1127                    //  [23:20]     Rsvd                      
1128                    //  [19:16]     R/W         div2_clk0
1129                    //  [15:12]     Rsvd  
1130                    //  [11: 8]     R/W         div1_clk0
1131                    //  [ 7: 4]     Rsvd  
1132                    //  [ 3: 0]     R/W         div0_clk0
1133                    //*****************************************************************************
1134                    
1135                    assign rg_main_divider_conctrol = {
1136                                                 4'h0,
1137                                                 div0_clk1,
1138                                                 4'h0,
1139                                                 div2_clk0,                                                        
1140                                                 4'h0,
1141                                                 div1_clk0,
1142                                                 4'h0,
1143                                                 div0_clk0
1144                                                 }; 
1145                    
1146                    always @(posedge clk or negedge rst_n_por)
1147       2/2              if (!rst_n_por)                                      div0_clk1  &lt;= 4'h0;
1148       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[27]) div0_clk1  &lt;= wdat_i[27:24];                                  
                        MISSING_ELSE
1149                    
1150                    always @(posedge clk or negedge rst_n_por)
1151       2/2              if (!rst_n_por)                                      div2_clk0  &lt;= 4'h1;
1152       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[19]) div2_clk0  &lt;= wdat_i[19:16];      
                        MISSING_ELSE
1153                    
1154                    always @(posedge clk or negedge rst_n_por)
1155       2/2              if (!rst_n_por)                                      div1_clk0  &lt;= 4'h0;
1156       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[11]) div1_clk0  &lt;= wdat_i[11:8];
                        MISSING_ELSE
1157                    
1158                    always @(posedge clk or negedge rst_n_por)
1159       2/2              if (!rst_n_por)                                     div0_clk0  &lt;= 4'h1;
1160       2/2              else if (rg_main_divider_conctrol_wreq &amp; wstr_b[3]) div0_clk0  &lt;= wdat_i[3:0];  
                        MISSING_ELSE
1161                    
1162                    
1163                    //*****************************************************************************
1164                    //              Register pufcc_ctl
1165                    //              offset   0xB8
1166                    //  Location    Attribute   Field Name
1167                    //
1168                    //  [31:3]     Rsvd         
1169                    //  [2]         R/W         pufcc_rng_fre_en
1170                    //  [1]         R/W         pufcc_rng_fre_sel
1171                    //  [0]         R/O         pufcc_rng_fre_out
1172                    //*****************************************************************************
1173                    
1174                    
1175                    assign rg_pufcc        = {
1176                                             29'h0,
1177                                             pufcc_rng_fre_en,
1178                                             pufcc_rng_fre_sel,
1179                                             pufcc_rng_fre_out
1180                                             }; 
1181                    
1182                    always @(posedge clk or negedge rst_n)
1183       2/2              if (!rst_n)                         pufcc_rng_fre_en  &lt;= 'h0;
1184       2/2              else if (rg_pufcc_wreq &amp; wstr_b[2]) pufcc_rng_fre_en  &lt;= wdat_i[2];
                        MISSING_ELSE
1185                    
1186                    always @(posedge clk or negedge rst_n)
1187       2/2              if (!rst_n)                         pufcc_rng_fre_sel  &lt;= 'h0;
1188       2/2              else if (rg_pufcc_wreq &amp; wstr_b[1]) pufcc_rng_fre_sel  &lt;= wdat_i[1];                         
                        MISSING_ELSE
1189                    
1190                    
1191                    
1192                    //*****************************************************************************
1193                    //              Register usb_ctrl
1194                    //              offset   0xBC
1195                    //  Location    Attribute   Field Name
1196                    //
1197                    //  [31:30]     Rsvd         
1198                    //  [29:22]      R/O         usb_phy_bisterrorcount
1199                    //  [21]         R/O         usb_phy_bisterror
1200                    //  [20]         R/O         usb_phy_bistcomplete
1201                    //  [19]         R/W         usb_phy_bistmodeen
1202                    //  [18:15]      R/W         usb_phy_bistmodesel
1203                    //  [14]         R/W         usb_phy_biston
1204                    //  [13]         R/W         usb_pll_bypass
1205                    //  [12:5]       R/O         usb_tmodeselcustom
1206                    //  [4]          R/O         usb_tmodecustom
1207                    //  [3:2]        R/W         usb_tsmode
1208                    //  [1]          R/W         usb_vbusfault
1209                    //  [0]          R/W         usb_wakeup
1210                    //*****************************************************************************
1211                    
1212                    assign rg_usb_ctrl    = {
1213                                             2'h0,
1214                                             usb_phy_bisterrorcount,
1215                                             usb_phy_bisterror,
1216                                             usb_phy_bistcomplete,
1217                                             usb_phy_bistmodeen,
1218                                             usb_phy_bistmodesel,
1219                                             usb_phy_biston,
1220                                             usb_pll_bypass,
1221                                             usb_tmodeselcustom,
1222                                             usb_tmodecustom,
1223                                             usb_tsmode,
1224                                             usb_vbusfault,
1225                                             usb_wakeup
1226                                             }; 
1227                    
1228                    always @(posedge clk or negedge rst_n)
1229       2/2            if (!rst_n)                         usb_phy_bistmodeen  &lt;= 'h0;
1230       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[19]) usb_phy_bistmodeen  &lt;= wdat_i[19];
                        MISSING_ELSE
1231                    
1232                    always @(posedge clk or negedge rst_n)
1233       2/2            if (!rst_n)                         usb_phy_bistmodesel  &lt;= 'h0;
1234       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[18]) usb_phy_bistmodesel  &lt;= wdat_i[18:15];
                        MISSING_ELSE
1235                    
1236                    always @(posedge clk or negedge rst_n)
1237       2/2            if (!rst_n)                         usb_phy_biston  &lt;= 'h0;
1238       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[14]) usb_phy_biston  &lt;= wdat_i[14];
                        MISSING_ELSE
1239                    
1240                    always @(posedge clk or negedge rst_n)
1241       2/2            if (!rst_n)                         usb_pll_bypass  &lt;= 'h0;
1242       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[13]) usb_pll_bypass  &lt;= wdat_i[13];
                        MISSING_ELSE
1243                    
1244                    always @(posedge clk or negedge rst_n)
1245       2/2            if (!rst_n)                         usb_tsmode  &lt;= 'h0;
1246       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[3]) usb_tsmode  &lt;= wdat_i[3:2];
                        MISSING_ELSE
1247                    
1248                    always @(posedge clk or negedge rst_n)
1249       2/2            if (!rst_n)                         usb_vbusfault  &lt;= 'h0;
1250       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[1]) usb_vbusfault  &lt;= wdat_i[1];
                        MISSING_ELSE
1251                    
1252                    always @(posedge clk or negedge rst_n)
1253       2/2            if (!rst_n)                         usb_wakeup  &lt;= 'h0;
1254       2/2            else if (rg_usb_ctrl_wreq &amp; wstr_b[0]) usb_wakeup  &lt;= wdat_i[0];
                        MISSING_ELSE
1255                    
1256                    
1257                    //*****************************************************************************
1258                    //              Register fpga_pll_clk_sel
1259                    //              offset   0xC0
1260                    //  Location    Attribute   Field Name
1261                    //
1262                    //  [31:26]     Rsvd  
1263                    //  [25:24]     R/W         fpga_pll3_clk_sel
1264                    //  [23:18]     Rsvd  
1265                    //  [17:16]     R/W         fpga_pll2_clk_sel
1266                    //  [15:10]     Rsvd  
1267                    //  [9 : 8]     R/W         fpga_pll1_clk_sel
1268                    //  [ 7: 2]     Rsvd  
1269                    //  [ 1: 0]     R/W         fpga_pll0_clk_sel
1270                    //*****************************************************************************
1271                    
1272                    assign rg_fpga_pll_clk_sel = {
1273                                                 6'h0,
1274                                                 fpga_pll3_clk_sel,
1275                                                 6'h0,
1276                                                 fpga_pll2_clk_sel,                                                        
1277                                                 6'h0,
1278                                                 fpga_pll1_clk_sel,
1279                                                 6'h0,
1280                                                 fpga_pll0_clk_sel
1281                                                 }; 
1282                    
1283                    always @(posedge clk or negedge rst_n)
1284       2/2              if (!rst_n)                                     fpga_pll3_clk_sel  &lt;= 2'h0;
1285       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[25]) fpga_pll3_clk_sel  &lt;= wdat_i[25:24];  
                        MISSING_ELSE
1286                    
1287                    always @(posedge clk or negedge rst_n)
1288       2/2              if (!rst_n)                                     fpga_pll2_clk_sel  &lt;= 2'h0;
1289       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[17]) fpga_pll2_clk_sel  &lt;= wdat_i[17:16];  
                        MISSING_ELSE
1290                    
1291                    always @(posedge clk or negedge rst_n)
1292       2/2              if (!rst_n)                                    fpga_pll1_clk_sel  &lt;= 2'h0;
1293       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[9]) fpga_pll1_clk_sel  &lt;= wdat_i[9:8];          
                        MISSING_ELSE
1294                    
1295                    always @(posedge clk or negedge rst_n)
1296       2/2              if (!rst_n)                                    fpga_pll0_clk_sel  &lt;= 2'h0;
1297       2/2              else if (rg_fpga_pll_clk_sel_wreq &amp; wstr_b[1]) fpga_pll0_clk_sel  &lt;= wdat_i[1:0];  
                        MISSING_ELSE
1298                    
1299                    
1300                    
1301                    //*****************************************************************************
1302                    //              Register wdt_pause
1303                    //              offset   0xC4
1304                    //  Location    Attribute   Field Name
1305                    //
1306                    //  [31:9]      Rsvd  
1307                    //  [8]         R/W         acpu_wdt_pause
1308                    //  [ 7: 1]     Rsvd  
1309                    //  [0]         R/W         bcpu_wdt_pause
1310                    //*****************************************************************************
1311                    
1312                    assign rg_wdt_pause = {
1313                                                 23'h0,
1314                                                 acpu_wdt_pause,
1315                                                 7'h0,
1316                                                 bcpu_wdt_pause
1317                                                 }; 
1318                    
1319                    always @(posedge clk or negedge rst_n)
1320       2/2              if (!rst_n)                             acpu_wdt_pause  &lt;= 'h0;
1321       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[8]) acpu_wdt_pause  &lt;= wdat_i[8];  
                        MISSING_ELSE
1322                    
1323                    always @(posedge clk or negedge rst_n)
1324       2/2              if (!rst_n)                             bcpu_wdt_pause  &lt;= 'h0;
1325       2/2              else if (rg_wdt_pause_wreq &amp; wstr_b[0]) bcpu_wdt_pause  &lt;= wdat_i[0];  
                        MISSING_ELSE
1326                    
1327                    
1328                    //*****************************************************************************
1329                    //              Register ddr_mode
1330                    //              offset   0xC8
1331                    //  Location    Attribute   Field Name
1332                    //
1333                    //  [31:1 ]     Rsvd  
1334                    //  [0]         R/W         ddr_mode
1335                    //*****************************************************************************
1336                    
1337                    
1338                    assign rg_ddr_mode = {
1339                                           31'h0,
1340                                           ddr_mode
1341                                           }; 
1342                    
1343                    always @(posedge clk or negedge rst_n)
1344       2/2              if (!rst_n)                            ddr_mode  &lt;= 'h0;
1345       2/2              else if (rg_ddr_mode_wreq &amp; wstr_b[0]) ddr_mode  &lt;= wdat_i[0];                         
                        MISSING_ELSE
1346                    
1347                    
1348                    
1349                    //*****************************************************************************
1350                    //              Register osc_ctl
1351                    //              offset   0xCC
1352                    //  Location    Attribute   Field Name
1353                    //
1354                    //  [31:15]     Rsvd        
1355                    //  [14: 9]     R/W         cal
1356                    //  [ 8: 7]     R/W         ib_cop
1357                    //  [    6]     R/W         pd
1358                    //  [ 5: 3]     R/W         bgr
1359                    //  [ 2: 0]     R/W         rsv
1360                    //*****************************************************************************
1361                    
1362                    assign rg_osc_ctl = {
1363                                                 16'h0,
1364                                                 rstb,
1365                                                 cal,
1366                                                 ib_cop,
1367                                                 pd,
1368                                                 bgr,
1369                                                 rsv
1370                                                 }; 
1371                    
1372                    
1373                    always @(posedge clk or negedge rst_n)
1374       2/2              if (!rst_n)                            rstb  &lt;= 1'h1;
1375       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[15]) rstb  &lt;= wdat_i[15];
                        MISSING_ELSE
1376                    
1377                    always @(posedge clk or negedge rst_n)
1378       2/2              if (!rst_n)                            cal  &lt;= 6'h20;
1379       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[14]) cal  &lt;= wdat_i[14:9];
                        MISSING_ELSE
1380                    
1381                    always @(posedge clk or negedge rst_n)
1382       2/2              if (!rst_n)                           ib_cop  &lt;= 2'h2;
1383       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[8]) ib_cop  &lt;= wdat_i[8:7];
                        MISSING_ELSE
1384                    
1385                    always @(posedge clk or negedge rst_n)
1386       2/2              if (!rst_n)                           pd  &lt;= 1'h0;
1387       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[6]) pd  &lt;= wdat_i[6];
                        MISSING_ELSE
1388                    
1389                    always @(posedge clk or negedge rst_n)
1390       2/2              if (!rst_n)                           bgr  &lt;= 3'h4;
1391       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[5]) bgr  &lt;= wdat_i[5:3];
                        MISSING_ELSE
1392                    
1393                    always @(posedge clk or negedge rst_n)
1394       2/2              if (!rst_n)                           rsv  &lt;= 3'h4;
1395       2/2              else if (rg_osc_ctl_wreq &amp; wstr_b[2]) rsv  &lt;= wdat_i[2:0];  
                        MISSING_ELSE
1396                    
1397                    //*****************************************************************************
1398                    //              Register gpt_pause
1399                    //              offset   0xD0
1400                    //  Location    Attribute   Field Name
1401                    //
1402                    //  [31:1 ]     Rsvd  
1403                    //  [0]         R/W         pit_pause
1404                    //*****************************************************************************
1405                    
1406                    
1407                    assign rg_pit_pause = {
1408                                           31'h0,
1409                                           pit_pause
1410                                           }; 
1411                    
1412                    always @(posedge clk or negedge rst_n)
1413       2/2              if (!rst_n)                             pit_pause  &lt;= 'h0;
1414       2/2              else if (rg_pit_pause_wreq &amp; wstr_b[0]) pit_pause  &lt;= wdat_i[0];                         
                        MISSING_ELSE
1415                    
1416                    
1417                    //*****************************************************************************
1418                    //              Register sram_cntl0
1419                    //              offset   0xD4
1420                    //  Location    Attribute   Field Name
1421                    //  [31:26]		RO			Reserverd
1422                    //  [19:15]     R/W         sramb3_cral
1423                    //  [14:10]     R/W         sramb2_cral 
1424                    //  [ 9: 5]     R/W         sramb1_cral 
1425                    //  [ 4: 0]     R/W         sramb0_cral 
1426                    //*****************************************************************************
1427                    
1428                    assign rg_sram_ctl0 = {	
1429                                                12'h0,
1430                    							sramb3_cral,
1431                    							sramb2_cral,
1432                    							sramb1_cral,
1433                    							sramb0_cral
1434                                                 }; 
1435                    
1436                    
1437                    always @(posedge clk or negedge rst_n)
1438       2/2              if (!rst_n)                                sramb3_cral &lt;= 5'h0;
1439       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[19])   sramb3_cral &lt;= wdat_i[19:15];
                        MISSING_ELSE
1440                    
1441                    always @(posedge clk or negedge rst_n)
1442       2/2              if (!rst_n)                                sramb2_cral  &lt;= 5'h0;
1443       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[14])   sramb2_cral  &lt;= wdat_i[14:10];
                        MISSING_ELSE
1444                    
1445                    always @(posedge clk or negedge rst_n)
1446       2/2              if (!rst_n)                                sramb1_cral  &lt;= 5'h0;
1447       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[9])    sramb1_cral  &lt;= wdat_i[9:5];
                        MISSING_ELSE
1448                    
1449                    always @(posedge clk or negedge rst_n)
1450       2/2              if (!rst_n)                                sramb0_cral  &lt;= 5'h0;
1451       2/2              else if (rg_sram_ctl0_wreq &amp; wstr_b[4])    sramb0_cral  &lt;= wdat_i[4:0];
                        MISSING_ELSE
1452                    
1453                    
1454                    //*****************************************************************************
1455                    //              Register sram_cntl1
1456                    //              offset   0xD8
1457                    //  Location    Attribute   Field Name
1458                    //
1459                    //  [31:20]     Rsvd        
1460                    //  [19:15]     R/W         sramb3_crar
1461                    //  [14:10]     R/W         sramb2_crar 
1462                    //  [ 9: 5]     R/W         sramb1_crar 
1463                    //  [ 4: 0]     R/W         sramb0_crar 
1464                    //*****************************************************************************
1465                    
1466                    assign rg_sram_ctl1 = {
1467                                                 12'h0,
1468                    							sramb3_crar,
1469                    							sramb2_crar,
1470                    							sramb1_crar,
1471                    							sramb0_crar
1472                                                 }; 
1473                    
1474                    
1475                    always @(posedge clk or negedge rst_n)
1476       2/2              if (!rst_n)                               sramb3_crar &lt;= 5'h0;
1477       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[19])   sramb3_crar &lt;= wdat_i[19:15];
                        MISSING_ELSE
1478                    
1479                    always @(posedge clk or negedge rst_n)
1480       2/2              if (!rst_n)                               sramb2_crar  &lt;= 5'h0;
1481       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[14])   sramb2_crar  &lt;= wdat_i[14:10];
                        MISSING_ELSE
1482                    
1483                    always @(posedge clk or negedge rst_n)
1484       2/2              if (!rst_n)                               sramb1_crar  &lt;= 5'h0;
1485       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[9])    sramb1_crar  &lt;= wdat_i[9:5];
                        MISSING_ELSE
1486                    
1487                    always @(posedge clk or negedge rst_n)
1488       2/2              if (!rst_n)                               sramb0_crar  &lt;= 5'h0;
1489       2/2              else if (rg_sram_ctl1_wreq &amp; wstr_b[4])    sramb0_crar  &lt;= wdat_i[4:0];
                        MISSING_ELSE
1490                    
1491                    
1492                    //*****************************************************************************
1493                    //              Register acpu_reset_vector
1494                    //              offset   0xDC
1495                    //  Location    Attribute   Field Name
1496                    //     
1497                    //  [ 31: 0]     R/W         acpu_rst_vector
1498                    //*****************************************************************************
1499                    
1500                    
1501                    assign rg_acpu_rst_vector = {
1502                                           acpu_rst_vector
1503                                           }; 
1504                    
1505                    always @(posedge clk or negedge rst_n_por)
1506       2/2              if (!rst_n_por)                                acpu_rst_vector  &lt;= 32'h80020000;
1507       2/2              else if (rg_acpu_rst_vector_wreq &amp; wstr_b[31]) acpu_rst_vector  &lt;= wdat_i; 
                        MISSING_ELSE
1508                    
1509                    
1510                    //*****************************************************************************
1511                    //              Register acpu_mem_margin
1512                    //              offset   0xE0
1513                    //  Location    Attribute   Field Name
1514                    //
1515                    //  [31:18]     Rsvd
1516                    //  [ 17: 15]   R/W         T_DLY_SP
1517                    //  [ 14: 12]   R/W         T_RM_ROM
1518                    //  [ 11: 9]    R/W         T_RWM_2P
1519                    //  [ 8: 6]     R/W         T_RWM_1P
1520                    //  [ 5: 3]     R/W         T_RWM_DP      
1521                    //  [ 2: 0]     R/W         T_RWM_SP
1522                    //*****************************************************************************
1523                    logic [2:0] acpu_t_dly_sp;
1524                    logic [2:0] acpu_t_rm_rom;
1525                    logic [2:0] acpu_t_rwm_2p;
1526                    logic [2:0] acpu_t_rwm_1p;
1527                    logic [2:0] acpu_t_rwm_dp;
1528                    logic [2:0] acpu_t_rwm_sp;
1529                    
1530                    assign rg_acpu_mem_margin_ctl = {
1531                                                 14'h0,
1532                                                 acpu_t_dly_sp,
1533                                                 acpu_t_rm_rom,
1534                                                 acpu_t_rwm_2p,
1535                                                 acpu_t_rwm_1p,
1536                                                 acpu_t_rwm_dp,
1537                                                 acpu_t_rwm_sp
1538                                                 }; 
1539                    
1540                    
1541                    always @(posedge clk or negedge rst_n)
1542       2/2              if (!rst_n)                                        acpu_t_dly_sp  &lt;= 'h0;
1543       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[17]) acpu_t_dly_sp  &lt;= wdat_i[17:15];  
                        MISSING_ELSE
1544                    
1545                    always @(posedge clk or negedge rst_n)
1546       2/2              if (!rst_n)                                       acpu_t_rm_rom  &lt;= 'h3;
1547       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[14]) acpu_t_rm_rom  &lt;= wdat_i[14:12];  
                        MISSING_ELSE
1548                    
1549                    always @(posedge clk or negedge rst_n)
1550       2/2              if (!rst_n)                                       acpu_t_rwm_2p  &lt;= 'h3;
1551       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[11]) acpu_t_rwm_2p  &lt;= wdat_i[11:9];  
                        MISSING_ELSE
1552                    
1553                    always @(posedge clk or negedge rst_n)
1554       2/2              if (!rst_n)                                       acpu_t_rwm_1p  &lt;= 'h3;
1555       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[8]) acpu_t_rwm_1p  &lt;= wdat_i[8:6];  
                        MISSING_ELSE
1556                    
1557                    always @(posedge clk or negedge rst_n)
1558       2/2              if (!rst_n)                                       acpu_t_rwm_dp  &lt;= 'h3;
1559       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[5]) acpu_t_rwm_dp  &lt;= wdat_i[5:3];                  
                        MISSING_ELSE
1560                    
1561                    always @(posedge clk or negedge rst_n)
1562       2/2              if (!rst_n)                                       acpu_t_rwm_sp  &lt;= 'h3;
1563       2/2              else if (rg_acpu_mem_margin_ctl_wreq &amp; wstr_b[2]) acpu_t_rwm_sp  &lt;= wdat_i[2:0];  
                        MISSING_ELSE
1564                    
1565                    assign  acpu_mem_margin_ctl = rg_acpu_mem_margin_ctl;   
1566                    
1567                    
1568                    //*****************************************************************************
1569                    //              Register memss_mem_margin
1570                    //              offset   0xE4
1571                    //  Location    Attribute   Field Name
1572                    //
1573                    //  [31:18]     Rsvd
1574                    //  [ 17: 15]   R/W         T_DLY_SP
1575                    //  [ 14: 12]   R/W         T_RM_ROM
1576                    //  [ 11: 9]    R/W         T_RWM_2P
1577                    //  [ 8: 6]     R/W         T_RWM_1P
1578                    //  [ 5: 3]     R/W         T_RWM_DP      
1579                    //  [ 2: 0]     R/W         T_RWM_SP
1580                    //*****************************************************************************
1581                    logic [2:0] memss_t_dly_sp;
1582                    logic [2:0] memss_t_rm_rom;
1583                    logic [2:0] memss_t_rwm_2p;
1584                    logic [2:0] memss_t_rwm_1p;
1585                    logic [2:0] memss_t_rwm_dp;
1586                    logic [2:0] memss_t_rwm_sp;
1587                    
1588                    assign rg_memss_mem_margin_ctl = {
1589                                                 14'h0,
1590                                                 memss_t_dly_sp,
1591                                                 memss_t_rm_rom,
1592                                                 memss_t_rwm_2p,
1593                                                 memss_t_rwm_1p,
1594                                                 memss_t_rwm_dp,
1595                                                 memss_t_rwm_sp
1596                                                 }; 
1597                    
1598                    
1599                    always @(posedge clk or negedge rst_n)
1600       2/2              if (!rst_n)                                        memss_t_dly_sp  &lt;= 'h0;
1601       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[17]) memss_t_dly_sp  &lt;= wdat_i[17:15];  
                        MISSING_ELSE
1602                    
1603                    always @(posedge clk or negedge rst_n)
1604       2/2              if (!rst_n)                                       memss_t_rm_rom  &lt;= 'h3;
1605       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[14]) memss_t_rm_rom  &lt;= wdat_i[14:12];  
                        MISSING_ELSE
1606                    
1607                    always @(posedge clk or negedge rst_n)
1608       2/2              if (!rst_n)                                       memss_t_rwm_2p  &lt;= 'h3;
1609       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[11]) memss_t_rwm_2p  &lt;= wdat_i[11:9];  
                        MISSING_ELSE
1610                    
1611                    always @(posedge clk or negedge rst_n)
1612       2/2              if (!rst_n)                                       memss_t_rwm_1p  &lt;= 'h3;
1613       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[8]) memss_t_rwm_1p  &lt;= wdat_i[8:6];  
                        MISSING_ELSE
1614                    
1615                    always @(posedge clk or negedge rst_n)
1616       2/2              if (!rst_n)                                       memss_t_rwm_dp  &lt;= 'h3;
1617       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[5]) memss_t_rwm_dp  &lt;= wdat_i[5:3];                  
                        MISSING_ELSE
1618                    
1619                    always @(posedge clk or negedge rst_n)
1620       2/2              if (!rst_n)                                       memss_t_rwm_sp  &lt;= 'h3;
1621       2/2              else if (rg_memss_mem_margin_ctl_wreq &amp; wstr_b[2]) memss_t_rwm_sp  &lt;= wdat_i[2:0];  
                        MISSING_ELSE
1622                    
1623                    assign  memss_mem_margin_ctl = rg_memss_mem_margin_ctl;   
1624                    
1625                    
1626                    //*****************************************************************************
1627                    //              Register cfgss_mem_margin
1628                    //              offset   0xE8
1629                    //  Location    Attribute   Field Name
1630                    //
1631                    //  [31:18]     Rsvd
1632                    //  [ 17: 15]   R/W         T_DLY_SP
1633                    //  [ 14: 12]   R/W         T_RM_ROM
1634                    //  [ 11: 9]    R/W         T_RWM_2P
1635                    //  [ 8: 6]     R/W         T_RWM_1P
1636                    //  [ 5: 3]     R/W         T_RWM_DP      
1637                    //  [ 2: 0]     R/W         T_RWM_SP
1638                    //*****************************************************************************
1639                    logic [2:0] cfgss_t_dly_sp;
1640                    logic [2:0] cfgss_t_rm_rom;
1641                    logic [2:0] cfgss_t_rwm_2p;
1642                    logic [2:0] cfgss_t_rwm_1p;
1643                    logic [2:0] cfgss_t_rwm_dp;
1644                    logic [2:0] cfgss_t_rwm_sp;
1645                    
1646                    assign rg_cfgss_mem_margin_ctl = {
1647                                                 14'h0,
1648                                                 cfgss_t_dly_sp,
1649                                                 cfgss_t_rm_rom,
1650                                                 cfgss_t_rwm_2p,
1651                                                 cfgss_t_rwm_1p,
1652                                                 cfgss_t_rwm_dp,
1653                                                 cfgss_t_rwm_sp
1654                                                 }; 
1655                    
1656                    
1657                    always @(posedge clk or negedge rst_n)
1658       2/2              if (!rst_n)                                        cfgss_t_dly_sp  &lt;= 'h0;
1659       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[17]) cfgss_t_dly_sp  &lt;= wdat_i[17:15];  
                        MISSING_ELSE
1660                    
1661                    always @(posedge clk or negedge rst_n)
1662       2/2              if (!rst_n)                                       cfgss_t_rm_rom  &lt;= 'h3;
1663       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[14]) cfgss_t_rm_rom  &lt;= wdat_i[14:12];  
                        MISSING_ELSE
1664                    
1665                    always @(posedge clk or negedge rst_n)
1666       2/2              if (!rst_n)                                       cfgss_t_rwm_2p  &lt;= 'h3;
1667       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[11]) cfgss_t_rwm_2p  &lt;= wdat_i[11:9];  
                        MISSING_ELSE
1668                    
1669                    always @(posedge clk or negedge rst_n)
1670       2/2              if (!rst_n)                                       cfgss_t_rwm_1p  &lt;= 'h3;
1671       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[8]) cfgss_t_rwm_1p  &lt;= wdat_i[8:6];  
                        MISSING_ELSE
1672                    
1673                    always @(posedge clk or negedge rst_n)
1674       2/2              if (!rst_n)                                       cfgss_t_rwm_dp  &lt;= 'h3;
1675       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[5]) cfgss_t_rwm_dp  &lt;= wdat_i[5:3];                  
                        MISSING_ELSE
1676                    
1677                    always @(posedge clk or negedge rst_n)
1678       2/2              if (!rst_n)                                       cfgss_t_rwm_sp  &lt;= 'h3;
1679       2/2              else if (rg_cfgss_mem_margin_ctl_wreq &amp; wstr_b[2]) cfgss_t_rwm_sp  &lt;= wdat_i[2:0]; 
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1292.html" >soc_scu_registers</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>118</td><td>115</td><td>97.46</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>118</td><td>115</td><td>97.46</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 EXPRESSION 
 Number  Term
      1  rg_idrev_rreq ? rg_idrev : (rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_sw_rst_control_rreq ? rg_sw_rst_control : (rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_0_rreq ? rg_pll_config_0 : (rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_1_rreq ? rg_pll_config_1 : (rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_2_rreq ? rg_pll_config_2 : (rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_3_rreq ? rg_pll_config_3 : (rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_config_4_rreq ? rg_pll_config_4 : (rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pll_status_rreq ? rg_pll_status : (rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_divider_conctrol_rreq ? rg_divider_conctrol : (rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_gating_control_rreq ? rg_gating_control : (rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_debug_control_rreq ? rg_debug_control : (rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[0] ? rg_irq_mask_map_control[0] : (rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[1] ? rg_irq_mask_map_control[1] : (rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[2] ? rg_irq_mask_map_control[2] : (rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[3] ? rg_irq_mask_map_control[3] : (rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[4] ? rg_irq_mask_map_control[4] : (rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[5] ? rg_irq_mask_map_control[5] : (rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[6] ? rg_irq_mask_map_control[6] : (rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[7] ? rg_irq_mask_map_control[7] : (rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[8] ? rg_irq_mask_map_control[8] : (rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[9] ? rg_irq_mask_map_control[9] : (rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[10] ? rg_irq_mask_map_control[10] : (rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[11] ? rg_irq_mask_map_control[11] : (rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[12] ? rg_irq_mask_map_control[12] : (rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[13] ? rg_irq_mask_map_control[13] : (rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[14] ? rg_irq_mask_map_control[14] : (rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[15] ? rg_irq_mask_map_control[15] : (rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[16] ? rg_irq_mask_map_control[16] : (rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[17] ? rg_irq_mask_map_control[17] : (rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[18] ? rg_irq_mask_map_control[18] : (rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[19] ? rg_irq_mask_map_control[19] : (rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[20] ? rg_irq_mask_map_control[20] : (rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[21] ? rg_irq_mask_map_control[21] : (rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[22] ? rg_irq_mask_map_control[22] : (rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[23] ? rg_irq_mask_map_control[23] : (rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[24] ? rg_irq_mask_map_control[24] : (rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[25] ? rg_irq_mask_map_control[25] : (rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[26] ? rg_irq_mask_map_control[26] : (rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[27] ? rg_irq_mask_map_control[27] : (rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[28] ? rg_irq_mask_map_control[28] : (rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[29] ? rg_irq_mask_map_control[29] : (rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[30] ? rg_irq_mask_map_control[30] : (rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_irq_mask_map_control_rreq[31] ? rg_irq_mask_map_control[31] : (rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_isolation_control_rreq ? rg_isolation_control : (rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_bootstrap_status_rreq ? rg_bootstrap_status : (rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_main_divider_conctrol_rreq ? rg_main_divider_conctrol : (rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pufcc_rreq ? rg_pufcc : (rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_usb_ctrl_rreq ? rg_usb_ctrl : (rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_fpga_pll_clk_sel_rreq ? rg_fpga_pll_clk_sel : (rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_wdt_pause_rreq ? rg_wdt_pause : (rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_ddr_mode_rreq ? rg_ddr_mode : (rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_osc_ctl_rreq ? rg_osc_ctl : (rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_pit_pause_rreq ? rg_pit_pause : (rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_sram_ctl0_rreq ? rg_sram_ctl0 : (rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_sram_ctl1_rreq ? rg_sram_ctl1 : (rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_acpu_rst_vector_rreq ? rg_acpu_rst_vector : (rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION 
 Number  Term
      1  rg_acpu_mem_margin_ctl_rreq ? rg_acpu_mem_margin_ctl : (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION (rg_memss_mem_margin_ctl_rreq ? rg_memss_mem_margin_ctl : (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0))
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 SUB-EXPRESSION (rg_cfgss_mem_margin_ctl_rreq ? rg_cfgss_mem_margin_ctl : 32'b0)
                 --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1292.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">126</td>
<td class="rt">94</td>
<td class="rt">74.60 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1494</td>
<td class="rt">1179</td>
<td class="rt">78.92 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">747</td>
<td class="rt">580</td>
<td class="rt">77.64 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">747</td>
<td class="rt">599</td>
<td class="rt">80.19 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">126</td>
<td class="rt">94</td>
<td class="rt">74.60 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">1494</td>
<td class="rt">1179</td>
<td class="rt">78.92 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">747</td>
<td class="rt">580</td>
<td class="rt">77.64 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">747</td>
<td class="rt">599</td>
<td class="rt">80.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_por</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rerr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rreq_i[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[44:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rreq_i[58:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>werr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[6:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[43:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wreq_i[58:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wstr_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dma_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>emac_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga1_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga0_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalin[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsmen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewfastcal</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalcnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dskewcalbyp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dacen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>refdiv[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcoen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>foutvcobyp[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fouten[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>frac[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fbdiv[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>postdiv0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div3[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_bypass</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div1_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div2_clk0[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>div0_clk1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>jtag_control[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_map[30:0][2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_mask[30:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_irq_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_irq_mask</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>irq_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcb_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>gpio_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ahb_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi1_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi0_isolation_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_cral[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb0_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb1_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb2_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sramb3_crar[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rev_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>chip_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>vendor_id[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_system_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bus_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sram_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcallock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dskewcalout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pufcc_rng_fre_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pufcc_rng_fre_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_wakeup</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_vbusfault</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tsmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_tmodecustom</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_tmodeselcustom[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_pll_bypass</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_biston</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodesel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistmodeen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>usb_phy_bistcomplete</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterror</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>usb_phy_bisterrorcount[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bootm[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wdt_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fpga_pll3_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll2_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll1_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fpga_pll0_clk_sel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bcpu_wdt_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cal[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ib_cop[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>bgr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsv[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ddr_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pllen_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clr_pllen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pit_pause</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_rst_vector[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_mem_margin_ctl[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_mem_margin_ctl[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>acpu_mem_margin_ctl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>memss_mem_margin_ctl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfgss_mem_margin_ctl[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfgss_mem_margin_ctl[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cfgss_mem_margin_ctl[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1292.html" >soc_scu_registers</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">624</td>
<td class="rt">616</td>
<td class="rt">98.72 </td>
</tr><tr class="s9">
<td>TERNARY</td>
<td class="rt">378</td>
<td class="rt">60</td>
<td class="rt">57</td>
<td class="rt">95.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">440</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">446</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">509</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">513</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">517</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">521</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">525</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">529</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">533</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">537</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">541</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">588</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">592</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">596</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">601</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">605</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">610</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">614</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">618</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">622</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">626</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">630</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">663</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">671</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">676</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">680</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">684</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">688</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">712</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">720</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">725</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">751</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">755</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">759</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">764</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">768</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">792</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">839</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">844</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">848</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">852</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">893</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">897</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">901</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">905</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">909</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">913</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">917</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">921</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">925</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">929</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">933</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">937</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">941</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">965</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">970</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">976</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">997</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1001</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1055</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1059</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1063</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1067</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1075</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1113</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1117</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1147</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1151</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1155</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1159</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1183</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1187</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1229</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1233</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1237</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1249</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1253</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1288</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1292</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1296</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1320</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1324</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1382</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1386</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1390</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1394</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1413</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1438</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1442</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1446</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1450</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1476</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1480</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1488</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1506</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1542</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1546</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1550</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1554</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1558</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1562</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1600</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1604</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1608</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1612</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1616</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1620</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1658</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1662</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1666</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1670</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1674</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1678</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1019</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
378        assign rg_rdat_mux = (rg_idrev_rreq)                   ? rg_idrev :
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
379                             (rg_sw_rst_control_rreq)          ? rg_sw_rst_control :
                                                                  <font color = "green">-2-</font>  
                                                                  <font color = "green">==></font>  
380                             (rg_pll_config_0_rreq)            ? rg_pll_config_0 :
                                                                  <font color = "green">-3-</font>  
                                                                  <font color = "green">==></font>  
381                             (rg_pll_config_1_rreq)            ? rg_pll_config_1 :
                                                                  <font color = "green">-4-</font>  
                                                                  <font color = "green">==></font>  
382                             (rg_pll_config_2_rreq)            ? rg_pll_config_2 :
                                                                  <font color = "green">-5-</font>  
                                                                  <font color = "green">==></font>  
383                             (rg_pll_config_3_rreq)            ? rg_pll_config_3 :
                                                                  <font color = "green">-6-</font>  
                                                                  <font color = "green">==></font>  
384                             (rg_pll_config_4_rreq)            ? rg_pll_config_4 :
                                                                  <font color = "green">-7-</font>  
                                                                  <font color = "green">==></font>  
385                             (rg_pll_status_rreq)              ? rg_pll_status :
                                                                  <font color = "red">-8-</font>  
                                                                  <font color = "red">==></font>  
386                             (rg_divider_conctrol_rreq)        ? rg_divider_conctrol :
                                                                  <font color = "red">-9-</font>  
                                                                  <font color = "red">==></font>  
387                             (rg_gating_control_rreq)          ? rg_gating_control :
                                                                  <font color = "green">-10-</font>  
                                                                  <font color = "green">==></font>  
388                             (rg_debug_control_rreq)           ? rg_debug_control :
                                                                  <font color = "green">-11-</font>  
                                                                  <font color = "green">==></font>  
389                             (rg_irq_mask_map_control_rreq[0]) ? rg_irq_mask_map_control[0]:
                                                                  <font color = "green">-12-</font>  
                                                                  <font color = "green">==></font>  
390                             (rg_irq_mask_map_control_rreq[1]) ? rg_irq_mask_map_control[1]:
                                                                  <font color = "green">-13-</font>  
                                                                  <font color = "green">==></font>  
391                             (rg_irq_mask_map_control_rreq[2]) ? rg_irq_mask_map_control[2]:
                                                                  <font color = "green">-14-</font>  
                                                                  <font color = "green">==></font>  
392                             (rg_irq_mask_map_control_rreq[3]) ? rg_irq_mask_map_control[3]:
                                                                  <font color = "green">-15-</font>  
                                                                  <font color = "green">==></font>  
393                             (rg_irq_mask_map_control_rreq[4]) ? rg_irq_mask_map_control[4]:
                                                                  <font color = "green">-16-</font>  
                                                                  <font color = "green">==></font>  
394                             (rg_irq_mask_map_control_rreq[5]) ? rg_irq_mask_map_control[5]:
                                                                  <font color = "green">-17-</font>  
                                                                  <font color = "green">==></font>  
395                             (rg_irq_mask_map_control_rreq[6]) ? rg_irq_mask_map_control[6]:
                                                                  <font color = "green">-18-</font>  
                                                                  <font color = "green">==></font>  
396                             (rg_irq_mask_map_control_rreq[7]) ? rg_irq_mask_map_control[7]:
                                                                  <font color = "green">-19-</font>  
                                                                  <font color = "green">==></font>  
397                             (rg_irq_mask_map_control_rreq[8]) ? rg_irq_mask_map_control[8]:
                                                                  <font color = "green">-20-</font>  
                                                                  <font color = "green">==></font>  
398                             (rg_irq_mask_map_control_rreq[9]) ? rg_irq_mask_map_control[9]:
                                                                  <font color = "green">-21-</font>  
                                                                  <font color = "green">==></font>  
399                             (rg_irq_mask_map_control_rreq[10])? rg_irq_mask_map_control[10]:
                                                                  <font color = "green">-22-</font>  
                                                                  <font color = "green">==></font>  
400                             (rg_irq_mask_map_control_rreq[11])? rg_irq_mask_map_control[11]:
                                                                  <font color = "green">-23-</font>  
                                                                  <font color = "green">==></font>  
401                             (rg_irq_mask_map_control_rreq[12])? rg_irq_mask_map_control[12]:
                                                                  <font color = "green">-24-</font>  
                                                                  <font color = "green">==></font>  
402                             (rg_irq_mask_map_control_rreq[13])? rg_irq_mask_map_control[13]:
                                                                  <font color = "green">-25-</font>  
                                                                  <font color = "green">==></font>  
403                             (rg_irq_mask_map_control_rreq[14])? rg_irq_mask_map_control[14]:
                                                                  <font color = "green">-26-</font>  
                                                                  <font color = "green">==></font>  
404                             (rg_irq_mask_map_control_rreq[15])? rg_irq_mask_map_control[15]:
                                                                  <font color = "green">-27-</font>  
                                                                  <font color = "green">==></font>  
405                             (rg_irq_mask_map_control_rreq[16])? rg_irq_mask_map_control[16]:
                                                                  <font color = "green">-28-</font>  
                                                                  <font color = "green">==></font>  
406                             (rg_irq_mask_map_control_rreq[17])? rg_irq_mask_map_control[17]:
                                                                  <font color = "green">-29-</font>  
                                                                  <font color = "green">==></font>  
407                             (rg_irq_mask_map_control_rreq[18])? rg_irq_mask_map_control[18]:
                                                                  <font color = "green">-30-</font>  
                                                                  <font color = "green">==></font>  
408                             (rg_irq_mask_map_control_rreq[19])? rg_irq_mask_map_control[19]:
                                                                  <font color = "green">-31-</font>  
                                                                  <font color = "green">==></font>  
409                             (rg_irq_mask_map_control_rreq[20])? rg_irq_mask_map_control[20]:
                                                                  <font color = "green">-32-</font>  
                                                                  <font color = "green">==></font>  
410                             (rg_irq_mask_map_control_rreq[21])? rg_irq_mask_map_control[21]:
                                                                  <font color = "green">-33-</font>  
                                                                  <font color = "green">==></font>  
411                             (rg_irq_mask_map_control_rreq[22])? rg_irq_mask_map_control[22]:
                                                                  <font color = "green">-34-</font>  
                                                                  <font color = "green">==></font>  
412                             (rg_irq_mask_map_control_rreq[23])? rg_irq_mask_map_control[23]:
                                                                  <font color = "green">-35-</font>  
                                                                  <font color = "green">==></font>  
413                             (rg_irq_mask_map_control_rreq[24])? rg_irq_mask_map_control[24]:
                                                                  <font color = "green">-36-</font>  
                                                                  <font color = "green">==></font>  
414                             (rg_irq_mask_map_control_rreq[25])? rg_irq_mask_map_control[25]:
                                                                  <font color = "green">-37-</font>  
                                                                  <font color = "green">==></font>  
415                             (rg_irq_mask_map_control_rreq[26])? rg_irq_mask_map_control[26]:
                                                                  <font color = "green">-38-</font>  
                                                                  <font color = "green">==></font>  
416                             (rg_irq_mask_map_control_rreq[27])? rg_irq_mask_map_control[27]:
                                                                  <font color = "green">-39-</font>  
                                                                  <font color = "green">==></font>  
417                             (rg_irq_mask_map_control_rreq[28])? rg_irq_mask_map_control[28]:
                                                                  <font color = "green">-40-</font>  
                                                                  <font color = "green">==></font>  
418                             (rg_irq_mask_map_control_rreq[29])? rg_irq_mask_map_control[29]:
                                                                  <font color = "green">-41-</font>  
                                                                  <font color = "green">==></font>  
419                             (rg_irq_mask_map_control_rreq[30])? rg_irq_mask_map_control[30]:
                                                                  <font color = "green">-42-</font>  
                                                                  <font color = "green">==></font>  
420                             (rg_irq_mask_map_control_rreq[31])? rg_irq_mask_map_control[31]: 
                                                                  <font color = "green">-43-</font>  
                                                                  <font color = "green">==></font>  
421                             (rg_isolation_control_rreq)       ? rg_isolation_control :
                                                                  <font color = "green">-44-</font>  
                                                                  <font color = "green">==></font>  
422                             (rg_bootstrap_status_rreq)        ? rg_bootstrap_status : 
                                                                  <font color = "green">-45-</font>  
                                                                  <font color = "green">==></font>  
423                             (rg_main_divider_conctrol_rreq)   ? rg_main_divider_conctrol :
                                                                  <font color = "red">-46-</font>  
                                                                  <font color = "red">==></font>  
424                             (rg_pufcc_rreq)                   ? rg_pufcc :
                                                                  <font color = "green">-47-</font>  
                                                                  <font color = "green">==></font>  
425                             (rg_usb_ctrl_rreq)                ? rg_usb_ctrl :
                                                                  <font color = "green">-48-</font>  
                                                                  <font color = "green">==></font>  
426                             (rg_fpga_pll_clk_sel_rreq)        ? rg_fpga_pll_clk_sel :
                                                                  <font color = "green">-49-</font>  
                                                                  <font color = "green">==></font>  
427                             (rg_wdt_pause_rreq)               ? rg_wdt_pause :                     
                                                                  <font color = "green">-50-</font>  
                                                                  <font color = "green">==></font>  
428                             (rg_ddr_mode_rreq)                ? rg_ddr_mode : 
                                                                  <font color = "green">-51-</font>  
                                                                  <font color = "green">==></font>  
429                             (rg_osc_ctl_rreq)                 ? rg_osc_ctl : 
                                                                  <font color = "green">-52-</font>  
                                                                  <font color = "green">==></font>  
430                             (rg_pit_pause_rreq)               ? rg_pit_pause : 
                                                                  <font color = "green">-53-</font>  
                                                                  <font color = "green">==></font>  
431        
           
432                             (rg_sram_ctl0_rreq)                ? rg_sram_ctl0 : 
                                                                   <font color = "green">-54-</font>  
                                                                   <font color = "green">==></font>  
433                             (rg_sram_ctl1_rreq)                ? rg_sram_ctl1 : 
                                                                   <font color = "green">-55-</font>  
                                                                   <font color = "green">==></font>  
434                             (rg_acpu_rst_vector_rreq)         ? rg_acpu_rst_vector : 
                                                                  <font color = "green">-56-</font>  
                                                                  <font color = "green">==></font>  
435                             (rg_acpu_mem_margin_ctl_rreq)     ? rg_acpu_mem_margin_ctl : 
                                                                  <font color = "green">-57-</font>  
                                                                  <font color = "green">==></font>  
436                             (rg_memss_mem_margin_ctl_rreq)    ? rg_memss_mem_margin_ctl : 
                                                                  <font color = "green">-58-</font>  
                                                                  <font color = "green">==></font>  
437                             (rg_cfgss_mem_margin_ctl_rreq)    ? rg_cfgss_mem_margin_ctl : 32'h0;
                                                                  <font color = "green">-59-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>Branch</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td>(1)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(2)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(3)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(4)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(5)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(6)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(7)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(8)</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(9)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(10)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(11)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(12)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(13)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(14)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(15)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(16)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(17)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(18)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(19)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(20)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(21)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(22)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(23)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(24)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(25)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(26)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(27)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(28)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(29)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(30)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(31)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(32)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(33)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(34)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(35)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(36)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(37)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(38)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(39)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(40)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(41)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(42)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(43)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(44)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(45)</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(46)</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(47)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(48)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(49)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(50)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(51)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(52)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(53)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(54)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(55)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(56)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(57)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(58)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(59)</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>(!1)->(!2)->(!3)->(!4)->(!5)->(!6)->(!7)->(!8)->(!9)->(!10)->(!11)->(!12)->(!13)->(!14)->(!15)->(!16)->(!17)->(!18)->(!19)->(!20)->(!21)->(!22)->(!23)->(!24)->(!25)->(!26)->(!27)->(!28)->(!29)->(!30)->(!31)->(!32)->(!33)->(!34)->(!35)->(!36)->(!37)->(!38)->(!39)->(!40)->(!41)->(!42)->(!43)->(!44)->(!45)->(!46)->(!47)->(!48)->(!49)->(!50)->(!51)->(!52)->(!53)->(!54)->(!55)->(!56)->(!57)->(!58)->(!59)</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
440            if (!rst_n)       rg_rdat_mux_d <= 32'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
441            else if (|rreq_i) rg_rdat_mux_d <= rg_rdat_mux;  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
446            if (!rst_n) rack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
447            else        rack_o <= |rreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
451            if (!rst_n) wack_o <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
452            else        wack_o <= |wreq_i;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
509            if (!rst_n)                                   dma_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
510            else if (rg_sw_rst_control_wreq & wstr_b[10]) dma_rstn  <= wdat_i[10];                           
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
513            if (!rst_n)                                  emac_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
514            else if (rg_sw_rst_control_wreq & wstr_b[9]) emac_rstn  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
517            if (!rst_n)                                  usb_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
518            else if (rg_sw_rst_control_wreq & wstr_b[8]) usb_rstn <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
521            if (!rst_n)                                  ddr_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
522            else if (rg_sw_rst_control_wreq & wstr_b[7]) ddr_rstn  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525            if (!rst_n)                                  fpga1_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
526            else if (rg_sw_rst_control_wreq & wstr_b[6]) fpga1_rstn  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
529            if (!rst_n)                                  fpga0_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
530            else if (rg_sw_rst_control_wreq & wstr_b[5]) fpga0_rstn  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
533            if (!rst_n)                                  per_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
534            else if (rg_sw_rst_control_wreq & wstr_b[4]) per_rstn  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
537            if (!rst_n)                                  acpu_rstn  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
538            else if (rg_sw_rst_control_wreq & wstr_b[3]) acpu_rstn  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
541            if (!rst_n_por)begin
               <font color = "green">-1-</font>  
542                system_rstn        <= 1'b0;
           <font color = "green">        ==></font>
543                status_system_rstn <= 1'b0;
544            end    
545            else if (rg_sw_rst_control_wreq & wstr_b[0]) begin
                    <font color = "green">-2-</font>  
546                system_rstn        <= wdat_i[0];
           <font color = "green">        ==></font>
547                status_system_rstn <= ~wdat_i[0];
548            end    
549            else if (deassert_system_rstn) begin
                    <font color = "green">-3-</font>  
550                system_rstn  <= 1'b1;
           <font color = "green">        ==></font>
551            end    
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
588            if (!rst_n_por)rg_pll_config_0_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
589            else           rg_pll_config_0_wreq_ff  <= rg_pll_config_0_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
592            if (!rst_n_por)                             rg_pll_config_0_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
593            else if (rg_pll_config_0_wreq & wstr_b[31]) rg_pll_config_0_wdat_ff  <= wdat_i[31];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
596            if (!rst_n_por)                                                                       pll_config_0_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
597            else if (!rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff)                             pll_config_0_we  <= rg_pll_config_0_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
598            else if (pll_config_0_we & !rg_pll_config_0_wreq & rg_pll_config_0_wreq_ff & |wstr_b) pll_config_0_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
601            if (!rst_n_por)                                               dskewcalin  <= 12'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
602            else if (rg_pll_config_0_wreq & wstr_b[27] & pll_config_0_we) dskewcalin  <= wdat_i[27:16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
605            if (!rst_n)                                                  pllen  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
606            else if(clr_pllen)                                           pllen  <= 1'b1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
607            else if (rg_pll_config_0_wreq & wstr_b[8] & pll_config_0_we) pllen  <= wdat_i[8];
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
610            if (!rst_n_por)                                              dsmen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
611            else if (rg_pll_config_0_wreq & wstr_b[7] & pll_config_0_we) dsmen  <= wdat_i[7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
614            if (!rst_n_por)                                              dskewfastcal  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
615            else if (rg_pll_config_0_wreq & wstr_b[6] & pll_config_0_we) dskewfastcal  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
618            if (!rst_n_por)                                              dskewcalen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
619            else if (rg_pll_config_0_wreq & wstr_b[5] & pll_config_0_we) dskewcalen  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
622            if (!rst_n_por)                                              dskewcalcnt  <= 3'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
623            else if (rg_pll_config_0_wreq & wstr_b[4] & pll_config_0_we) dskewcalcnt  <= wdat_i[4:2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
626            if (!rst_n_por)                                              dskewcalbyp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
627            else if (rg_pll_config_0_wreq & wstr_b[1] & pll_config_0_we) dskewcalbyp  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
630            if (!rst_n_por)                                              dacen  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
631            else if (rg_pll_config_0_wreq & wstr_b[0] & pll_config_0_we) dacen  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663            if (!rst_n_por)rg_pll_config_1_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
664            else           rg_pll_config_1_wreq_ff  <= rg_pll_config_1_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667            if (!rst_n_por)                             rg_pll_config_1_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
668            else if (rg_pll_config_1_wreq & wstr_b[31]) rg_pll_config_1_wdat_ff  <= wdat_i[31];                           
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
671            if (!rst_n_por)                                                                       pll_config_1_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
672            else if (!rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff)                             pll_config_1_we  <= rg_pll_config_1_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
673            else if (pll_config_1_we & !rg_pll_config_1_wreq & rg_pll_config_1_wreq_ff & |wstr_b) pll_config_1_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
676            if (!rst_n_por)                                               refdiv  <= 6'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
677            else if (rg_pll_config_1_wreq & wstr_b[21] & pll_config_1_we) refdiv  <= wdat_i[21:16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
680            if (!rst_n_por)                                               foutvcoen  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
681            else if (rg_pll_config_1_wreq & wstr_b[13] & pll_config_1_we) foutvcoen  <= wdat_i[13];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
684            if (!rst_n_por)                                               foutvcobyp  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
685            else if (rg_pll_config_1_wreq & wstr_b[12] & pll_config_1_we) foutvcobyp  <= wdat_i[12:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
688            if (!rst_n_por)                                               fouten  <= 4'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
689            else if (rg_pll_config_1_wreq & wstr_b[3] & pll_config_1_we)  fouten  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
712            if (!rst_n_por) rg_pll_config_2_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
713            else            rg_pll_config_2_wreq_ff  <= rg_pll_config_2_wreq;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
716            if (!rst_n_por)                                 rg_pll_config_2_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
717            else if (rg_pll_config_2_wreq & wstr_b[31])     rg_pll_config_2_wdat_ff  <= wdat_i[31];                     
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
720            if (!rst_n_por)                                                                           pll_config_2_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
721            else if (!rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff )                                pll_config_2_we  <= rg_pll_config_2_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
722            else if (pll_config_2_we & !rg_pll_config_2_wreq & rg_pll_config_2_wreq_ff & |wstr_b)     pll_config_2_we  <= 1'h0;
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
725            if (!rst_n_por)                                                   frac  <= 24'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
726            else if (rg_pll_config_2_wreq & wstr_b[23] & pll_config_2_we)     frac  <= wdat_i[23:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
751            if (!rst_n_por) rg_pll_config_3_wreq_ff  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
752            else            rg_pll_config_3_wreq_ff  <= rg_pll_config_3_wreq;                         
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
755            if (!rst_n_por)                                 rg_pll_config_3_wdat_ff  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
756            else if (rg_pll_config_3_wreq & wstr_b[31])     rg_pll_config_3_wdat_ff  <= wdat_i[31];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
759            if (!rst_n_por)                                                                           pll_config_3_we  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
760            else if (!rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff)                                 pll_config_3_we  <= rg_pll_config_3_wdat_ff;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
761            else if (pll_config_3_we & !rg_pll_config_3_wreq & rg_pll_config_3_wreq_ff & |wstr_b)     pll_config_3_we  <= 1'h0;    
                    <font color = "red">-3-</font>  
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
764            if (!rst_n_por)                                                  postdiv1  <= 4'hF;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
765            else if (rg_pll_config_3_wreq & wstr_b[7] & pll_config_3_we)     postdiv1  <= wdat_i[7:4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
768            if (!rst_n_por)                                                  postdiv0  <= 4'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
769            else if (rg_pll_config_3_wreq & wstr_b[3] & pll_config_3_we)     postdiv0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
792            if (!rst_n_por)                                        fbdiv  <= 12'd80;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
793            else if (rg_pll_config_4_wreq & wstr_b[11] & fbdiv_we) fbdiv  <= wdat_i[11:0];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
839            if (!rst_n_por)                                     div3  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
840            else if (rg_divider_conctrol_wreq & wstr_b[27]) div3  <= wdat_i[27:24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
844            if (!rst_n_por)                                 div1_bypass  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
845            else if (rg_divider_conctrol_wreq & wstr_b[12]) div1_bypass  <= wdat_i[12];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
848            if (!rst_n_por)                                     div1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
849            else if (rg_divider_conctrol_wreq & wstr_b[11]) div1  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
852            if (!rst_n_por)                                    div0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
853            else if (rg_divider_conctrol_wreq & wstr_b[3]) div0  <= wdat_i[3:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
893            if (!rst_n)                                   pscc_xtal_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
894            else if (rg_gating_control_wreq & wstr_b[12]) pscc_xtal_cg <= wdat_i[12];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
897            if (!rst_n)                                   ddr_cfg_ctl_cg <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
898            else if (rg_gating_control_wreq & wstr_b[11]) ddr_cfg_ctl_cg <= wdat_i[11];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
901            if (!rst_n)                                   usb_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
902            else if (rg_gating_control_wreq & wstr_b[10]) usb_ctl_cg  <= wdat_i[10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
905            if (!rst_n)                                  ddr_ctl_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
906            else if (rg_gating_control_wreq & wstr_b[9]) ddr_ctl_cg  <= wdat_i[9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
909            if (!rst_n)                                  ddr_phy_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
910            else if (rg_gating_control_wreq & wstr_b[8]) ddr_phy_cg  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
913            if (!rst_n)                                  gpt_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
914            else if (rg_gating_control_wreq & wstr_b[7]) gpt_cg  <= wdat_i[7];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
917            if (!rst_n)                                  gpio_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
918            else if (rg_gating_control_wreq & wstr_b[6]) gpio_cg  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
921            if (!rst_n)                                  uart_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
922            else if (rg_gating_control_wreq & wstr_b[5]) uart_cg  <= wdat_i[5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
925            if (!rst_n)                                  i2c_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
926            else if (rg_gating_control_wreq & wstr_b[4]) i2c_cg  <= wdat_i[4];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
929            if (!rst_n)                                  qspi_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
930            else if (rg_gating_control_wreq & wstr_b[3]) qspi_cg  <= wdat_i[3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
933            if (!rst_n)                                  bcpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
934            else if (rg_gating_control_wreq & wstr_b[2]) bcpu_cg  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
937            if (!rst_n)                                  sys_dma_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
938            else if (rg_gating_control_wreq & wstr_b[1]) sys_dma_cg  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
941            if (!rst_n)                                  acpu_cg  <= 1'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
942            else if (rg_gating_control_wreq & wstr_b[0]) acpu_cg  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
965            if (!rst_n_por)                              jtag_disable_otp  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
966            else if (rg_debug_control_wreq & wstr_b[31]) jtag_disable_otp  <= 1'b1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
970            if (!rst_n)                                                      jtag_disable  <= 1'b0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
971            else if (rg_debug_control_wreq & wstr_b[31] & ~jtag_disable_otp) jtag_disable  <= wdat_i[31];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
976            if (!rst_n)                                 jtag_control  <= 2'b1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
977            else if (rg_debug_control_wreq & wstr_b[1]) jtag_control  <= wdat_i[1:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
997            if (!rst_n)                                            acpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
998            else if (rg_irq_mask_map_control_wreq[0] & wstr_b[16]) acpu_wdt_irq_mask  <= wdat_i[16];   
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1001           if (!rst_n)                                           bcpu_wdt_irq_mask  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1002           else if (rg_irq_mask_map_control_wreq[0] & wstr_b[0]) bcpu_wdt_irq_mask  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1055           if (!rst_n)                                      dma_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1056           else if (rg_isolation_control_wreq & wstr_b[24]) dma_isolation_ctl  <= wdat_i[24];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1059           if (!rst_n)                                      irq_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1060           else if (rg_isolation_control_wreq & wstr_b[16]) irq_isolation_ctl  <= wdat_i[16];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1063           if (!rst_n)                                     fcb_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1064           else if (rg_isolation_control_wreq & wstr_b[8]) fcb_isolation_ctl  <= wdat_i[8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1067           if (!rst_n)                                     gpio_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1068           else if (rg_isolation_control_wreq & wstr_b[3]) gpio_isolation_ctl  <= wdat_i[3];    
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1071           if (!rst_n)                                     ahb_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1072           else if (rg_isolation_control_wreq & wstr_b[2]) ahb_isolation_ctl  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1075           if (!rst_n)                                     axi1_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1076           else if (rg_isolation_control_wreq & wstr_b[1]) axi1_isolation_ctl  <= wdat_i[1];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1079           if (!rst_n)                                     axi0_isolation_ctl  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1080           else if (rg_isolation_control_wreq & wstr_b[0]) axi0_isolation_ctl  <= wdat_i[0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1108           if (!rst_n_por)        bcpu_wdt_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1109           else if (bcpu_wdt_rst) bcpu_wdt_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1113           if (!rst_n_por)        bcpu_lock_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1114           else if (pllen_status) bcpu_lock_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1117           if (!rst_n_por)                         bcpu_sw_rst_status  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1118           else if (!system_rstn & status_system_rstn) bcpu_sw_rst_status  <= 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1147           if (!rst_n_por)                                      div0_clk1  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1148           else if (rg_main_divider_conctrol_wreq & wstr_b[27]) div0_clk1  <= wdat_i[27:24];                                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1151           if (!rst_n_por)                                      div2_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1152           else if (rg_main_divider_conctrol_wreq & wstr_b[19]) div2_clk0  <= wdat_i[19:16];      
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1155           if (!rst_n_por)                                      div1_clk0  <= 4'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1156           else if (rg_main_divider_conctrol_wreq & wstr_b[11]) div1_clk0  <= wdat_i[11:8];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1159           if (!rst_n_por)                                     div0_clk0  <= 4'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1160           else if (rg_main_divider_conctrol_wreq & wstr_b[3]) div0_clk0  <= wdat_i[3:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1183           if (!rst_n)                         pufcc_rng_fre_en  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1184           else if (rg_pufcc_wreq & wstr_b[2]) pufcc_rng_fre_en  <= wdat_i[2];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1187           if (!rst_n)                         pufcc_rng_fre_sel  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1188           else if (rg_pufcc_wreq & wstr_b[1]) pufcc_rng_fre_sel  <= wdat_i[1];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1229         if (!rst_n)                         usb_phy_bistmodeen  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1230         else if (rg_usb_ctrl_wreq & wstr_b[19]) usb_phy_bistmodeen  <= wdat_i[19];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1233         if (!rst_n)                         usb_phy_bistmodesel  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1234         else if (rg_usb_ctrl_wreq & wstr_b[18]) usb_phy_bistmodesel  <= wdat_i[18:15];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1237         if (!rst_n)                         usb_phy_biston  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1238         else if (rg_usb_ctrl_wreq & wstr_b[14]) usb_phy_biston  <= wdat_i[14];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1241         if (!rst_n)                         usb_pll_bypass  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1242         else if (rg_usb_ctrl_wreq & wstr_b[13]) usb_pll_bypass  <= wdat_i[13];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1245         if (!rst_n)                         usb_tsmode  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1246         else if (rg_usb_ctrl_wreq & wstr_b[3]) usb_tsmode  <= wdat_i[3:2];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1249         if (!rst_n)                         usb_vbusfault  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1250         else if (rg_usb_ctrl_wreq & wstr_b[1]) usb_vbusfault  <= wdat_i[1];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1253         if (!rst_n)                         usb_wakeup  <= 'h0;
             <font color = "green">-1-</font>  
           <font color = "green">  ==></font>
1254         else if (rg_usb_ctrl_wreq & wstr_b[0]) usb_wakeup  <= wdat_i[0];
                  <font color = "green">-2-</font>  
           <font color = "green">  ==></font>
             MISSING_ELSE
           <font color = "green">  ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1284           if (!rst_n)                                     fpga_pll3_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1285           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[25]) fpga_pll3_clk_sel  <= wdat_i[25:24];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1288           if (!rst_n)                                     fpga_pll2_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1289           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[17]) fpga_pll2_clk_sel  <= wdat_i[17:16];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1292           if (!rst_n)                                    fpga_pll1_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1293           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[9]) fpga_pll1_clk_sel  <= wdat_i[9:8];          
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1296           if (!rst_n)                                    fpga_pll0_clk_sel  <= 2'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1297           else if (rg_fpga_pll_clk_sel_wreq & wstr_b[1]) fpga_pll0_clk_sel  <= wdat_i[1:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1320           if (!rst_n)                             acpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1321           else if (rg_wdt_pause_wreq & wstr_b[8]) acpu_wdt_pause  <= wdat_i[8];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1324           if (!rst_n)                             bcpu_wdt_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1325           else if (rg_wdt_pause_wreq & wstr_b[0]) bcpu_wdt_pause  <= wdat_i[0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1344           if (!rst_n)                            ddr_mode  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1345           else if (rg_ddr_mode_wreq & wstr_b[0]) ddr_mode  <= wdat_i[0];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1374           if (!rst_n)                            rstb  <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1375           else if (rg_osc_ctl_wreq & wstr_b[15]) rstb  <= wdat_i[15];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1378           if (!rst_n)                            cal  <= 6'h20;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1379           else if (rg_osc_ctl_wreq & wstr_b[14]) cal  <= wdat_i[14:9];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1382           if (!rst_n)                           ib_cop  <= 2'h2;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1383           else if (rg_osc_ctl_wreq & wstr_b[8]) ib_cop  <= wdat_i[8:7];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1386           if (!rst_n)                           pd  <= 1'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1387           else if (rg_osc_ctl_wreq & wstr_b[6]) pd  <= wdat_i[6];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1390           if (!rst_n)                           bgr  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1391           else if (rg_osc_ctl_wreq & wstr_b[5]) bgr  <= wdat_i[5:3];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1394           if (!rst_n)                           rsv  <= 3'h4;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1395           else if (rg_osc_ctl_wreq & wstr_b[2]) rsv  <= wdat_i[2:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1413           if (!rst_n)                             pit_pause  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1414           else if (rg_pit_pause_wreq & wstr_b[0]) pit_pause  <= wdat_i[0];                         
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1438           if (!rst_n)                                sramb3_cral <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1439           else if (rg_sram_ctl0_wreq & wstr_b[19])   sramb3_cral <= wdat_i[19:15];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1442           if (!rst_n)                                sramb2_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1443           else if (rg_sram_ctl0_wreq & wstr_b[14])   sramb2_cral  <= wdat_i[14:10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1446           if (!rst_n)                                sramb1_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1447           else if (rg_sram_ctl0_wreq & wstr_b[9])    sramb1_cral  <= wdat_i[9:5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1450           if (!rst_n)                                sramb0_cral  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1451           else if (rg_sram_ctl0_wreq & wstr_b[4])    sramb0_cral  <= wdat_i[4:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1476           if (!rst_n)                               sramb3_crar <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1477           else if (rg_sram_ctl1_wreq & wstr_b[19])   sramb3_crar <= wdat_i[19:15];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1480           if (!rst_n)                               sramb2_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1481           else if (rg_sram_ctl1_wreq & wstr_b[14])   sramb2_crar  <= wdat_i[14:10];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1484           if (!rst_n)                               sramb1_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1485           else if (rg_sram_ctl1_wreq & wstr_b[9])    sramb1_crar  <= wdat_i[9:5];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1488           if (!rst_n)                               sramb0_crar  <= 5'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1489           else if (rg_sram_ctl1_wreq & wstr_b[4])    sramb0_crar  <= wdat_i[4:0];
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1506           if (!rst_n_por)                                acpu_rst_vector  <= 32'h80020000;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1507           else if (rg_acpu_rst_vector_wreq & wstr_b[31]) acpu_rst_vector  <= wdat_i; 
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1542           if (!rst_n)                                        acpu_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1543           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[17]) acpu_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1546           if (!rst_n)                                       acpu_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1547           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[14]) acpu_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1550           if (!rst_n)                                       acpu_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1551           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[11]) acpu_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1554           if (!rst_n)                                       acpu_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1555           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[8]) acpu_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1558           if (!rst_n)                                       acpu_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1559           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[5]) acpu_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1562           if (!rst_n)                                       acpu_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1563           else if (rg_acpu_mem_margin_ctl_wreq & wstr_b[2]) acpu_t_rwm_sp  <= wdat_i[2:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1600           if (!rst_n)                                        memss_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1601           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[17]) memss_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1604           if (!rst_n)                                       memss_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1605           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[14]) memss_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1608           if (!rst_n)                                       memss_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1609           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[11]) memss_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1612           if (!rst_n)                                       memss_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1613           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[8]) memss_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1616           if (!rst_n)                                       memss_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1617           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[5]) memss_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1620           if (!rst_n)                                       memss_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1621           else if (rg_memss_mem_margin_ctl_wreq & wstr_b[2]) memss_t_rwm_sp  <= wdat_i[2:0];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1658           if (!rst_n)                                        cfgss_t_dly_sp  <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1659           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[17]) cfgss_t_dly_sp  <= wdat_i[17:15];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1662           if (!rst_n)                                       cfgss_t_rm_rom  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1663           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[14]) cfgss_t_rm_rom  <= wdat_i[14:12];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1666           if (!rst_n)                                       cfgss_t_rwm_2p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1667           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[11]) cfgss_t_rwm_2p  <= wdat_i[11:9];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1670           if (!rst_n)                                       cfgss_t_rwm_1p  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1671           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[8]) cfgss_t_rwm_1p  <= wdat_i[8:6];  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1674           if (!rst_n)                                       cfgss_t_rwm_dp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1675           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[5]) cfgss_t_rwm_dp  <= wdat_i[5:3];                  
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1678           if (!rst_n)                                       cfgss_t_rwm_sp  <= 'h3;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
1679           else if (rg_cfgss_mem_margin_ctl_wreq & wstr_b[2]) cfgss_t_rwm_sp  <= wdat_i[2:0]; 
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1015                   if (!rst_n)                                              irq_map[n]  <= 3'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1016                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[18]) irq_map[n]  <= wdat_i[18:16];   
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1019                   if (!rst_n)                                             irq_mask[n]  <= 1'h1;
                       <font color = "green">-1-</font>  
           <font color = "green">            ==></font>
1020                   else if (rg_irq_mask_map_control_wreq[n+1] & wstr_b[0]) irq_mask[n]  <= wdat_i[0];
                            <font color = "green">-2-</font>  
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_86176">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_registers">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
