# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assignment1.srcs/sources_1/new/FSM_A1.vhd" \
"../../../../assignment1.srcs/sim_1/new/fsm_tb.vhd" \

# Do not sort compile order
nosort
