

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Sat Jul 27 12:36:35 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314| 3.140 us | 3.140 us |  314|  314|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |      144|      144|         3|          -|          -|    48|    no    |
        |- Loop 3  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1317|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     360|    -|
|Register         |        -|      -|     866|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|     866|    1677|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |K_V_U  |sha256_transform_bkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_V_U  |sha256_transform_cud  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        3|  0|   0|    0|   128|   64|     2|         4096|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |a_V_1_fu_980_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln209_1_fu_667_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln209_3_fu_879_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_4_fu_806_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_5_fu_812_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_8_fu_974_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_fu_662_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_10_fu_874_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_3_fu_842_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_848_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_854_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_985_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_7_fu_859_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_8_fu_864_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_9_fu_869_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_433_p2     |     +    |      0|  0|  15|           5|           1|
    |e_V_1_fu_968_p2         |     +    |      0|  0|  39|          32|          32|
    |i_V_1_fu_692_p2         |     +    |      0|  0|  15|           7|           1|
    |i_V_fu_680_p2           |     +    |      0|  0|  15|           1|           7|
    |j_V_fu_454_p2           |     +    |      0|  0|  15|           3|           7|
    |m_V_d1                  |     +    |      0|  0|  32|          32|          32|
    |ret_V_11_fu_512_p2      |     +    |      0|  0|  15|           6|           6|
    |ret_V_2_fu_480_p2       |     +    |      0|  0|  15|           3|           6|
    |ret_V_6_fu_491_p2       |     +    |      0|  0|  15|           4|           6|
    |ret_V_7_fu_502_p2       |     +    |      0|  0|  15|           5|           6|
    |t1_V_fu_885_p2          |     +    |      0|  0|  32|          32|          32|
    |ret_V_33_fu_776_p2      |    and   |      0|  0|  32|          32|          32|
    |ret_V_34_fu_788_p2      |    and   |      0|  0|  32|          32|          32|
    |ret_V_38_fu_824_p2      |    and   |      0|  0|  32|          32|          32|
    |ret_V_39_fu_830_p2      |    and   |      0|  0|  32|          32|          32|
    |icmp_ln38_fu_470_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_1_fu_686_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_427_p2    |   icmp   |      0|  0|  11|           5|           6|
    |ret_V_fu_443_p2         |    or    |      0|  0|   6|           6|           2|
    |r_V_16_fu_782_p2        |    xor   |      0|  0|  32|          32|           2|
    |ret_V_10_fu_656_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_15_fu_770_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_18_fu_794_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_22_fu_962_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_25_fu_836_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_5_fu_586_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_2_fu_650_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_4_fu_764_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_7_fu_956_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_9_fu_818_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_fu_580_p2    |    xor   |      0|  0|  32|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1317|        1147|        1122|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |lhs_V_10_reg_342   |   9|          2|   32|         64|
    |lhs_V_reg_385      |   9|          2|   32|         64|
    |m_V_address0       |  27|          5|    6|         30|
    |m_V_address1       |  21|          4|    6|         24|
    |p_01115_0_reg_307  |   9|          2|    5|         10|
    |p_01115_1_reg_319  |   9|          2|    7|         14|
    |p_01115_2_reg_331  |   9|          2|    7|         14|
    |p_01439_0_reg_417  |   9|          2|   32|         64|
    |p_01587_0_reg_374  |   9|          2|   32|         64|
    |p_0262_0_reg_296   |   9|          2|    7|         14|
    |rhs_V_15_reg_406   |   9|          2|   32|         64|
    |rhs_V_16_reg_352   |   9|          2|   32|         64|
    |rhs_V_17_reg_363   |   9|          2|   32|         64|
    |rhs_V_reg_395      |   9|          2|   32|         64|
    |state_V_address0   |  41|          8|    3|         24|
    |state_V_address1   |  44|          9|    3|         27|
    |state_V_d0         |  27|          5|   32|        160|
    |state_V_d1         |  27|          5|   32|        160|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 360|         76|  365|       1005|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_V_reg_1067            |  32|   0|   32|          0|
    |add_ln209_5_reg_1163    |  32|   0|   32|          0|
    |add_ln700_10_reg_1193   |  32|   0|   32|          0|
    |add_ln700_5_reg_1173    |  32|   0|   32|          0|
    |add_ln700_7_reg_1178    |  32|   0|   32|          0|
    |add_ln700_8_reg_1183    |  32|   0|   32|          0|
    |add_ln700_9_reg_1188    |  32|   0|   32|          0|
    |add_ln700_reg_999       |   5|   0|    5|          0|
    |ap_CS_fsm               |  15|   0|   15|          0|
    |b_V_reg_1073            |  32|   0|   32|          0|
    |c_V_reg_1089            |  32|   0|   32|          0|
    |d_V_reg_1095            |  32|   0|   32|          0|
    |e_V_reg_1111            |  32|   0|   32|          0|
    |f_V_reg_1117            |  32|   0|   32|          0|
    |g_V_reg_1133            |  32|   0|   32|          0|
    |h_V_reg_1139            |  32|   0|   32|          0|
    |i_V_1_reg_1148          |   7|   0|    7|          0|
    |j_V_reg_1009            |   7|   0|    7|          0|
    |lhs_V_10_reg_342        |  32|   0|   32|          0|
    |lhs_V_reg_385           |  32|   0|   32|          0|
    |m_V_load_1_reg_1047     |  32|   0|   32|          0|
    |m_V_load_reg_1038       |  32|   0|   32|          0|
    |p_01115_0_reg_307       |   5|   0|    5|          0|
    |p_01115_1_reg_319       |   7|   0|    7|          0|
    |p_01115_2_reg_331       |   7|   0|    7|          0|
    |p_01439_0_reg_417       |  32|   0|   32|          0|
    |p_01587_0_reg_374       |  32|   0|   32|          0|
    |p_0262_0_reg_296        |   7|   0|    7|          0|
    |ret_V_25_reg_1168       |  32|   0|   32|          0|
    |rhs_V_15_reg_406        |  32|   0|   32|          0|
    |rhs_V_16_reg_352        |  32|   0|   32|          0|
    |rhs_V_17_reg_363        |  32|   0|   32|          0|
    |rhs_V_reg_395           |  32|   0|   32|          0|
    |trunc_ln215_1_reg_1017  |   6|   0|    6|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 866|   0|  866|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_transform | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_transform | return value |
|state_V_address0  | out |    3|  ap_memory |      state_V     |     array    |
|state_V_ce0       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_we0       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_d0        | out |   32|  ap_memory |      state_V     |     array    |
|state_V_q0        |  in |   32|  ap_memory |      state_V     |     array    |
|state_V_address1  | out |    3|  ap_memory |      state_V     |     array    |
|state_V_ce1       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_we1       | out |    1|  ap_memory |      state_V     |     array    |
|state_V_d1        | out |   32|  ap_memory |      state_V     |     array    |
|state_V_q1        |  in |   32|  ap_memory |      state_V     |     array    |
|data_V_address0   | out |    6|  ap_memory |      data_V      |     array    |
|data_V_ce0        | out |    1|  ap_memory |      data_V      |     array    |
|data_V_q0         |  in |    8|  ap_memory |      data_V      |     array    |
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 13 
12 --> 11 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [8 x i32]* %state_V, i64 0, i64 0" [sha256d/sha256d.cpp:33]   --->   Operation 16 'getelementptr' 'state_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "%m_V = alloca [64 x i32], align 4" [sha256d/sha256d.cpp:34]   --->   Operation 17 'alloca' 'm_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "br label %.preheader2532" [sha256d/sha256d.cpp:36]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_0262_0 = phi i7 [ %j_V, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader2532.preheader ]"   --->   Operation 19 'phi' 'p_0262_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_01115_0 = phi i5 [ %add_ln700, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader2532.preheader ]" [sha256d/sha256d.cpp:36]   --->   Operation 20 'phi' 'p_01115_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln887 = icmp eq i5 %p_01115_0, -16" [sha256d/sha256d.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln700 = add i5 %p_01115_0, 1" [sha256d/sha256d.cpp:36]   --->   Operation 23 'add' 'add_ln700' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203" [sha256d/sha256d.cpp:36]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %p_0262_0 to i6" [sha256d/sha256d.cpp:37]   --->   Operation 25 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_V = or i6 %trunc_ln215, 3" [sha256d/sha256d.cpp:37]   --->   Operation 26 'or' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i6 %ret_V to i64" [sha256d/sha256d.cpp:37]   --->   Operation 27 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [64 x i8]* %data_V, i64 0, i64 %zext_ln544_1" [sha256d/sha256d.cpp:37]   --->   Operation 28 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.79ns)   --->   "%rhs_V_14 = load i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:37]   --->   Operation 29 'load' 'rhs_V_14' <Predicate = (!icmp_ln887)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 30 [1/1] (0.89ns)   --->   "%j_V = add i7 4, %p_0262_0" [sha256d/sha256d.cpp:36]   --->   Operation 30 'add' 'j_V' <Predicate = (!icmp_ln887)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:38]   --->   Operation 31 'br' <Predicate = (icmp_ln887)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_01115_0 to i64" [sha256d/sha256d.cpp:37]   --->   Operation 32 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.79ns)   --->   "%rhs_V_14 = load i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:37]   --->   Operation 33 'load' 'rhs_V_14' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %rhs_V_14 to i32" [sha256d/sha256d.cpp:37]   --->   Operation 34 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544" [sha256d/sha256d.cpp:37]   --->   Operation 35 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.35ns)   --->   "store i32 %zext_ln209, i32* %m_V_addr, align 4" [sha256d/sha256d.cpp:37]   --->   Operation 36 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader2532" [sha256d/sha256d.cpp:36]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.23>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_01115_1 = phi i7 [ %i_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177 ], [ 16, %.preheader.preheader ]"   --->   Operation 38 'phi' 'p_01115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp eq i7 %p_01115_1, -64" [sha256d/sha256d.cpp:38]   --->   Operation 39 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 40 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177" [sha256d/sha256d.cpp:38]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i7 %p_01115_1 to i6" [sha256d/sha256d.cpp:39]   --->   Operation 42 'trunc' 'trunc_ln215_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.88ns)   --->   "%ret_V_2 = add i6 -2, %trunc_ln215_1" [sha256d/sha256d.cpp:39]   --->   Operation 43 'add' 'ret_V_2' <Predicate = (!icmp_ln38)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i6 %ret_V_2 to i64" [sha256d/sha256d.cpp:39]   --->   Operation 44 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_3" [sha256d/sha256d.cpp:39]   --->   Operation 45 'getelementptr' 'm_V_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 46 'load' 'm_V_load' <Predicate = (!icmp_ln38)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] (0.88ns)   --->   "%ret_V_6 = add i6 -7, %trunc_ln215_1" [sha256d/sha256d.cpp:39]   --->   Operation 47 'add' 'ret_V_6' <Predicate = (!icmp_ln38)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i6 %ret_V_6 to i64" [sha256d/sha256d.cpp:39]   --->   Operation 48 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_4" [sha256d/sha256d.cpp:39]   --->   Operation 49 'getelementptr' 'm_V_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 50 'load' 'm_V_load_1' <Predicate = (!icmp_ln38)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 51 [2/2] (0.79ns)   --->   "%a_V = load i32* %state_V_addr, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 51 'load' 'a_V' <Predicate = (icmp_ln38)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%state_V_addr_1 = getelementptr [8 x i32]* %state_V, i64 0, i64 1" [sha256d/sha256d.cpp:42]   --->   Operation 52 'getelementptr' 'state_V_addr_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.79ns)   --->   "%b_V = load i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:42]   --->   Operation 53 'load' 'b_V' <Predicate = (icmp_ln38)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 3> <Delay = 2.23>
ST_5 : Operation 54 [1/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 54 'load' 'm_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 55 [1/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 55 'load' 'm_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 56 [1/1] (0.88ns)   --->   "%ret_V_7 = add i6 -15, %trunc_ln215_1" [sha256d/sha256d.cpp:39]   --->   Operation 56 'add' 'ret_V_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i6 %ret_V_7 to i64" [sha256d/sha256d.cpp:39]   --->   Operation 57 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_5" [sha256d/sha256d.cpp:39]   --->   Operation 58 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 59 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 60 [1/1] (0.88ns)   --->   "%ret_V_11 = add i6 -16, %trunc_ln215_1" [sha256d/sha256d.cpp:39]   --->   Operation 60 'add' 'ret_V_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i6 %ret_V_11 to i64" [sha256d/sha256d.cpp:39]   --->   Operation 61 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_7" [sha256d/sha256d.cpp:39]   --->   Operation 62 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 63 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 4> <Delay = 4.79>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_01115_1 to i64" [sha256d/sha256d.cpp:39]   --->   Operation 64 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_V_load, i32 17, i32 31)" [sha256d/sha256d.cpp:39]   --->   Operation 65 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503 = trunc i32 %m_V_load to i17" [sha256d/sha256d.cpp:39]   --->   Operation 66 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_26 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503, i15 %r_V)" [sha256d/sha256d.cpp:39]   --->   Operation 67 'bitconcatenate' 'ret_V_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_s = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_V_load, i32 19, i32 31)" [sha256d/sha256d.cpp:39]   --->   Operation 68 'partselect' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_1 = trunc i32 %m_V_load to i19" [sha256d/sha256d.cpp:39]   --->   Operation 69 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_27 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_1, i13 %r_V_s)" [sha256d/sha256d.cpp:39]   --->   Operation 70 'bitconcatenate' 'ret_V_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_V_load, i32 10, i32 31)" [sha256d/sha256d.cpp:39]   --->   Operation 71 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_14 = zext i22 %r_V_1 to i32" [sha256d/sha256d.cpp:39]   --->   Operation 72 'zext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%xor_ln1357 = xor i32 %r_V_14, %ret_V_27" [sha256d/sha256d.cpp:39]   --->   Operation 73 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_5 = xor i32 %xor_ln1357, %ret_V_26" [sha256d/sha256d.cpp:39]   --->   Operation 74 'xor' 'ret_V_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 75 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_2 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_V_load_2, i32 7, i32 31)" [sha256d/sha256d.cpp:39]   --->   Operation 76 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_2 = trunc i32 %m_V_load_2 to i7" [sha256d/sha256d.cpp:39]   --->   Operation 77 'trunc' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_28 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_2, i25 %r_V_2)" [sha256d/sha256d.cpp:39]   --->   Operation 78 'bitconcatenate' 'ret_V_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_V_load_2, i32 18, i32 31)" [sha256d/sha256d.cpp:39]   --->   Operation 79 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_3 = trunc i32 %m_V_load_2 to i18" [sha256d/sha256d.cpp:39]   --->   Operation 80 'trunc' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_29 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_3, i14 %r_V_3)" [sha256d/sha256d.cpp:39]   --->   Operation 81 'bitconcatenate' 'ret_V_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_V_load_2, i32 3, i32 31)" [sha256d/sha256d.cpp:39]   --->   Operation 82 'partselect' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_15 = zext i29 %r_V_4 to i32" [sha256d/sha256d.cpp:39]   --->   Operation 83 'zext' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%xor_ln1357_2 = xor i32 %r_V_15, %ret_V_29" [sha256d/sha256d.cpp:39]   --->   Operation 84 'xor' 'xor_ln1357_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_10 = xor i32 %xor_ln1357_2, %ret_V_28" [sha256d/sha256d.cpp:39]   --->   Operation 85 'xor' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 86 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i32 %m_V_load_1, %m_V_load_3" [sha256d/sha256d.cpp:39]   --->   Operation 87 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln209_1 = add i32 %ret_V_5, %ret_V_10" [sha256d/sha256d.cpp:39]   --->   Operation 88 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i32 %add_ln209_1, %add_ln209" [sha256d/sha256d.cpp:39]   --->   Operation 89 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_2" [sha256d/sha256d.cpp:39]   --->   Operation 90 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.35ns)   --->   "store i32 %add_ln209_2, i32* %m_V_addr_5, align 4" [sha256d/sha256d.cpp:39]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 92 [1/1] (0.89ns)   --->   "%i_V = add i7 1, %p_01115_1" [sha256d/sha256d.cpp:38]   --->   Operation 92 'add' 'i_V' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:38]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.79>
ST_7 : Operation 94 [1/2] (0.79ns)   --->   "%a_V = load i32* %state_V_addr, align 4" [sha256d/sha256d.cpp:41]   --->   Operation 94 'load' 'a_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 95 [1/2] (0.79ns)   --->   "%b_V = load i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:42]   --->   Operation 95 'load' 'b_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%state_V_addr_2 = getelementptr [8 x i32]* %state_V, i64 0, i64 2" [sha256d/sha256d.cpp:43]   --->   Operation 96 'getelementptr' 'state_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (0.79ns)   --->   "%c_V = load i32* %state_V_addr_2, align 4" [sha256d/sha256d.cpp:43]   --->   Operation 97 'load' 'c_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%state_V_addr_3 = getelementptr [8 x i32]* %state_V, i64 0, i64 3" [sha256d/sha256d.cpp:44]   --->   Operation 98 'getelementptr' 'state_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.79ns)   --->   "%d_V = load i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:44]   --->   Operation 99 'load' 'd_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 4> <Delay = 0.79>
ST_8 : Operation 100 [1/2] (0.79ns)   --->   "%c_V = load i32* %state_V_addr_2, align 4" [sha256d/sha256d.cpp:43]   --->   Operation 100 'load' 'c_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 101 [1/2] (0.79ns)   --->   "%d_V = load i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:44]   --->   Operation 101 'load' 'd_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%state_V_addr_4 = getelementptr [8 x i32]* %state_V, i64 0, i64 4" [sha256d/sha256d.cpp:45]   --->   Operation 102 'getelementptr' 'state_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [2/2] (0.79ns)   --->   "%e_V = load i32* %state_V_addr_4, align 4" [sha256d/sha256d.cpp:45]   --->   Operation 103 'load' 'e_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%state_V_addr_5 = getelementptr [8 x i32]* %state_V, i64 0, i64 5" [sha256d/sha256d.cpp:46]   --->   Operation 104 'getelementptr' 'state_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (0.79ns)   --->   "%f_V = load i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:46]   --->   Operation 105 'load' 'f_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 5> <Delay = 0.79>
ST_9 : Operation 106 [1/2] (0.79ns)   --->   "%e_V = load i32* %state_V_addr_4, align 4" [sha256d/sha256d.cpp:45]   --->   Operation 106 'load' 'e_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 107 [1/2] (0.79ns)   --->   "%f_V = load i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:46]   --->   Operation 107 'load' 'f_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%state_V_addr_6 = getelementptr [8 x i32]* %state_V, i64 0, i64 6" [sha256d/sha256d.cpp:47]   --->   Operation 108 'getelementptr' 'state_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.79ns)   --->   "%g_V = load i32* %state_V_addr_6, align 4" [sha256d/sha256d.cpp:47]   --->   Operation 109 'load' 'g_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%state_V_addr_7 = getelementptr [8 x i32]* %state_V, i64 0, i64 7" [sha256d/sha256d.cpp:48]   --->   Operation 110 'getelementptr' 'state_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.79ns)   --->   "%h_V = load i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:48]   --->   Operation 111 'load' 'h_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 6> <Delay = 0.79>
ST_10 : Operation 112 [1/2] (0.79ns)   --->   "%g_V = load i32* %state_V_addr_6, align 4" [sha256d/sha256d.cpp:47]   --->   Operation 112 'load' 'g_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 113 [1/2] (0.79ns)   --->   "%h_V = load i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:48]   --->   Operation 113 'load' 'h_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 114 [1/1] (0.75ns)   --->   "br label %1" [sha256d/sha256d.cpp:50]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.75>

State 11 <SV = 7> <Delay = 1.99>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%p_01115_2 = phi i7 [ 0, %0 ], [ %i_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 115 'phi' 'p_01115_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V_10 = phi i32 [ %a_V, %0 ], [ %a_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 116 'phi' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_V_16 = phi i32 [ %b_V, %0 ], [ %lhs_V_10, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 117 'phi' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%rhs_V_17 = phi i32 [ %c_V, %0 ], [ %rhs_V_16, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 118 'phi' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%p_01587_0 = phi i32 [ %d_V, %0 ], [ %rhs_V_17, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 119 'phi' 'p_01587_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V = phi i32 [ %e_V, %0 ], [ %e_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 120 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V = phi i32 [ %f_V, %0 ], [ %lhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 121 'phi' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_V_15 = phi i32 [ %g_V, %0 ], [ %rhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 122 'phi' 'rhs_V_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%p_01439_0 = phi i32 [ %h_V, %0 ], [ %rhs_V_15, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]"   --->   Operation 123 'phi' 'p_01439_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.86ns)   --->   "%icmp_ln887_1 = icmp eq i7 %p_01115_2, -64" [sha256d/sha256d.cpp:50]   --->   Operation 124 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 125 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.89ns)   --->   "%i_V_1 = add i7 %p_01115_2, 1" [sha256d/sha256d.cpp:50]   --->   Operation 126 'add' 'i_V_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94" [sha256d/sha256d.cpp:50]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%r_V_5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V, i32 6, i32 31)" [sha256d/sha256d.cpp:51]   --->   Operation 128 'partselect' 'r_V_5' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%trunc_ln1503_4 = trunc i32 %lhs_V to i6" [sha256d/sha256d.cpp:51]   --->   Operation 129 'trunc' 'trunc_ln1503_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_30 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_4, i26 %r_V_5)" [sha256d/sha256d.cpp:51]   --->   Operation 130 'bitconcatenate' 'ret_V_30' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%r_V_6 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V, i32 11, i32 31)" [sha256d/sha256d.cpp:51]   --->   Operation 131 'partselect' 'r_V_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%trunc_ln1503_5 = trunc i32 %lhs_V to i11" [sha256d/sha256d.cpp:51]   --->   Operation 132 'trunc' 'trunc_ln1503_5' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_31 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_5, i21 %r_V_6)" [sha256d/sha256d.cpp:51]   --->   Operation 133 'bitconcatenate' 'ret_V_31' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%r_V_7 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V, i32 25, i32 31)" [sha256d/sha256d.cpp:51]   --->   Operation 134 'partselect' 'r_V_7' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%trunc_ln1503_6 = trunc i32 %lhs_V to i25" [sha256d/sha256d.cpp:51]   --->   Operation 135 'trunc' 'trunc_ln1503_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_32 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_6, i7 %r_V_7)" [sha256d/sha256d.cpp:51]   --->   Operation 136 'bitconcatenate' 'ret_V_32' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%xor_ln1357_4 = xor i32 %ret_V_30, %ret_V_31" [sha256d/sha256d.cpp:51]   --->   Operation 137 'xor' 'xor_ln1357_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_15 = xor i32 %xor_ln1357_4, %ret_V_32" [sha256d/sha256d.cpp:51]   --->   Operation 138 'xor' 'ret_V_15' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%ret_V_33 = and i32 %rhs_V, %lhs_V" [sha256d/sha256d.cpp:51]   --->   Operation 139 'and' 'ret_V_33' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%r_V_16 = xor i32 %lhs_V, -1" [sha256d/sha256d.cpp:51]   --->   Operation 140 'xor' 'r_V_16' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%ret_V_34 = and i32 %rhs_V_15, %r_V_16" [sha256d/sha256d.cpp:51]   --->   Operation 141 'and' 'ret_V_34' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_18 = xor i32 %ret_V_34, %ret_V_33" [sha256d/sha256d.cpp:51]   --->   Operation 142 'xor' 'ret_V_18' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i7 %p_01115_2 to i64" [sha256d/sha256d.cpp:51]   --->   Operation 143 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%K_V_addr = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:51]   --->   Operation 144 'getelementptr' 'K_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:51]   --->   Operation 145 'load' 'K_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:51]   --->   Operation 146 'getelementptr' 'm_V_addr_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_11 : Operation 147 [2/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:51]   --->   Operation 147 'load' 'm_V_load_4' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i32 %ret_V_18, %ret_V_15" [sha256d/sha256d.cpp:51]   --->   Operation 148 'add' 'add_ln209_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 149 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i32 %add_ln209_4, %p_01439_0" [sha256d/sha256d.cpp:51]   --->   Operation 149 'add' 'add_ln209_5' <Predicate = (!icmp_ln887_1)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%xor_ln1357_9 = xor i32 %rhs_V_17, %rhs_V_16" [sha256d/sha256d.cpp:52]   --->   Operation 150 'xor' 'xor_ln1357_9' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%ret_V_38 = and i32 %xor_ln1357_9, %lhs_V_10" [sha256d/sha256d.cpp:52]   --->   Operation 151 'and' 'ret_V_38' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%ret_V_39 = and i32 %rhs_V_17, %rhs_V_16" [sha256d/sha256d.cpp:52]   --->   Operation 152 'and' 'ret_V_39' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_25 = xor i32 %ret_V_38, %ret_V_39" [sha256d/sha256d.cpp:52]   --->   Operation 153 'xor' 'ret_V_25' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (1.20ns)   --->   "%add_ln700_3 = add i32 %a_V, %lhs_V_10" [sha256d/sha256d.cpp:63]   --->   Operation 154 'add' 'add_ln700_3' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.79ns)   --->   "store i32 %add_ln700_3, i32* %state_V_addr, align 4" [sha256d/sha256d.cpp:63]   --->   Operation 155 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 156 [1/1] (1.20ns)   --->   "%add_ln700_4 = add i32 %b_V, %rhs_V_16" [sha256d/sha256d.cpp:64]   --->   Operation 156 'add' 'add_ln700_4' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.79ns)   --->   "store i32 %add_ln700_4, i32* %state_V_addr_1, align 4" [sha256d/sha256d.cpp:64]   --->   Operation 157 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 158 [1/1] (1.20ns)   --->   "%add_ln700_5 = add i32 %c_V, %rhs_V_17" [sha256d/sha256d.cpp:65]   --->   Operation 158 'add' 'add_ln700_5' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (1.20ns)   --->   "%add_ln700_7 = add i32 %e_V, %lhs_V" [sha256d/sha256d.cpp:67]   --->   Operation 159 'add' 'add_ln700_7' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (1.20ns)   --->   "%add_ln700_8 = add i32 %f_V, %rhs_V" [sha256d/sha256d.cpp:68]   --->   Operation 160 'add' 'add_ln700_8' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (1.20ns)   --->   "%add_ln700_9 = add i32 %g_V, %rhs_V_15" [sha256d/sha256d.cpp:69]   --->   Operation 161 'add' 'add_ln700_9' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.20ns)   --->   "%add_ln700_10 = add i32 %h_V, %p_01439_0" [sha256d/sha256d.cpp:70]   --->   Operation 162 'add' 'add_ln700_10' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 3.44>
ST_12 : Operation 163 [1/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:51]   --->   Operation 163 'load' 'K_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 164 [1/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:51]   --->   Operation 164 'load' 'm_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i32 %K_V_load, %m_V_load_4" [sha256d/sha256d.cpp:51]   --->   Operation 165 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 166 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_V = add i32 %add_ln209_5, %add_ln209_3" [sha256d/sha256d.cpp:51]   --->   Operation 166 'add' 't1_V' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%r_V_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_10, i32 2, i32 31)" [sha256d/sha256d.cpp:52]   --->   Operation 167 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%trunc_ln1503_7 = trunc i32 %lhs_V_10 to i2" [sha256d/sha256d.cpp:52]   --->   Operation 168 'trunc' 'trunc_ln1503_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%ret_V_35 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_7, i30 %r_V_8)" [sha256d/sha256d.cpp:52]   --->   Operation 169 'bitconcatenate' 'ret_V_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%r_V_9 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_10, i32 13, i32 31)" [sha256d/sha256d.cpp:52]   --->   Operation 170 'partselect' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%trunc_ln1503_8 = trunc i32 %lhs_V_10 to i13" [sha256d/sha256d.cpp:52]   --->   Operation 171 'trunc' 'trunc_ln1503_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%ret_V_36 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_8, i19 %r_V_9)" [sha256d/sha256d.cpp:52]   --->   Operation 172 'bitconcatenate' 'ret_V_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%r_V_10 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_10, i32 22, i32 31)" [sha256d/sha256d.cpp:52]   --->   Operation 173 'partselect' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%trunc_ln1503_9 = trunc i32 %lhs_V_10 to i22" [sha256d/sha256d.cpp:52]   --->   Operation 174 'trunc' 'trunc_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%ret_V_37 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_9, i10 %r_V_10)" [sha256d/sha256d.cpp:52]   --->   Operation 175 'bitconcatenate' 'ret_V_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node ret_V_22)   --->   "%xor_ln1357_7 = xor i32 %ret_V_35, %ret_V_36" [sha256d/sha256d.cpp:52]   --->   Operation 176 'xor' 'xor_ln1357_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_22 = xor i32 %xor_ln1357_7, %ret_V_37" [sha256d/sha256d.cpp:52]   --->   Operation 177 'xor' 'ret_V_22' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (1.20ns)   --->   "%e_V_1 = add i32 %t1_V, %p_01587_0" [sha256d/sha256d.cpp:56]   --->   Operation 178 'add' 'e_V_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i32 %ret_V_22, %t1_V" [sha256d/sha256d.cpp:60]   --->   Operation 179 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 180 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_V_1 = add i32 %add_ln209_8, %ret_V_25" [sha256d/sha256d.cpp:60]   --->   Operation 180 'add' 'a_V_1' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "br label %1" [sha256d/sha256d.cpp:50]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 1.99>
ST_13 : Operation 182 [1/1] (0.79ns)   --->   "store i32 %add_ln700_5, i32* %state_V_addr_2, align 4" [sha256d/sha256d.cpp:65]   --->   Operation 182 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 183 [1/1] (1.20ns)   --->   "%add_ln700_6 = add i32 %d_V, %p_01587_0" [sha256d/sha256d.cpp:66]   --->   Operation 183 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.79ns)   --->   "store i32 %add_ln700_6, i32* %state_V_addr_3, align 4" [sha256d/sha256d.cpp:66]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 9> <Delay = 0.79>
ST_14 : Operation 185 [1/1] (0.79ns)   --->   "store i32 %add_ln700_7, i32* %state_V_addr_4, align 4" [sha256d/sha256d.cpp:67]   --->   Operation 185 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 186 [1/1] (0.79ns)   --->   "store i32 %add_ln700_8, i32* %state_V_addr_5, align 4" [sha256d/sha256d.cpp:68]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 10> <Delay = 0.79>
ST_15 : Operation 187 [1/1] (0.79ns)   --->   "store i32 %add_ln700_9, i32* %state_V_addr_6, align 4" [sha256d/sha256d.cpp:69]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 188 [1/1] (0.79ns)   --->   "store i32 %add_ln700_10, i32* %state_V_addr_7, align 4" [sha256d/sha256d.cpp:70]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:71]   --->   Operation 189 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_V_addr   (getelementptr    ) [ 0011111111111000]
m_V            (alloca           ) [ 0011111111111000]
br_ln36        (br               ) [ 0111000000000000]
p_0262_0       (phi              ) [ 0010000000000000]
p_01115_0      (phi              ) [ 0011000000000000]
icmp_ln887     (icmp             ) [ 0011000000000000]
empty          (speclooptripcount) [ 0000000000000000]
add_ln700      (add              ) [ 0111000000000000]
br_ln36        (br               ) [ 0000000000000000]
trunc_ln215    (trunc            ) [ 0000000000000000]
ret_V          (or               ) [ 0000000000000000]
zext_ln544_1   (zext             ) [ 0000000000000000]
data_V_addr    (getelementptr    ) [ 0001000000000000]
j_V            (add              ) [ 0111000000000000]
br_ln38        (br               ) [ 0011111000000000]
zext_ln544     (zext             ) [ 0000000000000000]
rhs_V_14       (load             ) [ 0000000000000000]
zext_ln209     (zext             ) [ 0000000000000000]
m_V_addr       (getelementptr    ) [ 0000000000000000]
store_ln37     (store            ) [ 0000000000000000]
br_ln36        (br               ) [ 0111000000000000]
p_01115_1      (phi              ) [ 0000111000000000]
icmp_ln38      (icmp             ) [ 0000111000000000]
empty_14       (speclooptripcount) [ 0000000000000000]
br_ln38        (br               ) [ 0000000000000000]
trunc_ln215_1  (trunc            ) [ 0000010000000000]
ret_V_2        (add              ) [ 0000000000000000]
zext_ln544_3   (zext             ) [ 0000000000000000]
m_V_addr_1     (getelementptr    ) [ 0000010000000000]
ret_V_6        (add              ) [ 0000000000000000]
zext_ln544_4   (zext             ) [ 0000000000000000]
m_V_addr_2     (getelementptr    ) [ 0000010000000000]
state_V_addr_1 (getelementptr    ) [ 0000000111111000]
m_V_load       (load             ) [ 0000001000000000]
m_V_load_1     (load             ) [ 0000001000000000]
ret_V_7        (add              ) [ 0000000000000000]
zext_ln544_5   (zext             ) [ 0000000000000000]
m_V_addr_3     (getelementptr    ) [ 0000001000000000]
ret_V_11       (add              ) [ 0000000000000000]
zext_ln544_7   (zext             ) [ 0000000000000000]
m_V_addr_4     (getelementptr    ) [ 0000001000000000]
zext_ln544_2   (zext             ) [ 0000000000000000]
r_V            (partselect       ) [ 0000000000000000]
trunc_ln1503   (trunc            ) [ 0000000000000000]
ret_V_26       (bitconcatenate   ) [ 0000000000000000]
r_V_s          (partselect       ) [ 0000000000000000]
trunc_ln1503_1 (trunc            ) [ 0000000000000000]
ret_V_27       (bitconcatenate   ) [ 0000000000000000]
r_V_1          (partselect       ) [ 0000000000000000]
r_V_14         (zext             ) [ 0000000000000000]
xor_ln1357     (xor              ) [ 0000000000000000]
ret_V_5        (xor              ) [ 0000000000000000]
m_V_load_2     (load             ) [ 0000000000000000]
r_V_2          (partselect       ) [ 0000000000000000]
trunc_ln1503_2 (trunc            ) [ 0000000000000000]
ret_V_28       (bitconcatenate   ) [ 0000000000000000]
r_V_3          (partselect       ) [ 0000000000000000]
trunc_ln1503_3 (trunc            ) [ 0000000000000000]
ret_V_29       (bitconcatenate   ) [ 0000000000000000]
r_V_4          (partselect       ) [ 0000000000000000]
r_V_15         (zext             ) [ 0000000000000000]
xor_ln1357_2   (xor              ) [ 0000000000000000]
ret_V_10       (xor              ) [ 0000000000000000]
m_V_load_3     (load             ) [ 0000000000000000]
add_ln209      (add              ) [ 0000000000000000]
add_ln209_1    (add              ) [ 0000000000000000]
add_ln209_2    (add              ) [ 0000000000000000]
m_V_addr_5     (getelementptr    ) [ 0000000000000000]
store_ln39     (store            ) [ 0000000000000000]
i_V            (add              ) [ 0010111000000000]
br_ln38        (br               ) [ 0010111000000000]
a_V            (load             ) [ 0000000011111000]
b_V            (load             ) [ 0000000011111000]
state_V_addr_2 (getelementptr    ) [ 0000000011111100]
state_V_addr_3 (getelementptr    ) [ 0000000011111100]
c_V            (load             ) [ 0000000001111000]
d_V            (load             ) [ 0000000001111100]
state_V_addr_4 (getelementptr    ) [ 0000000001111110]
state_V_addr_5 (getelementptr    ) [ 0000000001111110]
e_V            (load             ) [ 0000000000111000]
f_V            (load             ) [ 0000000000111000]
state_V_addr_6 (getelementptr    ) [ 0000000000111111]
state_V_addr_7 (getelementptr    ) [ 0000000000111111]
g_V            (load             ) [ 0000000000111000]
h_V            (load             ) [ 0000000000111000]
br_ln50        (br               ) [ 0000000000111000]
p_01115_2      (phi              ) [ 0000000000010000]
lhs_V_10       (phi              ) [ 0000000000111000]
rhs_V_16       (phi              ) [ 0000000000111000]
rhs_V_17       (phi              ) [ 0000000000111000]
p_01587_0      (phi              ) [ 0000000000011100]
lhs_V          (phi              ) [ 0000000000111000]
rhs_V          (phi              ) [ 0000000000111000]
rhs_V_15       (phi              ) [ 0000000000111000]
p_01439_0      (phi              ) [ 0000000000010000]
icmp_ln887_1   (icmp             ) [ 0000000000011000]
empty_15       (speclooptripcount) [ 0000000000000000]
i_V_1          (add              ) [ 0000000000111000]
br_ln50        (br               ) [ 0000000000000000]
r_V_5          (partselect       ) [ 0000000000000000]
trunc_ln1503_4 (trunc            ) [ 0000000000000000]
ret_V_30       (bitconcatenate   ) [ 0000000000000000]
r_V_6          (partselect       ) [ 0000000000000000]
trunc_ln1503_5 (trunc            ) [ 0000000000000000]
ret_V_31       (bitconcatenate   ) [ 0000000000000000]
r_V_7          (partselect       ) [ 0000000000000000]
trunc_ln1503_6 (trunc            ) [ 0000000000000000]
ret_V_32       (bitconcatenate   ) [ 0000000000000000]
xor_ln1357_4   (xor              ) [ 0000000000000000]
ret_V_15       (xor              ) [ 0000000000000000]
ret_V_33       (and              ) [ 0000000000000000]
r_V_16         (xor              ) [ 0000000000000000]
ret_V_34       (and              ) [ 0000000000000000]
ret_V_18       (xor              ) [ 0000000000000000]
zext_ln544_6   (zext             ) [ 0000000000000000]
K_V_addr       (getelementptr    ) [ 0000000000001000]
m_V_addr_6     (getelementptr    ) [ 0000000000001000]
add_ln209_4    (add              ) [ 0000000000000000]
add_ln209_5    (add              ) [ 0000000000001000]
xor_ln1357_9   (xor              ) [ 0000000000000000]
ret_V_38       (and              ) [ 0000000000000000]
ret_V_39       (and              ) [ 0000000000000000]
ret_V_25       (xor              ) [ 0000000000001000]
add_ln700_3    (add              ) [ 0000000000000000]
store_ln63     (store            ) [ 0000000000000000]
add_ln700_4    (add              ) [ 0000000000000000]
store_ln64     (store            ) [ 0000000000000000]
add_ln700_5    (add              ) [ 0000000000000100]
add_ln700_7    (add              ) [ 0000000000000110]
add_ln700_8    (add              ) [ 0000000000000110]
add_ln700_9    (add              ) [ 0000000000000111]
add_ln700_10   (add              ) [ 0000000000000111]
K_V_load       (load             ) [ 0000000000000000]
m_V_load_4     (load             ) [ 0000000000000000]
add_ln209_3    (add              ) [ 0000000000000000]
t1_V           (add              ) [ 0000000000000000]
r_V_8          (partselect       ) [ 0000000000000000]
trunc_ln1503_7 (trunc            ) [ 0000000000000000]
ret_V_35       (bitconcatenate   ) [ 0000000000000000]
r_V_9          (partselect       ) [ 0000000000000000]
trunc_ln1503_8 (trunc            ) [ 0000000000000000]
ret_V_36       (bitconcatenate   ) [ 0000000000000000]
r_V_10         (partselect       ) [ 0000000000000000]
trunc_ln1503_9 (trunc            ) [ 0000000000000000]
ret_V_37       (bitconcatenate   ) [ 0000000000000000]
xor_ln1357_7   (xor              ) [ 0000000000000000]
ret_V_22       (xor              ) [ 0000000000000000]
e_V_1          (add              ) [ 0000000000111000]
add_ln209_8    (add              ) [ 0000000000000000]
a_V_1          (add              ) [ 0000000000111000]
br_ln50        (br               ) [ 0000000000111000]
store_ln65     (store            ) [ 0000000000000000]
add_ln700_6    (add              ) [ 0000000000000000]
store_ln66     (store            ) [ 0000000000000000]
store_ln67     (store            ) [ 0000000000000000]
store_ln68     (store            ) [ 0000000000000000]
store_ln69     (store            ) [ 0000000000000000]
store_ln70     (store            ) [ 0000000000000000]
ret_ln71       (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="m_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_14/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="m_V_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="178" dir="0" index="4" bw="6" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
<pin id="181" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/3 m_V_load/4 m_V_load_1/4 m_V_load_2/5 m_V_load_3/5 store_ln39/6 m_V_load_4/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="m_V_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m_V_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="3" slack="0"/>
<pin id="197" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="1"/>
<pin id="199" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_V/4 b_V/4 c_V/7 d_V/7 e_V/8 f_V/8 g_V/9 h_V/9 store_ln63/11 store_ln64/11 store_ln65/13 store_ln66/13 store_ln67/14 store_ln68/14 store_ln69/15 store_ln70/15 "/>
</bind>
</comp>

<comp id="188" class="1004" name="state_V_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_1/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="m_V_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="m_V_addr_4_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="m_V_addr_5_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="state_V_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_2/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="state_V_addr_3_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_3/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="state_V_addr_4_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_4/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="state_V_addr_5_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_5/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="state_V_addr_6_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_6/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="state_V_addr_7_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr_7/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="K_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_V_addr/11 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="K_V_load/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="m_V_addr_6_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_6/11 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_0262_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="1"/>
<pin id="298" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0262_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_0262_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0262_0/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_01115_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="1"/>
<pin id="309" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_01115_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_01115_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01115_0/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_01115_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="1"/>
<pin id="321" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_01115_1 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_01115_1_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="6" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01115_1/4 "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_01115_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_01115_2 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_01115_2_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01115_2/11 "/>
</bind>
</comp>

<comp id="342" class="1005" name="lhs_V_10_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_10 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="lhs_V_10_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="4"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V_10/11 "/>
</bind>
</comp>

<comp id="352" class="1005" name="rhs_V_16_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V_16 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="rhs_V_16_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="4"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_16/11 "/>
</bind>
</comp>

<comp id="363" class="1005" name="rhs_V_17_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V_17 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="rhs_V_17_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="3"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_17/11 "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_01587_0_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_01587_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_01587_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="3"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01587_0/11 "/>
</bind>
</comp>

<comp id="385" class="1005" name="lhs_V_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="lhs_V_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="32" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="395" class="1005" name="rhs_V_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="rhs_V_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V/11 "/>
</bind>
</comp>

<comp id="406" class="1005" name="rhs_V_15_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V_15 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="rhs_V_15_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_15/11 "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_01439_0_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_01439_0 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_01439_0_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01439_0/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln887_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln700_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln215_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="ret_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln544_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="j_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="7" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln544_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln209_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln38_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln215_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ret_V_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln544_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="ret_V_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="6" slack="0"/>
<pin id="494" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln544_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ret_V_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="0" index="1" bw="6" slack="1"/>
<pin id="505" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln544_5_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="ret_V_11_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="1"/>
<pin id="515" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln544_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_7/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln544_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="2"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="r_V_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln1503_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="ret_V_26_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="17" slack="0"/>
<pin id="542" dir="0" index="2" bw="15" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_26/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="r_V_s_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="0" index="3" bw="6" slack="0"/>
<pin id="552" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln1503_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_1/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="ret_V_27_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="19" slack="0"/>
<pin id="562" dir="0" index="2" bw="13" slack="0"/>
<pin id="563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_27/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="r_V_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="22" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="r_V_14_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="22" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_14/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln1357_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="ret_V_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_5/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="r_V_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="25" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_2/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln1503_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_2/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="ret_V_28_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="7" slack="0"/>
<pin id="609" dir="0" index="2" bw="25" slack="0"/>
<pin id="610" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_28/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="r_V_3_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="14" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_3/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln1503_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_3/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="ret_V_29_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="18" slack="0"/>
<pin id="631" dir="0" index="2" bw="14" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_29/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="r_V_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="29" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="3" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_4/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="r_V_15_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="29" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_15/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="xor_ln1357_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_2/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="ret_V_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln209_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln209_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln209_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="i_V_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="7" slack="2"/>
<pin id="683" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln887_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="0" index="1" bw="7" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="i_V_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="r_V_5_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="26" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="4" slack="0"/>
<pin id="702" dir="0" index="3" bw="6" slack="0"/>
<pin id="703" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_5/11 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln1503_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_4/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="ret_V_30_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="6" slack="0"/>
<pin id="715" dir="0" index="2" bw="26" slack="0"/>
<pin id="716" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_30/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_V_6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="21" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_6/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="trunc_ln1503_5_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_5/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="ret_V_31_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="0" index="2" bw="21" slack="0"/>
<pin id="738" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_31/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_V_7_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="6" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_7/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln1503_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_6/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="ret_V_32_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="25" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_32/11 "/>
</bind>
</comp>

<comp id="764" class="1004" name="xor_ln1357_4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_4/11 "/>
</bind>
</comp>

<comp id="770" class="1004" name="ret_V_15_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_15/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="ret_V_33_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_33/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="r_V_16_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="ret_V_34_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_34/11 "/>
</bind>
</comp>

<comp id="794" class="1004" name="ret_V_18_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_18/11 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln544_6_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="7" slack="0"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/11 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln209_4_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_4/11 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln209_5_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_5/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="xor_ln1357_9_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_9/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="ret_V_38_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_38/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="ret_V_39_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_39/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="ret_V_25_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_25/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln700_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="4"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/11 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln700_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="4"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/11 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln700_5_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="3"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/11 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln700_7_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="2"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln700_8_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="2"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_8/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln700_9_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_9/11 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln700_10_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln209_3_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="t1_V_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1_V/12 "/>
</bind>
</comp>

<comp id="890" class="1004" name="r_V_8_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="30" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="1"/>
<pin id="893" dir="0" index="2" bw="3" slack="0"/>
<pin id="894" dir="0" index="3" bw="6" slack="0"/>
<pin id="895" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8/12 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln1503_7_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_7/12 "/>
</bind>
</comp>

<comp id="904" class="1004" name="ret_V_35_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="2" slack="0"/>
<pin id="907" dir="0" index="2" bw="30" slack="0"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_35/12 "/>
</bind>
</comp>

<comp id="912" class="1004" name="r_V_9_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="19" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="1"/>
<pin id="915" dir="0" index="2" bw="5" slack="0"/>
<pin id="916" dir="0" index="3" bw="6" slack="0"/>
<pin id="917" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_9/12 "/>
</bind>
</comp>

<comp id="922" class="1004" name="trunc_ln1503_8_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_8/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="ret_V_36_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="13" slack="0"/>
<pin id="929" dir="0" index="2" bw="19" slack="0"/>
<pin id="930" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_36/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="r_V_10_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="1"/>
<pin id="937" dir="0" index="2" bw="6" slack="0"/>
<pin id="938" dir="0" index="3" bw="6" slack="0"/>
<pin id="939" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_10/12 "/>
</bind>
</comp>

<comp id="944" class="1004" name="trunc_ln1503_9_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_9/12 "/>
</bind>
</comp>

<comp id="948" class="1004" name="ret_V_37_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="0" index="1" bw="22" slack="0"/>
<pin id="951" dir="0" index="2" bw="10" slack="0"/>
<pin id="952" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_37/12 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln1357_7_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1357_7/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="ret_V_22_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_22/12 "/>
</bind>
</comp>

<comp id="968" class="1004" name="e_V_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="1"/>
<pin id="971" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_V_1/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="add_ln209_8_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="0"/>
<pin id="977" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_8/12 "/>
</bind>
</comp>

<comp id="980" class="1004" name="a_V_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="1"/>
<pin id="983" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_V_1/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="add_ln700_6_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="4"/>
<pin id="987" dir="0" index="1" bw="32" slack="1"/>
<pin id="988" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/13 "/>
</bind>
</comp>

<comp id="991" class="1005" name="state_V_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="2"/>
<pin id="993" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="state_V_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln700_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="5" slack="0"/>
<pin id="1001" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="data_V_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="1"/>
<pin id="1006" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="j_V_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="0"/>
<pin id="1011" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1017" class="1005" name="trunc_ln215_1_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="6" slack="1"/>
<pin id="1019" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_1 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="m_V_addr_1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="1"/>
<pin id="1025" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="m_V_addr_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="6" slack="1"/>
<pin id="1030" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="state_V_addr_1_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="1"/>
<pin id="1035" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_1 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="m_V_load_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="m_V_load_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="m_V_addr_3_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="1"/>
<pin id="1054" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="m_V_addr_4_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="6" slack="1"/>
<pin id="1059" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="i_V_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="1"/>
<pin id="1064" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1067" class="1005" name="a_V_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="4"/>
<pin id="1069" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1073" class="1005" name="b_V_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="4"/>
<pin id="1075" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_V "/>
</bind>
</comp>

<comp id="1079" class="1005" name="state_V_addr_2_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="1"/>
<pin id="1081" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="state_V_addr_3_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="1"/>
<pin id="1086" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_3 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="c_V_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="3"/>
<pin id="1091" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="1095" class="1005" name="d_V_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="3"/>
<pin id="1097" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="1101" class="1005" name="state_V_addr_4_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="1"/>
<pin id="1103" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_4 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="state_V_addr_5_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="3" slack="1"/>
<pin id="1108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_5 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="e_V_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="2"/>
<pin id="1113" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="e_V "/>
</bind>
</comp>

<comp id="1117" class="1005" name="f_V_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="2"/>
<pin id="1119" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f_V "/>
</bind>
</comp>

<comp id="1123" class="1005" name="state_V_addr_6_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="3" slack="1"/>
<pin id="1125" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="state_V_addr_7_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="3" slack="1"/>
<pin id="1130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr_7 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="g_V_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_V "/>
</bind>
</comp>

<comp id="1139" class="1005" name="h_V_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_V "/>
</bind>
</comp>

<comp id="1148" class="1005" name="i_V_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="7" slack="0"/>
<pin id="1150" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="K_V_addr_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="6" slack="1"/>
<pin id="1155" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="K_V_addr "/>
</bind>
</comp>

<comp id="1158" class="1005" name="m_V_addr_6_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="6" slack="1"/>
<pin id="1160" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_6 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="add_ln209_5_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_5 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="ret_V_25_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="1"/>
<pin id="1170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln700_5_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="1"/>
<pin id="1175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_5 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="add_ln700_7_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="2"/>
<pin id="1180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700_7 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="add_ln700_8_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="2"/>
<pin id="1185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700_8 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="add_ln700_9_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="3"/>
<pin id="1190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700_9 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="add_ln700_10_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="3"/>
<pin id="1195" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700_10 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="e_V_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="1"/>
<pin id="1200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e_V_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="a_V_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="239"><net_src comp="231" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="80" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="84" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="258" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="267" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="10" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="351"><net_src comp="345" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="361"><net_src comp="342" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="352" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="384"><net_src comp="377" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="394"><net_src comp="388" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="404"><net_src comp="385" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="415"><net_src comp="395" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="426"><net_src comp="406" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="311" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="14" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="311" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="20" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="300" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="458"><net_src comp="24" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="300" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="307" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="468"><net_src comp="147" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="474"><net_src comp="323" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="323" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="32" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="476" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="506"><net_src comp="36" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="516"><net_src comp="38" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="525"><net_src comp="319" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="533"><net_src comp="40" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="42" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="44" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="527" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="547" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="56" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="575"><net_src comp="44" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="579"><net_src comp="567" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="559" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="539" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="159" pin="7"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="44" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="159" pin="7"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="62" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="592" pin="4"/><net_sink comp="606" pin=2"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="159" pin="7"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="66" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="159" pin="7"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="68" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="614" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="642"><net_src comp="70" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="159" pin="7"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="44" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="649"><net_src comp="636" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="628" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="606" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="159" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="586" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="656" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="662" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="673" pin="2"/><net_sink comp="159" pin=4"/></net>

<net id="684"><net_src comp="74" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="319" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="335" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="28" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="335" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="74" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="90" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="388" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="92" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="44" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="711"><net_src comp="388" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="94" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="698" pin="4"/><net_sink comp="712" pin=2"/></net>

<net id="726"><net_src comp="96" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="388" pin="4"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="98" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="44" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="388" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="100" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="720" pin="4"/><net_sink comp="734" pin=2"/></net>

<net id="748"><net_src comp="102" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="388" pin="4"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="44" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="755"><net_src comp="388" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="106" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="742" pin="4"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="712" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="734" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="756" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="398" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="388" pin="4"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="388" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="108" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="409" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="776" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="335" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="810"><net_src comp="794" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="770" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="420" pin="4"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="366" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="355" pin="4"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="345" pin="4"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="366" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="355" pin="4"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="824" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="345" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="847"><net_src comp="842" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="852"><net_src comp="355" pin="4"/><net_sink comp="848" pin=1"/></net>

<net id="853"><net_src comp="848" pin="2"/><net_sink comp="183" pin=4"/></net>

<net id="858"><net_src comp="366" pin="4"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="388" pin="4"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="398" pin="4"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="409" pin="4"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="420" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="283" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="159" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="110" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="342" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="112" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="44" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="903"><net_src comp="342" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="909"><net_src comp="114" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="890" pin="4"/><net_sink comp="904" pin=2"/></net>

<net id="918"><net_src comp="116" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="342" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="118" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="44" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="925"><net_src comp="342" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="120" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="922" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="912" pin="4"/><net_sink comp="926" pin=2"/></net>

<net id="940"><net_src comp="122" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="342" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="124" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="44" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="947"><net_src comp="342" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="126" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="944" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="934" pin="4"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="904" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="926" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="956" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="948" pin="3"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="885" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="374" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="962" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="885" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="974" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="374" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="990"><net_src comp="985" pin="2"/><net_sink comp="183" pin=4"/></net>

<net id="994"><net_src comp="132" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1002"><net_src comp="433" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1007"><net_src comp="140" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1012"><net_src comp="454" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1020"><net_src comp="476" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1026"><net_src comp="165" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1031"><net_src comp="172" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1036"><net_src comp="188" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1041"><net_src comp="159" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1044"><net_src comp="1038" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1050"><net_src comp="159" pin="7"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1055"><net_src comp="201" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1060"><net_src comp="208" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1065"><net_src comp="680" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1070"><net_src comp="183" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1076"><net_src comp="183" pin="7"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1082"><net_src comp="222" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1087"><net_src comp="231" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1092"><net_src comp="183" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1098"><net_src comp="183" pin="7"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1104"><net_src comp="240" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1109"><net_src comp="249" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1114"><net_src comp="183" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1120"><net_src comp="183" pin="7"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1126"><net_src comp="258" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1131"><net_src comp="267" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1136"><net_src comp="183" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1142"><net_src comp="183" pin="7"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1151"><net_src comp="692" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1156"><net_src comp="276" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1161"><net_src comp="289" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1166"><net_src comp="812" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1171"><net_src comp="836" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1176"><net_src comp="854" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1181"><net_src comp="859" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1186"><net_src comp="864" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="1191"><net_src comp="869" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1196"><net_src comp="874" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="1201"><net_src comp="968" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1206"><net_src comp="980" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="345" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {11 13 14 15 }
	Port: K_V | {}
 - Input state : 
	Port: sha256_transform : state_V | {4 7 8 9 10 }
	Port: sha256_transform : data_V | {2 3 }
	Port: sha256_transform : K_V | {11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		add_ln700 : 1
		br_ln36 : 2
		trunc_ln215 : 1
		ret_V : 2
		zext_ln544_1 : 2
		data_V_addr : 3
		rhs_V_14 : 4
		j_V : 1
	State 3
		zext_ln209 : 1
		m_V_addr : 1
		store_ln37 : 2
	State 4
		icmp_ln38 : 1
		br_ln38 : 2
		trunc_ln215_1 : 1
		ret_V_2 : 2
		zext_ln544_3 : 3
		m_V_addr_1 : 4
		m_V_load : 5
		ret_V_6 : 2
		zext_ln544_4 : 3
		m_V_addr_2 : 4
		m_V_load_1 : 5
		b_V : 1
	State 5
		zext_ln544_5 : 1
		m_V_addr_3 : 2
		m_V_load_2 : 3
		zext_ln544_7 : 1
		m_V_addr_4 : 2
		m_V_load_3 : 3
	State 6
		ret_V_26 : 1
		ret_V_27 : 1
		r_V_14 : 1
		xor_ln1357 : 2
		ret_V_5 : 2
		r_V_2 : 1
		trunc_ln1503_2 : 1
		ret_V_28 : 2
		r_V_3 : 1
		trunc_ln1503_3 : 1
		ret_V_29 : 2
		r_V_4 : 1
		r_V_15 : 2
		xor_ln1357_2 : 3
		ret_V_10 : 3
		add_ln209 : 1
		add_ln209_1 : 3
		add_ln209_2 : 4
		m_V_addr_5 : 1
		store_ln39 : 5
	State 7
		c_V : 1
		d_V : 1
	State 8
		e_V : 1
		f_V : 1
	State 9
		g_V : 1
		h_V : 1
	State 10
	State 11
		icmp_ln887_1 : 1
		i_V_1 : 1
		br_ln50 : 2
		r_V_5 : 1
		trunc_ln1503_4 : 1
		ret_V_30 : 2
		r_V_6 : 1
		trunc_ln1503_5 : 1
		ret_V_31 : 2
		r_V_7 : 1
		trunc_ln1503_6 : 1
		ret_V_32 : 2
		xor_ln1357_4 : 3
		ret_V_15 : 3
		ret_V_33 : 1
		r_V_16 : 1
		ret_V_34 : 1
		ret_V_18 : 1
		zext_ln544_6 : 1
		K_V_addr : 2
		K_V_load : 3
		m_V_addr_6 : 2
		m_V_load_4 : 3
		add_ln209_4 : 3
		add_ln209_5 : 4
		xor_ln1357_9 : 1
		ret_V_38 : 1
		ret_V_39 : 1
		ret_V_25 : 1
		add_ln700_3 : 1
		store_ln63 : 2
		add_ln700_4 : 1
		store_ln64 : 2
		add_ln700_5 : 1
		add_ln700_7 : 1
		add_ln700_8 : 1
		add_ln700_9 : 1
		add_ln700_10 : 1
	State 12
		add_ln209_3 : 1
		t1_V : 2
		ret_V_35 : 1
		ret_V_36 : 1
		ret_V_37 : 1
		xor_ln1357_7 : 2
		ret_V_22 : 2
		e_V_1 : 3
		add_ln209_8 : 2
		a_V_1 : 3
	State 13
		store_ln66 : 1
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln700_fu_433   |    0    |    15   |
|          |       j_V_fu_454      |    0    |    15   |
|          |     ret_V_2_fu_480    |    0    |    15   |
|          |     ret_V_6_fu_491    |    0    |    15   |
|          |     ret_V_7_fu_502    |    0    |    15   |
|          |    ret_V_11_fu_512    |    0    |    15   |
|          |    add_ln209_fu_662   |    0    |    32   |
|          |   add_ln209_1_fu_667  |    0    |    39   |
|          |   add_ln209_2_fu_673  |    0    |    32   |
|          |       i_V_fu_680      |    0    |    15   |
|          |      i_V_1_fu_692     |    0    |    15   |
|          |   add_ln209_4_fu_806  |    0    |    32   |
|    add   |   add_ln209_5_fu_812  |    0    |    32   |
|          |   add_ln700_3_fu_842  |    0    |    39   |
|          |   add_ln700_4_fu_848  |    0    |    39   |
|          |   add_ln700_5_fu_854  |    0    |    39   |
|          |   add_ln700_7_fu_859  |    0    |    39   |
|          |   add_ln700_8_fu_864  |    0    |    39   |
|          |   add_ln700_9_fu_869  |    0    |    39   |
|          |  add_ln700_10_fu_874  |    0    |    39   |
|          |   add_ln209_3_fu_879  |    0    |    32   |
|          |      t1_V_fu_885      |    0    |    32   |
|          |      e_V_1_fu_968     |    0    |    39   |
|          |   add_ln209_8_fu_974  |    0    |    32   |
|          |      a_V_1_fu_980     |    0    |    32   |
|          |   add_ln700_6_fu_985  |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |   xor_ln1357_fu_580   |    0    |    32   |
|          |     ret_V_5_fu_586    |    0    |    32   |
|          |  xor_ln1357_2_fu_650  |    0    |    32   |
|          |    ret_V_10_fu_656    |    0    |    32   |
|          |  xor_ln1357_4_fu_764  |    0    |    32   |
|    xor   |    ret_V_15_fu_770    |    0    |    32   |
|          |     r_V_16_fu_782     |    0    |    32   |
|          |    ret_V_18_fu_794    |    0    |    32   |
|          |  xor_ln1357_9_fu_818  |    0    |    32   |
|          |    ret_V_25_fu_836    |    0    |    32   |
|          |  xor_ln1357_7_fu_956  |    0    |    32   |
|          |    ret_V_22_fu_962    |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |    ret_V_33_fu_776    |    0    |    32   |
|    and   |    ret_V_34_fu_788    |    0    |    32   |
|          |    ret_V_38_fu_824    |    0    |    32   |
|          |    ret_V_39_fu_830    |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln887_fu_427   |    0    |    11   |
|   icmp   |    icmp_ln38_fu_470   |    0    |    11   |
|          |  icmp_ln887_1_fu_686  |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln215_fu_439  |    0    |    0    |
|          |  trunc_ln215_1_fu_476 |    0    |    0    |
|          |  trunc_ln1503_fu_536  |    0    |    0    |
|          | trunc_ln1503_1_fu_556 |    0    |    0    |
|          | trunc_ln1503_2_fu_602 |    0    |    0    |
|   trunc  | trunc_ln1503_3_fu_624 |    0    |    0    |
|          | trunc_ln1503_4_fu_708 |    0    |    0    |
|          | trunc_ln1503_5_fu_730 |    0    |    0    |
|          | trunc_ln1503_6_fu_752 |    0    |    0    |
|          | trunc_ln1503_7_fu_900 |    0    |    0    |
|          | trunc_ln1503_8_fu_922 |    0    |    0    |
|          | trunc_ln1503_9_fu_944 |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |      ret_V_fu_443     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln544_1_fu_449  |    0    |    0    |
|          |   zext_ln544_fu_460   |    0    |    0    |
|          |   zext_ln209_fu_465   |    0    |    0    |
|          |  zext_ln544_3_fu_486  |    0    |    0    |
|          |  zext_ln544_4_fu_497  |    0    |    0    |
|   zext   |  zext_ln544_5_fu_507  |    0    |    0    |
|          |  zext_ln544_7_fu_517  |    0    |    0    |
|          |  zext_ln544_2_fu_522  |    0    |    0    |
|          |     r_V_14_fu_576     |    0    |    0    |
|          |     r_V_15_fu_646     |    0    |    0    |
|          |  zext_ln544_6_fu_800  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_527      |    0    |    0    |
|          |      r_V_s_fu_547     |    0    |    0    |
|          |      r_V_1_fu_567     |    0    |    0    |
|          |      r_V_2_fu_592     |    0    |    0    |
|          |      r_V_3_fu_614     |    0    |    0    |
|partselect|      r_V_4_fu_636     |    0    |    0    |
|          |      r_V_5_fu_698     |    0    |    0    |
|          |      r_V_6_fu_720     |    0    |    0    |
|          |      r_V_7_fu_742     |    0    |    0    |
|          |      r_V_8_fu_890     |    0    |    0    |
|          |      r_V_9_fu_912     |    0    |    0    |
|          |     r_V_10_fu_934     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    ret_V_26_fu_539    |    0    |    0    |
|          |    ret_V_27_fu_559    |    0    |    0    |
|          |    ret_V_28_fu_606    |    0    |    0    |
|          |    ret_V_29_fu_628    |    0    |    0    |
|bitconcatenate|    ret_V_30_fu_712    |    0    |    0    |
|          |    ret_V_31_fu_734    |    0    |    0    |
|          |    ret_V_32_fu_756    |    0    |    0    |
|          |    ret_V_35_fu_904    |    0    |    0    |
|          |    ret_V_36_fu_926    |    0    |    0    |
|          |    ret_V_37_fu_948    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   1311  |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| m_V|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   K_V_addr_reg_1153   |    6   |
|     a_V_1_reg_1203    |   32   |
|      a_V_reg_1067     |   32   |
|  add_ln209_5_reg_1163 |   32   |
| add_ln700_10_reg_1193 |   32   |
|  add_ln700_5_reg_1173 |   32   |
|  add_ln700_7_reg_1178 |   32   |
|  add_ln700_8_reg_1183 |   32   |
|  add_ln700_9_reg_1188 |   32   |
|   add_ln700_reg_999   |    5   |
|      b_V_reg_1073     |   32   |
|      c_V_reg_1089     |   32   |
|      d_V_reg_1095     |   32   |
|  data_V_addr_reg_1004 |    6   |
|     e_V_1_reg_1198    |   32   |
|      e_V_reg_1111     |   32   |
|      f_V_reg_1117     |   32   |
|      g_V_reg_1133     |   32   |
|      h_V_reg_1139     |   32   |
|     i_V_1_reg_1148    |    7   |
|      i_V_reg_1062     |    7   |
|      j_V_reg_1009     |    7   |
|    lhs_V_10_reg_342   |   32   |
|     lhs_V_reg_385     |   32   |
|  m_V_addr_1_reg_1023  |    6   |
|  m_V_addr_2_reg_1028  |    6   |
|  m_V_addr_3_reg_1052  |    6   |
|  m_V_addr_4_reg_1057  |    6   |
|  m_V_addr_6_reg_1158  |    6   |
|  m_V_load_1_reg_1047  |   32   |
|   m_V_load_reg_1038   |   32   |
|   p_01115_0_reg_307   |    5   |
|   p_01115_1_reg_319   |    7   |
|   p_01115_2_reg_331   |    7   |
|   p_01439_0_reg_417   |   32   |
|   p_01587_0_reg_374   |   32   |
|    p_0262_0_reg_296   |    7   |
|   ret_V_25_reg_1168   |   32   |
|    rhs_V_15_reg_406   |   32   |
|    rhs_V_16_reg_352   |   32   |
|    rhs_V_17_reg_363   |   32   |
|     rhs_V_reg_395     |   32   |
|state_V_addr_1_reg_1033|    3   |
|state_V_addr_2_reg_1079|    3   |
|state_V_addr_3_reg_1084|    3   |
|state_V_addr_4_reg_1101|    3   |
|state_V_addr_5_reg_1106|    3   |
|state_V_addr_6_reg_1123|    3   |
|state_V_addr_7_reg_1128|    3   |
|  state_V_addr_reg_991 |    3   |
| trunc_ln215_1_reg_1017|    6   |
+-----------------------+--------+
|         Total         |   988  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_159 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_159 |  p2  |   5  |   0  |    0   ||    27   |
| grp_access_fu_183 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_183 |  p1  |   4  |  32  |   128  ||    21   |
| grp_access_fu_183 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_183 |  p4  |   4  |   3  |   12   ||    21   |
| grp_access_fu_283 |  p0  |   2  |   6  |   12   ||    9    |
| p_01115_0_reg_307 |  p0  |   2  |   5  |   10   ||    9    |
| p_01115_1_reg_319 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   251  || 15.2213 ||   222   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1311  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   15   |    -   |   222  |    -   |
|  Register |    -   |    -   |   988  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   15   |   988  |  1533  |    0   |
+-----------+--------+--------+--------+--------+--------+
