
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010954  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001a90  08010ae4  08010ae4  00011ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012574  08012574  00014078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012574  08012574  00013574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801257c  0801257c  00014078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801257c  0801257c  0001357c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012580  08012580  00013580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08012584  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000609c  20000078  080125fc  00014078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006114  080125fc  00014114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000363fa  00000000  00000000  000140a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000069e1  00000000  00000000  0004a4a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002d68  00000000  00000000  00050e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000237f  00000000  00000000  00053bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d4b1  00000000  00000000  00055f6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00033aa2  00000000  00000000  00083420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011223a  00000000  00000000  000b6ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c90fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cf94  00000000  00000000  001c9140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001d60d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010acc 	.word	0x08010acc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08010acc 	.word	0x08010acc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	4a06      	ldr	r2, [pc, #24]	@ (80005d4 <BSP_LED_On+0x28>)
 80005ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005c2:	b291      	uxth	r1, r2
 80005c4:	2201      	movs	r2, #1
 80005c6:	4618      	mov	r0, r3
 80005c8:	f003 fda2 	bl	8004110 <HAL_GPIO_WritePin>
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000000 	.word	0x20000000

080005d8 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <BSP_LED_Off+0x28>)
 80005e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005ee:	b291      	uxth	r1, r2
 80005f0:	2200      	movs	r2, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f003 fd8c 	bl	8004110 <HAL_GPIO_WritePin>
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000000 	.word	0x20000000

08000604 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800060c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000610:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000614:	f003 0301 	and.w	r3, r3, #1
 8000618:	2b00      	cmp	r3, #0
 800061a:	d013      	beq.n	8000644 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800061c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000620:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000624:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00b      	beq.n	8000644 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800062c:	e000      	b.n	8000630 <ITM_SendChar+0x2c>
    {
      __NOP();
 800062e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000630:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0f9      	beq.n	800062e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800063a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000644:	687b      	ldr	r3, [r7, #4]
}
 8000646:	4618      	mov	r0, r3
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
	...

08000654 <wifi_start>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static int wifi_start(void)
{
 8000654:	b5b0      	push	{r4, r5, r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 800065a:	f002 ff2b 	bl	80034b4 <WIFI_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d123      	bne.n	80006ac <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 8000664:	4814      	ldr	r0, [pc, #80]	@ (80006b8 <wifi_start+0x64>)
 8000666:	f00f f8b1 	bl	800f7cc <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 800066a:	463b      	mov	r3, r7
 800066c:	4618      	mov	r0, r3
 800066e:	f002 ff6f 	bl	8003550 <WIFI_GetMAC_Address>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d113      	bne.n	80006a0 <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8000678:	783b      	ldrb	r3, [r7, #0]
 800067a:	4618      	mov	r0, r3
 800067c:	787b      	ldrb	r3, [r7, #1]
 800067e:	461c      	mov	r4, r3
 8000680:	78bb      	ldrb	r3, [r7, #2]
 8000682:	461d      	mov	r5, r3
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	793a      	ldrb	r2, [r7, #4]
 8000688:	7979      	ldrb	r1, [r7, #5]
 800068a:	9102      	str	r1, [sp, #8]
 800068c:	9201      	str	r2, [sp, #4]
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	462b      	mov	r3, r5
 8000692:	4622      	mov	r2, r4
 8000694:	4601      	mov	r1, r0
 8000696:	4809      	ldr	r0, [pc, #36]	@ (80006bc <wifi_start+0x68>)
 8000698:	f00f f830 	bl	800f6fc <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 800069c:	2300      	movs	r3, #0
 800069e:	e007      	b.n	80006b0 <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 80006a0:	4807      	ldr	r0, [pc, #28]	@ (80006c0 <wifi_start+0x6c>)
 80006a2:	f00f f893 	bl	800f7cc <puts>
      return -1;
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295
 80006aa:	e001      	b.n	80006b0 <wifi_start+0x5c>
    return -1;
 80006ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bdb0      	pop	{r4, r5, r7, pc}
 80006b8:	08010b18 	.word	0x08010b18
 80006bc:	08010b30 	.word	0x08010b30
 80006c0:	08010b70 	.word	0x08010b70

080006c4 <wifi_connect>:



int wifi_connect(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af02      	add	r7, sp, #8

  wifi_start();
 80006ca:	f7ff ffc3 	bl	8000654 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 80006ce:	4a19      	ldr	r2, [pc, #100]	@ (8000734 <wifi_connect+0x70>)
 80006d0:	4919      	ldr	r1, [pc, #100]	@ (8000738 <wifi_connect+0x74>)
 80006d2:	481a      	ldr	r0, [pc, #104]	@ (800073c <wifi_connect+0x78>)
 80006d4:	f00f f812 	bl	800f6fc <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 80006d8:	2200      	movs	r2, #0
 80006da:	4916      	ldr	r1, [pc, #88]	@ (8000734 <wifi_connect+0x70>)
 80006dc:	4816      	ldr	r0, [pc, #88]	@ (8000738 <wifi_connect+0x74>)
 80006de:	f002 ff15 	bl	800350c <WIFI_Connect>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d11d      	bne.n	8000724 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 80006e8:	4815      	ldr	r0, [pc, #84]	@ (8000740 <wifi_connect+0x7c>)
 80006ea:	f002 ff47 	bl	800357c <WIFI_GetIP_Address>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d111      	bne.n	8000718 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 80006f4:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <wifi_connect+0x7c>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4619      	mov	r1, r3
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <wifi_connect+0x7c>)
 80006fc:	785b      	ldrb	r3, [r3, #1]
 80006fe:	461a      	mov	r2, r3
 8000700:	4b0f      	ldr	r3, [pc, #60]	@ (8000740 <wifi_connect+0x7c>)
 8000702:	789b      	ldrb	r3, [r3, #2]
 8000704:	4618      	mov	r0, r3
 8000706:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <wifi_connect+0x7c>)
 8000708:	78db      	ldrb	r3, [r3, #3]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	4603      	mov	r3, r0
 800070e:	480d      	ldr	r0, [pc, #52]	@ (8000744 <wifi_connect+0x80>)
 8000710:	f00e fff4 	bl	800f6fc <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 8000714:	2300      	movs	r3, #0
 8000716:	e00a      	b.n	800072e <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 8000718:	480b      	ldr	r0, [pc, #44]	@ (8000748 <wifi_connect+0x84>)
 800071a:	f00f f857 	bl	800f7cc <puts>
      return -1;
 800071e:	f04f 33ff 	mov.w	r3, #4294967295
 8000722:	e004      	b.n	800072e <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 8000724:	4809      	ldr	r0, [pc, #36]	@ (800074c <wifi_connect+0x88>)
 8000726:	f00f f851 	bl	800f7cc <puts>
     return -1;
 800072a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800072e:	4618      	mov	r0, r3
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	08010b94 	.word	0x08010b94
 8000738:	08010b98 	.word	0x08010b98
 800073c:	08010ba0 	.word	0x08010ba0
 8000740:	200007d4 	.word	0x200007d4
 8000744:	08010bb8 	.word	0x08010bb8
 8000748:	08010bf4 	.word	0x08010bf4
 800074c:	08010c24 	.word	0x08010c24

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000754:	f002 ff68 	bl	8003628 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000758:	f000 f878 	bl	800084c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800075c:	f000 fa40 	bl	8000be0 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000760:	f000 f8d6 	bl	8000910 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000764:	f000 f90c 	bl	8000980 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000768:	f000 f948 	bl	80009fc <MX_QUADSPI_Init>
  MX_SPI3_Init();
 800076c:	f000 f96c 	bl	8000a48 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000770:	f000 f9a8 	bl	8000ac4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000774:	f000 f9d6 	bl	8000b24 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000778:	f000 fa04 	bl	8000b84 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 800077c:	4823      	ldr	r0, [pc, #140]	@ (800080c <main+0xbc>)
 800077e:	f00f f825 	bl	800f7cc <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000788:	4821      	ldr	r0, [pc, #132]	@ (8000810 <main+0xc0>)
 800078a:	f003 fcc1 	bl	8004110 <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 800078e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000792:	f002 ff81 	bl	8003698 <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8000796:	2201      	movs	r2, #1
 8000798:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079c:	481c      	ldr	r0, [pc, #112]	@ (8000810 <main+0xc0>)
 800079e:	f003 fcb7 	bl	8004110 <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 80007a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007a6:	f002 ff77 	bl	8003698 <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 80007aa:	481a      	ldr	r0, [pc, #104]	@ (8000814 <main+0xc4>)
 80007ac:	f00f f80e 	bl	800f7cc <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007b0:	f00b ff16 	bl	800c5e0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (16, 160, &qMqttTx_attributes);
 80007b4:	4a18      	ldr	r2, [pc, #96]	@ (8000818 <main+0xc8>)
 80007b6:	21a0      	movs	r1, #160	@ 0xa0
 80007b8:	2010      	movs	r0, #16
 80007ba:	f00c f808 	bl	800c7ce <osMessageQueueNew>
 80007be:	4603      	mov	r3, r0
 80007c0:	4a16      	ldr	r2, [pc, #88]	@ (800081c <main+0xcc>)
 80007c2:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 80007c4:	4a16      	ldr	r2, [pc, #88]	@ (8000820 <main+0xd0>)
 80007c6:	2101      	movs	r1, #1
 80007c8:	2005      	movs	r0, #5
 80007ca:	f00c f800 	bl	800c7ce <osMessageQueueNew>
 80007ce:	4603      	mov	r3, r0
 80007d0:	4a14      	ldr	r2, [pc, #80]	@ (8000824 <main+0xd4>)
 80007d2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 80007d4:	4a14      	ldr	r2, [pc, #80]	@ (8000828 <main+0xd8>)
 80007d6:	2100      	movs	r1, #0
 80007d8:	4814      	ldr	r0, [pc, #80]	@ (800082c <main+0xdc>)
 80007da:	f00b ff4b 	bl	800c674 <osThreadNew>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a13      	ldr	r2, [pc, #76]	@ (8000830 <main+0xe0>)
 80007e2:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 80007e4:	4a13      	ldr	r2, [pc, #76]	@ (8000834 <main+0xe4>)
 80007e6:	2100      	movs	r1, #0
 80007e8:	4813      	ldr	r0, [pc, #76]	@ (8000838 <main+0xe8>)
 80007ea:	f00b ff43 	bl	800c674 <osThreadNew>
 80007ee:	4603      	mov	r3, r0
 80007f0:	4a12      	ldr	r2, [pc, #72]	@ (800083c <main+0xec>)
 80007f2:	6013      	str	r3, [r2, #0]

  /* creation of TestGenTask */
  TestGenTaskHandle = osThreadNew(StartTestGenTask, NULL, &TestGenTask_attributes);
 80007f4:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <main+0xf0>)
 80007f6:	2100      	movs	r1, #0
 80007f8:	4812      	ldr	r0, [pc, #72]	@ (8000844 <main+0xf4>)
 80007fa:	f00b ff3b 	bl	800c674 <osThreadNew>
 80007fe:	4603      	mov	r3, r0
 8000800:	4a11      	ldr	r2, [pc, #68]	@ (8000848 <main+0xf8>)
 8000802:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000804:	f00b ff10 	bl	800c628 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <main+0xb8>
 800080c:	08010c4c 	.word	0x08010c4c
 8000810:	48001000 	.word	0x48001000
 8000814:	08010c80 	.word	0x08010c80
 8000818:	08012154 	.word	0x08012154
 800081c:	200007c8 	.word	0x200007c8
 8000820:	0801216c 	.word	0x0801216c
 8000824:	200007cc 	.word	0x200007cc
 8000828:	080120e8 	.word	0x080120e8
 800082c:	08000fc1 	.word	0x08000fc1
 8000830:	200007bc 	.word	0x200007bc
 8000834:	0801210c 	.word	0x0801210c
 8000838:	08001029 	.word	0x08001029
 800083c:	200007c0 	.word	0x200007c0
 8000840:	08012130 	.word	0x08012130
 8000844:	08001151 	.word	0x08001151
 8000848:	200007c4 	.word	0x200007c4

0800084c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b096      	sub	sp, #88	@ 0x58
 8000850:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000852:	f107 0314 	add.w	r3, r7, #20
 8000856:	2244      	movs	r2, #68	@ 0x44
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f00f f8e2 	bl	800fa24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000860:	463b      	mov	r3, r7
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800086e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000872:	f003 ff01 	bl	8004678 <HAL_PWREx_ControlVoltageScaling>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800087c:	f000 fccc 	bl	8001218 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000880:	f003 fedc 	bl	800463c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000884:	4b21      	ldr	r3, [pc, #132]	@ (800090c <SystemClock_Config+0xc0>)
 8000886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800088a:	4a20      	ldr	r2, [pc, #128]	@ (800090c <SystemClock_Config+0xc0>)
 800088c:	f023 0318 	bic.w	r3, r3, #24
 8000890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000894:	2314      	movs	r3, #20
 8000896:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000898:	2301      	movs	r3, #1
 800089a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800089c:	2301      	movs	r3, #1
 800089e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008a4:	2360      	movs	r3, #96	@ 0x60
 80008a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a8:	2302      	movs	r3, #2
 80008aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008ac:	2301      	movs	r3, #1
 80008ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008b0:	2301      	movs	r3, #1
 80008b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80008b4:	2328      	movs	r3, #40	@ 0x28
 80008b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008b8:	2307      	movs	r3, #7
 80008ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008bc:	2302      	movs	r3, #2
 80008be:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008c0:	2302      	movs	r3, #2
 80008c2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	4618      	mov	r0, r3
 80008ca:	f003 fff7 	bl	80048bc <HAL_RCC_OscConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008d4:	f000 fca0 	bl	8001218 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d8:	230f      	movs	r3, #15
 80008da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008dc:	2303      	movs	r3, #3
 80008de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ec:	463b      	mov	r3, r7
 80008ee:	2104      	movs	r1, #4
 80008f0:	4618      	mov	r0, r3
 80008f2:	f004 fbbf 	bl	8005074 <HAL_RCC_ClockConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008fc:	f000 fc8c 	bl	8001218 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000900:	f005 f8f8 	bl	8005af4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000904:	bf00      	nop
 8000906:	3758      	adds	r7, #88	@ 0x58
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40021000 	.word	0x40021000

08000910 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000914:	4b18      	ldr	r3, [pc, #96]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000916:	4a19      	ldr	r2, [pc, #100]	@ (800097c <MX_DFSDM1_Init+0x6c>)
 8000918:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800091a:	4b17      	ldr	r3, [pc, #92]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800091c:	2201      	movs	r2, #1
 800091e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000920:	4b15      	ldr	r3, [pc, #84]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000926:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000928:	2202      	movs	r2, #2
 800092a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800092e:	2200      	movs	r2, #0
 8000930:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000932:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000934:	2200      	movs	r2, #0
 8000936:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800093a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800093e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000940:	4b0d      	ldr	r3, [pc, #52]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000946:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000948:	2204      	movs	r2, #4
 800094a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800094c:	4b0a      	ldr	r3, [pc, #40]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000954:	2201      	movs	r2, #1
 8000956:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000958:	4b07      	ldr	r3, [pc, #28]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 800095a:	2200      	movs	r2, #0
 800095c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800095e:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000960:	2200      	movs	r2, #0
 8000962:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000964:	4804      	ldr	r0, [pc, #16]	@ (8000978 <MX_DFSDM1_Init+0x68>)
 8000966:	f002 ffcf 	bl	8003908 <HAL_DFSDM_ChannelInit>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000970:	f000 fc52 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000094 	.word	0x20000094
 800097c:	40016020 	.word	0x40016020

08000980 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000986:	4a1c      	ldr	r2, [pc, #112]	@ (80009f8 <MX_I2C2_Init+0x78>)
 8000988:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_I2C2_Init+0x74>)
 800098c:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000990:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000992:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_I2C2_Init+0x74>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_I2C2_Init+0x74>)
 800099a:	2201      	movs	r2, #1
 800099c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800099e:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009aa:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009b0:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80009bc:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009be:	f003 fbd7 	bl	8004170 <HAL_I2C_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80009c8:	f000 fc26 	bl	8001218 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009cc:	2100      	movs	r1, #0
 80009ce:	4809      	ldr	r0, [pc, #36]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009d0:	f003 fc69 	bl	80042a6 <HAL_I2CEx_ConfigAnalogFilter>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80009da:	f000 fc1d 	bl	8001218 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80009de:	2100      	movs	r1, #0
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_I2C2_Init+0x74>)
 80009e2:	f003 fcab 	bl	800433c <HAL_I2CEx_ConfigDigitalFilter>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80009ec:	f000 fc14 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	200000cc 	.word	0x200000cc
 80009f8:	40005800 	.word	0x40005800

080009fc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a02:	4a10      	ldr	r2, [pc, #64]	@ (8000a44 <MX_QUADSPI_Init+0x48>)
 8000a04:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a08:	2202      	movs	r2, #2
 8000a0a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a0e:	2204      	movs	r2, #4
 8000a10:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a14:	2210      	movs	r2, #16
 8000a16:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a1a:	2217      	movs	r2, #23
 8000a1c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a2a:	4805      	ldr	r0, [pc, #20]	@ (8000a40 <MX_QUADSPI_Init+0x44>)
 8000a2c:	f003 fe8a 	bl	8004744 <HAL_QSPI_Init>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000a36:	f000 fbef 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000120 	.word	0x20000120
 8000a44:	a0001000 	.word	0xa0001000

08000a48 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <MX_SPI3_Init+0x78>)
 8000a50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a5a:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a60:	4b16      	ldr	r3, [pc, #88]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a62:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000a66:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a68:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a74:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a7a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a94:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a96:	2207      	movs	r2, #7
 8000a98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000aa2:	2208      	movs	r2, #8
 8000aa4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000aa8:	f005 fa06 	bl	8005eb8 <HAL_SPI_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ab2:	f000 fbb1 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000164 	.word	0x20000164
 8000ac0:	40003c00 	.word	0x40003c00

08000ac4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000aca:	4a15      	ldr	r2, [pc, #84]	@ (8000b20 <MX_USART1_UART_Init+0x5c>)
 8000acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ace:	4b13      	ldr	r3, [pc, #76]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ad0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af4:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_USART1_UART_Init+0x58>)
 8000b08:	f006 ffc8 	bl	8007a9c <HAL_UART_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b12:	f000 fb81 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	200001c8 	.word	0x200001c8
 8000b20:	40013800 	.word	0x40013800

08000b24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b28:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b2a:	4a15      	ldr	r2, [pc, #84]	@ (8000b80 <MX_USART3_UART_Init+0x5c>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b60:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b66:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_USART3_UART_Init+0x58>)
 8000b68:	f006 ff98 	bl	8007a9c <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b72:	f000 fb51 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	20000250 	.word	0x20000250
 8000b80:	40004800 	.word	0x40004800

08000b84 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b90:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b92:	2206      	movs	r2, #6
 8000b94:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b96:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b98:	2202      	movs	r2, #2
 8000b9a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc8:	f003 fc04 	bl	80043d4 <HAL_PCD_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000bd2:	f000 fb21 	bl	8001218 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200002d8 	.word	0x200002d8

08000be0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bf6:	4bbd      	ldr	r3, [pc, #756]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	4abc      	ldr	r2, [pc, #752]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000bfc:	f043 0310 	orr.w	r3, r3, #16
 8000c00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c02:	4bba      	ldr	r3, [pc, #744]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c06:	f003 0310 	and.w	r3, r3, #16
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0e:	4bb7      	ldr	r3, [pc, #732]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c12:	4ab6      	ldr	r2, [pc, #728]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c14:	f043 0304 	orr.w	r3, r3, #4
 8000c18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c1a:	4bb4      	ldr	r3, [pc, #720]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1e:	f003 0304 	and.w	r3, r3, #4
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	4bb1      	ldr	r3, [pc, #708]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c2a:	4ab0      	ldr	r2, [pc, #704]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c32:	4bae      	ldr	r3, [pc, #696]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	60bb      	str	r3, [r7, #8]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3e:	4bab      	ldr	r3, [pc, #684]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c42:	4aaa      	ldr	r2, [pc, #680]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c4a:	4ba8      	ldr	r3, [pc, #672]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c56:	4ba5      	ldr	r3, [pc, #660]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5a:	4aa4      	ldr	r2, [pc, #656]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c62:	4ba2      	ldr	r3, [pc, #648]	@ (8000eec <MX_GPIO_Init+0x30c>)
 8000c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c66:	f003 0308 	and.w	r3, r3, #8
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000c74:	489e      	ldr	r0, [pc, #632]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000c76:	f003 fa4b 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000c80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c84:	f003 fa44 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000c8e:	4899      	ldr	r0, [pc, #612]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000c90:	f003 fa3e 	bl	8004110 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000c9a:	4897      	ldr	r0, [pc, #604]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000c9c:	f003 fa38 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ca6:	4894      	ldr	r0, [pc, #592]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000ca8:	f003 fa32 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000cb2:	4892      	ldr	r0, [pc, #584]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000cb4:	f003 fa2c 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000cb8:	2201      	movs	r2, #1
 8000cba:	2120      	movs	r1, #32
 8000cbc:	488d      	ldr	r0, [pc, #564]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000cbe:	f003 fa27 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	488a      	ldr	r0, [pc, #552]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000cc8:	f003 fa22 	bl	8004110 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000ccc:	f240 1315 	movw	r3, #277	@ 0x115
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4882      	ldr	r0, [pc, #520]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000ce6:	f002 ff5d 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000cea:	236a      	movs	r3, #106	@ 0x6a
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cf8:	f107 0314 	add.w	r3, r7, #20
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	487c      	ldr	r0, [pc, #496]	@ (8000ef0 <MX_GPIO_Init+0x310>)
 8000d00:	f002 ff50 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000d04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d0a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4878      	ldr	r0, [pc, #480]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000d1c:	f002 ff42 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000d20:	233f      	movs	r3, #63	@ 0x3f
 8000d22:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d24:	230b      	movs	r3, #11
 8000d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	4619      	mov	r1, r3
 8000d32:	4872      	ldr	r0, [pc, #456]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000d34:	f002 ff36 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d44:	2303      	movs	r3, #3
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d48:	2308      	movs	r3, #8
 8000d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d56:	f002 ff25 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000d5a:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000d5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d64:	2300      	movs	r3, #0
 8000d66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	4619      	mov	r1, r3
 8000d72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d76:	f002 ff15 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2300      	movs	r3, #0
 8000d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d98:	f002 ff04 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000d9c:	2310      	movs	r3, #16
 8000d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000da0:	230b      	movs	r3, #11
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db2:	f002 fef7 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000db6:	23e0      	movs	r3, #224	@ 0xe0
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dc6:	2305      	movs	r3, #5
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd4:	f002 fee6 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ddc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000de0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4619      	mov	r1, r3
 8000dec:	4841      	ldr	r0, [pc, #260]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000dee:	f002 fed9 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000df2:	2302      	movs	r3, #2
 8000df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000df6:	230b      	movs	r3, #11
 8000df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	483b      	ldr	r0, [pc, #236]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000e06:	f002 fecd 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000e0a:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000e0e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2301      	movs	r3, #1
 8000e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	4834      	ldr	r0, [pc, #208]	@ (8000ef4 <MX_GPIO_Init+0x314>)
 8000e24:	f002 febe 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000e28:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000e2c:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e2e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	482e      	ldr	r0, [pc, #184]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000e40:	f002 feb0 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000e44:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4826      	ldr	r0, [pc, #152]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000e5e:	f002 fea1 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000e62:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4820      	ldr	r0, [pc, #128]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000e7c:	f002 fe92 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000e80:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e86:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4819      	ldr	r0, [pc, #100]	@ (8000efc <MX_GPIO_Init+0x31c>)
 8000e98:	f002 fe84 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000eac:	2305      	movs	r3, #5
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4810      	ldr	r0, [pc, #64]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000eb8:	f002 fe74 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000ebc:	2378      	movs	r3, #120	@ 0x78
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ecc:	2307      	movs	r3, #7
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4808      	ldr	r0, [pc, #32]	@ (8000ef8 <MX_GPIO_Init+0x318>)
 8000ed8:	f002 fe64 	bl	8003ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000edc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee2:	2312      	movs	r3, #18
 8000ee4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e00a      	b.n	8000f00 <MX_GPIO_Init+0x320>
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	48001000 	.word	0x48001000
 8000ef4:	48000400 	.word	0x48000400
 8000ef8:	48000c00 	.word	0x48000c00
 8000efc:	48000800 	.word	0x48000800
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f02:	2303      	movs	r3, #3
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f06:	2304      	movs	r3, #4
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	480f      	ldr	r0, [pc, #60]	@ (8000f50 <MX_GPIO_Init+0x370>)
 8000f12:	f002 fe47 	bl	8003ba4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2105      	movs	r1, #5
 8000f1a:	2007      	movs	r0, #7
 8000f1c:	f002 fcbc 	bl	8003898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f20:	2007      	movs	r0, #7
 8000f22:	f002 fcd5 	bl	80038d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2105      	movs	r1, #5
 8000f2a:	2017      	movs	r0, #23
 8000f2c:	f002 fcb4 	bl	8003898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f30:	2017      	movs	r0, #23
 8000f32:	f002 fccd 	bl	80038d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f36:	2200      	movs	r2, #0
 8000f38:	2105      	movs	r1, #5
 8000f3a:	2028      	movs	r0, #40	@ 0x28
 8000f3c:	f002 fcac 	bl	8003898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f40:	2028      	movs	r0, #40	@ 0x28
 8000f42:	f002 fcc5 	bl	80038d0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f46:	bf00      	nop
 8000f48:	3728      	adds	r7, #40	@ 0x28
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	48000400 	.word	0x48000400

08000f54 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]
 8000f64:	e009      	b.n	8000f7a <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	1c5a      	adds	r2, r3, #1
 8000f6a:	60ba      	str	r2, [r7, #8]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fb48 	bl	8000604 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	3301      	adds	r3, #1
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbf1      	blt.n	8000f66 <_write+0x12>
	}
	return len;
 8000f82:	687b      	ldr	r3, [r7, #4]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000f90:	4802      	ldr	r0, [pc, #8]	@ (8000f9c <SPI3_IRQHandler+0x10>)
 8000f92:	f005 fd8f 	bl	8006ab4 <HAL_SPI_IRQHandler>
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000c1c 	.word	0x20000c1c

08000fa0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000faa:	88fb      	ldrh	r3, [r7, #6]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d102      	bne.n	8000fb6 <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 8000fb0:	f002 fa70 	bl	8003494 <SPI_WIFI_ISR>
      break;
 8000fb4:	e000      	b.n	8000fb8 <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8000fb6:	bf00      	nop
    }
  }
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8000fc8:	4812      	ldr	r0, [pc, #72]	@ (8001014 <StartWifiTask+0x54>)
 8000fca:	f00e fbff 	bl	800f7cc <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 8000fce:	4b12      	ldr	r3, [pc, #72]	@ (8001018 <StartWifiTask+0x58>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d117      	bne.n	8001008 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8000fd8:	4810      	ldr	r0, [pc, #64]	@ (800101c <StartWifiTask+0x5c>)
 8000fda:	f00e fbf7 	bl	800f7cc <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 8000fde:	f7ff fb71 	bl	80006c4 <wifi_connect>
 8000fe2:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d106      	bne.n	8000ff8 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 8000fea:	480d      	ldr	r0, [pc, #52]	@ (8001020 <StartWifiTask+0x60>)
 8000fec:	f00e fbee 	bl	800f7cc <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <StartWifiTask+0x58>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
 8000ff6:	e7ea      	b.n	8000fce <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 8000ff8:	480a      	ldr	r0, [pc, #40]	@ (8001024 <StartWifiTask+0x64>)
 8000ffa:	f00e fbe7 	bl	800f7cc <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 8000ffe:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001002:	f00b fbc9 	bl	800c798 <osDelay>
 8001006:	e7e2      	b.n	8000fce <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 8001008:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800100c:	f00b fbc4 	bl	800c798 <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 8001010:	e7dd      	b.n	8000fce <StartWifiTask+0xe>
 8001012:	bf00      	nop
 8001014:	08010cb8 	.word	0x08010cb8
 8001018:	200007d0 	.word	0x200007d0
 800101c:	08010cd8 	.word	0x08010cd8
 8001020:	08010d00 	.word	0x08010d00
 8001024:	08010d1c 	.word	0x08010d1c

08001028 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b0c6      	sub	sp, #280	@ 0x118
 800102c:	af00      	add	r7, sp, #0
 800102e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001032:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001036:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 8001038:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 8001042:	4839      	ldr	r0, [pc, #228]	@ (8001128 <MQTT_TaskFun+0x100>)
 8001044:	f00e fbc2 	bl	800f7cc <puts>

  /* Infinite loop */
	for(;;)
	  {
		  // 1. ESPERAR A WIFI
		  while (WIFI_IS_CONNECTED == 0) {
 8001048:	e003      	b.n	8001052 <MQTT_TaskFun+0x2a>
			osDelay(pdMS_TO_TICKS(500));
 800104a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800104e:	f00b fba3 	bl	800c798 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 8001052:	4b36      	ldr	r3, [pc, #216]	@ (800112c <MQTT_TaskFun+0x104>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	2b00      	cmp	r3, #0
 800105a:	d0f6      	beq.n	800104a <MQTT_TaskFun+0x22>
		  }

		  // 2. CONECTAR AL BROKER
		  LOG(("[MQTT] Conectando al Broker...\r\n"));
 800105c:	4834      	ldr	r0, [pc, #208]	@ (8001130 <MQTT_TaskFun+0x108>)
 800105e:	f00e fbb5 	bl	800f7cc <puts>

		  // Llamada original. Devuelve TransportStatus_t
		  xTransportStatus = prvConnectToServer(&xNetworkContext);
 8001062:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f8dc 	bl	8001224 <prvConnectToServer>
 800106c:	4603      	mov	r3, r0
 800106e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

		  if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 8001072:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001076:	2b01      	cmp	r3, #1
 8001078:	d007      	beq.n	800108a <MQTT_TaskFun+0x62>
			// NOTA: Si prvConnectToServer falla, el codigo original tiene un osDelay de 10s dentro
			// así que tardará en volver aquí.
			LOG(("[MQTT] Error TCP. Reintentando...\r\n"));
 800107a:	482e      	ldr	r0, [pc, #184]	@ (8001134 <MQTT_TaskFun+0x10c>)
 800107c:	f00e fba6 	bl	800f7cc <puts>
			osDelay(pdMS_TO_TICKS(2000));
 8001080:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001084:	f00b fb88 	bl	800c798 <osDelay>
			continue;
 8001088:	e04c      	b.n	8001124 <MQTT_TaskFun+0xfc>

		  // 3. CONECTAR CAPA MQTT
		  // ATENCION: Esta funcion devuelve VOID en la librería original.
		  // Si falla internamente, ejecuta configASSERT() y resetea la placa.
		  // Es el comportamiento esperado del codigo del profesor.
		  prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 800108a:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 800108e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f000 f911 	bl	80012bc <prvCreateMQTTConnectionWithBroker>

		  // Si llegamos aquí, asumimos que estamos conectados
		  LOG(("[MQTT] Loop de transmision activo.\r\n"));
 800109a:	4827      	ldr	r0, [pc, #156]	@ (8001138 <MQTT_TaskFun+0x110>)
 800109c:	f00e fb96 	bl	800f7cc <puts>
		  NET_MQTT_OK = 1;
 80010a0:	4b26      	ldr	r3, [pc, #152]	@ (800113c <MQTT_TaskFun+0x114>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	701a      	strb	r2, [r3, #0]

		  // 4. BUCLE DE TRANSMISIÓN
		  while (WIFI_IS_CONNECTED == 1)
 80010a6:	e02e      	b.n	8001106 <MQTT_TaskFun+0xde>
		  {
			qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 80010a8:	4b25      	ldr	r3, [pc, #148]	@ (8001140 <MQTT_TaskFun+0x118>)
 80010aa:	6818      	ldr	r0, [r3, #0]
 80010ac:	f107 0108 	add.w	r1, r7, #8
 80010b0:	2364      	movs	r3, #100	@ 0x64
 80010b2:	2200      	movs	r2, #0
 80010b4:	f00b fc5e 	bl	800c974 <osMessageQueueGet>
 80010b8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

			if (qStatus == osOK)
 80010bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d110      	bne.n	80010e6 <MQTT_TaskFun+0xbe>
			{
			  LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 80010c4:	f107 0308 	add.w	r3, r7, #8
 80010c8:	4619      	mov	r1, r3
 80010ca:	481e      	ldr	r0, [pc, #120]	@ (8001144 <MQTT_TaskFun+0x11c>)
 80010cc:	f00e fb16 	bl	800f6fc <iprintf>
			  prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	f103 0220 	add.w	r2, r3, #32
 80010d8:	f107 0108 	add.w	r1, r7, #8
 80010dc:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 f96b 	bl	80013bc <prvMQTTPublishToTopic>
			}

			// KeepAlive
			MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 80010e6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80010ea:	4618      	mov	r0, r3
 80010ec:	f009 faa4 	bl	800a638 <MQTT_ProcessLoop>
 80010f0:	4603      	mov	r3, r0
 80010f2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

			if (xStat != MQTTSuccess)
 80010f6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <MQTT_TaskFun+0xde>
			{
				 LOG(("[MQTT] Error KeepAlive. Desconectando...\r\n"));
 80010fe:	4812      	ldr	r0, [pc, #72]	@ (8001148 <MQTT_TaskFun+0x120>)
 8001100:	f00e fb64 	bl	800f7cc <puts>
				 break;
 8001104:	e004      	b.n	8001110 <MQTT_TaskFun+0xe8>
		  while (WIFI_IS_CONNECTED == 1)
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MQTT_TaskFun+0x104>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2b01      	cmp	r3, #1
 800110e:	d0cb      	beq.n	80010a8 <MQTT_TaskFun+0x80>
			}
		  }

		  // 5. LIMPIEZA
		  NET_MQTT_OK = 0;
 8001110:	4b0a      	ldr	r3, [pc, #40]	@ (800113c <MQTT_TaskFun+0x114>)
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]
		  LOG(("[MQTT] Reiniciando ciclo de conexion...\r\n"));
 8001116:	480d      	ldr	r0, [pc, #52]	@ (800114c <MQTT_TaskFun+0x124>)
 8001118:	f00e fb58 	bl	800f7cc <puts>
		  osDelay(pdMS_TO_TICKS(1000));
 800111c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001120:	f00b fb3a 	bl	800c798 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 8001124:	e795      	b.n	8001052 <MQTT_TaskFun+0x2a>
 8001126:	bf00      	nop
 8001128:	08010d50 	.word	0x08010d50
 800112c:	200007d0 	.word	0x200007d0
 8001130:	08010d70 	.word	0x08010d70
 8001134:	08010d90 	.word	0x08010d90
 8001138:	08010db4 	.word	0x08010db4
 800113c:	200007d1 	.word	0x200007d1
 8001140:	200007c8 	.word	0x200007c8
 8001144:	08010dd8 	.word	0x08010dd8
 8001148:	08010df8 	.word	0x08010df8
 800114c:	08010e24 	.word	0x08010e24

08001150 <StartTestGenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTestGenTask */
void StartTestGenTask(void *argument)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b0ac      	sub	sp, #176	@ 0xb0
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTestGenTask */

	// Variables locales
	int contador_test = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	MqttMsg_t msg_test;

	LOG(("--- [TEST GEN] Tarea Productora Iniciada ---\r\n"));
 800115e:	481e      	ldr	r0, [pc, #120]	@ (80011d8 <StartTestGenTask+0x88>)
 8001160:	f00e fb34 	bl	800f7cc <puts>
  /* Infinite loop */
  for(;;)
  {
      // CONDICIÓN DE GUARDA:
      // Solo generamos datos si el túnel MQTT (Capa de Aplicación) está levantado.
      if (NET_MQTT_OK == 1)
 8001164:	4b1d      	ldr	r3, [pc, #116]	@ (80011dc <StartTestGenTask+0x8c>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b01      	cmp	r3, #1
 800116c:	d129      	bne.n	80011c2 <StartTestGenTask+0x72>
      {
          // 1. Crear Payload (Simulación de sensor)
          // Usamos el topic que definiste en tu código C para pruebas
          sprintf(msg_test.topic, pcTempTopic);
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	491b      	ldr	r1, [pc, #108]	@ (80011e0 <StartTestGenTask+0x90>)
 8001174:	4618      	mov	r0, r3
 8001176:	f00e fb31 	bl	800f7dc <siprintf>
          sprintf(msg_test.payload, "{\"id\": %d, \"val\": 25.5, \"status\": \"RUN\"}", contador_test++);
 800117a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001184:	f107 020c 	add.w	r2, r7, #12
 8001188:	f102 0020 	add.w	r0, r2, #32
 800118c:	461a      	mov	r2, r3
 800118e:	4915      	ldr	r1, [pc, #84]	@ (80011e4 <StartTestGenTask+0x94>)
 8001190:	f00e fb24 	bl	800f7dc <siprintf>

          // 2. Inyectar en la Cola (Timeout 100ms)
          // Si la cola está llena, osMessageQueuePut devuelve error y no bloqueamos indefinidamente
          if (osMessageQueuePut(qMqttTxHandle, &msg_test, 0, pdMS_TO_TICKS(100)) == osOK)
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <StartTestGenTask+0x98>)
 8001196:	6818      	ldr	r0, [r3, #0]
 8001198:	f107 010c 	add.w	r1, r7, #12
 800119c:	2364      	movs	r3, #100	@ 0x64
 800119e:	2200      	movs	r2, #0
 80011a0:	f00b fb88 	bl	800c8b4 <osMessageQueuePut>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d107      	bne.n	80011ba <StartTestGenTask+0x6a>
          {
              LOG(("[TEST GEN] Dato %d encolado.\r\n", contador_test-1));
 80011aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80011ae:	3b01      	subs	r3, #1
 80011b0:	4619      	mov	r1, r3
 80011b2:	480e      	ldr	r0, [pc, #56]	@ (80011ec <StartTestGenTask+0x9c>)
 80011b4:	f00e faa2 	bl	800f6fc <iprintf>
 80011b8:	e008      	b.n	80011cc <StartTestGenTask+0x7c>
          }
          else
          {
              LOG(("[TEST GEN] WARN: Cola llena. El consumidor va lento.\r\n"));
 80011ba:	480d      	ldr	r0, [pc, #52]	@ (80011f0 <StartTestGenTask+0xa0>)
 80011bc:	f00e fb06 	bl	800f7cc <puts>
 80011c0:	e004      	b.n	80011cc <StartTestGenTask+0x7c>
          }
      }
      else
      {
          // Si no hay conexión, esperamos un poco antes de volver a comprobar
          osDelay(pdMS_TO_TICKS(1000));
 80011c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011c6:	f00b fae7 	bl	800c798 <osDelay>
          continue;
 80011ca:	e003      	b.n	80011d4 <StartTestGenTask+0x84>
      }

      // FRECUENCIA DE MUESTREO:
      // Generamos un dato cada 5 segundos
      osDelay(pdMS_TO_TICKS(5000));
 80011cc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011d0:	f00b fae2 	bl	800c798 <osDelay>
      if (NET_MQTT_OK == 1)
 80011d4:	e7c6      	b.n	8001164 <StartTestGenTask+0x14>
 80011d6:	bf00      	nop
 80011d8:	08010e50 	.word	0x08010e50
 80011dc:	200007d1 	.word	0x200007d1
 80011e0:	08010e80 	.word	0x08010e80
 80011e4:	08010e84 	.word	0x08010e84
 80011e8:	200007c8 	.word	0x200007c8
 80011ec:	08010eb0 	.word	0x08010eb0
 80011f0:	08010ed0 	.word	0x08010ed0

080011f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d101      	bne.n	800120a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001206:	f002 fa27 	bl	8003658 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40001000 	.word	0x40001000

08001218 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800121c:	b672      	cpsid	i
}
 800121e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <Error_Handler+0x8>

08001224 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af02      	add	r7, sp, #8
 800122a:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 800122c:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <prvConnectToServer+0x84>)
 800122e:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8001230:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001234:	491d      	ldr	r1, [pc, #116]	@ (80012ac <prvConnectToServer+0x88>)
 8001236:	481e      	ldr	r0, [pc, #120]	@ (80012b0 <prvConnectToServer+0x8c>)
 8001238:	f00e fa60 	bl	800f6fc <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	2200      	movs	r2, #0
 8001242:	9201      	str	r2, [sp, #4]
 8001244:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001248:	9200      	str	r2, [sp, #0]
 800124a:	4a1a      	ldr	r2, [pc, #104]	@ (80012b4 <prvConnectToServer+0x90>)
 800124c:	2100      	movs	r1, #0
 800124e:	2000      	movs	r0, #0
 8001250:	f002 f9b0 	bl	80035b4 <WIFI_OpenClientConnection>
 8001254:	4603      	mov	r3, r0
 8001256:	73bb      	strb	r3, [r7, #14]
        if((ret != WIFI_STATUS_OK) && (ret != 1)) {
 8001258:	7bbb      	ldrb	r3, [r7, #14]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00c      	beq.n	8001278 <prvConnectToServer+0x54>
 800125e:	7bbb      	ldrb	r3, [r7, #14]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d009      	beq.n	8001278 <prvConnectToServer+0x54>
            LOG(("Error in opening MQTT connection: %d\n",ret));
 8001264:	7bbb      	ldrb	r3, [r7, #14]
 8001266:	4619      	mov	r1, r3
 8001268:	4813      	ldr	r0, [pc, #76]	@ (80012b8 <prvConnectToServer+0x94>)
 800126a:	f00e fa47 	bl	800f6fc <iprintf>
            osDelay(pdMS_TO_TICKS(10000));
 800126e:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001272:	f00b fa91 	bl	800c798 <osDelay>
 8001276:	e00f      	b.n	8001298 <prvConnectToServer+0x74>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2201      	movs	r2, #1
 8001282:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3302      	adds	r3, #2
 8001288:	68ba      	ldr	r2, [r7, #8]
 800128a:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001292:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 8001294:	2301      	movs	r3, #1
 8001296:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d1c8      	bne.n	8001230 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 800129e:	2301      	movs	r3, #1
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	31b22436 	.word	0x31b22436
 80012ac:	08010f0c 	.word	0x08010f0c
 80012b0:	08010f20 	.word	0x08010f20
 80012b4:	08010f44 	.word	0x08010f44
 80012b8:	08010f4c 	.word	0x08010f4c

080012bc <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b094      	sub	sp, #80	@ 0x50
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult;
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;
    HAL_Delay(50);
 80012c6:	2032      	movs	r0, #50	@ 0x32
 80012c8:	f002 f9e6 	bl	8003698 <HAL_Delay>

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	7818      	ldrb	r0, [r3, #0]
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	2101      	movs	r1, #1
 80012d8:	f00b f918 	bl	800c50c <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 80012dc:	f107 010c 	add.w	r1, r7, #12
 80012e0:	4b30      	ldr	r3, [pc, #192]	@ (80013a4 <prvCreateMQTTConnectionWithBroker+0xe8>)
 80012e2:	9300      	str	r3, [sp, #0]
 80012e4:	4b30      	ldr	r3, [pc, #192]	@ (80013a8 <prvCreateMQTTConnectionWithBroker+0xec>)
 80012e6:	4a31      	ldr	r2, [pc, #196]	@ (80013ac <prvCreateMQTTConnectionWithBroker+0xf0>)
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f008 ff89 	bl	800a200 <MQTT_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 80012f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00b      	beq.n	8001314 <prvCreateMQTTConnectionWithBroker+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80012fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001300:	f383 8811 	msr	BASEPRI, r3
 8001304:	f3bf 8f6f 	isb	sy
 8001308:	f3bf 8f4f 	dsb	sy
 800130c:	643b      	str	r3, [r7, #64]	@ 0x40
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800130e:	bf00      	nop
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <prvCreateMQTTConnectionWithBroker+0x54>
    LOG(("MQTT initialized\n"));
 8001314:	4826      	ldr	r0, [pc, #152]	@ (80013b0 <prvCreateMQTTConnectionWithBroker+0xf4>)
 8001316:	f00e fa59 	bl	800f7cc <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 800131a:	f107 0320 	add.w	r3, r7, #32
 800131e:	221c      	movs	r2, #28
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f00e fb7e 	bl	800fa24 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001328:	2301      	movs	r3, #1
 800132a:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 800132e:	4b21      	ldr	r3, [pc, #132]	@ (80013b4 <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001332:	2317      	movs	r3, #23
 8001334:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001336:	2300      	movs	r3, #0
 8001338:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 800133a:	2000      	movs	r0, #0
 800133c:	f7fe ff48 	bl	80001d0 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29b      	uxth	r3, r3
 8001344:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 8001346:	2300      	movs	r3, #0
 8001348:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 800134a:	2000      	movs	r0, #0
 800134c:	f7fe ff40 	bl	80001d0 <strlen>
 8001350:	4603      	mov	r3, r0
 8001352:	b29b      	uxth	r3, r3
 8001354:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;;
 8001356:	233c      	movs	r3, #60	@ 0x3c
 8001358:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 800135a:	f107 0120 	add.w	r1, r7, #32
 800135e:	f107 031f 	add.w	r3, r7, #31
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001368:	2200      	movs	r2, #0
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f008 ff9d 	bl	800a2aa <MQTT_Connect>
 8001370:	4603      	mov	r3, r0
 8001372:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            1000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001376:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00b      	beq.n	8001396 <prvCreateMQTTConnectionWithBroker+0xda>
	__asm volatile
 800137e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001382:	f383 8811 	msr	BASEPRI, r3
 8001386:	f3bf 8f6f 	isb	sy
 800138a:	f3bf 8f4f 	dsb	sy
 800138e:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	e7fd      	b.n	8001392 <prvCreateMQTTConnectionWithBroker+0xd6>
    LOG(("MQTT connected to broker\n"));
 8001396:	4808      	ldr	r0, [pc, #32]	@ (80013b8 <prvCreateMQTTConnectionWithBroker+0xfc>)
 8001398:	f00e fa18 	bl	800f7cc <puts>

}
 800139c:	bf00      	nop
 800139e:	3748      	adds	r7, #72	@ 0x48
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000004 	.word	0x20000004
 80013a8:	08001549 	.word	0x08001549
 80013ac:	08001519 	.word	0x08001519
 80013b0:	08010f74 	.word	0x08010f74
 80013b4:	08010f88 	.word	0x08010f88
 80013b8:	08010fa0 	.word	0x08010fa0

080013bc <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	@ 0x28
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 80013c8:	f107 0310 	add.w	r3, r7, #16
 80013cc:	2214      	movs	r2, #20
 80013ce:	2100      	movs	r1, #0
 80013d0:	4618      	mov	r0, r3
 80013d2:	f00e fb27 	bl	800fa24 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 80013da:	2300      	movs	r3, #0
 80013dc:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 80013e2:	68b8      	ldr	r0, [r7, #8]
 80013e4:	f7fe fef4 	bl	80001d0 <strlen>
 80013e8:	4603      	mov	r3, r0
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7fe feec 	bl	80001d0 <strlen>
 80013f8:	4603      	mov	r3, r0
 80013fa:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 80013fc:	f107 0310 	add.w	r3, r7, #16
 8001400:	2200      	movs	r2, #0
 8001402:	4619      	mov	r1, r3
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f009 f808 	bl	800a41a <MQTT_Publish>
 800140a:	4603      	mov	r3, r0
 800140c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8001410:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001414:	2b00      	cmp	r3, #0
 8001416:	d104      	bne.n	8001422 <prvMQTTPublishToTopic+0x66>
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	68b9      	ldr	r1, [r7, #8]
 800141c:	4803      	ldr	r0, [pc, #12]	@ (800142c <prvMQTTPublishToTopic+0x70>)
 800141e:	f00e f96d 	bl	800f6fc <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	@ 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	08010fbc 	.word	0x08010fbc

08001430 <prvMQTTProcessIncomingPublish>:

    } while( xFailedSubscribeToTopic == true  );
}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b0c2      	sub	sp, #264	@ 0x108
 8001434:	af00      	add	r7, sp, #0
 8001436:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800143a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800143e:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8001440:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001444:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68d9      	ldr	r1, [r3, #12]
 800144c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001450:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	2b7f      	cmp	r3, #127	@ 0x7f
 800145a:	bf28      	it	cs
 800145c:	237f      	movcs	r3, #127	@ 0x7f
 800145e:	461a      	mov	r2, r3
 8001460:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001464:	4618      	mov	r0, r3
 8001466:	f00e fc3c 	bl	800fce2 <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 800146a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800146e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800147a:	4293      	cmp	r3, r2
 800147c:	bf28      	it	cs
 800147e:	4613      	movcs	r3, r2
 8001480:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8001484:	443b      	add	r3, r7
 8001486:	2200      	movs	r2, #0
 8001488:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 800148c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001490:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6859      	ldr	r1, [r3, #4]
 8001498:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800149c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	891b      	ldrh	r3, [r3, #8]
 80014a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80014a6:	bf28      	it	cs
 80014a8:	237f      	movcs	r3, #127	@ 0x7f
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	f107 0308 	add.w	r3, r7, #8
 80014b2:	4618      	mov	r0, r3
 80014b4:	f00e fc15 	bl	800fce2 <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 80014b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	891b      	ldrh	r3, [r3, #8]
 80014c4:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80014c8:	4293      	cmp	r3, r2
 80014ca:	bf28      	it	cs
 80014cc:	4613      	movcs	r3, r2
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	461a      	mov	r2, r3
 80014d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014d6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014da:	2100      	movs	r1, #0
 80014dc:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 80014de:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80014e2:	f107 0308 	add.w	r3, r7, #8
 80014e6:	4619      	mov	r1, r3
 80014e8:	480a      	ldr	r0, [pc, #40]	@ (8001514 <prvMQTTProcessIncomingPublish+0xe4>)
 80014ea:	f00e f907 	bl	800f6fc <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 80014ee:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 80014f2:	2b31      	cmp	r3, #49	@ 0x31
 80014f4:	d102      	bne.n	80014fc <prvMQTTProcessIncomingPublish+0xcc>
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff f858 	bl	80005ac <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 80014fc:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001500:	2b30      	cmp	r3, #48	@ 0x30
 8001502:	d102      	bne.n	800150a <prvMQTTProcessIncomingPublish+0xda>
 8001504:	2000      	movs	r0, #0
 8001506:	f7ff f867 	bl	80005d8 <BSP_LED_Off>

}
 800150a:	bf00      	nop
 800150c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	0801102c 	.word	0x0801102c

08001518 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8001522:	2300      	movs	r3, #0
 8001524:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 8001526:	f00c fc33 	bl	800dd90 <xTaskGetTickCount>
 800152a:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001530:	4b04      	ldr	r3, [pc, #16]	@ (8001544 <prvGetTimeMs+0x2c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 800153a:	683b      	ldr	r3, [r7, #0]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000bc0 	.word	0x20000bc0

08001548 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800155c:	2b30      	cmp	r3, #48	@ 0x30
 800155e:	d104      	bne.n	800156a <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff63 	bl	8001430 <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <HAL_MspInit+0x4c>)
 800157c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157e:	4a10      	ldr	r2, [pc, #64]	@ (80015c0 <HAL_MspInit+0x4c>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6613      	str	r3, [r2, #96]	@ 0x60
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <HAL_MspInit+0x4c>)
 8001588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <HAL_MspInit+0x4c>)
 8001594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001596:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <HAL_MspInit+0x4c>)
 8001598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800159c:	6593      	str	r3, [r2, #88]	@ 0x58
 800159e:	4b08      	ldr	r3, [pc, #32]	@ (80015c0 <HAL_MspInit+0x4c>)
 80015a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	210f      	movs	r1, #15
 80015ae:	f06f 0001 	mvn.w	r0, #1
 80015b2:	f002 f971 	bl	8003898 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40021000 	.word	0x40021000

080015c4 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b0ac      	sub	sp, #176	@ 0xb0
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2288      	movs	r2, #136	@ 0x88
 80015e2:	2100      	movs	r1, #0
 80015e4:	4618      	mov	r0, r3
 80015e6:	f00e fa1d 	bl	800fa24 <memset>
  if(DFSDM1_Init == 0)
 80015ea:	4b25      	ldr	r3, [pc, #148]	@ (8001680 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d142      	bne.n	8001678 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80015f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80015f8:	2300      	movs	r3, #0
 80015fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4618      	mov	r0, r3
 8001604:	f003 ff8c 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800160e:	f7ff fe03 	bl	8001218 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001612:	4b1c      	ldr	r3, [pc, #112]	@ (8001684 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001616:	4a1b      	ldr	r2, [pc, #108]	@ (8001684 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001618:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800161c:	6613      	str	r3, [r2, #96]	@ 0x60
 800161e:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001622:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800162a:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162e:	4a15      	ldr	r2, [pc, #84]	@ (8001684 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001630:	f043 0310 	orr.w	r3, r3, #16
 8001634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001636:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	f003 0310 	and.w	r3, r3, #16
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001642:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001646:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164a:	2302      	movs	r3, #2
 800164c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800165c:	2306      	movs	r3, #6
 800165e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001662:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001666:	4619      	mov	r1, r3
 8001668:	4807      	ldr	r0, [pc, #28]	@ (8001688 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800166a:	f002 fa9b 	bl	8003ba4 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800166e:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	3301      	adds	r3, #1
 8001674:	4a02      	ldr	r2, [pc, #8]	@ (8001680 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001676:	6013      	str	r3, [r2, #0]
  }

}
 8001678:	bf00      	nop
 800167a:	37b0      	adds	r7, #176	@ 0xb0
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	20000bc4 	.word	0x20000bc4
 8001684:	40021000 	.word	0x40021000
 8001688:	48001000 	.word	0x48001000

0800168c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b0ac      	sub	sp, #176	@ 0xb0
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001694:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2288      	movs	r2, #136	@ 0x88
 80016aa:	2100      	movs	r1, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	f00e f9b9 	bl	800fa24 <memset>
  if(hi2c->Instance==I2C2)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a21      	ldr	r2, [pc, #132]	@ (800173c <HAL_I2C_MspInit+0xb0>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d13b      	bne.n	8001734 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80016bc:	2380      	movs	r3, #128	@ 0x80
 80016be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80016c0:	2300      	movs	r3, #0
 80016c2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	4618      	mov	r0, r3
 80016ca:	f003 ff29 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80016d4:	f7ff fda0 	bl	8001218 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d8:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <HAL_I2C_MspInit+0xb4>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016dc:	4a18      	ldr	r2, [pc, #96]	@ (8001740 <HAL_I2C_MspInit+0xb4>)
 80016de:	f043 0302 	orr.w	r3, r3, #2
 80016e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e4:	4b16      	ldr	r3, [pc, #88]	@ (8001740 <HAL_I2C_MspInit+0xb4>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	613b      	str	r3, [r7, #16]
 80016ee:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80016f0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80016f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f8:	2312      	movs	r3, #18
 80016fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016fe:	2301      	movs	r3, #1
 8001700:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001704:	2303      	movs	r3, #3
 8001706:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800170a:	2304      	movs	r3, #4
 800170c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001710:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001714:	4619      	mov	r1, r3
 8001716:	480b      	ldr	r0, [pc, #44]	@ (8001744 <HAL_I2C_MspInit+0xb8>)
 8001718:	f002 fa44 	bl	8003ba4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800171c:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <HAL_I2C_MspInit+0xb4>)
 800171e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001720:	4a07      	ldr	r2, [pc, #28]	@ (8001740 <HAL_I2C_MspInit+0xb4>)
 8001722:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001726:	6593      	str	r3, [r2, #88]	@ 0x58
 8001728:	4b05      	ldr	r3, [pc, #20]	@ (8001740 <HAL_I2C_MspInit+0xb4>)
 800172a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001734:	bf00      	nop
 8001736:	37b0      	adds	r7, #176	@ 0xb0
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40005800 	.word	0x40005800
 8001740:	40021000 	.word	0x40021000
 8001744:	48000400 	.word	0x48000400

08001748 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08a      	sub	sp, #40	@ 0x28
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a17      	ldr	r2, [pc, #92]	@ (80017c4 <HAL_QSPI_MspInit+0x7c>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d128      	bne.n	80017bc <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800176a:	4b17      	ldr	r3, [pc, #92]	@ (80017c8 <HAL_QSPI_MspInit+0x80>)
 800176c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800176e:	4a16      	ldr	r2, [pc, #88]	@ (80017c8 <HAL_QSPI_MspInit+0x80>)
 8001770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001774:	6513      	str	r3, [r2, #80]	@ 0x50
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <HAL_QSPI_MspInit+0x80>)
 8001778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800177a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001782:	4b11      	ldr	r3, [pc, #68]	@ (80017c8 <HAL_QSPI_MspInit+0x80>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001786:	4a10      	ldr	r2, [pc, #64]	@ (80017c8 <HAL_QSPI_MspInit+0x80>)
 8001788:	f043 0310 	orr.w	r3, r3, #16
 800178c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178e:	4b0e      	ldr	r3, [pc, #56]	@ (80017c8 <HAL_QSPI_MspInit+0x80>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001792:	f003 0310 	and.w	r3, r3, #16
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800179a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800179e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a8:	2303      	movs	r3, #3
 80017aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80017ac:	230a      	movs	r3, #10
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <HAL_QSPI_MspInit+0x84>)
 80017b8:	f002 f9f4 	bl	8003ba4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	@ 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	a0001000 	.word	0xa0001000
 80017c8:	40021000 	.word	0x40021000
 80017cc:	48001000 	.word	0x48001000

080017d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08a      	sub	sp, #40	@ 0x28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a1b      	ldr	r2, [pc, #108]	@ (800185c <HAL_SPI_MspInit+0x8c>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d130      	bne.n	8001854 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80017f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001860 <HAL_SPI_MspInit+0x90>)
 80017f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f6:	4a1a      	ldr	r2, [pc, #104]	@ (8001860 <HAL_SPI_MspInit+0x90>)
 80017f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80017fe:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <HAL_SPI_MspInit+0x90>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001802:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <HAL_SPI_MspInit+0x90>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	4a14      	ldr	r2, [pc, #80]	@ (8001860 <HAL_SPI_MspInit+0x90>)
 8001810:	f043 0304 	orr.w	r3, r3, #4
 8001814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_SPI_MspInit+0x90>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	f003 0304 	and.w	r3, r3, #4
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001822:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001830:	2303      	movs	r3, #3
 8001832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001834:	2306      	movs	r3, #6
 8001836:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4619      	mov	r1, r3
 800183e:	4809      	ldr	r0, [pc, #36]	@ (8001864 <HAL_SPI_MspInit+0x94>)
 8001840:	f002 f9b0 	bl	8003ba4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001844:	2200      	movs	r2, #0
 8001846:	2105      	movs	r1, #5
 8001848:	2033      	movs	r0, #51	@ 0x33
 800184a:	f002 f825 	bl	8003898 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800184e:	2033      	movs	r0, #51	@ 0x33
 8001850:	f002 f83e 	bl	80038d0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001854:	bf00      	nop
 8001856:	3728      	adds	r7, #40	@ 0x28
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40003c00 	.word	0x40003c00
 8001860:	40021000 	.word	0x40021000
 8001864:	48000800 	.word	0x48000800

08001868 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0a      	ldr	r2, [pc, #40]	@ (80018a0 <HAL_SPI_MspDeInit+0x38>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d10d      	bne.n	8001896 <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 800187a:	4b0a      	ldr	r3, [pc, #40]	@ (80018a4 <HAL_SPI_MspDeInit+0x3c>)
 800187c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187e:	4a09      	ldr	r2, [pc, #36]	@ (80018a4 <HAL_SPI_MspDeInit+0x3c>)
 8001880:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001884:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001886:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 800188a:	4807      	ldr	r0, [pc, #28]	@ (80018a8 <HAL_SPI_MspDeInit+0x40>)
 800188c:	f002 fb34 	bl	8003ef8 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001890:	2033      	movs	r0, #51	@ 0x33
 8001892:	f002 f82b 	bl	80038ec <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40003c00 	.word	0x40003c00
 80018a4:	40021000 	.word	0x40021000
 80018a8:	48000800 	.word	0x48000800

080018ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b0ae      	sub	sp, #184	@ 0xb8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	2288      	movs	r2, #136	@ 0x88
 80018ca:	2100      	movs	r1, #0
 80018cc:	4618      	mov	r0, r3
 80018ce:	f00e f8a9 	bl	800fa24 <memset>
  if(huart->Instance==USART1)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a42      	ldr	r2, [pc, #264]	@ (80019e0 <HAL_UART_MspInit+0x134>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d13b      	bne.n	8001954 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018dc:	2301      	movs	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018e0:	2300      	movs	r3, #0
 80018e2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	4618      	mov	r0, r3
 80018ea:	f003 fe19 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018f4:	f7ff fc90 	bl	8001218 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018f8:	4b3a      	ldr	r3, [pc, #232]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 80018fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018fc:	4a39      	ldr	r2, [pc, #228]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 80018fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001902:	6613      	str	r3, [r2, #96]	@ 0x60
 8001904:	4b37      	ldr	r3, [pc, #220]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001908:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001910:	4b34      	ldr	r3, [pc, #208]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001914:	4a33      	ldr	r2, [pc, #204]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800191c:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 800191e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001928:	23c0      	movs	r3, #192	@ 0xc0
 800192a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193a:	2303      	movs	r3, #3
 800193c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001940:	2307      	movs	r3, #7
 8001942:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001946:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800194a:	4619      	mov	r1, r3
 800194c:	4826      	ldr	r0, [pc, #152]	@ (80019e8 <HAL_UART_MspInit+0x13c>)
 800194e:	f002 f929 	bl	8003ba4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001952:	e040      	b.n	80019d6 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a24      	ldr	r2, [pc, #144]	@ (80019ec <HAL_UART_MspInit+0x140>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d13b      	bne.n	80019d6 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800195e:	2304      	movs	r3, #4
 8001960:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001962:	2300      	movs	r3, #0
 8001964:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4618      	mov	r0, r3
 800196c:	f003 fdd8 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001976:	f7ff fc4f 	bl	8001218 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800197a:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001984:	6593      	str	r3, [r2, #88]	@ 0x58
 8001986:	4b17      	ldr	r3, [pc, #92]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001992:	4b14      	ldr	r3, [pc, #80]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001996:	4a13      	ldr	r2, [pc, #76]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 8001998:	f043 0308 	orr.w	r3, r3, #8
 800199c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800199e:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <HAL_UART_MspInit+0x138>)
 80019a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80019aa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019be:	2303      	movs	r3, #3
 80019c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80019c4:	2307      	movs	r3, #7
 80019c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ca:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019ce:	4619      	mov	r1, r3
 80019d0:	4807      	ldr	r0, [pc, #28]	@ (80019f0 <HAL_UART_MspInit+0x144>)
 80019d2:	f002 f8e7 	bl	8003ba4 <HAL_GPIO_Init>
}
 80019d6:	bf00      	nop
 80019d8:	37b8      	adds	r7, #184	@ 0xb8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40013800 	.word	0x40013800
 80019e4:	40021000 	.word	0x40021000
 80019e8:	48000400 	.word	0x48000400
 80019ec:	40004800 	.word	0x40004800
 80019f0:	48000c00 	.word	0x48000c00

080019f4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b0ac      	sub	sp, #176	@ 0xb0
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2288      	movs	r2, #136	@ 0x88
 8001a12:	2100      	movs	r1, #0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f00e f805 	bl	800fa24 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a22:	d17c      	bne.n	8001b1e <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001a24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a28:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001a2a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001a2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a36:	2301      	movs	r3, #1
 8001a38:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001a3a:	2318      	movs	r3, #24
 8001a3c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a3e:	2307      	movs	r3, #7
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a42:	2302      	movs	r3, #2
 8001a44:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a46:	2302      	movs	r3, #2
 8001a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001a4a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001a4e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fd63 	bl	8005520 <HAL_RCCEx_PeriphCLKConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001a60:	f7ff fbda 	bl	8001218 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a64:	4b30      	ldr	r3, [pc, #192]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a68:	4a2f      	ldr	r2, [pc, #188]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a70:	4b2d      	ldr	r3, [pc, #180]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001a7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a84:	2300      	movs	r3, #0
 8001a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a94:	4619      	mov	r1, r3
 8001a96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a9a:	f002 f883 	bl	8003ba4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001a9e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001aa2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ab8:	230a      	movs	r3, #10
 8001aba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac8:	f002 f86c 	bl	8003ba4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001acc:	4b16      	ldr	r3, [pc, #88]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad0:	4a15      	ldr	r2, [pc, #84]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001ad2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad8:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001adc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae4:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d114      	bne.n	8001b1a <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af4:	4a0c      	ldr	r2, [pc, #48]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001af6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001afa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001afc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001b08:	f002 fe0c 	bl	8004724 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b10:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <HAL_PCD_MspInit+0x134>)
 8001b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001b18:	e001      	b.n	8001b1e <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001b1a:	f002 fe03 	bl	8004724 <HAL_PWREx_EnableVddUSB>
}
 8001b1e:	bf00      	nop
 8001b20:	37b0      	adds	r7, #176	@ 0xb0
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000

08001b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08e      	sub	sp, #56	@ 0x38
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b3a:	4b34      	ldr	r3, [pc, #208]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	4a33      	ldr	r2, [pc, #204]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b46:	4b31      	ldr	r3, [pc, #196]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b52:	f107 0210 	add.w	r2, r7, #16
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 fc4d 	bl	80053fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d103      	bne.n	8001b74 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b6c:	f003 fc1a 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8001b70:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b72:	e004      	b.n	8001b7e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b74:	f003 fc16 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b80:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <HAL_InitTick+0xe4>)
 8001b82:	fba2 2303 	umull	r2, r3, r2, r3
 8001b86:	0c9b      	lsrs	r3, r3, #18
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b8c:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001b8e:	4a22      	ldr	r2, [pc, #136]	@ (8001c18 <HAL_InitTick+0xec>)
 8001b90:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b92:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001b94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b98:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bac:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bb2:	4818      	ldr	r0, [pc, #96]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001bb4:	f005 fcb3 	bl	800751e <HAL_TIM_Base_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bbe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d11b      	bne.n	8001bfe <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001bc6:	4813      	ldr	r0, [pc, #76]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001bc8:	f005 fd0a 	bl	80075e0 <HAL_TIM_Base_Start_IT>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bd2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d111      	bne.n	8001bfe <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bda:	2036      	movs	r0, #54	@ 0x36
 8001bdc:	f001 fe78 	bl	80038d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b0f      	cmp	r3, #15
 8001be4:	d808      	bhi.n	8001bf8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001be6:	2200      	movs	r2, #0
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	2036      	movs	r0, #54	@ 0x36
 8001bec:	f001 fe54 	bl	8003898 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c1c <HAL_InitTick+0xf0>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	e002      	b.n	8001bfe <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001bfe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3738      	adds	r7, #56	@ 0x38
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	431bde83 	.word	0x431bde83
 8001c14:	20000bc8 	.word	0x20000bc8
 8001c18:	40001000 	.word	0x40001000
 8001c1c:	20000010 	.word	0x20000010

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <MemManage_Handler+0x4>

08001c38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <BusFault_Handler+0x4>

08001c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <UsageFault_Handler+0x4>

08001c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f002 fa70 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001c68:	2020      	movs	r0, #32
 8001c6a:	f002 fa69 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001c6e:	2040      	movs	r0, #64	@ 0x40
 8001c70:	f002 fa66 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001c74:	2080      	movs	r0, #128	@ 0x80
 8001c76:	f002 fa63 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001c7a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c7e:	f002 fa5f 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001c8a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c8e:	f002 fa57 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001c92:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c96:	f002 fa53 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001c9a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c9e:	f002 fa4f 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001ca2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001ca6:	f002 fa4b 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001caa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001cae:	f002 fa47 	bl	8004140 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cbc:	4802      	ldr	r0, [pc, #8]	@ (8001cc8 <TIM6_DAC_IRQHandler+0x10>)
 8001cbe:	f005 fcff 	bl	80076c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000bc8 	.word	0x20000bc8

08001ccc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return 1;
 8001cd0:	2301      	movs	r3, #1
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <_kill>:

int _kill(int pid, int sig)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ce6:	f00d ffcf 	bl	800fc88 <__errno>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2216      	movs	r2, #22
 8001cee:	601a      	str	r2, [r3, #0]
  return -1;
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_exit>:

void _exit (int status)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d04:	f04f 31ff 	mov.w	r1, #4294967295
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff ffe7 	bl	8001cdc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d0e:	bf00      	nop
 8001d10:	e7fd      	b.n	8001d0e <_exit+0x12>

08001d12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b086      	sub	sp, #24
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	60f8      	str	r0, [r7, #12]
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	e00a      	b.n	8001d3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d24:	f3af 8000 	nop.w
 8001d28:	4601      	mov	r1, r0
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	60ba      	str	r2, [r7, #8]
 8001d30:	b2ca      	uxtb	r2, r1
 8001d32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	3301      	adds	r3, #1
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	dbf0      	blt.n	8001d24 <_read+0x12>
  }

  return len;
 8001d42:	687b      	ldr	r3, [r7, #4]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d74:	605a      	str	r2, [r3, #4]
  return 0;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <_isatty>:

int _isatty(int file)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d8c:	2301      	movs	r3, #1
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b085      	sub	sp, #20
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da6:	2300      	movs	r3, #0
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dbc:	4a14      	ldr	r2, [pc, #80]	@ (8001e10 <_sbrk+0x5c>)
 8001dbe:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <_sbrk+0x60>)
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc8:	4b13      	ldr	r3, [pc, #76]	@ (8001e18 <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd0:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <_sbrk+0x64>)
 8001dd2:	4a12      	ldr	r2, [pc, #72]	@ (8001e1c <_sbrk+0x68>)
 8001dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dd6:	4b10      	ldr	r3, [pc, #64]	@ (8001e18 <_sbrk+0x64>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4413      	add	r3, r2
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d207      	bcs.n	8001df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de4:	f00d ff50 	bl	800fc88 <__errno>
 8001de8:	4603      	mov	r3, r0
 8001dea:	220c      	movs	r2, #12
 8001dec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	e009      	b.n	8001e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <_sbrk+0x64>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfa:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <_sbrk+0x64>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	4a05      	ldr	r2, [pc, #20]	@ (8001e18 <_sbrk+0x64>)
 8001e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e06:	68fb      	ldr	r3, [r7, #12]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20018000 	.word	0x20018000
 8001e14:	00000400 	.word	0x00000400
 8001e18:	20000c14 	.word	0x20000c14
 8001e1c:	20006118 	.word	0x20006118

08001e20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e24:	4b06      	ldr	r3, [pc, #24]	@ (8001e40 <SystemInit+0x20>)
 8001e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e2a:	4a05      	ldr	r2, [pc, #20]	@ (8001e40 <SystemInit+0x20>)
 8001e2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e48:	f7ff ffea 	bl	8001e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e4c:	480c      	ldr	r0, [pc, #48]	@ (8001e80 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e4e:	490d      	ldr	r1, [pc, #52]	@ (8001e84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e50:	4a0d      	ldr	r2, [pc, #52]	@ (8001e88 <LoopForever+0xe>)
  movs r3, #0
 8001e52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e54:	e002      	b.n	8001e5c <LoopCopyDataInit>

08001e56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e5a:	3304      	adds	r3, #4

08001e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e60:	d3f9      	bcc.n	8001e56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e62:	4a0a      	ldr	r2, [pc, #40]	@ (8001e8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e64:	4c0a      	ldr	r4, [pc, #40]	@ (8001e90 <LoopForever+0x16>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e68:	e001      	b.n	8001e6e <LoopFillZerobss>

08001e6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e6c:	3204      	adds	r2, #4

08001e6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e70:	d3fb      	bcc.n	8001e6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e72:	f00d ff0f 	bl	800fc94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e76:	f7fe fc6b 	bl	8000750 <main>

08001e7a <LoopForever>:

LoopForever:
    b LoopForever
 8001e7a:	e7fe      	b.n	8001e7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e7c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e84:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001e88:	08012584 	.word	0x08012584
  ldr r2, =_sbss
 8001e8c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001e90:	20006114 	.word	0x20006114

08001e94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e94:	e7fe      	b.n	8001e94 <ADC1_2_IRQHandler>

08001e96 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	2b2f      	cmp	r3, #47	@ 0x2f
 8001ea4:	d906      	bls.n	8001eb4 <Hex2Num+0x1e>
 8001ea6:	79fb      	ldrb	r3, [r7, #7]
 8001ea8:	2b39      	cmp	r3, #57	@ 0x39
 8001eaa:	d803      	bhi.n	8001eb4 <Hex2Num+0x1e>
        return a - '0';
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	3b30      	subs	r3, #48	@ 0x30
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	e014      	b.n	8001ede <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	2b60      	cmp	r3, #96	@ 0x60
 8001eb8:	d906      	bls.n	8001ec8 <Hex2Num+0x32>
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	2b66      	cmp	r3, #102	@ 0x66
 8001ebe:	d803      	bhi.n	8001ec8 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	3b57      	subs	r3, #87	@ 0x57
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	e00a      	b.n	8001ede <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	2b40      	cmp	r3, #64	@ 0x40
 8001ecc:	d906      	bls.n	8001edc <Hex2Num+0x46>
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	2b46      	cmp	r3, #70	@ 0x46
 8001ed2:	d803      	bhi.n	8001edc <Hex2Num+0x46>
        return (a - 'A') + 10;
 8001ed4:	79fb      	ldrb	r3, [r7, #7]
 8001ed6:	3b37      	subs	r3, #55	@ 0x37
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	e000      	b.n	8001ede <Hex2Num+0x48>
    }

    return 0;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr

08001eea <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b084      	sub	sp, #16
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
 8001ef2:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8001efc:	e012      	b.n	8001f24 <ParseHexNumber+0x3a>
        sum <<= 4;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	011b      	lsls	r3, r3, #4
 8001f02:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff ffc4 	bl	8001e96 <Hex2Num>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	461a      	mov	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4413      	add	r3, r2
 8001f16:	60fb      	str	r3, [r7, #12]
        ptr++;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	607b      	str	r3, [r7, #4]
        i++;
 8001f1e:	7afb      	ldrb	r3, [r7, #11]
 8001f20:	3301      	adds	r3, #1
 8001f22:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b2f      	cmp	r3, #47	@ 0x2f
 8001f2a:	d903      	bls.n	8001f34 <ParseHexNumber+0x4a>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b39      	cmp	r3, #57	@ 0x39
 8001f32:	d9e4      	bls.n	8001efe <ParseHexNumber+0x14>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b60      	cmp	r3, #96	@ 0x60
 8001f3a:	d903      	bls.n	8001f44 <ParseHexNumber+0x5a>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b66      	cmp	r3, #102	@ 0x66
 8001f42:	d9dc      	bls.n	8001efe <ParseHexNumber+0x14>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b40      	cmp	r3, #64	@ 0x40
 8001f4a:	d903      	bls.n	8001f54 <ParseHexNumber+0x6a>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b46      	cmp	r3, #70	@ 0x46
 8001f52:	d9d4      	bls.n	8001efe <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <ParseHexNumber+0x76>
        *cnt = i;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	7afa      	ldrb	r2, [r7, #11]
 8001f5e:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8001f60:	68fb      	ldr	r3, [r7, #12]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b085      	sub	sp, #20
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
 8001f72:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	73fb      	strb	r3, [r7, #15]
 8001f78:	2300      	movs	r3, #0
 8001f7a:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b2d      	cmp	r3, #45	@ 0x2d
 8001f86:	d119      	bne.n	8001fbc <ParseNumber+0x52>
        minus = 1;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	607b      	str	r3, [r7, #4]
        i++;
 8001f92:	7bbb      	ldrb	r3, [r7, #14]
 8001f94:	3301      	adds	r3, #1
 8001f96:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001f98:	e010      	b.n	8001fbc <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	3b30      	subs	r3, #48	@ 0x30
 8001fac:	4413      	add	r3, r2
 8001fae:	60bb      	str	r3, [r7, #8]
        ptr++;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	607b      	str	r3, [r7, #4]
        i++;
 8001fb6:	7bbb      	ldrb	r3, [r7, #14]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b2f      	cmp	r3, #47	@ 0x2f
 8001fc2:	d903      	bls.n	8001fcc <ParseNumber+0x62>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b39      	cmp	r3, #57	@ 0x39
 8001fca:	d9e6      	bls.n	8001f9a <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d002      	beq.n	8001fd8 <ParseNumber+0x6e>
        *cnt = i;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	7bba      	ldrb	r2, [r7, #14]
 8001fd6:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d002      	beq.n	8001fe4 <ParseNumber+0x7a>
        return 0 - sum;
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	425b      	negs	r3, r3
 8001fe2:	e000      	b.n	8001fe6 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8001fe4:	68bb      	ldr	r3, [r7, #8]
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b084      	sub	sp, #16
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002000:	e019      	b.n	8002036 <ParseMAC+0x44>
    hexcnt = 1;
 8002002:	2301      	movs	r3, #1
 8002004:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b3a      	cmp	r3, #58	@ 0x3a
 800200c:	d00e      	beq.n	800202c <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 800200e:	f107 030e 	add.w	r3, r7, #14
 8002012:	4619      	mov	r1, r3
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff68 	bl	8001eea <ParseHexNumber>
 800201a:	4601      	mov	r1, r0
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	73fa      	strb	r2, [r7, #15]
 8002022:	461a      	mov	r2, r3
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	4413      	add	r3, r2
 8002028:	b2ca      	uxtb	r2, r1
 800202a:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800202c:	7bbb      	ldrb	r3, [r7, #14]
 800202e:	461a      	mov	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4413      	add	r3, r2
 8002034:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1e1      	bne.n	8002002 <ParseMAC+0x10>
  }
}
 800203e:	bf00      	nop
 8002040:	bf00      	nop
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8002052:	2300      	movs	r3, #0
 8002054:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002056:	e019      	b.n	800208c <ParseIP+0x44>
    hexcnt = 1;
 8002058:	2301      	movs	r3, #1
 800205a:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b2e      	cmp	r3, #46	@ 0x2e
 8002062:	d00e      	beq.n	8002082 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8002064:	f107 030e 	add.w	r3, r7, #14
 8002068:	4619      	mov	r1, r3
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7ff ff7d 	bl	8001f6a <ParseNumber>
 8002070:	4601      	mov	r1, r0
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	73fa      	strb	r2, [r7, #15]
 8002078:	461a      	mov	r2, r3
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	4413      	add	r3, r2
 800207e:	b2ca      	uxtb	r2, r1
 8002080:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002082:	7bbb      	ldrb	r3, [r7, #14]
 8002084:	461a      	mov	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4413      	add	r3, r2
 800208a:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1e1      	bne.n	8002058 <ParseIP+0x10>
  }
}
 8002094:	bf00      	nop
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	3302      	adds	r3, #2
 80020b2:	4934      	ldr	r1, [pc, #208]	@ (8002184 <AT_ParseInfo+0xe4>)
 80020b4:	4618      	mov	r0, r3
 80020b6:	f00d fcd1 	bl	800fa5c <strtok>
 80020ba:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80020bc:	e05a      	b.n	8002174 <AT_ParseInfo+0xd4>
    switch (num++) {
 80020be:	7afb      	ldrb	r3, [r7, #11]
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	72fa      	strb	r2, [r7, #11]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d84f      	bhi.n	8002168 <AT_ParseInfo+0xc8>
 80020c8:	a201      	add	r2, pc, #4	@ (adr r2, 80020d0 <AT_ParseInfo+0x30>)
 80020ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ce:	bf00      	nop
 80020d0:	080020ed 	.word	0x080020ed
 80020d4:	080020fb 	.word	0x080020fb
 80020d8:	0800210b 	.word	0x0800210b
 80020dc:	0800211b 	.word	0x0800211b
 80020e0:	0800212b 	.word	0x0800212b
 80020e4:	0800213b 	.word	0x0800213b
 80020e8:	0800214f 	.word	0x0800214f
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2220      	movs	r2, #32
 80020f0:	68f9      	ldr	r1, [r7, #12]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f00d fc9e 	bl	800fa34 <strncpy>
      break;
 80020f8:	e037      	b.n	800216a <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3320      	adds	r3, #32
 80020fe:	2218      	movs	r2, #24
 8002100:	68f9      	ldr	r1, [r7, #12]
 8002102:	4618      	mov	r0, r3
 8002104:	f00d fc96 	bl	800fa34 <strncpy>
      break;
 8002108:	e02f      	b.n	800216a <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3338      	adds	r3, #56	@ 0x38
 800210e:	2210      	movs	r2, #16
 8002110:	68f9      	ldr	r1, [r7, #12]
 8002112:	4618      	mov	r0, r3
 8002114:	f00d fc8e 	bl	800fa34 <strncpy>
      break;
 8002118:	e027      	b.n	800216a <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3348      	adds	r3, #72	@ 0x48
 800211e:	2210      	movs	r2, #16
 8002120:	68f9      	ldr	r1, [r7, #12]
 8002122:	4618      	mov	r0, r3
 8002124:	f00d fc86 	bl	800fa34 <strncpy>
      break;
 8002128:	e01f      	b.n	800216a <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3358      	adds	r3, #88	@ 0x58
 800212e:	2210      	movs	r2, #16
 8002130:	68f9      	ldr	r1, [r7, #12]
 8002132:	4618      	mov	r0, r3
 8002134:	f00d fc7e 	bl	800fa34 <strncpy>
      break;
 8002138:	e017      	b.n	800216a <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 800213a:	2100      	movs	r1, #0
 800213c:	68f8      	ldr	r0, [r7, #12]
 800213e:	f7ff ff14 	bl	8001f6a <ParseNumber>
 8002142:	4603      	mov	r3, r0
 8002144:	461a      	mov	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 800214c:	e00d      	b.n	800216a <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 800214e:	490e      	ldr	r1, [pc, #56]	@ (8002188 <AT_ParseInfo+0xe8>)
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f00d fc83 	bl	800fa5c <strtok>
 8002156:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3368      	adds	r3, #104	@ 0x68
 800215c:	2220      	movs	r2, #32
 800215e:	68f9      	ldr	r1, [r7, #12]
 8002160:	4618      	mov	r0, r3
 8002162:	f00d fc67 	bl	800fa34 <strncpy>
      break;
 8002166:	e000      	b.n	800216a <AT_ParseInfo+0xca>

    default: break;
 8002168:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800216a:	4906      	ldr	r1, [pc, #24]	@ (8002184 <AT_ParseInfo+0xe4>)
 800216c:	2000      	movs	r0, #0
 800216e:	f00d fc75 	bl	800fa5c <strtok>
 8002172:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1a1      	bne.n	80020be <AT_ParseInfo+0x1e>
  }
}
 800217a:	bf00      	nop
 800217c:	bf00      	nop
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	08011134 	.word	0x08011134
 8002188:	08011138 	.word	0x08011138

0800218c <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	3302      	adds	r3, #2
 800219e:	4952      	ldr	r1, [pc, #328]	@ (80022e8 <AT_ParseConnSettings+0x15c>)
 80021a0:	4618      	mov	r0, r3
 80021a2:	f00d fc5b 	bl	800fa5c <strtok>
 80021a6:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80021a8:	e095      	b.n	80022d6 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	73fa      	strb	r2, [r7, #15]
 80021b0:	2b0b      	cmp	r3, #11
 80021b2:	d87f      	bhi.n	80022b4 <AT_ParseConnSettings+0x128>
 80021b4:	a201      	add	r2, pc, #4	@ (adr r2, 80021bc <AT_ParseConnSettings+0x30>)
 80021b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ba:	bf00      	nop
 80021bc:	080021ed 	.word	0x080021ed
 80021c0:	080021fb 	.word	0x080021fb
 80021c4:	0800220b 	.word	0x0800220b
 80021c8:	0800221f 	.word	0x0800221f
 80021cc:	08002233 	.word	0x08002233
 80021d0:	08002247 	.word	0x08002247
 80021d4:	08002255 	.word	0x08002255
 80021d8:	08002263 	.word	0x08002263
 80021dc:	08002271 	.word	0x08002271
 80021e0:	0800227f 	.word	0x0800227f
 80021e4:	0800228d 	.word	0x0800228d
 80021e8:	080022a1 	.word	0x080022a1
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	2221      	movs	r2, #33	@ 0x21
 80021f0:	68b9      	ldr	r1, [r7, #8]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f00d fc1e 	bl	800fa34 <strncpy>
      break;
 80021f8:	e05d      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	3321      	adds	r3, #33	@ 0x21
 80021fe:	2221      	movs	r2, #33	@ 0x21
 8002200:	68b9      	ldr	r1, [r7, #8]
 8002202:	4618      	mov	r0, r3
 8002204:	f00d fc16 	bl	800fa34 <strncpy>
      break;
 8002208:	e055      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 800220a:	2100      	movs	r1, #0
 800220c:	68b8      	ldr	r0, [r7, #8]
 800220e:	f7ff feac 	bl	8001f6a <ParseNumber>
 8002212:	4603      	mov	r3, r0
 8002214:	b2da      	uxtb	r2, r3
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 800221c:	e04b      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 800221e:	2100      	movs	r1, #0
 8002220:	68b8      	ldr	r0, [r7, #8]
 8002222:	f7ff fea2 	bl	8001f6a <ParseNumber>
 8002226:	4603      	mov	r3, r0
 8002228:	b2da      	uxtb	r2, r3
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002230:	e041      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8002232:	2100      	movs	r1, #0
 8002234:	68b8      	ldr	r0, [r7, #8]
 8002236:	f7ff fe98 	bl	8001f6a <ParseNumber>
 800223a:	4603      	mov	r3, r0
 800223c:	b2da      	uxtb	r2, r3
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002244:	e037      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	3348      	adds	r3, #72	@ 0x48
 800224a:	4619      	mov	r1, r3
 800224c:	68b8      	ldr	r0, [r7, #8]
 800224e:	f7ff fefb 	bl	8002048 <ParseIP>
      break;
 8002252:	e030      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	334c      	adds	r3, #76	@ 0x4c
 8002258:	4619      	mov	r1, r3
 800225a:	68b8      	ldr	r0, [r7, #8]
 800225c:	f7ff fef4 	bl	8002048 <ParseIP>
      break;
 8002260:	e029      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	3350      	adds	r3, #80	@ 0x50
 8002266:	4619      	mov	r1, r3
 8002268:	68b8      	ldr	r0, [r7, #8]
 800226a:	f7ff feed 	bl	8002048 <ParseIP>
      break;
 800226e:	e022      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	3354      	adds	r3, #84	@ 0x54
 8002274:	4619      	mov	r1, r3
 8002276:	68b8      	ldr	r0, [r7, #8]
 8002278:	f7ff fee6 	bl	8002048 <ParseIP>
      break;
 800227c:	e01b      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	3358      	adds	r3, #88	@ 0x58
 8002282:	4619      	mov	r1, r3
 8002284:	68b8      	ldr	r0, [r7, #8]
 8002286:	f7ff fedf 	bl	8002048 <ParseIP>
      break;
 800228a:	e014      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 800228c:	2100      	movs	r1, #0
 800228e:	68b8      	ldr	r0, [r7, #8]
 8002290:	f7ff fe6b 	bl	8001f6a <ParseNumber>
 8002294:	4603      	mov	r3, r0
 8002296:	b2da      	uxtb	r2, r3
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 800229e:	e00a      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 80022a0:	2100      	movs	r1, #0
 80022a2:	68b8      	ldr	r0, [r7, #8]
 80022a4:	f7ff fe61 	bl	8001f6a <ParseNumber>
 80022a8:	4603      	mov	r3, r0
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 80022b2:	e000      	b.n	80022b6 <AT_ParseConnSettings+0x12a>

    default:
      break;
 80022b4:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80022b6:	490c      	ldr	r1, [pc, #48]	@ (80022e8 <AT_ParseConnSettings+0x15c>)
 80022b8:	2000      	movs	r0, #0
 80022ba:	f00d fbcf 	bl	800fa5c <strtok>
 80022be:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <AT_ParseConnSettings+0x14a>
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	3b01      	subs	r3, #1
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	2b2c      	cmp	r3, #44	@ 0x2c
 80022ce:	d102      	bne.n	80022d6 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	3301      	adds	r3, #1
 80022d4:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f47f af66 	bne.w	80021aa <AT_ParseConnSettings+0x1e>
    }
  }
}
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	08011134 	.word	0x08011134

080022ec <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3302      	adds	r3, #2
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b31      	cmp	r3, #49	@ 0x31
 80022fe:	bf0c      	ite	eq
 8002300:	2301      	moveq	r3, #1
 8002302:	2300      	movne	r3, #0
 8002304:	b2db      	uxtb	r3, r3
 8002306:	461a      	mov	r2, r3
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	701a      	strb	r2, [r3, #0]
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	b087      	sub	sp, #28
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002332:	68b8      	ldr	r0, [r7, #8]
 8002334:	f7fd ff4c 	bl	80001d0 <strlen>
 8002338:	4603      	mov	r3, r0
 800233a:	b299      	uxth	r1, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002342:	461a      	mov	r2, r3
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	47a0      	blx	r4
 8002348:	4603      	mov	r3, r0
 800234a:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	2b00      	cmp	r3, #0
 8002350:	dd3e      	ble.n	80023d0 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002358:	68fa      	ldr	r2, [r7, #12]
 800235a:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 800235e:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	4798      	blx	r3
 8002366:	4603      	mov	r3, r0
 8002368:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800236a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800236e:	2b00      	cmp	r3, #0
 8002370:	dd27      	ble.n	80023c2 <AT_ExecuteCommand+0xaa>
 8002372:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002376:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800237a:	dc22      	bgt.n	80023c2 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 800237c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002380:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002384:	d105      	bne.n	8002392 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8002386:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800238a:	b29b      	uxth	r3, r3
 800238c:	3b01      	subs	r3, #1
 800238e:	b29b      	uxth	r3, r3
 8002390:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8002392:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	4413      	add	r3, r2
 800239a:	2200      	movs	r2, #0
 800239c:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 800239e:	490f      	ldr	r1, [pc, #60]	@ (80023dc <AT_ExecuteCommand+0xc4>)
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f00d fbb7 	bl	800fb14 <strstr>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 80023ac:	2300      	movs	r3, #0
 80023ae:	e010      	b.n	80023d2 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 80023b0:	490b      	ldr	r1, [pc, #44]	@ (80023e0 <AT_ExecuteCommand+0xc8>)
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f00d fbae 	bl	800fb14 <strstr>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80023be:	2305      	movs	r3, #5
 80023c0:	e007      	b.n	80023d2 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80023c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80023c6:	f113 0f04 	cmn.w	r3, #4
 80023ca:	d101      	bne.n	80023d0 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 80023cc:	2306      	movs	r3, #6
 80023ce:	e000      	b.n	80023d2 <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80023d0:	2304      	movs	r3, #4
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	371c      	adds	r7, #28
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd90      	pop	{r4, r7, pc}
 80023da:	bf00      	nop
 80023dc:	08011148 	.word	0x08011148
 80023e0:	08011154 	.word	0x08011154

080023e4 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 80023fe:	68b8      	ldr	r0, [r7, #8]
 8002400:	f7fd fee6 	bl	80001d0 <strlen>
 8002404:	4603      	mov	r3, r0
 8002406:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8002408:	8a7b      	ldrh	r3, [r7, #18]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <AT_RequestSendData+0x32>
 8002412:	2302      	movs	r3, #2
 8002414:	e053      	b.n	80024be <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002422:	8a79      	ldrh	r1, [r7, #18]
 8002424:	68b8      	ldr	r0, [r7, #8]
 8002426:	4798      	blx	r3
 8002428:	4603      	mov	r3, r0
 800242a:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 800242c:	8a3a      	ldrh	r2, [r7, #16]
 800242e:	8a7b      	ldrh	r3, [r7, #18]
 8002430:	429a      	cmp	r2, r3
 8002432:	d143      	bne.n	80024bc <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002440:	8879      	ldrh	r1, [r7, #2]
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	4798      	blx	r3
 8002446:	4603      	mov	r3, r0
 8002448:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 800244a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800244e:	887b      	ldrh	r3, [r7, #2]
 8002450:	429a      	cmp	r2, r3
 8002452:	d131      	bne.n	80024b8 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002460:	2100      	movs	r1, #0
 8002462:	6a38      	ldr	r0, [r7, #32]
 8002464:	4798      	blx	r3
 8002466:	4603      	mov	r3, r0
 8002468:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800246a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	dd19      	ble.n	80024a6 <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8002472:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002476:	6a3a      	ldr	r2, [r7, #32]
 8002478:	4413      	add	r3, r2
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800247e:	4912      	ldr	r1, [pc, #72]	@ (80024c8 <AT_RequestSendData+0xe4>)
 8002480:	6a38      	ldr	r0, [r7, #32]
 8002482:	f00d fb47 	bl	800fb14 <strstr>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	e016      	b.n	80024be <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002490:	490e      	ldr	r1, [pc, #56]	@ (80024cc <AT_RequestSendData+0xe8>)
 8002492:	6a38      	ldr	r0, [r7, #32]
 8002494:	f00d fb3e 	bl	800fb14 <strstr>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800249e:	2305      	movs	r3, #5
 80024a0:	e00d      	b.n	80024be <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80024a2:	2302      	movs	r3, #2
 80024a4:	e00b      	b.n	80024be <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80024a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80024aa:	f113 0f04 	cmn.w	r3, #4
 80024ae:	d101      	bne.n	80024b4 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 80024b0:	2306      	movs	r3, #6
 80024b2:	e004      	b.n	80024be <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 80024b4:	2302      	movs	r3, #2
 80024b6:	e002      	b.n	80024be <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 80024b8:	2302      	movs	r3, #2
 80024ba:	e000      	b.n	80024be <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 80024bc:	2304      	movs	r3, #4
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	08011148 	.word	0x08011148
 80024cc:	08011154 	.word	0x08011154

080024d0 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 80024d0:	b590      	push	{r4, r7, lr}
 80024d2:	b087      	sub	sp, #28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
 80024dc:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80024e4:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80024ec:	68b8      	ldr	r0, [r7, #8]
 80024ee:	f7fd fe6f 	bl	80001d0 <strlen>
 80024f2:	4603      	mov	r3, r0
 80024f4:	b299      	uxth	r1, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 80024fc:	461a      	mov	r2, r3
 80024fe:	68b8      	ldr	r0, [r7, #8]
 8002500:	47a0      	blx	r4
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	dd6f      	ble.n	80025e8 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002514:	2100      	movs	r1, #0
 8002516:	6938      	ldr	r0, [r7, #16]
 8002518:	4798      	blx	r3
 800251a:	4603      	mov	r3, r0
 800251c:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b0d      	cmp	r3, #13
 8002524:	d104      	bne.n	8002530 <AT_RequestReceiveData+0x60>
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	3301      	adds	r3, #1
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b0a      	cmp	r3, #10
 800252e:	d001      	beq.n	8002534 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8002530:	2304      	movs	r3, #4
 8002532:	e05a      	b.n	80025ea <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	3b02      	subs	r3, #2
 8002538:	617b      	str	r3, [r7, #20]
    p+=2;
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	3302      	adds	r3, #2
 800253e:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2b07      	cmp	r3, #7
 8002544:	d94a      	bls.n	80025dc <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8002546:	e002      	b.n	800254e <AT_RequestReceiveData+0x7e>
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	3b01      	subs	r3, #1
 800254c:	617b      	str	r3, [r7, #20]
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d006      	beq.n	8002562 <AT_RequestReceiveData+0x92>
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3b01      	subs	r3, #1
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4413      	add	r3, r2
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b15      	cmp	r3, #21
 8002560:	d0f2      	beq.n	8002548 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	4413      	add	r3, r2
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	3b08      	subs	r3, #8
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4413      	add	r3, r2
 8002574:	491f      	ldr	r1, [pc, #124]	@ (80025f4 <AT_RequestReceiveData+0x124>)
 8002576:	4618      	mov	r0, r3
 8002578:	f00d facc 	bl	800fb14 <strstr>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d016      	beq.n	80025b0 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	b29b      	uxth	r3, r3
 8002586:	3b08      	subs	r3, #8
 8002588:	b29a      	uxth	r2, r3
 800258a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258c:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800258e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	887a      	ldrh	r2, [r7, #2]
 8002594:	429a      	cmp	r2, r3
 8002596:	d202      	bcs.n	800259e <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8002598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800259e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	461a      	mov	r2, r3
 80025a4:	6939      	ldr	r1, [r7, #16]
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f00d fb9b 	bl	800fce2 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 80025ac:	2300      	movs	r3, #0
 80025ae:	e01c      	b.n	80025ea <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	3b04      	subs	r3, #4
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4413      	add	r3, r2
 80025b8:	2204      	movs	r2, #4
 80025ba:	490f      	ldr	r1, [pc, #60]	@ (80025f8 <AT_RequestReceiveData+0x128>)
 80025bc:	4618      	mov	r0, r3
 80025be:	f00d fa07 	bl	800f9d0 <memcmp>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d104      	bne.n	80025d2 <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 80025c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ca:	2200      	movs	r2, #0
 80025cc:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80025ce:	2305      	movs	r3, #5
 80025d0:	e00b      	b.n	80025ea <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 80025d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d4:	2200      	movs	r2, #0
 80025d6:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80025d8:	2305      	movs	r3, #5
 80025da:	e006      	b.n	80025ea <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f113 0f04 	cmn.w	r3, #4
 80025e2:	d101      	bne.n	80025e8 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 80025e4:	2306      	movs	r3, #6
 80025e6:	e000      	b.n	80025ea <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80025e8:	2304      	movs	r3, #4
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	371c      	adds	r7, #28
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd90      	pop	{r4, r7, pc}
 80025f2:	bf00      	nop
 80025f4:	08011148 	.word	0x08011148
 80025f8:	0801115c 	.word	0x0801115c

080025fc <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002604:	2302      	movs	r3, #2
 8002606:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800260e:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002618:	2000      	movs	r0, #0
 800261a:	4798      	blx	r3
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d113      	bne.n	800264a <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002628:	461a      	mov	r2, r3
 800262a:	490a      	ldr	r1, [pc, #40]	@ (8002654 <ES_WIFI_Init+0x58>)
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff fe73 	bl	8002318 <AT_ExecuteCommand>
 8002632:	4603      	mov	r3, r0
 8002634:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d106      	bne.n	800264a <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002642:	4619      	mov	r1, r3
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff fd2b 	bl	80020a0 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 800264a:	7bfb      	ldrb	r3, [r7, #15]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	08011164 	.word	0x08011164

08002658 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00b      	beq.n	8002684 <ES_WIFI_RegisterBusIO+0x2c>
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d008      	beq.n	8002684 <ES_WIFI_RegisterBusIO+0x2c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <ES_WIFI_RegisterBusIO+0x2c>
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <ES_WIFI_RegisterBusIO+0x2c>
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002684:	2302      	movs	r3, #2
 8002686:	e014      	b.n	80026b2 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	69fa      	ldr	r2, [r7, #28]
 80026a4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
	...

080026c0 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	4932      	ldr	r1, [pc, #200]	@ (80027a0 <ES_WIFI_Connect+0xe0>)
 80026d8:	4618      	mov	r0, r3
 80026da:	f00d f87f 	bl	800f7dc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80026ea:	461a      	mov	r2, r3
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f7ff fe13 	bl	8002318 <AT_ExecuteCommand>
 80026f2:	4603      	mov	r3, r0
 80026f4:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80026f6:	7dfb      	ldrb	r3, [r7, #23]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d14b      	bne.n	8002794 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	4927      	ldr	r1, [pc, #156]	@ (80027a4 <ES_WIFI_Connect+0xe4>)
 8002706:	4618      	mov	r0, r3
 8002708:	f00d f868 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002718:	461a      	mov	r2, r3
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f7ff fdfc 	bl	8002318 <AT_ExecuteCommand>
 8002720:	4603      	mov	r3, r0
 8002722:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002724:	7dfb      	ldrb	r3, [r7, #23]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d134      	bne.n	8002794 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	78fa      	ldrb	r2, [r7, #3]
 800272e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002738:	78fa      	ldrb	r2, [r7, #3]
 800273a:	491b      	ldr	r1, [pc, #108]	@ (80027a8 <ES_WIFI_Connect+0xe8>)
 800273c:	4618      	mov	r0, r3
 800273e:	f00d f84d 	bl	800f7dc <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800274e:	461a      	mov	r2, r3
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	f7ff fde1 	bl	8002318 <AT_ExecuteCommand>
 8002756:	4603      	mov	r3, r0
 8002758:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 800275a:	7dfb      	ldrb	r3, [r7, #23]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d119      	bne.n	8002794 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002766:	4911      	ldr	r1, [pc, #68]	@ (80027ac <ES_WIFI_Connect+0xec>)
 8002768:	4618      	mov	r0, r3
 800276a:	f00d f837 	bl	800f7dc <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800277a:	461a      	mov	r2, r3
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f7ff fdcb 	bl	8002318 <AT_ExecuteCommand>
 8002782:	4603      	mov	r3, r0
 8002784:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002786:	7dfb      	ldrb	r3, [r7, #23]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d103      	bne.n	8002794 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002794:	7dfb      	ldrb	r3, [r7, #23]
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	0801117c 	.word	0x0801117c
 80027a4:	08011184 	.word	0x08011184
 80027a8:	0801118c 	.word	0x0801118c
 80027ac:	08011194 	.word	0x08011194

080027b0 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027be:	4911      	ldr	r1, [pc, #68]	@ (8002804 <ES_WIFI_IsConnected+0x54>)
 80027c0:	4618      	mov	r0, r3
 80027c2:	f00d f80b 	bl	800f7dc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80027d2:	461a      	mov	r2, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff fd9f 	bl	8002318 <AT_ExecuteCommand>
 80027da:	4603      	mov	r3, r0
 80027dc:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d108      	bne.n	80027f6 <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	33d2      	adds	r3, #210	@ 0xd2
 80027ee:	4619      	mov	r1, r3
 80027f0:	4610      	mov	r0, r2
 80027f2:	f7ff fd7b 	bl	80022ec <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	08011198 	.word	0x08011198

08002808 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002816:	4910      	ldr	r1, [pc, #64]	@ (8002858 <ES_WIFI_GetNetworkSettings+0x50>)
 8002818:	4618      	mov	r0, r3
 800281a:	f00c ffdf 	bl	800f7dc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800282a:	461a      	mov	r2, r3
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f7ff fd73 	bl	8002318 <AT_ExecuteCommand>
 8002832:	4603      	mov	r3, r0
 8002834:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002836:	7bfb      	ldrb	r3, [r7, #15]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d108      	bne.n	800284e <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	338d      	adds	r3, #141	@ 0x8d
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7ff fc9f 	bl	800218c <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 800284e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	080111a0 	.word	0x080111a0

0800285c <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800286c:	4912      	ldr	r1, [pc, #72]	@ (80028b8 <ES_WIFI_GetMACAddress+0x5c>)
 800286e:	4618      	mov	r0, r3
 8002870:	f00c ffb4 	bl	800f7dc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002880:	461a      	mov	r2, r3
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff fd48 	bl	8002318 <AT_ExecuteCommand>
 8002888:	4603      	mov	r3, r0
 800288a:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d10c      	bne.n	80028ac <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002898:	3302      	adds	r3, #2
 800289a:	4908      	ldr	r1, [pc, #32]	@ (80028bc <ES_WIFI_GetMACAddress+0x60>)
 800289c:	4618      	mov	r0, r3
 800289e:	f00d f8dd 	bl	800fa5c <strtok>
 80028a2:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 80028a4:	6839      	ldr	r1, [r7, #0]
 80028a6:	68b8      	ldr	r0, [r7, #8]
 80028a8:	f7ff fba3 	bl	8001ff2 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3710      	adds	r7, #16
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	080111f0 	.word	0x080111f0
 80028bc:	080111f4 	.word	0x080111f4

080028c0 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <ES_WIFI_StartClientConnection+0x1e>
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b03      	cmp	r3, #3
 80028dc:	d105      	bne.n	80028ea <ES_WIFI_StartClientConnection+0x2a>
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	885b      	ldrh	r3, [r3, #2]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <ES_WIFI_StartClientConnection+0x2a>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e0c1      	b.n	8002a6e <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	785b      	ldrb	r3, [r3, #1]
 80028f4:	461a      	mov	r2, r3
 80028f6:	4960      	ldr	r1, [pc, #384]	@ (8002a78 <ES_WIFI_StartClientConnection+0x1b8>)
 80028f8:	f00c ff70 	bl	800f7dc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002908:	461a      	mov	r2, r3
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff fd04 	bl	8002318 <AT_ExecuteCommand>
 8002910:	4603      	mov	r3, r0
 8002912:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002914:	7bfb      	ldrb	r3, [r7, #15]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d114      	bne.n	8002944 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	461a      	mov	r2, r3
 8002926:	4955      	ldr	r1, [pc, #340]	@ (8002a7c <ES_WIFI_StartClientConnection+0x1bc>)
 8002928:	f00c ff58 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002938:	461a      	mov	r2, r3
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f7ff fcec 	bl	8002318 <AT_ExecuteCommand>
 8002940:	4603      	mov	r3, r0
 8002942:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002944:	7bfb      	ldrb	r3, [r7, #15]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d114      	bne.n	8002974 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	889b      	ldrh	r3, [r3, #4]
 8002954:	461a      	mov	r2, r3
 8002956:	494a      	ldr	r1, [pc, #296]	@ (8002a80 <ES_WIFI_StartClientConnection+0x1c0>)
 8002958:	f00c ff40 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002968:	461a      	mov	r2, r3
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7ff fcd4 	bl	8002318 <AT_ExecuteCommand>
 8002970:	4603      	mov	r3, r0
 8002972:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002974:	7bfb      	ldrb	r3, [r7, #15]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d11c      	bne.n	80029b4 <ES_WIFI_StartClientConnection+0xf4>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <ES_WIFI_StartClientConnection+0xca>
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d114      	bne.n	80029b4 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	885b      	ldrh	r3, [r3, #2]
 8002994:	461a      	mov	r2, r3
 8002996:	493b      	ldr	r1, [pc, #236]	@ (8002a84 <ES_WIFI_StartClientConnection+0x1c4>)
 8002998:	f00c ff20 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029a8:	461a      	mov	r2, r3
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7ff fcb4 	bl	8002318 <AT_ExecuteCommand>
 80029b0:	4603      	mov	r3, r0
 80029b2:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d128      	bne.n	8002a0c <ES_WIFI_StartClientConnection+0x14c>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d003      	beq.n	80029ca <ES_WIFI_StartClientConnection+0x10a>
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d120      	bne.n	8002a0c <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	799b      	ldrb	r3, [r3, #6]
 80029d4:	4619      	mov	r1, r3
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	79db      	ldrb	r3, [r3, #7]
 80029da:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80029e0:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	9200      	str	r2, [sp, #0]
 80029ea:	4623      	mov	r3, r4
 80029ec:	460a      	mov	r2, r1
 80029ee:	4926      	ldr	r1, [pc, #152]	@ (8002a88 <ES_WIFI_StartClientConnection+0x1c8>)
 80029f0:	f00c fef4 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a00:	461a      	mov	r2, r3
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7ff fc88 	bl	8002318 <AT_ExecuteCommand>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d116      	bne.n	8002a40 <ES_WIFI_StartClientConnection+0x180>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b03      	cmp	r3, #3
 8002a18:	d112      	bne.n	8002a40 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a20:	491a      	ldr	r1, [pc, #104]	@ (8002a8c <ES_WIFI_StartClientConnection+0x1cc>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f00c feda 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a34:	461a      	mov	r2, r3
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7ff fc6e 	bl	8002318 <AT_ExecuteCommand>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002a40:	7bfb      	ldrb	r3, [r7, #15]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d112      	bne.n	8002a6c <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a4c:	4910      	ldr	r1, [pc, #64]	@ (8002a90 <ES_WIFI_StartClientConnection+0x1d0>)
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f00c fec4 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a60:	461a      	mov	r2, r3
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff fc58 	bl	8002318 <AT_ExecuteCommand>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd90      	pop	{r4, r7, pc}
 8002a76:	bf00      	nop
 8002a78:	08011258 	.word	0x08011258
 8002a7c:	08011260 	.word	0x08011260
 8002a80:	08011268 	.word	0x08011268
 8002a84:	08011270 	.word	0x08011270
 8002a88:	08011278 	.word	0x08011278
 8002a8c:	08011288 	.word	0x08011288
 8002a90:	08011290 	.word	0x08011290

08002a94 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b088      	sub	sp, #32
 8002a98:	af02      	add	r7, sp, #8
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	607a      	str	r2, [r7, #4]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	72fb      	strb	r3, [r7, #11]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d102      	bne.n	8002ab8 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	e001      	b.n	8002abc <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aba:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8002abc:	893b      	ldrh	r3, [r7, #8]
 8002abe:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002ac2:	d302      	bcc.n	8002aca <ES_WIFI_SendData+0x36>
 8002ac4:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002ac8:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	893a      	ldrh	r2, [r7, #8]
 8002ace:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ad6:	7afa      	ldrb	r2, [r7, #11]
 8002ad8:	4942      	ldr	r1, [pc, #264]	@ (8002be4 <ES_WIFI_SendData+0x150>)
 8002ada:	4618      	mov	r0, r3
 8002adc:	f00c fe7e 	bl	800f7dc <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002aec:	461a      	mov	r2, r3
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f7ff fc12 	bl	8002318 <AT_ExecuteCommand>
 8002af4:	4603      	mov	r3, r0
 8002af6:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8002af8:	7cfb      	ldrb	r3, [r7, #19]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d15e      	bne.n	8002bbc <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	4938      	ldr	r1, [pc, #224]	@ (8002be8 <ES_WIFI_SendData+0x154>)
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f00c fe67 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f7ff fbfb 	bl	8002318 <AT_ExecuteCommand>
 8002b22:	4603      	mov	r3, r0
 8002b24:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002b26:	7cfb      	ldrb	r3, [r7, #19]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d13d      	bne.n	8002ba8 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b32:	893a      	ldrh	r2, [r7, #8]
 8002b34:	492d      	ldr	r1, [pc, #180]	@ (8002bec <ES_WIFI_SendData+0x158>)
 8002b36:	4618      	mov	r0, r3
 8002b38:	f00c fe50 	bl	800f7dc <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b48:	893a      	ldrh	r2, [r7, #8]
 8002b4a:	9300      	str	r3, [sp, #0]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f7ff fc47 	bl	80023e4 <AT_RequestSendData>
 8002b56:	4603      	mov	r3, r0
 8002b58:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8002b5a:	7cfb      	ldrb	r3, [r7, #19]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d119      	bne.n	8002b94 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b66:	4922      	ldr	r1, [pc, #136]	@ (8002bf0 <ES_WIFI_SendData+0x15c>)
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f00c ffd3 	bl	800fb14 <strstr>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d02c      	beq.n	8002bce <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8002b74:	f640 024c 	movw	r2, #2124	@ 0x84c
 8002b78:	491e      	ldr	r1, [pc, #120]	@ (8002bf4 <ES_WIFI_SendData+0x160>)
 8002b7a:	481f      	ldr	r0, [pc, #124]	@ (8002bf8 <ES_WIFI_SendData+0x164>)
 8002b7c:	f00c fdbe 	bl	800f6fc <iprintf>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b86:	4619      	mov	r1, r3
 8002b88:	481c      	ldr	r0, [pc, #112]	@ (8002bfc <ES_WIFI_SendData+0x168>)
 8002b8a:	f00c fdb7 	bl	800f6fc <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	74fb      	strb	r3, [r7, #19]
 8002b92:	e01c      	b.n	8002bce <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8002b94:	f640 0252 	movw	r2, #2130	@ 0x852
 8002b98:	4916      	ldr	r1, [pc, #88]	@ (8002bf4 <ES_WIFI_SendData+0x160>)
 8002b9a:	4817      	ldr	r0, [pc, #92]	@ (8002bf8 <ES_WIFI_SendData+0x164>)
 8002b9c:	f00c fdae 	bl	800f6fc <iprintf>
 8002ba0:	4817      	ldr	r0, [pc, #92]	@ (8002c00 <ES_WIFI_SendData+0x16c>)
 8002ba2:	f00c fe13 	bl	800f7cc <puts>
 8002ba6:	e012      	b.n	8002bce <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002ba8:	f640 0257 	movw	r2, #2135	@ 0x857
 8002bac:	4911      	ldr	r1, [pc, #68]	@ (8002bf4 <ES_WIFI_SendData+0x160>)
 8002bae:	4812      	ldr	r0, [pc, #72]	@ (8002bf8 <ES_WIFI_SendData+0x164>)
 8002bb0:	f00c fda4 	bl	800f6fc <iprintf>
 8002bb4:	4813      	ldr	r0, [pc, #76]	@ (8002c04 <ES_WIFI_SendData+0x170>)
 8002bb6:	f00c fe09 	bl	800f7cc <puts>
 8002bba:	e008      	b.n	8002bce <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002bbc:	f640 025c 	movw	r2, #2140	@ 0x85c
 8002bc0:	490c      	ldr	r1, [pc, #48]	@ (8002bf4 <ES_WIFI_SendData+0x160>)
 8002bc2:	480d      	ldr	r0, [pc, #52]	@ (8002bf8 <ES_WIFI_SendData+0x164>)
 8002bc4:	f00c fd9a 	bl	800f6fc <iprintf>
 8002bc8:	480f      	ldr	r0, [pc, #60]	@ (8002c08 <ES_WIFI_SendData+0x174>)
 8002bca:	f00c fdff 	bl	800f7cc <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8002bce:	7cfb      	ldrb	r3, [r7, #19]
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d102      	bne.n	8002bda <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8002bda:	7cfb      	ldrb	r3, [r7, #19]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	08011258 	.word	0x08011258
 8002be8:	08011414 	.word	0x08011414
 8002bec:	0801141c 	.word	0x0801141c
 8002bf0:	08011428 	.word	0x08011428
 8002bf4:	080112e8 	.word	0x080112e8
 8002bf8:	08011308 	.word	0x08011308
 8002bfc:	08011430 	.word	0x08011430
 8002c00:	0801144c 	.word	0x0801144c
 8002c04:	08011468 	.word	0x08011468
 8002c08:	0801147c 	.word	0x0801147c

08002c0c <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b088      	sub	sp, #32
 8002c10:	af02      	add	r7, sp, #8
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	607a      	str	r2, [r7, #4]
 8002c16:	461a      	mov	r2, r3
 8002c18:	460b      	mov	r3, r1
 8002c1a:	72fb      	strb	r3, [r7, #11]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002c20:	2302      	movs	r3, #2
 8002c22:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d102      	bne.n	8002c30 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	e001      	b.n	8002c34 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c32:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8002c34:	893b      	ldrh	r3, [r7, #8]
 8002c36:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002c3a:	f200 808b 	bhi.w	8002d54 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c44:	7afa      	ldrb	r2, [r7, #11]
 8002c46:	4946      	ldr	r1, [pc, #280]	@ (8002d60 <ES_WIFI_ReceiveData+0x154>)
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f00c fdc7 	bl	800f7dc <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f7ff fb5b 	bl	8002318 <AT_ExecuteCommand>
 8002c62:	4603      	mov	r3, r0
 8002c64:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002c66:	7cfb      	ldrb	r3, [r7, #19]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d165      	bne.n	8002d38 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c72:	893a      	ldrh	r2, [r7, #8]
 8002c74:	493b      	ldr	r1, [pc, #236]	@ (8002d64 <ES_WIFI_ReceiveData+0x158>)
 8002c76:	4618      	mov	r0, r3
 8002c78:	f00c fdb0 	bl	800f7dc <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c88:	461a      	mov	r2, r3
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f7ff fb44 	bl	8002318 <AT_ExecuteCommand>
 8002c90:	4603      	mov	r3, r0
 8002c92:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8002c94:	7cfb      	ldrb	r3, [r7, #19]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d141      	bne.n	8002d1e <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4931      	ldr	r1, [pc, #196]	@ (8002d68 <ES_WIFI_ReceiveData+0x15c>)
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f00c fd99 	bl	800f7dc <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f7ff fb2d 	bl	8002318 <AT_ExecuteCommand>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8002cc2:	7cfb      	ldrb	r3, [r7, #19]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d120      	bne.n	8002d0a <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cce:	4927      	ldr	r1, [pc, #156]	@ (8002d6c <ES_WIFI_ReceiveData+0x160>)
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f00c fd83 	bl	800f7dc <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002cdc:	893a      	ldrh	r2, [r7, #8]
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff fbf2 	bl	80024d0 <AT_RequestReceiveData>
 8002cec:	4603      	mov	r3, r0
 8002cee:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8002cf0:	7cfb      	ldrb	r3, [r7, #19]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d02e      	beq.n	8002d54 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8002cf6:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 8002cfa:	491d      	ldr	r1, [pc, #116]	@ (8002d70 <ES_WIFI_ReceiveData+0x164>)
 8002cfc:	481d      	ldr	r0, [pc, #116]	@ (8002d74 <ES_WIFI_ReceiveData+0x168>)
 8002cfe:	f00c fcfd 	bl	800f6fc <iprintf>
 8002d02:	481d      	ldr	r0, [pc, #116]	@ (8002d78 <ES_WIFI_ReceiveData+0x16c>)
 8002d04:	f00c fd62 	bl	800f7cc <puts>
 8002d08:	e024      	b.n	8002d54 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 8002d0a:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 8002d0e:	4918      	ldr	r1, [pc, #96]	@ (8002d70 <ES_WIFI_ReceiveData+0x164>)
 8002d10:	4818      	ldr	r0, [pc, #96]	@ (8002d74 <ES_WIFI_ReceiveData+0x168>)
 8002d12:	f00c fcf3 	bl	800f6fc <iprintf>
 8002d16:	4819      	ldr	r0, [pc, #100]	@ (8002d7c <ES_WIFI_ReceiveData+0x170>)
 8002d18:	f00c fd58 	bl	800f7cc <puts>
 8002d1c:	e01a      	b.n	8002d54 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8002d1e:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 8002d22:	4913      	ldr	r1, [pc, #76]	@ (8002d70 <ES_WIFI_ReceiveData+0x164>)
 8002d24:	4813      	ldr	r0, [pc, #76]	@ (8002d74 <ES_WIFI_ReceiveData+0x168>)
 8002d26:	f00c fce9 	bl	800f6fc <iprintf>
 8002d2a:	4815      	ldr	r0, [pc, #84]	@ (8002d80 <ES_WIFI_ReceiveData+0x174>)
 8002d2c:	f00c fd4e 	bl	800f7cc <puts>
        *Receivedlen = 0;
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	2200      	movs	r2, #0
 8002d34:	801a      	strh	r2, [r3, #0]
 8002d36:	e00d      	b.n	8002d54 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8002d38:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8002d3c:	490c      	ldr	r1, [pc, #48]	@ (8002d70 <ES_WIFI_ReceiveData+0x164>)
 8002d3e:	480d      	ldr	r0, [pc, #52]	@ (8002d74 <ES_WIFI_ReceiveData+0x168>)
 8002d40:	f00c fcdc 	bl	800f6fc <iprintf>
 8002d44:	480f      	ldr	r0, [pc, #60]	@ (8002d84 <ES_WIFI_ReceiveData+0x178>)
 8002d46:	f00c fd41 	bl	800f7cc <puts>
      issue15++;
 8002d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <ES_WIFI_ReceiveData+0x17c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	3301      	adds	r3, #1
 8002d50:	4a0d      	ldr	r2, [pc, #52]	@ (8002d88 <ES_WIFI_ReceiveData+0x17c>)
 8002d52:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002d54:	7cfb      	ldrb	r3, [r7, #19]
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3718      	adds	r7, #24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	08011258 	.word	0x08011258
 8002d64:	080114a0 	.word	0x080114a0
 8002d68:	080114a8 	.word	0x080114a8
 8002d6c:	080114b0 	.word	0x080114b0
 8002d70:	080112e8 	.word	0x080112e8
 8002d74:	08011308 	.word	0x08011308
 8002d78:	080114b4 	.word	0x080114b4
 8002d7c:	080114d4 	.word	0x080114d4
 8002d80:	080114ec 	.word	0x080114ec
 8002d84:	0801150c 	.word	0x0801150c
 8002d88:	20000c18 	.word	0x20000c18

08002d8c <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b08c      	sub	sp, #48	@ 0x30
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8002d94:	4b57      	ldr	r3, [pc, #348]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d98:	4a56      	ldr	r2, [pc, #344]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002d9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002da0:	4b54      	ldr	r3, [pc, #336]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dac:	4b51      	ldr	r3, [pc, #324]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db0:	4a50      	ldr	r2, [pc, #320]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002db2:	f043 0302 	orr.w	r3, r3, #2
 8002db6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002db8:	4b4e      	ldr	r3, [pc, #312]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dc4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dc8:	4a4a      	ldr	r2, [pc, #296]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dca:	f043 0304 	orr.w	r3, r3, #4
 8002dce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dd0:	4b48      	ldr	r3, [pc, #288]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ddc:	4b45      	ldr	r3, [pc, #276]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de0:	4a44      	ldr	r2, [pc, #272]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002de2:	f043 0310 	orr.w	r3, r3, #16
 8002de6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002de8:	4b42      	ldr	r3, [pc, #264]	@ (8002ef4 <SPI_WIFI_MspInit+0x168>)
 8002dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dec:	f003 0310 	and.w	r3, r3, #16
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8002df4:	2200      	movs	r2, #0
 8002df6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002dfa:	483f      	ldr	r0, [pc, #252]	@ (8002ef8 <SPI_WIFI_MspInit+0x16c>)
 8002dfc:	f001 f988 	bl	8004110 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8002e00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e04:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002e06:	2301      	movs	r3, #1
 8002e08:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8002e12:	f107 031c 	add.w	r3, r7, #28
 8002e16:	4619      	mov	r1, r3
 8002e18:	4837      	ldr	r0, [pc, #220]	@ (8002ef8 <SPI_WIFI_MspInit+0x16c>)
 8002e1a:	f000 fec3 	bl	8003ba4 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8002e22:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e26:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002e30:	f107 031c 	add.w	r3, r7, #28
 8002e34:	4619      	mov	r1, r3
 8002e36:	4831      	ldr	r0, [pc, #196]	@ (8002efc <SPI_WIFI_MspInit+0x170>)
 8002e38:	f000 feb4 	bl	8003ba4 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8002e3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e40:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002e42:	2301      	movs	r3, #1
 8002e44:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8002e52:	f107 031c 	add.w	r3, r7, #28
 8002e56:	4619      	mov	r1, r3
 8002e58:	4828      	ldr	r0, [pc, #160]	@ (8002efc <SPI_WIFI_MspInit+0x170>)
 8002e5a:	f000 fea3 	bl	8003ba4 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8002e5e:	2201      	movs	r2, #1
 8002e60:	2101      	movs	r1, #1
 8002e62:	4826      	ldr	r0, [pc, #152]	@ (8002efc <SPI_WIFI_MspInit+0x170>)
 8002e64:	f001 f954 	bl	8004110 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002e74:	2301      	movs	r3, #1
 8002e76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8002e78:	f107 031c 	add.w	r3, r7, #28
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	481f      	ldr	r0, [pc, #124]	@ (8002efc <SPI_WIFI_MspInit+0x170>)
 8002e80:	f000 fe90 	bl	8003ba4 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8002e84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e88:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002e92:	2301      	movs	r3, #1
 8002e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002e96:	2306      	movs	r3, #6
 8002e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8002e9a:	f107 031c 	add.w	r3, r7, #28
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4817      	ldr	r0, [pc, #92]	@ (8002f00 <SPI_WIFI_MspInit+0x174>)
 8002ea2:	f000 fe7f 	bl	8003ba4 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8002ea6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002eaa:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002eac:	2302      	movs	r3, #2
 8002eae:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002eb8:	2306      	movs	r3, #6
 8002eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8002ebc:	f107 031c 	add.w	r3, r7, #28
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	480f      	ldr	r0, [pc, #60]	@ (8002f00 <SPI_WIFI_MspInit+0x174>)
 8002ec4:	f000 fe6e 	bl	8003ba4 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8002ec8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ecc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8002eda:	2306      	movs	r3, #6
 8002edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8002ede:	f107 031c 	add.w	r3, r7, #28
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4806      	ldr	r0, [pc, #24]	@ (8002f00 <SPI_WIFI_MspInit+0x174>)
 8002ee6:	f000 fe5d 	bl	8003ba4 <HAL_GPIO_Init>
}
 8002eea:	bf00      	nop
 8002eec:	3730      	adds	r7, #48	@ 0x30
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	48000400 	.word	0x48000400
 8002efc:	48001000 	.word	0x48001000
 8002f00:	48000800 	.word	0x48000800

08002f04 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8002f12:	88fb      	ldrh	r3, [r7, #6]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d145      	bne.n	8002fa4 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8002f18:	4b27      	ldr	r3, [pc, #156]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f1a:	4a28      	ldr	r2, [pc, #160]	@ (8002fbc <SPI_WIFI_Init+0xb8>)
 8002f1c:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8002f1e:	4826      	ldr	r0, [pc, #152]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f20:	f7ff ff34 	bl	8002d8c <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8002f24:	4b24      	ldr	r3, [pc, #144]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f26:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f2a:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8002f2c:	4b22      	ldr	r3, [pc, #136]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8002f32:	4b21      	ldr	r3, [pc, #132]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f34:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8002f38:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8002f3a:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8002f40:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8002f46:	4b1c      	ldr	r3, [pc, #112]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f4c:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8002f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f50:	2210      	movs	r2, #16
 8002f52:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8002f54:	4b18      	ldr	r3, [pc, #96]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8002f5a:	4b17      	ldr	r3, [pc, #92]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8002f60:	4b15      	ldr	r3, [pc, #84]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8002f66:	4b14      	ldr	r3, [pc, #80]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8002f6c:	4812      	ldr	r0, [pc, #72]	@ (8002fb8 <SPI_WIFI_Init+0xb4>)
 8002f6e:	f002 ffa3 	bl	8005eb8 <HAL_SPI_Init>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8002f78:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7c:	e018      	b.n	8002fb0 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2105      	movs	r1, #5
 8002f82:	2007      	movs	r0, #7
 8002f84:	f000 fc88 	bl	8003898 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8002f88:	2007      	movs	r0, #7
 8002f8a:	f000 fca1 	bl	80038d0 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 8002f8e:	2200      	movs	r2, #0
 8002f90:	2105      	movs	r1, #5
 8002f92:	2033      	movs	r0, #51	@ 0x33
 8002f94:	f000 fc80 	bl	8003898 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8002f98:	2033      	movs	r0, #51	@ 0x33
 8002f9a:	f000 fc99 	bl	80038d0 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8002f9e:	200a      	movs	r0, #10
 8002fa0:	f000 f9fe 	bl	80033a0 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8002fa4:	f000 f80c 	bl	8002fc0 <SPI_WIFI_ResetModule>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	73fb      	strb	r3, [r7, #15]

  return rc;
 8002fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000c1c 	.word	0x20000c1c
 8002fbc:	40003c00 	.word	0x40003c00

08002fc0 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8002fc6:	f000 fb5b 	bl	8003680 <HAL_GetTick>
 8002fca:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fd6:	4830      	ldr	r0, [pc, #192]	@ (8003098 <SPI_WIFI_ResetModule+0xd8>)
 8002fd8:	f001 f89a 	bl	8004110 <HAL_GPIO_WritePin>
 8002fdc:	200a      	movs	r0, #10
 8002fde:	f000 fb5b 	bl	8003698 <HAL_Delay>
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fe8:	482b      	ldr	r0, [pc, #172]	@ (8003098 <SPI_WIFI_ResetModule+0xd8>)
 8002fea:	f001 f891 	bl	8004110 <HAL_GPIO_WritePin>
 8002fee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002ff2:	f000 fb51 	bl	8003698 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2101      	movs	r1, #1
 8002ffa:	4827      	ldr	r0, [pc, #156]	@ (8003098 <SPI_WIFI_ResetModule+0xd8>)
 8002ffc:	f001 f888 	bl	8004110 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003000:	200f      	movs	r0, #15
 8003002:	f000 f9cd 	bl	80033a0 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 8003006:	e020      	b.n	800304a <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003008:	7bfb      	ldrb	r3, [r7, #15]
 800300a:	463a      	mov	r2, r7
 800300c:	18d1      	adds	r1, r2, r3
 800300e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003012:	2201      	movs	r2, #1
 8003014:	4821      	ldr	r0, [pc, #132]	@ (800309c <SPI_WIFI_ResetModule+0xdc>)
 8003016:	f003 f81a 	bl	800604e <HAL_SPI_Receive>
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	3302      	adds	r3, #2
 8003022:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8003024:	f000 fb2c 	bl	8003680 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003032:	d202      	bcs.n	800303a <SPI_WIFI_ResetModule+0x7a>
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d007      	beq.n	800304a <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 800303a:	2201      	movs	r2, #1
 800303c:	2101      	movs	r1, #1
 800303e:	4816      	ldr	r0, [pc, #88]	@ (8003098 <SPI_WIFI_ResetModule+0xd8>)
 8003040:	f001 f866 	bl	8004110 <HAL_GPIO_WritePin>
      return -1;
 8003044:	f04f 33ff 	mov.w	r3, #4294967295
 8003048:	e021      	b.n	800308e <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800304a:	2102      	movs	r1, #2
 800304c:	4812      	ldr	r0, [pc, #72]	@ (8003098 <SPI_WIFI_ResetModule+0xd8>)
 800304e:	f001 f847 	bl	80040e0 <HAL_GPIO_ReadPin>
 8003052:	4603      	mov	r3, r0
 8003054:	2b01      	cmp	r3, #1
 8003056:	d0d7      	beq.n	8003008 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8003058:	2201      	movs	r2, #1
 800305a:	2101      	movs	r1, #1
 800305c:	480e      	ldr	r0, [pc, #56]	@ (8003098 <SPI_WIFI_ResetModule+0xd8>)
 800305e:	f001 f857 	bl	8004110 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003062:	783b      	ldrb	r3, [r7, #0]
 8003064:	2b15      	cmp	r3, #21
 8003066:	d10e      	bne.n	8003086 <SPI_WIFI_ResetModule+0xc6>
 8003068:	787b      	ldrb	r3, [r7, #1]
 800306a:	2b15      	cmp	r3, #21
 800306c:	d10b      	bne.n	8003086 <SPI_WIFI_ResetModule+0xc6>
 800306e:	78bb      	ldrb	r3, [r7, #2]
 8003070:	2b0d      	cmp	r3, #13
 8003072:	d108      	bne.n	8003086 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003074:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003076:	2b0a      	cmp	r3, #10
 8003078:	d105      	bne.n	8003086 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800307a:	793b      	ldrb	r3, [r7, #4]
 800307c:	2b3e      	cmp	r3, #62	@ 0x3e
 800307e:	d102      	bne.n	8003086 <SPI_WIFI_ResetModule+0xc6>
 8003080:	797b      	ldrb	r3, [r7, #5]
 8003082:	2b20      	cmp	r3, #32
 8003084:	d002      	beq.n	800308c <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8003086:	f04f 33ff 	mov.w	r3, #4294967295
 800308a:	e000      	b.n	800308e <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	48001000 	.word	0x48001000
 800309c:	20000c1c 	.word	0x20000c1c

080030a0 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80030a4:	4802      	ldr	r0, [pc, #8]	@ (80030b0 <SPI_WIFI_DeInit+0x10>)
 80030a6:	f002 ffaa 	bl	8005ffe <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	20000c1c 	.word	0x20000c1c

080030b4 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80030bc:	f000 fae0 	bl	8003680 <HAL_GetTick>
 80030c0:	4603      	mov	r3, r0
 80030c2:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 80030c4:	e00a      	b.n	80030dc <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80030c6:	f000 fadb 	bl	8003680 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	1ad2      	subs	r2, r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d902      	bls.n	80030dc <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 80030d6:	f04f 33ff 	mov.w	r3, #4294967295
 80030da:	e007      	b.n	80030ec <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 80030dc:	2102      	movs	r1, #2
 80030de:	4805      	ldr	r0, [pc, #20]	@ (80030f4 <wait_cmddata_rdy_high+0x40>)
 80030e0:	f000 fffe 	bl	80040e0 <HAL_GPIO_ReadPin>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d1ed      	bne.n	80030c6 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	48001000 	.word	0x48001000

080030f8 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003100:	f000 fabe 	bl	8003680 <HAL_GetTick>
 8003104:	4603      	mov	r3, r0
 8003106:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 8003108:	e00a      	b.n	8003120 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800310a:	f000 fab9 	bl	8003680 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad2      	subs	r2, r2, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	429a      	cmp	r2, r3
 8003118:	d902      	bls.n	8003120 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800311a:	f04f 33ff 	mov.w	r3, #4294967295
 800311e:	e004      	b.n	800312a <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8003120:	4b04      	ldr	r3, [pc, #16]	@ (8003134 <wait_cmddata_rdy_rising_event+0x3c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d0f0      	beq.n	800310a <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003128:	2300      	movs	r3, #0
#endif
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000c88 	.word	0x20000c88

08003138 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003140:	f000 fa9e 	bl	8003680 <HAL_GetTick>
 8003144:	4603      	mov	r3, r0
 8003146:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8003148:	e00a      	b.n	8003160 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800314a:	f000 fa99 	bl	8003680 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1ad2      	subs	r2, r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	429a      	cmp	r2, r3
 8003158:	d902      	bls.n	8003160 <wait_spi_rx_event+0x28>
    {
      return -1;
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
 800315e:	e004      	b.n	800316a <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8003160:	4b04      	ldr	r3, [pc, #16]	@ (8003174 <wait_spi_rx_event+0x3c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d0f0      	beq.n	800314a <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003168:	2300      	movs	r3, #0
#endif
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000c80 	.word	0x20000c80

08003178 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003180:	f000 fa7e 	bl	8003680 <HAL_GetTick>
 8003184:	4603      	mov	r3, r0
 8003186:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003188:	e00a      	b.n	80031a0 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800318a:	f000 fa79 	bl	8003680 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	1ad2      	subs	r2, r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	429a      	cmp	r2, r3
 8003198:	d902      	bls.n	80031a0 <wait_spi_tx_event+0x28>
    {
      return -1;
 800319a:	f04f 33ff 	mov.w	r3, #4294967295
 800319e:	e004      	b.n	80031aa <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 80031a0:	4b04      	ldr	r3, [pc, #16]	@ (80031b4 <wait_spi_tx_event+0x3c>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d0f0      	beq.n	800318a <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 80031a8:	2300      	movs	r3, #0
#endif
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000c84 	.word	0x20000c84

080031b8 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	460b      	mov	r3, r1
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 80031c6:	2300      	movs	r3, #0
 80031c8:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 80031ca:	2201      	movs	r2, #1
 80031cc:	2101      	movs	r1, #1
 80031ce:	4834      	ldr	r0, [pc, #208]	@ (80032a0 <SPI_WIFI_ReceiveData+0xe8>)
 80031d0:	f000 ff9e 	bl	8004110 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 80031d4:	2003      	movs	r0, #3
 80031d6:	f000 f8e3 	bl	80033a0 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7ff ff8b 	bl	80030f8 <wait_cmddata_rdy_rising_event>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	da02      	bge.n	80031ee <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 80031e8:	f06f 0302 	mvn.w	r3, #2
 80031ec:	e054      	b.n	8003298 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80031ee:	2200      	movs	r2, #0
 80031f0:	2101      	movs	r1, #1
 80031f2:	482b      	ldr	r0, [pc, #172]	@ (80032a0 <SPI_WIFI_ReceiveData+0xe8>)
 80031f4:	f000 ff8c 	bl	8004110 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80031f8:	200f      	movs	r0, #15
 80031fa:	f000 f8d1 	bl	80033a0 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 80031fe:	e03d      	b.n	800327c <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8003200:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003204:	897b      	ldrh	r3, [r7, #10]
 8003206:	429a      	cmp	r2, r3
 8003208:	db02      	blt.n	8003210 <SPI_WIFI_ReceiveData+0x58>
 800320a:	897b      	ldrh	r3, [r7, #10]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d13c      	bne.n	800328a <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8003210:	4b24      	ldr	r3, [pc, #144]	@ (80032a4 <SPI_WIFI_ReceiveData+0xec>)
 8003212:	2201      	movs	r2, #1
 8003214:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003216:	f107 0314 	add.w	r3, r7, #20
 800321a:	2201      	movs	r2, #1
 800321c:	4619      	mov	r1, r3
 800321e:	4822      	ldr	r0, [pc, #136]	@ (80032a8 <SPI_WIFI_ReceiveData+0xf0>)
 8003220:	f003 faf4 	bl	800680c <HAL_SPI_Receive_IT>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d007      	beq.n	800323a <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 800322a:	2201      	movs	r2, #1
 800322c:	2101      	movs	r1, #1
 800322e:	481c      	ldr	r0, [pc, #112]	@ (80032a0 <SPI_WIFI_ReceiveData+0xe8>)
 8003230:	f000 ff6e 	bl	8004110 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8003234:	f04f 33ff 	mov.w	r3, #4294967295
 8003238:	e02e      	b.n	8003298 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff ff7b 	bl	8003138 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8003242:	7d3a      	ldrb	r2, [r7, #20]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	3301      	adds	r3, #1
 800324c:	7d7a      	ldrb	r2, [r7, #21]
 800324e:	701a      	strb	r2, [r3, #0]
      length += 2;
 8003250:	8afb      	ldrh	r3, [r7, #22]
 8003252:	3302      	adds	r3, #2
 8003254:	b29b      	uxth	r3, r3
 8003256:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	3302      	adds	r3, #2
 800325c:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 800325e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003262:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8003266:	db09      	blt.n	800327c <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003268:	2201      	movs	r2, #1
 800326a:	2101      	movs	r1, #1
 800326c:	480c      	ldr	r0, [pc, #48]	@ (80032a0 <SPI_WIFI_ReceiveData+0xe8>)
 800326e:	f000 ff4f 	bl	8004110 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8003272:	f7ff fea5 	bl	8002fc0 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8003276:	f06f 0303 	mvn.w	r3, #3
 800327a:	e00d      	b.n	8003298 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 800327c:	2102      	movs	r1, #2
 800327e:	4808      	ldr	r0, [pc, #32]	@ (80032a0 <SPI_WIFI_ReceiveData+0xe8>)
 8003280:	f000 ff2e 	bl	80040e0 <HAL_GPIO_ReadPin>
 8003284:	4603      	mov	r3, r0
 8003286:	2b01      	cmp	r3, #1
 8003288:	d0ba      	beq.n	8003200 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800328a:	2201      	movs	r2, #1
 800328c:	2101      	movs	r1, #1
 800328e:	4804      	ldr	r0, [pc, #16]	@ (80032a0 <SPI_WIFI_ReceiveData+0xe8>)
 8003290:	f000 ff3e 	bl	8004110 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003294:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	48001000 	.word	0x48001000
 80032a4:	20000c80 	.word	0x20000c80
 80032a8:	20000c1c 	.word	0x20000c1c

080032ac <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	460b      	mov	r3, r1
 80032b6:	607a      	str	r2, [r7, #4]
 80032b8:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff fef9 	bl	80030b4 <wait_cmddata_rdy_high>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	da02      	bge.n	80032ce <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80032c8:	f04f 33ff 	mov.w	r3, #4294967295
 80032cc:	e04f      	b.n	800336e <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 80032ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003378 <SPI_WIFI_SendData+0xcc>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80032d4:	2200      	movs	r2, #0
 80032d6:	2101      	movs	r1, #1
 80032d8:	4828      	ldr	r0, [pc, #160]	@ (800337c <SPI_WIFI_SendData+0xd0>)
 80032da:	f000 ff19 	bl	8004110 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80032de:	200f      	movs	r0, #15
 80032e0:	f000 f85e 	bl	80033a0 <SPI_WIFI_DelayUs>
  if (len > 1)
 80032e4:	897b      	ldrh	r3, [r7, #10]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d919      	bls.n	800331e <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 80032ea:	4b25      	ldr	r3, [pc, #148]	@ (8003380 <SPI_WIFI_SendData+0xd4>)
 80032ec:	2201      	movs	r2, #1
 80032ee:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 80032f0:	897b      	ldrh	r3, [r7, #10]
 80032f2:	085b      	lsrs	r3, r3, #1
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	461a      	mov	r2, r3
 80032f8:	68f9      	ldr	r1, [r7, #12]
 80032fa:	4822      	ldr	r0, [pc, #136]	@ (8003384 <SPI_WIFI_SendData+0xd8>)
 80032fc:	f003 f9fe 	bl	80066fc <HAL_SPI_Transmit_IT>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d007      	beq.n	8003316 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8003306:	2201      	movs	r2, #1
 8003308:	2101      	movs	r1, #1
 800330a:	481c      	ldr	r0, [pc, #112]	@ (800337c <SPI_WIFI_SendData+0xd0>)
 800330c:	f000 ff00 	bl	8004110 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003310:	f04f 33ff 	mov.w	r3, #4294967295
 8003314:	e02b      	b.n	800336e <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff ff2d 	bl	8003178 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 800331e:	897b      	ldrh	r3, [r7, #10]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d020      	beq.n	800336a <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8003328:	897b      	ldrh	r3, [r7, #10]
 800332a:	3b01      	subs	r3, #1
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8003334:	230a      	movs	r3, #10
 8003336:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8003338:	4b11      	ldr	r3, [pc, #68]	@ (8003380 <SPI_WIFI_SendData+0xd4>)
 800333a:	2201      	movs	r2, #1
 800333c:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800333e:	f107 0314 	add.w	r3, r7, #20
 8003342:	2201      	movs	r2, #1
 8003344:	4619      	mov	r1, r3
 8003346:	480f      	ldr	r0, [pc, #60]	@ (8003384 <SPI_WIFI_SendData+0xd8>)
 8003348:	f003 f9d8 	bl	80066fc <HAL_SPI_Transmit_IT>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d007      	beq.n	8003362 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8003352:	2201      	movs	r2, #1
 8003354:	2101      	movs	r1, #1
 8003356:	4809      	ldr	r0, [pc, #36]	@ (800337c <SPI_WIFI_SendData+0xd0>)
 8003358:	f000 feda 	bl	8004110 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800335c:	f04f 33ff 	mov.w	r3, #4294967295
 8003360:	e005      	b.n	800336e <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff ff07 	bl	8003178 <wait_spi_tx_event>
    
  }
  return len;
 800336a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800336e:	4618      	mov	r0, r3
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000c88 	.word	0x20000c88
 800337c:	48001000 	.word	0x48001000
 8003380:	20000c84 	.word	0x20000c84
 8003384:	20000c1c 	.word	0x20000c1c

08003388 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f981 	bl	8003698 <HAL_Delay>
}
 8003396:	bf00      	nop
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 80033b0:	4b20      	ldr	r3, [pc, #128]	@ (8003434 <SPI_WIFI_DelayUs+0x94>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d122      	bne.n	80033fe <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 80033b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003438 <SPI_WIFI_DelayUs+0x98>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a1f      	ldr	r2, [pc, #124]	@ (800343c <SPI_WIFI_DelayUs+0x9c>)
 80033be:	fba2 2303 	umull	r2, r3, r2, r3
 80033c2:	099b      	lsrs	r3, r3, #6
 80033c4:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 80033ce:	f000 f957 	bl	8003680 <HAL_GetTick>
 80033d2:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80033d4:	e002      	b.n	80033dc <SPI_WIFI_DelayUs+0x3c>
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	3b01      	subs	r3, #1
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d1f9      	bne.n	80033d6 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 80033e2:	f000 f94d 	bl	8003680 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	4a11      	ldr	r2, [pc, #68]	@ (8003434 <SPI_WIFI_DelayUs+0x94>)
 80033ee:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 80033f0:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <SPI_WIFI_DelayUs+0x94>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d102      	bne.n	80033fe <SPI_WIFI_DelayUs+0x5e>
 80033f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003434 <SPI_WIFI_DelayUs+0x94>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 80033fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003438 <SPI_WIFI_DelayUs+0x98>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a0f      	ldr	r2, [pc, #60]	@ (8003440 <SPI_WIFI_DelayUs+0xa0>)
 8003404:	fba2 2303 	umull	r2, r3, r2, r3
 8003408:	0c9a      	lsrs	r2, r3, #18
 800340a:	4b0a      	ldr	r3, [pc, #40]	@ (8003434 <SPI_WIFI_DelayUs+0x94>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003412:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	fb02 f303 	mul.w	r3, r2, r3
 800341c:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 800341e:	e002      	b.n	8003426 <SPI_WIFI_DelayUs+0x86>
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	3b01      	subs	r3, #1
 8003424:	60bb      	str	r3, [r7, #8]
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1f9      	bne.n	8003420 <SPI_WIFI_DelayUs+0x80>
  return;
 800342c:	bf00      	nop
}
 800342e:	3718      	adds	r7, #24
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	20000c8c 	.word	0x20000c8c
 8003438:	2000000c 	.word	0x2000000c
 800343c:	10624dd3 	.word	0x10624dd3
 8003440:	431bde83 	.word	0x431bde83

08003444 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 800344c:	4b06      	ldr	r3, [pc, #24]	@ (8003468 <HAL_SPI_RxCpltCallback+0x24>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d002      	beq.n	800345a <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8003454:	4b04      	ldr	r3, [pc, #16]	@ (8003468 <HAL_SPI_RxCpltCallback+0x24>)
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]
  }
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	20000c80 	.word	0x20000c80

0800346c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8003474:	4b06      	ldr	r3, [pc, #24]	@ (8003490 <HAL_SPI_TxCpltCallback+0x24>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 800347c:	4b04      	ldr	r3, [pc, #16]	@ (8003490 <HAL_SPI_TxCpltCallback+0x24>)
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
  }
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	20000c84 	.word	0x20000c84

08003494 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8003498:	4b05      	ldr	r3, [pc, #20]	@ (80034b0 <SPI_WIFI_ISR+0x1c>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d102      	bne.n	80034a6 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80034a0:	4b03      	ldr	r3, [pc, #12]	@ (80034b0 <SPI_WIFI_ISR+0x1c>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]
   }
}
 80034a6:	bf00      	nop
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	20000c88 	.word	0x20000c88

080034b4 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 80034be:	4b0d      	ldr	r3, [pc, #52]	@ (80034f4 <WIFI_Init+0x40>)
 80034c0:	9301      	str	r3, [sp, #4]
 80034c2:	4b0d      	ldr	r3, [pc, #52]	@ (80034f8 <WIFI_Init+0x44>)
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	4b0d      	ldr	r3, [pc, #52]	@ (80034fc <WIFI_Init+0x48>)
 80034c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003500 <WIFI_Init+0x4c>)
 80034ca:	490e      	ldr	r1, [pc, #56]	@ (8003504 <WIFI_Init+0x50>)
 80034cc:	480e      	ldr	r0, [pc, #56]	@ (8003508 <WIFI_Init+0x54>)
 80034ce:	f7ff f8c3 	bl	8002658 <ES_WIFI_RegisterBusIO>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d107      	bne.n	80034e8 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80034d8:	480b      	ldr	r0, [pc, #44]	@ (8003508 <WIFI_Init+0x54>)
 80034da:	f7ff f88f 	bl	80025fc <ES_WIFI_Init>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 80034e8:	79fb      	ldrb	r3, [r7, #7]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	080031b9 	.word	0x080031b9
 80034f8:	080032ad 	.word	0x080032ad
 80034fc:	08003389 	.word	0x08003389
 8003500:	080030a1 	.word	0x080030a1
 8003504:	08002f05 	.word	0x08002f05
 8003508:	20000c90 	.word	0x20000c90

0800350c <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	4613      	mov	r3, r2
 8003518:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	68ba      	ldr	r2, [r7, #8]
 8003522:	68f9      	ldr	r1, [r7, #12]
 8003524:	4809      	ldr	r0, [pc, #36]	@ (800354c <WIFI_Connect+0x40>)
 8003526:	f7ff f8cb 	bl	80026c0 <ES_WIFI_Connect>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d107      	bne.n	8003540 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003530:	4806      	ldr	r0, [pc, #24]	@ (800354c <WIFI_Connect+0x40>)
 8003532:	f7ff f969 	bl	8002808 <ES_WIFI_GetNetworkSettings>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8003540:	7dfb      	ldrb	r3, [r7, #23]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3718      	adds	r7, #24
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000c90 	.word	0x20000c90

08003550 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 800355c:	6879      	ldr	r1, [r7, #4]
 800355e:	4806      	ldr	r0, [pc, #24]	@ (8003578 <WIFI_GetMAC_Address+0x28>)
 8003560:	f7ff f97c 	bl	800285c <ES_WIFI_GetMACAddress>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 800356e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20000c90 	.word	0x20000c90

0800357c <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8003588:	4809      	ldr	r0, [pc, #36]	@ (80035b0 <WIFI_GetIP_Address+0x34>)
 800358a:	f7ff f911 	bl	80027b0 <ES_WIFI_IsConnected>
 800358e:	4603      	mov	r3, r0
 8003590:	2b01      	cmp	r3, #1
 8003592:	d107      	bne.n	80035a4 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8003594:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <WIFI_GetIP_Address+0x34>)
 8003596:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 800359a:	461a      	mov	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80035a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	20000c90 	.word	0x20000c90

080035b4 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08a      	sub	sp, #40	@ 0x28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	607a      	str	r2, [r7, #4]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	460b      	mov	r3, r1
 80035c2:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 80035d0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80035d2:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 80035d4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80035d6:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 80035d8:	7afb      	ldrb	r3, [r7, #11]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	bf14      	ite	ne
 80035de:	2301      	movne	r3, #1
 80035e0:	2300      	moveq	r3, #0
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	785b      	ldrb	r3, [r3, #1]
 80035f0:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	789b      	ldrb	r3, [r3, #2]
 80035f6:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	78db      	ldrb	r3, [r3, #3]
 80035fc:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80035fe:	f107 0310 	add.w	r3, r7, #16
 8003602:	4619      	mov	r1, r3
 8003604:	4807      	ldr	r0, [pc, #28]	@ (8003624 <WIFI_OpenClientConnection+0x70>)
 8003606:	f7ff f95b 	bl	80028c0 <ES_WIFI_StartClientConnection>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d102      	bne.n	8003616 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 8003610:	2300      	movs	r3, #0
 8003612:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8003616:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800361a:	4618      	mov	r0, r3
 800361c:	3728      	adds	r7, #40	@ 0x28
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000c90 	.word	0x20000c90

08003628 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800362e:	2300      	movs	r3, #0
 8003630:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003632:	2003      	movs	r0, #3
 8003634:	f000 f925 	bl	8003882 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003638:	200f      	movs	r0, #15
 800363a:	f7fe fa77 	bl	8001b2c <HAL_InitTick>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	71fb      	strb	r3, [r7, #7]
 8003648:	e001      	b.n	800364e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800364a:	f7fd ff93 	bl	8001574 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800364e:	79fb      	ldrb	r3, [r7, #7]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800365c:	4b06      	ldr	r3, [pc, #24]	@ (8003678 <HAL_IncTick+0x20>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	4b06      	ldr	r3, [pc, #24]	@ (800367c <HAL_IncTick+0x24>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4413      	add	r3, r2
 8003668:	4a04      	ldr	r2, [pc, #16]	@ (800367c <HAL_IncTick+0x24>)
 800366a:	6013      	str	r3, [r2, #0]
}
 800366c:	bf00      	nop
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	20000014 	.word	0x20000014
 800367c:	20001338 	.word	0x20001338

08003680 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return uwTick;
 8003684:	4b03      	ldr	r3, [pc, #12]	@ (8003694 <HAL_GetTick+0x14>)
 8003686:	681b      	ldr	r3, [r3, #0]
}
 8003688:	4618      	mov	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	20001338 	.word	0x20001338

08003698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036a0:	f7ff ffee 	bl	8003680 <HAL_GetTick>
 80036a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b0:	d005      	beq.n	80036be <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80036b2:	4b0a      	ldr	r3, [pc, #40]	@ (80036dc <HAL_Delay+0x44>)
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	461a      	mov	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4413      	add	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036be:	bf00      	nop
 80036c0:	f7ff ffde 	bl	8003680 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	68fa      	ldr	r2, [r7, #12]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d8f7      	bhi.n	80036c0 <HAL_Delay+0x28>
  {
  }
}
 80036d0:	bf00      	nop
 80036d2:	bf00      	nop
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20000014 	.word	0x20000014

080036e0 <__NVIC_SetPriorityGrouping>:
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003724 <__NVIC_SetPriorityGrouping+0x44>)
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036fc:	4013      	ands	r3, r2
 80036fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003708:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800370c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003712:	4a04      	ldr	r2, [pc, #16]	@ (8003724 <__NVIC_SetPriorityGrouping+0x44>)
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	60d3      	str	r3, [r2, #12]
}
 8003718:	bf00      	nop
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	e000ed00 	.word	0xe000ed00

08003728 <__NVIC_GetPriorityGrouping>:
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800372c:	4b04      	ldr	r3, [pc, #16]	@ (8003740 <__NVIC_GetPriorityGrouping+0x18>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	0a1b      	lsrs	r3, r3, #8
 8003732:	f003 0307 	and.w	r3, r3, #7
}
 8003736:	4618      	mov	r0, r3
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	e000ed00 	.word	0xe000ed00

08003744 <__NVIC_EnableIRQ>:
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	4603      	mov	r3, r0
 800374c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800374e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003752:	2b00      	cmp	r3, #0
 8003754:	db0b      	blt.n	800376e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003756:	79fb      	ldrb	r3, [r7, #7]
 8003758:	f003 021f 	and.w	r2, r3, #31
 800375c:	4907      	ldr	r1, [pc, #28]	@ (800377c <__NVIC_EnableIRQ+0x38>)
 800375e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003762:	095b      	lsrs	r3, r3, #5
 8003764:	2001      	movs	r0, #1
 8003766:	fa00 f202 	lsl.w	r2, r0, r2
 800376a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	e000e100 	.word	0xe000e100

08003780 <__NVIC_DisableIRQ>:
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	2b00      	cmp	r3, #0
 8003790:	db12      	blt.n	80037b8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	f003 021f 	and.w	r2, r3, #31
 8003798:	490a      	ldr	r1, [pc, #40]	@ (80037c4 <__NVIC_DisableIRQ+0x44>)
 800379a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379e:	095b      	lsrs	r3, r3, #5
 80037a0:	2001      	movs	r0, #1
 80037a2:	fa00 f202 	lsl.w	r2, r0, r2
 80037a6:	3320      	adds	r3, #32
 80037a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80037ac:	f3bf 8f4f 	dsb	sy
}
 80037b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80037b2:	f3bf 8f6f 	isb	sy
}
 80037b6:	bf00      	nop
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	e000e100 	.word	0xe000e100

080037c8 <__NVIC_SetPriority>:
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	4603      	mov	r3, r0
 80037d0:	6039      	str	r1, [r7, #0]
 80037d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	db0a      	blt.n	80037f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	490c      	ldr	r1, [pc, #48]	@ (8003814 <__NVIC_SetPriority+0x4c>)
 80037e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e6:	0112      	lsls	r2, r2, #4
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	440b      	add	r3, r1
 80037ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80037f0:	e00a      	b.n	8003808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	4908      	ldr	r1, [pc, #32]	@ (8003818 <__NVIC_SetPriority+0x50>)
 80037f8:	79fb      	ldrb	r3, [r7, #7]
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	3b04      	subs	r3, #4
 8003800:	0112      	lsls	r2, r2, #4
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	440b      	add	r3, r1
 8003806:	761a      	strb	r2, [r3, #24]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	e000e100 	.word	0xe000e100
 8003818:	e000ed00 	.word	0xe000ed00

0800381c <NVIC_EncodePriority>:
{
 800381c:	b480      	push	{r7}
 800381e:	b089      	sub	sp, #36	@ 0x24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f1c3 0307 	rsb	r3, r3, #7
 8003836:	2b04      	cmp	r3, #4
 8003838:	bf28      	it	cs
 800383a:	2304      	movcs	r3, #4
 800383c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	3304      	adds	r3, #4
 8003842:	2b06      	cmp	r3, #6
 8003844:	d902      	bls.n	800384c <NVIC_EncodePriority+0x30>
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	3b03      	subs	r3, #3
 800384a:	e000      	b.n	800384e <NVIC_EncodePriority+0x32>
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	f04f 32ff 	mov.w	r2, #4294967295
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	43da      	mvns	r2, r3
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	401a      	ands	r2, r3
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003864:	f04f 31ff 	mov.w	r1, #4294967295
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	fa01 f303 	lsl.w	r3, r1, r3
 800386e:	43d9      	mvns	r1, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003874:	4313      	orrs	r3, r2
}
 8003876:	4618      	mov	r0, r3
 8003878:	3724      	adds	r7, #36	@ 0x24
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff ff28 	bl	80036e0 <__NVIC_SetPriorityGrouping>
}
 8003890:	bf00      	nop
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80038a6:	2300      	movs	r3, #0
 80038a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038aa:	f7ff ff3d 	bl	8003728 <__NVIC_GetPriorityGrouping>
 80038ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	68b9      	ldr	r1, [r7, #8]
 80038b4:	6978      	ldr	r0, [r7, #20]
 80038b6:	f7ff ffb1 	bl	800381c <NVIC_EncodePriority>
 80038ba:	4602      	mov	r2, r0
 80038bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038c0:	4611      	mov	r1, r2
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff ff80 	bl	80037c8 <__NVIC_SetPriority>
}
 80038c8:	bf00      	nop
 80038ca:	3718      	adds	r7, #24
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff ff30 	bl	8003744 <__NVIC_EnableIRQ>
}
 80038e4:	bf00      	nop
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}

080038ec <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	4603      	mov	r3, r0
 80038f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80038f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff ff40 	bl	8003780 <__NVIC_DisableIRQ>
}
 8003900:	bf00      	nop
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e0ac      	b.n	8003a74 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4618      	mov	r0, r3
 8003920:	f000 f8b2 	bl	8003a88 <DFSDM_GetChannelFromInstance>
 8003924:	4603      	mov	r3, r0
 8003926:	4a55      	ldr	r2, [pc, #340]	@ (8003a7c <HAL_DFSDM_ChannelInit+0x174>)
 8003928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e09f      	b.n	8003a74 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7fd fe45 	bl	80015c4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800393a:	4b51      	ldr	r3, [pc, #324]	@ (8003a80 <HAL_DFSDM_ChannelInit+0x178>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3301      	adds	r3, #1
 8003940:	4a4f      	ldr	r2, [pc, #316]	@ (8003a80 <HAL_DFSDM_ChannelInit+0x178>)
 8003942:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003944:	4b4e      	ldr	r3, [pc, #312]	@ (8003a80 <HAL_DFSDM_ChannelInit+0x178>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d125      	bne.n	8003998 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800394c:	4b4d      	ldr	r3, [pc, #308]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a4c      	ldr	r2, [pc, #304]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 8003952:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003956:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003958:	4b4a      	ldr	r3, [pc, #296]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	4948      	ldr	r1, [pc, #288]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 8003962:	4313      	orrs	r3, r2
 8003964:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003966:	4b47      	ldr	r3, [pc, #284]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a46      	ldr	r2, [pc, #280]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 800396c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003970:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	791b      	ldrb	r3, [r3, #4]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d108      	bne.n	800398c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800397a:	4b42      	ldr	r3, [pc, #264]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	3b01      	subs	r3, #1
 8003984:	041b      	lsls	r3, r3, #16
 8003986:	493f      	ldr	r1, [pc, #252]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 8003988:	4313      	orrs	r3, r2
 800398a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800398c:	4b3d      	ldr	r3, [pc, #244]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a3c      	ldr	r2, [pc, #240]	@ (8003a84 <HAL_DFSDM_ChannelInit+0x17c>)
 8003992:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003996:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80039a6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6819      	ldr	r1, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80039b6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80039bc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 020f 	bic.w	r2, r2, #15
 80039d4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6819      	ldr	r1, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80039e4:	431a      	orrs	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80039fc:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6899      	ldr	r1, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f002 0207 	and.w	r2, r2, #7
 8003a28:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6859      	ldr	r1, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a34:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a54:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 f810 	bl	8003a88 <DFSDM_GetChannelFromInstance>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4904      	ldr	r1, [pc, #16]	@ (8003a7c <HAL_DFSDM_ChannelInit+0x174>)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	20001340 	.word	0x20001340
 8003a80:	2000133c 	.word	0x2000133c
 8003a84:	40016000 	.word	0x40016000

08003a88 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a1c      	ldr	r2, [pc, #112]	@ (8003b04 <DFSDM_GetChannelFromInstance+0x7c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d102      	bne.n	8003a9e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	e02b      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a19      	ldr	r2, [pc, #100]	@ (8003b08 <DFSDM_GetChannelFromInstance+0x80>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d102      	bne.n	8003aac <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	60fb      	str	r3, [r7, #12]
 8003aaa:	e024      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a17      	ldr	r2, [pc, #92]	@ (8003b0c <DFSDM_GetChannelFromInstance+0x84>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d102      	bne.n	8003aba <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e01d      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a14      	ldr	r2, [pc, #80]	@ (8003b10 <DFSDM_GetChannelFromInstance+0x88>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d102      	bne.n	8003ac8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	e016      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a12      	ldr	r2, [pc, #72]	@ (8003b14 <DFSDM_GetChannelFromInstance+0x8c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d102      	bne.n	8003ad6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003ad0:	2305      	movs	r3, #5
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	e00f      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a0f      	ldr	r2, [pc, #60]	@ (8003b18 <DFSDM_GetChannelFromInstance+0x90>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d102      	bne.n	8003ae4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003ade:	2306      	movs	r3, #6
 8003ae0:	60fb      	str	r3, [r7, #12]
 8003ae2:	e008      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8003b1c <DFSDM_GetChannelFromInstance+0x94>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d102      	bne.n	8003af2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003aec:	2307      	movs	r3, #7
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	e001      	b.n	8003af6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003af2:	2303      	movs	r3, #3
 8003af4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003af6:	68fb      	ldr	r3, [r7, #12]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3714      	adds	r7, #20
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	40016000 	.word	0x40016000
 8003b08:	40016020 	.word	0x40016020
 8003b0c:	40016040 	.word	0x40016040
 8003b10:	40016080 	.word	0x40016080
 8003b14:	400160a0 	.word	0x400160a0
 8003b18:	400160c0 	.word	0x400160c0
 8003b1c:	400160e0 	.word	0x400160e0

08003b20 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d005      	beq.n	8003b44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2204      	movs	r2, #4
 8003b3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	73fb      	strb	r3, [r7, #15]
 8003b42:	e029      	b.n	8003b98 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0201 	bic.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 020e 	bic.w	r2, r2, #14
 8003b62:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b68:	f003 021c 	and.w	r2, r3, #28
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b70:	2101      	movs	r1, #1
 8003b72:	fa01 f202 	lsl.w	r2, r1, r2
 8003b76:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	4798      	blx	r3
    }
  }
  return status;
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b087      	sub	sp, #28
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bb2:	e17f      	b.n	8003eb4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	2101      	movs	r1, #1
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 8171 	beq.w	8003eae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f003 0303 	and.w	r3, r3, #3
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d005      	beq.n	8003be4 <HAL_GPIO_Init+0x40>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0303 	and.w	r3, r3, #3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d130      	bne.n	8003c46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	2203      	movs	r2, #3
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	68da      	ldr	r2, [r3, #12]
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	005b      	lsls	r3, r3, #1
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4013      	ands	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	091b      	lsrs	r3, r3, #4
 8003c30:	f003 0201 	and.w	r2, r3, #1
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b03      	cmp	r3, #3
 8003c50:	d118      	bne.n	8003c84 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003c58:	2201      	movs	r2, #1
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4013      	ands	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	08db      	lsrs	r3, r3, #3
 8003c6e:	f003 0201 	and.w	r2, r3, #1
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	693a      	ldr	r2, [r7, #16]
 8003c82:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 0303 	and.w	r3, r3, #3
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d017      	beq.n	8003cc0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	2203      	movs	r2, #3
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d123      	bne.n	8003d14 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	08da      	lsrs	r2, r3, #3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3208      	adds	r2, #8
 8003cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	220f      	movs	r2, #15
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4013      	ands	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	08da      	lsrs	r2, r3, #3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3208      	adds	r2, #8
 8003d0e:	6939      	ldr	r1, [r7, #16]
 8003d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	2203      	movs	r2, #3
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	43db      	mvns	r3, r3
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f003 0203 	and.w	r2, r3, #3
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	693a      	ldr	r2, [r7, #16]
 8003d46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 80ac 	beq.w	8003eae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d56:	4b5f      	ldr	r3, [pc, #380]	@ (8003ed4 <HAL_GPIO_Init+0x330>)
 8003d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d5a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ed4 <HAL_GPIO_Init+0x330>)
 8003d5c:	f043 0301 	orr.w	r3, r3, #1
 8003d60:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d62:	4b5c      	ldr	r3, [pc, #368]	@ (8003ed4 <HAL_GPIO_Init+0x330>)
 8003d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	60bb      	str	r3, [r7, #8]
 8003d6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003d6e:	4a5a      	ldr	r2, [pc, #360]	@ (8003ed8 <HAL_GPIO_Init+0x334>)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	089b      	lsrs	r3, r3, #2
 8003d74:	3302      	adds	r3, #2
 8003d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	220f      	movs	r2, #15
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d98:	d025      	beq.n	8003de6 <HAL_GPIO_Init+0x242>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a4f      	ldr	r2, [pc, #316]	@ (8003edc <HAL_GPIO_Init+0x338>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d01f      	beq.n	8003de2 <HAL_GPIO_Init+0x23e>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a4e      	ldr	r2, [pc, #312]	@ (8003ee0 <HAL_GPIO_Init+0x33c>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d019      	beq.n	8003dde <HAL_GPIO_Init+0x23a>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a4d      	ldr	r2, [pc, #308]	@ (8003ee4 <HAL_GPIO_Init+0x340>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d013      	beq.n	8003dda <HAL_GPIO_Init+0x236>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a4c      	ldr	r2, [pc, #304]	@ (8003ee8 <HAL_GPIO_Init+0x344>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d00d      	beq.n	8003dd6 <HAL_GPIO_Init+0x232>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a4b      	ldr	r2, [pc, #300]	@ (8003eec <HAL_GPIO_Init+0x348>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d007      	beq.n	8003dd2 <HAL_GPIO_Init+0x22e>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a4a      	ldr	r2, [pc, #296]	@ (8003ef0 <HAL_GPIO_Init+0x34c>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d101      	bne.n	8003dce <HAL_GPIO_Init+0x22a>
 8003dca:	2306      	movs	r3, #6
 8003dcc:	e00c      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003dce:	2307      	movs	r3, #7
 8003dd0:	e00a      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003dd2:	2305      	movs	r3, #5
 8003dd4:	e008      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003dd6:	2304      	movs	r3, #4
 8003dd8:	e006      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e004      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e002      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003de2:	2301      	movs	r3, #1
 8003de4:	e000      	b.n	8003de8 <HAL_GPIO_Init+0x244>
 8003de6:	2300      	movs	r3, #0
 8003de8:	697a      	ldr	r2, [r7, #20]
 8003dea:	f002 0203 	and.w	r2, r2, #3
 8003dee:	0092      	lsls	r2, r2, #2
 8003df0:	4093      	lsls	r3, r2
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003df8:	4937      	ldr	r1, [pc, #220]	@ (8003ed8 <HAL_GPIO_Init+0x334>)
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	089b      	lsrs	r3, r3, #2
 8003dfe:	3302      	adds	r3, #2
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e06:	4b3b      	ldr	r3, [pc, #236]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	43db      	mvns	r3, r3
 8003e10:	693a      	ldr	r2, [r7, #16]
 8003e12:	4013      	ands	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e2a:	4a32      	ldr	r2, [pc, #200]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e30:	4b30      	ldr	r3, [pc, #192]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e54:	4a27      	ldr	r2, [pc, #156]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e5a:	4b26      	ldr	r3, [pc, #152]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	43db      	mvns	r3, r3
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4013      	ands	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e7e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4013      	ands	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ea8:	4a12      	ldr	r2, [pc, #72]	@ (8003ef4 <HAL_GPIO_Init+0x350>)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f47f ae78 	bne.w	8003bb4 <HAL_GPIO_Init+0x10>
  }
}
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop
 8003ec8:	371c      	adds	r7, #28
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	40010000 	.word	0x40010000
 8003edc:	48000400 	.word	0x48000400
 8003ee0:	48000800 	.word	0x48000800
 8003ee4:	48000c00 	.word	0x48000c00
 8003ee8:	48001000 	.word	0x48001000
 8003eec:	48001400 	.word	0x48001400
 8003ef0:	48001800 	.word	0x48001800
 8003ef4:	40010400 	.word	0x40010400

08003ef8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b087      	sub	sp, #28
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f02:	2300      	movs	r3, #0
 8003f04:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003f06:	e0cd      	b.n	80040a4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003f08:	2201      	movs	r2, #1
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 80c0 	beq.w	800409e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003f1e:	4a68      	ldr	r2, [pc, #416]	@ (80040c0 <HAL_GPIO_DeInit+0x1c8>)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	089b      	lsrs	r3, r3, #2
 8003f24:	3302      	adds	r3, #2
 8003f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f2a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f003 0303 	and.w	r3, r3, #3
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	220f      	movs	r2, #15
 8003f36:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f46:	d025      	beq.n	8003f94 <HAL_GPIO_DeInit+0x9c>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a5e      	ldr	r2, [pc, #376]	@ (80040c4 <HAL_GPIO_DeInit+0x1cc>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d01f      	beq.n	8003f90 <HAL_GPIO_DeInit+0x98>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a5d      	ldr	r2, [pc, #372]	@ (80040c8 <HAL_GPIO_DeInit+0x1d0>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d019      	beq.n	8003f8c <HAL_GPIO_DeInit+0x94>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a5c      	ldr	r2, [pc, #368]	@ (80040cc <HAL_GPIO_DeInit+0x1d4>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d013      	beq.n	8003f88 <HAL_GPIO_DeInit+0x90>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a5b      	ldr	r2, [pc, #364]	@ (80040d0 <HAL_GPIO_DeInit+0x1d8>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d00d      	beq.n	8003f84 <HAL_GPIO_DeInit+0x8c>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a5a      	ldr	r2, [pc, #360]	@ (80040d4 <HAL_GPIO_DeInit+0x1dc>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d007      	beq.n	8003f80 <HAL_GPIO_DeInit+0x88>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a59      	ldr	r2, [pc, #356]	@ (80040d8 <HAL_GPIO_DeInit+0x1e0>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d101      	bne.n	8003f7c <HAL_GPIO_DeInit+0x84>
 8003f78:	2306      	movs	r3, #6
 8003f7a:	e00c      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f7c:	2307      	movs	r3, #7
 8003f7e:	e00a      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f80:	2305      	movs	r3, #5
 8003f82:	e008      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f84:	2304      	movs	r3, #4
 8003f86:	e006      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e004      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	e002      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f90:	2301      	movs	r3, #1
 8003f92:	e000      	b.n	8003f96 <HAL_GPIO_DeInit+0x9e>
 8003f94:	2300      	movs	r3, #0
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	f002 0203 	and.w	r2, r2, #3
 8003f9c:	0092      	lsls	r2, r2, #2
 8003f9e:	4093      	lsls	r3, r2
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d132      	bne.n	800400c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003fa6:	4b4d      	ldr	r3, [pc, #308]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	43db      	mvns	r3, r3
 8003fae:	494b      	ldr	r1, [pc, #300]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003fb4:	4b49      	ldr	r3, [pc, #292]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	43db      	mvns	r3, r3
 8003fbc:	4947      	ldr	r1, [pc, #284]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003fc2:	4b46      	ldr	r3, [pc, #280]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	43db      	mvns	r3, r3
 8003fca:	4944      	ldr	r1, [pc, #272]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003fd0:	4b42      	ldr	r3, [pc, #264]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	4940      	ldr	r1, [pc, #256]	@ (80040dc <HAL_GPIO_DeInit+0x1e4>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f003 0303 	and.w	r3, r3, #3
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	220f      	movs	r2, #15
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003fee:	4a34      	ldr	r2, [pc, #208]	@ (80040c0 <HAL_GPIO_DeInit+0x1c8>)
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	089b      	lsrs	r3, r3, #2
 8003ff4:	3302      	adds	r3, #2
 8003ff6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	43da      	mvns	r2, r3
 8003ffe:	4830      	ldr	r0, [pc, #192]	@ (80040c0 <HAL_GPIO_DeInit+0x1c8>)
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	089b      	lsrs	r3, r3, #2
 8004004:	400a      	ands	r2, r1
 8004006:	3302      	adds	r3, #2
 8004008:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	2103      	movs	r1, #3
 8004016:	fa01 f303 	lsl.w	r3, r1, r3
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	08da      	lsrs	r2, r3, #3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3208      	adds	r2, #8
 8004028:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f003 0307 	and.w	r3, r3, #7
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	220f      	movs	r2, #15
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	43db      	mvns	r3, r3
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	08d2      	lsrs	r2, r2, #3
 8004040:	4019      	ands	r1, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	3208      	adds	r2, #8
 8004046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	2103      	movs	r1, #3
 8004054:	fa01 f303 	lsl.w	r3, r1, r3
 8004058:	43db      	mvns	r3, r3
 800405a:	401a      	ands	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	2101      	movs	r1, #1
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	fa01 f303 	lsl.w	r3, r1, r3
 800406c:	43db      	mvns	r3, r3
 800406e:	401a      	ands	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68da      	ldr	r2, [r3, #12]
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	2103      	movs	r1, #3
 800407e:	fa01 f303 	lsl.w	r3, r1, r3
 8004082:	43db      	mvns	r3, r3
 8004084:	401a      	ands	r2, r3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800408e:	2101      	movs	r1, #1
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	fa01 f303 	lsl.w	r3, r1, r3
 8004096:	43db      	mvns	r3, r3
 8004098:	401a      	ands	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	3301      	adds	r3, #1
 80040a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80040a4:	683a      	ldr	r2, [r7, #0]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	fa22 f303 	lsr.w	r3, r2, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f47f af2b 	bne.w	8003f08 <HAL_GPIO_DeInit+0x10>
  }
}
 80040b2:	bf00      	nop
 80040b4:	bf00      	nop
 80040b6:	371c      	adds	r7, #28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	40010000 	.word	0x40010000
 80040c4:	48000400 	.word	0x48000400
 80040c8:	48000800 	.word	0x48000800
 80040cc:	48000c00 	.word	0x48000c00
 80040d0:	48001000 	.word	0x48001000
 80040d4:	48001400 	.word	0x48001400
 80040d8:	48001800 	.word	0x48001800
 80040dc:	40010400 	.word	0x40010400

080040e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691a      	ldr	r2, [r3, #16]
 80040f0:	887b      	ldrh	r3, [r7, #2]
 80040f2:	4013      	ands	r3, r2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d002      	beq.n	80040fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040f8:	2301      	movs	r3, #1
 80040fa:	73fb      	strb	r3, [r7, #15]
 80040fc:	e001      	b.n	8004102 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040fe:	2300      	movs	r3, #0
 8004100:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004102:	7bfb      	ldrb	r3, [r7, #15]
}
 8004104:	4618      	mov	r0, r3
 8004106:	3714      	adds	r7, #20
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	807b      	strh	r3, [r7, #2]
 800411c:	4613      	mov	r3, r2
 800411e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004120:	787b      	ldrb	r3, [r7, #1]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800412c:	e002      	b.n	8004134 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800412e:	887a      	ldrh	r2, [r7, #2]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	4603      	mov	r3, r0
 8004148:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800414a:	4b08      	ldr	r3, [pc, #32]	@ (800416c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800414c:	695a      	ldr	r2, [r3, #20]
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	4013      	ands	r3, r2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d006      	beq.n	8004164 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004156:	4a05      	ldr	r2, [pc, #20]	@ (800416c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004158:	88fb      	ldrh	r3, [r7, #6]
 800415a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800415c:	88fb      	ldrh	r3, [r7, #6]
 800415e:	4618      	mov	r0, r3
 8004160:	f7fc ff1e 	bl	8000fa0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004164:	bf00      	nop
 8004166:	3708      	adds	r7, #8
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40010400 	.word	0x40010400

08004170 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e08d      	b.n	800429e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d106      	bne.n	800419c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f7fd fa78 	bl	800168c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2224      	movs	r2, #36	@ 0x24
 80041a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0201 	bic.w	r2, r2, #1
 80041b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685a      	ldr	r2, [r3, #4]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80041c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d107      	bne.n	80041ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	e006      	b.n	80041f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	689a      	ldr	r2, [r3, #8]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80041f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d108      	bne.n	8004212 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800420e:	605a      	str	r2, [r3, #4]
 8004210:	e007      	b.n	8004222 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004220:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	6812      	ldr	r2, [r2, #0]
 800422c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004230:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004234:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004244:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69d9      	ldr	r1, [r3, #28]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a1a      	ldr	r2, [r3, #32]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
 80042ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b20      	cmp	r3, #32
 80042ba:	d138      	bne.n	800432e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d101      	bne.n	80042ca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80042c6:	2302      	movs	r3, #2
 80042c8:	e032      	b.n	8004330 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2224      	movs	r2, #36	@ 0x24
 80042d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0201 	bic.w	r2, r2, #1
 80042e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042f8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6819      	ldr	r1, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	430a      	orrs	r2, r1
 8004308:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0201 	orr.w	r2, r2, #1
 8004318:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800432a:	2300      	movs	r3, #0
 800432c:	e000      	b.n	8004330 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800432e:	2302      	movs	r3, #2
  }
}
 8004330:	4618      	mov	r0, r3
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800433c:	b480      	push	{r7}
 800433e:	b085      	sub	sp, #20
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b20      	cmp	r3, #32
 8004350:	d139      	bne.n	80043c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800435c:	2302      	movs	r3, #2
 800435e:	e033      	b.n	80043c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2224      	movs	r2, #36	@ 0x24
 800436c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0201 	bic.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800438e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	021b      	lsls	r3, r3, #8
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0201 	orr.w	r2, r2, #1
 80043b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2220      	movs	r2, #32
 80043b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	e000      	b.n	80043c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80043c6:	2302      	movs	r3, #2
  }
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3714      	adds	r7, #20
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af02      	add	r7, sp, #8
 80043da:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e101      	b.n	80045ea <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d106      	bne.n	8004400 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7fd fafa 	bl	80019f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2203      	movs	r2, #3
 8004404:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2200      	movs	r2, #0
 800440c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4618      	mov	r0, r3
 8004414:	f004 f890 	bl	8008538 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6818      	ldr	r0, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	7c1a      	ldrb	r2, [r3, #16]
 8004420:	f88d 2000 	strb.w	r2, [sp]
 8004424:	3304      	adds	r3, #4
 8004426:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004428:	f004 f859 	bl	80084de <USB_CoreInit>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d005      	beq.n	800443e <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2202      	movs	r2, #2
 8004436:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e0d5      	b.n	80045ea <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2100      	movs	r1, #0
 8004444:	4618      	mov	r0, r3
 8004446:	f004 f888 	bl	800855a <USB_SetCurrentMode>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0c6      	b.n	80045ea <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800445c:	2300      	movs	r3, #0
 800445e:	73fb      	strb	r3, [r7, #15]
 8004460:	e04a      	b.n	80044f8 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004462:	7bfa      	ldrb	r2, [r7, #15]
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4413      	add	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	3315      	adds	r3, #21
 8004472:	2201      	movs	r2, #1
 8004474:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004476:	7bfa      	ldrb	r2, [r7, #15]
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	3314      	adds	r3, #20
 8004486:	7bfa      	ldrb	r2, [r7, #15]
 8004488:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800448a:	7bfa      	ldrb	r2, [r7, #15]
 800448c:	7bfb      	ldrb	r3, [r7, #15]
 800448e:	b298      	uxth	r0, r3
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	4413      	add	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	332e      	adds	r3, #46	@ 0x2e
 800449e:	4602      	mov	r2, r0
 80044a0:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044a2:	7bfa      	ldrb	r2, [r7, #15]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4413      	add	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	3318      	adds	r3, #24
 80044b2:	2200      	movs	r2, #0
 80044b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044b6:	7bfa      	ldrb	r2, [r7, #15]
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	4413      	add	r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	440b      	add	r3, r1
 80044c4:	331c      	adds	r3, #28
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044ca:	7bfa      	ldrb	r2, [r7, #15]
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	3320      	adds	r3, #32
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044de:	7bfa      	ldrb	r2, [r7, #15]
 80044e0:	6879      	ldr	r1, [r7, #4]
 80044e2:	4613      	mov	r3, r2
 80044e4:	00db      	lsls	r3, r3, #3
 80044e6:	4413      	add	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	440b      	add	r3, r1
 80044ec:	3324      	adds	r3, #36	@ 0x24
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	3301      	adds	r3, #1
 80044f6:	73fb      	strb	r3, [r7, #15]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	791b      	ldrb	r3, [r3, #4]
 80044fc:	7bfa      	ldrb	r2, [r7, #15]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d3af      	bcc.n	8004462 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004502:	2300      	movs	r3, #0
 8004504:	73fb      	strb	r3, [r7, #15]
 8004506:	e044      	b.n	8004592 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004508:	7bfa      	ldrb	r2, [r7, #15]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	4413      	add	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800451a:	2200      	movs	r2, #0
 800451c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800451e:	7bfa      	ldrb	r2, [r7, #15]
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	00db      	lsls	r3, r3, #3
 8004526:	4413      	add	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004530:	7bfa      	ldrb	r2, [r7, #15]
 8004532:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004534:	7bfa      	ldrb	r2, [r7, #15]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004546:	2200      	movs	r2, #0
 8004548:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800454a:	7bfa      	ldrb	r2, [r7, #15]
 800454c:	6879      	ldr	r1, [r7, #4]
 800454e:	4613      	mov	r3, r2
 8004550:	00db      	lsls	r3, r3, #3
 8004552:	4413      	add	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	440b      	add	r3, r1
 8004558:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004560:	7bfa      	ldrb	r2, [r7, #15]
 8004562:	6879      	ldr	r1, [r7, #4]
 8004564:	4613      	mov	r3, r2
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	4413      	add	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004572:	2200      	movs	r2, #0
 8004574:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004576:	7bfa      	ldrb	r2, [r7, #15]
 8004578:	6879      	ldr	r1, [r7, #4]
 800457a:	4613      	mov	r3, r2
 800457c:	00db      	lsls	r3, r3, #3
 800457e:	4413      	add	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	440b      	add	r3, r1
 8004584:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004588:	2200      	movs	r2, #0
 800458a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800458c:	7bfb      	ldrb	r3, [r7, #15]
 800458e:	3301      	adds	r3, #1
 8004590:	73fb      	strb	r3, [r7, #15]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	791b      	ldrb	r3, [r3, #4]
 8004596:	7bfa      	ldrb	r2, [r7, #15]
 8004598:	429a      	cmp	r2, r3
 800459a:	d3b5      	bcc.n	8004508 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6818      	ldr	r0, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	7c1a      	ldrb	r2, [r3, #16]
 80045a4:	f88d 2000 	strb.w	r2, [sp]
 80045a8:	3304      	adds	r3, #4
 80045aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045ac:	f004 f822 	bl	80085f4 <USB_DevInit>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d005      	beq.n	80045c2 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2202      	movs	r2, #2
 80045ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e013      	b.n	80045ea <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	7b1b      	ldrb	r3, [r3, #12]
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d102      	bne.n	80045de <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f80a 	bl	80045f2 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f004 f9c7 	bl	8008976 <USB_DevDisconnect>

  return HAL_OK;
 80045e8:	2300      	movs	r3, #0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80045f2:	b480      	push	{r7}
 80045f4:	b085      	sub	sp, #20
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004624:	f043 0303 	orr.w	r3, r3, #3
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
	...

0800463c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004640:	4b05      	ldr	r3, [pc, #20]	@ (8004658 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a04      	ldr	r2, [pc, #16]	@ (8004658 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800464a:	6013      	str	r3, [r2, #0]
}
 800464c:	bf00      	nop
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	40007000 	.word	0x40007000

0800465c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004660:	4b04      	ldr	r3, [pc, #16]	@ (8004674 <HAL_PWREx_GetVoltageRange+0x18>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004668:	4618      	mov	r0, r3
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	40007000 	.word	0x40007000

08004678 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004686:	d130      	bne.n	80046ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004688:	4b23      	ldr	r3, [pc, #140]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004694:	d038      	beq.n	8004708 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004696:	4b20      	ldr	r3, [pc, #128]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800469e:	4a1e      	ldr	r2, [pc, #120]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046a0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046a6:	4b1d      	ldr	r3, [pc, #116]	@ (800471c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2232      	movs	r2, #50	@ 0x32
 80046ac:	fb02 f303 	mul.w	r3, r2, r3
 80046b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004720 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80046b2:	fba2 2303 	umull	r2, r3, r2, r3
 80046b6:	0c9b      	lsrs	r3, r3, #18
 80046b8:	3301      	adds	r3, #1
 80046ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046bc:	e002      	b.n	80046c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046c4:	4b14      	ldr	r3, [pc, #80]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046c6:	695b      	ldr	r3, [r3, #20]
 80046c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d0:	d102      	bne.n	80046d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1f2      	bne.n	80046be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e4:	d110      	bne.n	8004708 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e00f      	b.n	800470a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80046ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046f6:	d007      	beq.n	8004708 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80046f8:	4b07      	ldr	r3, [pc, #28]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004700:	4a05      	ldr	r2, [pc, #20]	@ (8004718 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004702:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004706:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	40007000 	.word	0x40007000
 800471c:	2000000c 	.word	0x2000000c
 8004720:	431bde83 	.word	0x431bde83

08004724 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004728:	4b05      	ldr	r3, [pc, #20]	@ (8004740 <HAL_PWREx_EnableVddUSB+0x1c>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	4a04      	ldr	r2, [pc, #16]	@ (8004740 <HAL_PWREx_EnableVddUSB+0x1c>)
 800472e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004732:	6053      	str	r3, [r2, #4]
}
 8004734:	bf00      	nop
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40007000 	.word	0x40007000

08004744 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af02      	add	r7, sp, #8
 800474a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800474c:	f7fe ff98 	bl	8003680 <HAL_GetTick>
 8004750:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d101      	bne.n	800475c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e063      	b.n	8004824 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10b      	bne.n	8004780 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7fc ffe9 	bl	8001748 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004776:	f241 3188 	movw	r1, #5000	@ 0x1388
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f858 	bl	8004830 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	3b01      	subs	r3, #1
 8004790:	021a      	lsls	r2, r3, #8
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	430a      	orrs	r2, r1
 8004798:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	2120      	movs	r1, #32
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f850 	bl	800484c <QSPI_WaitFlagStateUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80047b0:	7afb      	ldrb	r3, [r7, #11]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d131      	bne.n	800481a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80047c0:	f023 0310 	bic.w	r3, r3, #16
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6852      	ldr	r2, [r2, #4]
 80047c8:	0611      	lsls	r1, r2, #24
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	68d2      	ldr	r2, [r2, #12]
 80047ce:	4311      	orrs	r1, r2
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6812      	ldr	r2, [r2, #0]
 80047d4:	430b      	orrs	r3, r1
 80047d6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	4b13      	ldr	r3, [pc, #76]	@ (800482c <HAL_QSPI_Init+0xe8>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6912      	ldr	r2, [r2, #16]
 80047e6:	0411      	lsls	r1, r2, #16
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	6952      	ldr	r2, [r2, #20]
 80047ec:	4311      	orrs	r1, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6992      	ldr	r2, [r2, #24]
 80047f2:	4311      	orrs	r1, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f042 0201 	orr.w	r2, r2, #1
 800480a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8004822:	7afb      	ldrb	r3, [r7, #11]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	ffe0f8fe 	.word	0xffe0f8fe

08004830 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	603b      	str	r3, [r7, #0]
 8004858:	4613      	mov	r3, r2
 800485a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800485c:	e01a      	b.n	8004894 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d016      	beq.n	8004894 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004866:	f7fe ff0b 	bl	8003680 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	429a      	cmp	r2, r3
 8004874:	d302      	bcc.n	800487c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d10b      	bne.n	8004894 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2204      	movs	r2, #4
 8004880:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004888:	f043 0201 	orr.w	r2, r3, #1
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e00e      	b.n	80048b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	4013      	ands	r3, r2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	bf14      	ite	ne
 80048a2:	2301      	movne	r3, #1
 80048a4:	2300      	moveq	r3, #0
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	461a      	mov	r2, r3
 80048aa:	79fb      	ldrb	r3, [r7, #7]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d1d6      	bne.n	800485e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
	...

080048bc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b088      	sub	sp, #32
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e3ca      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048ce:	4b97      	ldr	r3, [pc, #604]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048d8:	4b94      	ldr	r3, [pc, #592]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f003 0303 	and.w	r3, r3, #3
 80048e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0310 	and.w	r3, r3, #16
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	f000 80e4 	beq.w	8004ab8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d007      	beq.n	8004906 <HAL_RCC_OscConfig+0x4a>
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	2b0c      	cmp	r3, #12
 80048fa:	f040 808b 	bne.w	8004a14 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2b01      	cmp	r3, #1
 8004902:	f040 8087 	bne.w	8004a14 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004906:	4b89      	ldr	r3, [pc, #548]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d005      	beq.n	800491e <HAL_RCC_OscConfig+0x62>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d101      	bne.n	800491e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e3a2      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a1a      	ldr	r2, [r3, #32]
 8004922:	4b82      	ldr	r3, [pc, #520]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0308 	and.w	r3, r3, #8
 800492a:	2b00      	cmp	r3, #0
 800492c:	d004      	beq.n	8004938 <HAL_RCC_OscConfig+0x7c>
 800492e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004936:	e005      	b.n	8004944 <HAL_RCC_OscConfig+0x88>
 8004938:	4b7c      	ldr	r3, [pc, #496]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 800493a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800493e:	091b      	lsrs	r3, r3, #4
 8004940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004944:	4293      	cmp	r3, r2
 8004946:	d223      	bcs.n	8004990 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	4618      	mov	r0, r3
 800494e:	f000 fd87 	bl	8005460 <RCC_SetFlashLatencyFromMSIRange>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e383      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800495c:	4b73      	ldr	r3, [pc, #460]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a72      	ldr	r2, [pc, #456]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004962:	f043 0308 	orr.w	r3, r3, #8
 8004966:	6013      	str	r3, [r2, #0]
 8004968:	4b70      	ldr	r3, [pc, #448]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	496d      	ldr	r1, [pc, #436]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004976:	4313      	orrs	r3, r2
 8004978:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800497a:	4b6c      	ldr	r3, [pc, #432]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	4968      	ldr	r1, [pc, #416]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 800498a:	4313      	orrs	r3, r2
 800498c:	604b      	str	r3, [r1, #4]
 800498e:	e025      	b.n	80049dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004990:	4b66      	ldr	r3, [pc, #408]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a65      	ldr	r2, [pc, #404]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004996:	f043 0308 	orr.w	r3, r3, #8
 800499a:	6013      	str	r3, [r2, #0]
 800499c:	4b63      	ldr	r3, [pc, #396]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	4960      	ldr	r1, [pc, #384]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ae:	4b5f      	ldr	r3, [pc, #380]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	021b      	lsls	r3, r3, #8
 80049bc:	495b      	ldr	r1, [pc, #364]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d109      	bne.n	80049dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a1b      	ldr	r3, [r3, #32]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 fd47 	bl	8005460 <RCC_SetFlashLatencyFromMSIRange>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e343      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049dc:	f000 fc4a 	bl	8005274 <HAL_RCC_GetSysClockFreq>
 80049e0:	4602      	mov	r2, r0
 80049e2:	4b52      	ldr	r3, [pc, #328]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	091b      	lsrs	r3, r3, #4
 80049e8:	f003 030f 	and.w	r3, r3, #15
 80049ec:	4950      	ldr	r1, [pc, #320]	@ (8004b30 <HAL_RCC_OscConfig+0x274>)
 80049ee:	5ccb      	ldrb	r3, [r1, r3]
 80049f0:	f003 031f 	and.w	r3, r3, #31
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
 80049f8:	4a4e      	ldr	r2, [pc, #312]	@ (8004b34 <HAL_RCC_OscConfig+0x278>)
 80049fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049fc:	4b4e      	ldr	r3, [pc, #312]	@ (8004b38 <HAL_RCC_OscConfig+0x27c>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7fd f893 	bl	8001b2c <HAL_InitTick>
 8004a06:	4603      	mov	r3, r0
 8004a08:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d052      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004a10:	7bfb      	ldrb	r3, [r7, #15]
 8004a12:	e327      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d032      	beq.n	8004a82 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a1c:	4b43      	ldr	r3, [pc, #268]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a42      	ldr	r2, [pc, #264]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a28:	f7fe fe2a 	bl	8003680 <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a30:	f7fe fe26 	bl	8003680 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e310      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a42:	4b3a      	ldr	r3, [pc, #232]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0f0      	beq.n	8004a30 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a4e:	4b37      	ldr	r3, [pc, #220]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a36      	ldr	r2, [pc, #216]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a54:	f043 0308 	orr.w	r3, r3, #8
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	4b34      	ldr	r3, [pc, #208]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	4931      	ldr	r1, [pc, #196]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	021b      	lsls	r3, r3, #8
 8004a7a:	492c      	ldr	r1, [pc, #176]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	604b      	str	r3, [r1, #4]
 8004a80:	e01a      	b.n	8004ab8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a82:	4b2a      	ldr	r3, [pc, #168]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a29      	ldr	r2, [pc, #164]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004a88:	f023 0301 	bic.w	r3, r3, #1
 8004a8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a8e:	f7fe fdf7 	bl	8003680 <HAL_GetTick>
 8004a92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a94:	e008      	b.n	8004aa8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a96:	f7fe fdf3 	bl	8003680 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e2dd      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004aa8:	4b20      	ldr	r3, [pc, #128]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1f0      	bne.n	8004a96 <HAL_RCC_OscConfig+0x1da>
 8004ab4:	e000      	b.n	8004ab8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ab6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d074      	beq.n	8004bae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	2b08      	cmp	r3, #8
 8004ac8:	d005      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x21a>
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	2b0c      	cmp	r3, #12
 8004ace:	d10e      	bne.n	8004aee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	2b03      	cmp	r3, #3
 8004ad4:	d10b      	bne.n	8004aee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad6:	4b15      	ldr	r3, [pc, #84]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d064      	beq.n	8004bac <HAL_RCC_OscConfig+0x2f0>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d160      	bne.n	8004bac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e2ba      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af6:	d106      	bne.n	8004b06 <HAL_RCC_OscConfig+0x24a>
 8004af8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a0b      	ldr	r2, [pc, #44]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004afe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	e026      	b.n	8004b54 <HAL_RCC_OscConfig+0x298>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b0e:	d115      	bne.n	8004b3c <HAL_RCC_OscConfig+0x280>
 8004b10:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a05      	ldr	r2, [pc, #20]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004b16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b1a:	6013      	str	r3, [r2, #0]
 8004b1c:	4b03      	ldr	r3, [pc, #12]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a02      	ldr	r2, [pc, #8]	@ (8004b2c <HAL_RCC_OscConfig+0x270>)
 8004b22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b26:	6013      	str	r3, [r2, #0]
 8004b28:	e014      	b.n	8004b54 <HAL_RCC_OscConfig+0x298>
 8004b2a:	bf00      	nop
 8004b2c:	40021000 	.word	0x40021000
 8004b30:	08012184 	.word	0x08012184
 8004b34:	2000000c 	.word	0x2000000c
 8004b38:	20000010 	.word	0x20000010
 8004b3c:	4ba0      	ldr	r3, [pc, #640]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a9f      	ldr	r2, [pc, #636]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004b42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b46:	6013      	str	r3, [r2, #0]
 8004b48:	4b9d      	ldr	r3, [pc, #628]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a9c      	ldr	r2, [pc, #624]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004b4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d013      	beq.n	8004b84 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5c:	f7fe fd90 	bl	8003680 <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b64:	f7fe fd8c 	bl	8003680 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b64      	cmp	r3, #100	@ 0x64
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e276      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b76:	4b92      	ldr	r3, [pc, #584]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d0f0      	beq.n	8004b64 <HAL_RCC_OscConfig+0x2a8>
 8004b82:	e014      	b.n	8004bae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b84:	f7fe fd7c 	bl	8003680 <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b8c:	f7fe fd78 	bl	8003680 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b64      	cmp	r3, #100	@ 0x64
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e262      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b9e:	4b88      	ldr	r3, [pc, #544]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x2d0>
 8004baa:	e000      	b.n	8004bae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d060      	beq.n	8004c7c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	d005      	beq.n	8004bcc <HAL_RCC_OscConfig+0x310>
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	2b0c      	cmp	r3, #12
 8004bc4:	d119      	bne.n	8004bfa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d116      	bne.n	8004bfa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bcc:	4b7c      	ldr	r3, [pc, #496]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d005      	beq.n	8004be4 <HAL_RCC_OscConfig+0x328>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e23f      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be4:	4b76      	ldr	r3, [pc, #472]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	061b      	lsls	r3, r3, #24
 8004bf2:	4973      	ldr	r1, [pc, #460]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bf8:	e040      	b.n	8004c7c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d023      	beq.n	8004c4a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c02:	4b6f      	ldr	r3, [pc, #444]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a6e      	ldr	r2, [pc, #440]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0e:	f7fe fd37 	bl	8003680 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c14:	e008      	b.n	8004c28 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c16:	f7fe fd33 	bl	8003680 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d901      	bls.n	8004c28 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e21d      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c28:	4b65      	ldr	r3, [pc, #404]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d0f0      	beq.n	8004c16 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c34:	4b62      	ldr	r3, [pc, #392]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	061b      	lsls	r3, r3, #24
 8004c42:	495f      	ldr	r1, [pc, #380]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	604b      	str	r3, [r1, #4]
 8004c48:	e018      	b.n	8004c7c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c4a:	4b5d      	ldr	r3, [pc, #372]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a5c      	ldr	r2, [pc, #368]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c56:	f7fe fd13 	bl	8003680 <HAL_GetTick>
 8004c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c5c:	e008      	b.n	8004c70 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c5e:	f7fe fd0f 	bl	8003680 <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d901      	bls.n	8004c70 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e1f9      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c70:	4b53      	ldr	r3, [pc, #332]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1f0      	bne.n	8004c5e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0308 	and.w	r3, r3, #8
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d03c      	beq.n	8004d02 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d01c      	beq.n	8004cca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c90:	4b4b      	ldr	r3, [pc, #300]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c96:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004c98:	f043 0301 	orr.w	r3, r3, #1
 8004c9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca0:	f7fe fcee 	bl	8003680 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ca6:	e008      	b.n	8004cba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca8:	f7fe fcea 	bl	8003680 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d901      	bls.n	8004cba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e1d4      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cba:	4b41      	ldr	r3, [pc, #260]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cc0:	f003 0302 	and.w	r3, r3, #2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d0ef      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x3ec>
 8004cc8:	e01b      	b.n	8004d02 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cca:	4b3d      	ldr	r3, [pc, #244]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cd0:	4a3b      	ldr	r2, [pc, #236]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004cd2:	f023 0301 	bic.w	r3, r3, #1
 8004cd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cda:	f7fe fcd1 	bl	8003680 <HAL_GetTick>
 8004cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ce0:	e008      	b.n	8004cf4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce2:	f7fe fccd 	bl	8003680 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d901      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e1b7      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cf4:	4b32      	ldr	r3, [pc, #200]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1ef      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0304 	and.w	r3, r3, #4
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f000 80a6 	beq.w	8004e5c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d10:	2300      	movs	r3, #0
 8004d12:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d14:	4b2a      	ldr	r3, [pc, #168]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d10d      	bne.n	8004d3c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d20:	4b27      	ldr	r3, [pc, #156]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d24:	4a26      	ldr	r2, [pc, #152]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d2c:	4b24      	ldr	r3, [pc, #144]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d3c:	4b21      	ldr	r3, [pc, #132]	@ (8004dc4 <HAL_RCC_OscConfig+0x508>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d118      	bne.n	8004d7a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d48:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc4 <HAL_RCC_OscConfig+0x508>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8004dc4 <HAL_RCC_OscConfig+0x508>)
 8004d4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d52:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d54:	f7fe fc94 	bl	8003680 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d5c:	f7fe fc90 	bl	8003680 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b02      	cmp	r3, #2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e17a      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d6e:	4b15      	ldr	r3, [pc, #84]	@ (8004dc4 <HAL_RCC_OscConfig+0x508>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d108      	bne.n	8004d94 <HAL_RCC_OscConfig+0x4d8>
 8004d82:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d88:	4a0d      	ldr	r2, [pc, #52]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d8a:	f043 0301 	orr.w	r3, r3, #1
 8004d8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004d92:	e029      	b.n	8004de8 <HAL_RCC_OscConfig+0x52c>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	2b05      	cmp	r3, #5
 8004d9a:	d115      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x50c>
 8004d9c:	4b08      	ldr	r3, [pc, #32]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004da2:	4a07      	ldr	r2, [pc, #28]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004da4:	f043 0304 	orr.w	r3, r3, #4
 8004da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dac:	4b04      	ldr	r3, [pc, #16]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db2:	4a03      	ldr	r2, [pc, #12]	@ (8004dc0 <HAL_RCC_OscConfig+0x504>)
 8004db4:	f043 0301 	orr.w	r3, r3, #1
 8004db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dbc:	e014      	b.n	8004de8 <HAL_RCC_OscConfig+0x52c>
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	40007000 	.word	0x40007000
 8004dc8:	4b9c      	ldr	r3, [pc, #624]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dce:	4a9b      	ldr	r2, [pc, #620]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004dd0:	f023 0301 	bic.w	r3, r3, #1
 8004dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dd8:	4b98      	ldr	r3, [pc, #608]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dde:	4a97      	ldr	r2, [pc, #604]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004de0:	f023 0304 	bic.w	r3, r3, #4
 8004de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d016      	beq.n	8004e1e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df0:	f7fe fc46 	bl	8003680 <HAL_GetTick>
 8004df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004df6:	e00a      	b.n	8004e0e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004df8:	f7fe fc42 	bl	8003680 <HAL_GetTick>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e12a      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e0e:	4b8b      	ldr	r3, [pc, #556]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0ed      	beq.n	8004df8 <HAL_RCC_OscConfig+0x53c>
 8004e1c:	e015      	b.n	8004e4a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e1e:	f7fe fc2f 	bl	8003680 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e24:	e00a      	b.n	8004e3c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e26:	f7fe fc2b 	bl	8003680 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d901      	bls.n	8004e3c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e113      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e3c:	4b7f      	ldr	r3, [pc, #508]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1ed      	bne.n	8004e26 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e4a:	7ffb      	ldrb	r3, [r7, #31]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d105      	bne.n	8004e5c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e50:	4b7a      	ldr	r3, [pc, #488]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e54:	4a79      	ldr	r2, [pc, #484]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004e56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e5a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 80fe 	beq.w	8005062 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	f040 80d0 	bne.w	8005010 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e70:	4b72      	ldr	r3, [pc, #456]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f003 0203 	and.w	r2, r3, #3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d130      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d127      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d11f      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004eb0:	2a07      	cmp	r2, #7
 8004eb2:	bf14      	ite	ne
 8004eb4:	2201      	movne	r2, #1
 8004eb6:	2200      	moveq	r2, #0
 8004eb8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d113      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	085b      	lsrs	r3, r3, #1
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d109      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	085b      	lsrs	r3, r3, #1
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d06e      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	2b0c      	cmp	r3, #12
 8004eea:	d069      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004eec:	4b53      	ldr	r3, [pc, #332]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d105      	bne.n	8004f04 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004ef8:	4b50      	ldr	r3, [pc, #320]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0ad      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f08:	4b4c      	ldr	r3, [pc, #304]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a4b      	ldr	r2, [pc, #300]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f12:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f14:	f7fe fbb4 	bl	8003680 <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1c:	f7fe fbb0 	bl	8003680 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e09a      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f2e:	4b43      	ldr	r3, [pc, #268]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f0      	bne.n	8004f1c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f3a:	4b40      	ldr	r3, [pc, #256]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f3c:	68da      	ldr	r2, [r3, #12]
 8004f3e:	4b40      	ldr	r3, [pc, #256]	@ (8005040 <HAL_RCC_OscConfig+0x784>)
 8004f40:	4013      	ands	r3, r2
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004f4a:	3a01      	subs	r2, #1
 8004f4c:	0112      	lsls	r2, r2, #4
 8004f4e:	4311      	orrs	r1, r2
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004f54:	0212      	lsls	r2, r2, #8
 8004f56:	4311      	orrs	r1, r2
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f5c:	0852      	lsrs	r2, r2, #1
 8004f5e:	3a01      	subs	r2, #1
 8004f60:	0552      	lsls	r2, r2, #21
 8004f62:	4311      	orrs	r1, r2
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f68:	0852      	lsrs	r2, r2, #1
 8004f6a:	3a01      	subs	r2, #1
 8004f6c:	0652      	lsls	r2, r2, #25
 8004f6e:	4311      	orrs	r1, r2
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f74:	0912      	lsrs	r2, r2, #4
 8004f76:	0452      	lsls	r2, r2, #17
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	4930      	ldr	r1, [pc, #192]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f80:	4b2e      	ldr	r3, [pc, #184]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a2d      	ldr	r2, [pc, #180]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f8a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	4a2a      	ldr	r2, [pc, #168]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004f92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f96:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f98:	f7fe fb72 	bl	8003680 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa0:	f7fe fb6e 	bl	8003680 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e058      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fb2:	4b22      	ldr	r3, [pc, #136]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d0f0      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fbe:	e050      	b.n	8005062 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e04f      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d148      	bne.n	8005062 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a19      	ldr	r2, [pc, #100]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004fd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fda:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fdc:	4b17      	ldr	r3, [pc, #92]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4a16      	ldr	r2, [pc, #88]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8004fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fe6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004fe8:	f7fe fb4a 	bl	8003680 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff0:	f7fe fb46 	bl	8003680 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e030      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005002:	4b0e      	ldr	r3, [pc, #56]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d0f0      	beq.n	8004ff0 <HAL_RCC_OscConfig+0x734>
 800500e:	e028      	b.n	8005062 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	2b0c      	cmp	r3, #12
 8005014:	d023      	beq.n	800505e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005016:	4b09      	ldr	r3, [pc, #36]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a08      	ldr	r2, [pc, #32]	@ (800503c <HAL_RCC_OscConfig+0x780>)
 800501c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005020:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005022:	f7fe fb2d 	bl	8003680 <HAL_GetTick>
 8005026:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005028:	e00c      	b.n	8005044 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800502a:	f7fe fb29 	bl	8003680 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d905      	bls.n	8005044 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e013      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
 800503c:	40021000 	.word	0x40021000
 8005040:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005044:	4b09      	ldr	r3, [pc, #36]	@ (800506c <HAL_RCC_OscConfig+0x7b0>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1ec      	bne.n	800502a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005050:	4b06      	ldr	r3, [pc, #24]	@ (800506c <HAL_RCC_OscConfig+0x7b0>)
 8005052:	68da      	ldr	r2, [r3, #12]
 8005054:	4905      	ldr	r1, [pc, #20]	@ (800506c <HAL_RCC_OscConfig+0x7b0>)
 8005056:	4b06      	ldr	r3, [pc, #24]	@ (8005070 <HAL_RCC_OscConfig+0x7b4>)
 8005058:	4013      	ands	r3, r2
 800505a:	60cb      	str	r3, [r1, #12]
 800505c:	e001      	b.n	8005062 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3720      	adds	r7, #32
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40021000 	.word	0x40021000
 8005070:	feeefffc 	.word	0xfeeefffc

08005074 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e0e7      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005088:	4b75      	ldr	r3, [pc, #468]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0307 	and.w	r3, r3, #7
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d910      	bls.n	80050b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005096:	4b72      	ldr	r3, [pc, #456]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f023 0207 	bic.w	r2, r3, #7
 800509e:	4970      	ldr	r1, [pc, #448]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050a6:	4b6e      	ldr	r3, [pc, #440]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 0307 	and.w	r3, r3, #7
 80050ae:	683a      	ldr	r2, [r7, #0]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d001      	beq.n	80050b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e0cf      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d010      	beq.n	80050e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	4b66      	ldr	r3, [pc, #408]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d908      	bls.n	80050e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050d4:	4b63      	ldr	r3, [pc, #396]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	4960      	ldr	r1, [pc, #384]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d04c      	beq.n	800518c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	d107      	bne.n	800510a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050fa:	4b5a      	ldr	r3, [pc, #360]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d121      	bne.n	800514a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e0a6      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b02      	cmp	r3, #2
 8005110:	d107      	bne.n	8005122 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005112:	4b54      	ldr	r3, [pc, #336]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d115      	bne.n	800514a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e09a      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d107      	bne.n	800513a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800512a:	4b4e      	ldr	r3, [pc, #312]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d109      	bne.n	800514a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e08e      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800513a:	4b4a      	ldr	r3, [pc, #296]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e086      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800514a:	4b46      	ldr	r3, [pc, #280]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f023 0203 	bic.w	r2, r3, #3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	4943      	ldr	r1, [pc, #268]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 8005158:	4313      	orrs	r3, r2
 800515a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800515c:	f7fe fa90 	bl	8003680 <HAL_GetTick>
 8005160:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005162:	e00a      	b.n	800517a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005164:	f7fe fa8c 	bl	8003680 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005172:	4293      	cmp	r3, r2
 8005174:	d901      	bls.n	800517a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e06e      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800517a:	4b3a      	ldr	r3, [pc, #232]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 020c 	and.w	r2, r3, #12
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	429a      	cmp	r2, r3
 800518a:	d1eb      	bne.n	8005164 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d010      	beq.n	80051ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	4b31      	ldr	r3, [pc, #196]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d208      	bcs.n	80051ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051a8:	4b2e      	ldr	r3, [pc, #184]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	492b      	ldr	r1, [pc, #172]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051ba:	4b29      	ldr	r3, [pc, #164]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d210      	bcs.n	80051ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051c8:	4b25      	ldr	r3, [pc, #148]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f023 0207 	bic.w	r2, r3, #7
 80051d0:	4923      	ldr	r1, [pc, #140]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051d8:	4b21      	ldr	r3, [pc, #132]	@ (8005260 <HAL_RCC_ClockConfig+0x1ec>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0307 	and.w	r3, r3, #7
 80051e0:	683a      	ldr	r2, [r7, #0]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d001      	beq.n	80051ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e036      	b.n	8005258 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0304 	and.w	r3, r3, #4
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d008      	beq.n	8005208 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	4918      	ldr	r1, [pc, #96]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 8005204:	4313      	orrs	r3, r2
 8005206:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0308 	and.w	r3, r3, #8
 8005210:	2b00      	cmp	r3, #0
 8005212:	d009      	beq.n	8005228 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005214:	4b13      	ldr	r3, [pc, #76]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	4910      	ldr	r1, [pc, #64]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 8005224:	4313      	orrs	r3, r2
 8005226:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005228:	f000 f824 	bl	8005274 <HAL_RCC_GetSysClockFreq>
 800522c:	4602      	mov	r2, r0
 800522e:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <HAL_RCC_ClockConfig+0x1f0>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	091b      	lsrs	r3, r3, #4
 8005234:	f003 030f 	and.w	r3, r3, #15
 8005238:	490b      	ldr	r1, [pc, #44]	@ (8005268 <HAL_RCC_ClockConfig+0x1f4>)
 800523a:	5ccb      	ldrb	r3, [r1, r3]
 800523c:	f003 031f 	and.w	r3, r3, #31
 8005240:	fa22 f303 	lsr.w	r3, r2, r3
 8005244:	4a09      	ldr	r2, [pc, #36]	@ (800526c <HAL_RCC_ClockConfig+0x1f8>)
 8005246:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005248:	4b09      	ldr	r3, [pc, #36]	@ (8005270 <HAL_RCC_ClockConfig+0x1fc>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4618      	mov	r0, r3
 800524e:	f7fc fc6d 	bl	8001b2c <HAL_InitTick>
 8005252:	4603      	mov	r3, r0
 8005254:	72fb      	strb	r3, [r7, #11]

  return status;
 8005256:	7afb      	ldrb	r3, [r7, #11]
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	40022000 	.word	0x40022000
 8005264:	40021000 	.word	0x40021000
 8005268:	08012184 	.word	0x08012184
 800526c:	2000000c 	.word	0x2000000c
 8005270:	20000010 	.word	0x20000010

08005274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005274:	b480      	push	{r7}
 8005276:	b089      	sub	sp, #36	@ 0x24
 8005278:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
 800527e:	2300      	movs	r3, #0
 8005280:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005282:	4b3e      	ldr	r3, [pc, #248]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
 800528a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800528c:	4b3b      	ldr	r3, [pc, #236]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d005      	beq.n	80052a8 <HAL_RCC_GetSysClockFreq+0x34>
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	2b0c      	cmp	r3, #12
 80052a0:	d121      	bne.n	80052e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d11e      	bne.n	80052e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052a8:	4b34      	ldr	r3, [pc, #208]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0308 	and.w	r3, r3, #8
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d107      	bne.n	80052c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052b4:	4b31      	ldr	r3, [pc, #196]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 80052b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052ba:	0a1b      	lsrs	r3, r3, #8
 80052bc:	f003 030f 	and.w	r3, r3, #15
 80052c0:	61fb      	str	r3, [r7, #28]
 80052c2:	e005      	b.n	80052d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80052c4:	4b2d      	ldr	r3, [pc, #180]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	091b      	lsrs	r3, r3, #4
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80052d0:	4a2b      	ldr	r2, [pc, #172]	@ (8005380 <HAL_RCC_GetSysClockFreq+0x10c>)
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10d      	bne.n	80052fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052e4:	e00a      	b.n	80052fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d102      	bne.n	80052f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80052ec:	4b25      	ldr	r3, [pc, #148]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x110>)
 80052ee:	61bb      	str	r3, [r7, #24]
 80052f0:	e004      	b.n	80052fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d101      	bne.n	80052fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052f8:	4b23      	ldr	r3, [pc, #140]	@ (8005388 <HAL_RCC_GetSysClockFreq+0x114>)
 80052fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	2b0c      	cmp	r3, #12
 8005300:	d134      	bne.n	800536c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005302:	4b1e      	ldr	r3, [pc, #120]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b02      	cmp	r3, #2
 8005310:	d003      	beq.n	800531a <HAL_RCC_GetSysClockFreq+0xa6>
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b03      	cmp	r3, #3
 8005316:	d003      	beq.n	8005320 <HAL_RCC_GetSysClockFreq+0xac>
 8005318:	e005      	b.n	8005326 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800531a:	4b1a      	ldr	r3, [pc, #104]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x110>)
 800531c:	617b      	str	r3, [r7, #20]
      break;
 800531e:	e005      	b.n	800532c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005320:	4b19      	ldr	r3, [pc, #100]	@ (8005388 <HAL_RCC_GetSysClockFreq+0x114>)
 8005322:	617b      	str	r3, [r7, #20]
      break;
 8005324:	e002      	b.n	800532c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	617b      	str	r3, [r7, #20]
      break;
 800532a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800532c:	4b13      	ldr	r3, [pc, #76]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	091b      	lsrs	r3, r3, #4
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	3301      	adds	r3, #1
 8005338:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800533a:	4b10      	ldr	r3, [pc, #64]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	0a1b      	lsrs	r3, r3, #8
 8005340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	fb03 f202 	mul.w	r2, r3, r2
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005350:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005352:	4b0a      	ldr	r3, [pc, #40]	@ (800537c <HAL_RCC_GetSysClockFreq+0x108>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	0e5b      	lsrs	r3, r3, #25
 8005358:	f003 0303 	and.w	r3, r3, #3
 800535c:	3301      	adds	r3, #1
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	fbb2 f3f3 	udiv	r3, r2, r3
 800536a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800536c:	69bb      	ldr	r3, [r7, #24]
}
 800536e:	4618      	mov	r0, r3
 8005370:	3724      	adds	r7, #36	@ 0x24
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	40021000 	.word	0x40021000
 8005380:	0801219c 	.word	0x0801219c
 8005384:	00f42400 	.word	0x00f42400
 8005388:	007a1200 	.word	0x007a1200

0800538c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005390:	4b03      	ldr	r3, [pc, #12]	@ (80053a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005392:	681b      	ldr	r3, [r3, #0]
}
 8005394:	4618      	mov	r0, r3
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	2000000c 	.word	0x2000000c

080053a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053a8:	f7ff fff0 	bl	800538c <HAL_RCC_GetHCLKFreq>
 80053ac:	4602      	mov	r2, r0
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	0a1b      	lsrs	r3, r3, #8
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	4904      	ldr	r1, [pc, #16]	@ (80053cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80053ba:	5ccb      	ldrb	r3, [r1, r3]
 80053bc:	f003 031f 	and.w	r3, r3, #31
 80053c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40021000 	.word	0x40021000
 80053cc:	08012194 	.word	0x08012194

080053d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053d4:	f7ff ffda 	bl	800538c <HAL_RCC_GetHCLKFreq>
 80053d8:	4602      	mov	r2, r0
 80053da:	4b06      	ldr	r3, [pc, #24]	@ (80053f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	0adb      	lsrs	r3, r3, #11
 80053e0:	f003 0307 	and.w	r3, r3, #7
 80053e4:	4904      	ldr	r1, [pc, #16]	@ (80053f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80053e6:	5ccb      	ldrb	r3, [r1, r3]
 80053e8:	f003 031f 	and.w	r3, r3, #31
 80053ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	40021000 	.word	0x40021000
 80053f8:	08012194 	.word	0x08012194

080053fc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	220f      	movs	r2, #15
 800540a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800540c:	4b12      	ldr	r3, [pc, #72]	@ (8005458 <HAL_RCC_GetClockConfig+0x5c>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 0203 	and.w	r2, r3, #3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005418:	4b0f      	ldr	r3, [pc, #60]	@ (8005458 <HAL_RCC_GetClockConfig+0x5c>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005424:	4b0c      	ldr	r3, [pc, #48]	@ (8005458 <HAL_RCC_GetClockConfig+0x5c>)
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005430:	4b09      	ldr	r3, [pc, #36]	@ (8005458 <HAL_RCC_GetClockConfig+0x5c>)
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	08db      	lsrs	r3, r3, #3
 8005436:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800543e:	4b07      	ldr	r3, [pc, #28]	@ (800545c <HAL_RCC_GetClockConfig+0x60>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0207 	and.w	r2, r3, #7
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	601a      	str	r2, [r3, #0]
}
 800544a:	bf00      	nop
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	40021000 	.word	0x40021000
 800545c:	40022000 	.word	0x40022000

08005460 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005468:	2300      	movs	r3, #0
 800546a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800546c:	4b2a      	ldr	r3, [pc, #168]	@ (8005518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800546e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005478:	f7ff f8f0 	bl	800465c <HAL_PWREx_GetVoltageRange>
 800547c:	6178      	str	r0, [r7, #20]
 800547e:	e014      	b.n	80054aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005480:	4b25      	ldr	r3, [pc, #148]	@ (8005518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005484:	4a24      	ldr	r2, [pc, #144]	@ (8005518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800548a:	6593      	str	r3, [r2, #88]	@ 0x58
 800548c:	4b22      	ldr	r3, [pc, #136]	@ (8005518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800548e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005494:	60fb      	str	r3, [r7, #12]
 8005496:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005498:	f7ff f8e0 	bl	800465c <HAL_PWREx_GetVoltageRange>
 800549c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800549e:	4b1e      	ldr	r3, [pc, #120]	@ (8005518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005518 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054b0:	d10b      	bne.n	80054ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2b80      	cmp	r3, #128	@ 0x80
 80054b6:	d919      	bls.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80054bc:	d902      	bls.n	80054c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80054be:	2302      	movs	r3, #2
 80054c0:	613b      	str	r3, [r7, #16]
 80054c2:	e013      	b.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054c4:	2301      	movs	r3, #1
 80054c6:	613b      	str	r3, [r7, #16]
 80054c8:	e010      	b.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b80      	cmp	r3, #128	@ 0x80
 80054ce:	d902      	bls.n	80054d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80054d0:	2303      	movs	r3, #3
 80054d2:	613b      	str	r3, [r7, #16]
 80054d4:	e00a      	b.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2b80      	cmp	r3, #128	@ 0x80
 80054da:	d102      	bne.n	80054e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80054dc:	2302      	movs	r3, #2
 80054de:	613b      	str	r3, [r7, #16]
 80054e0:	e004      	b.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2b70      	cmp	r3, #112	@ 0x70
 80054e6:	d101      	bne.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054e8:	2301      	movs	r3, #1
 80054ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80054ec:	4b0b      	ldr	r3, [pc, #44]	@ (800551c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f023 0207 	bic.w	r2, r3, #7
 80054f4:	4909      	ldr	r1, [pc, #36]	@ (800551c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80054fc:	4b07      	ldr	r3, [pc, #28]	@ (800551c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0307 	and.w	r3, r3, #7
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	429a      	cmp	r2, r3
 8005508:	d001      	beq.n	800550e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e000      	b.n	8005510 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3718      	adds	r7, #24
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	40021000 	.word	0x40021000
 800551c:	40022000 	.word	0x40022000

08005520 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005528:	2300      	movs	r3, #0
 800552a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800552c:	2300      	movs	r3, #0
 800552e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005538:	2b00      	cmp	r3, #0
 800553a:	d041      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005540:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005544:	d02a      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005546:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800554a:	d824      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800554c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005550:	d008      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005552:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005556:	d81e      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00a      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800555c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005560:	d010      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005562:	e018      	b.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005564:	4b86      	ldr	r3, [pc, #536]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	4a85      	ldr	r2, [pc, #532]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800556a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800556e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005570:	e015      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	3304      	adds	r3, #4
 8005576:	2100      	movs	r1, #0
 8005578:	4618      	mov	r0, r3
 800557a:	f000 facb 	bl	8005b14 <RCCEx_PLLSAI1_Config>
 800557e:	4603      	mov	r3, r0
 8005580:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005582:	e00c      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	3320      	adds	r3, #32
 8005588:	2100      	movs	r1, #0
 800558a:	4618      	mov	r0, r3
 800558c:	f000 fbb6 	bl	8005cfc <RCCEx_PLLSAI2_Config>
 8005590:	4603      	mov	r3, r0
 8005592:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005594:	e003      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	74fb      	strb	r3, [r7, #19]
      break;
 800559a:	e000      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800559c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800559e:	7cfb      	ldrb	r3, [r7, #19]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10b      	bne.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055a4:	4b76      	ldr	r3, [pc, #472]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055b2:	4973      	ldr	r1, [pc, #460]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80055ba:	e001      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055bc:	7cfb      	ldrb	r3, [r7, #19]
 80055be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d041      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80055d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80055d4:	d02a      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80055d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80055da:	d824      	bhi.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80055dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055e0:	d008      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80055e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055e6:	d81e      	bhi.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80055ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055f0:	d010      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80055f2:	e018      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055f4:	4b62      	ldr	r3, [pc, #392]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	4a61      	ldr	r2, [pc, #388]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005600:	e015      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	3304      	adds	r3, #4
 8005606:	2100      	movs	r1, #0
 8005608:	4618      	mov	r0, r3
 800560a:	f000 fa83 	bl	8005b14 <RCCEx_PLLSAI1_Config>
 800560e:	4603      	mov	r3, r0
 8005610:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005612:	e00c      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3320      	adds	r3, #32
 8005618:	2100      	movs	r1, #0
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fb6e 	bl	8005cfc <RCCEx_PLLSAI2_Config>
 8005620:	4603      	mov	r3, r0
 8005622:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005624:	e003      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	74fb      	strb	r3, [r7, #19]
      break;
 800562a:	e000      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800562c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800562e:	7cfb      	ldrb	r3, [r7, #19]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10b      	bne.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005634:	4b52      	ldr	r3, [pc, #328]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800563a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005642:	494f      	ldr	r1, [pc, #316]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005644:	4313      	orrs	r3, r2
 8005646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800564a:	e001      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564c:	7cfb      	ldrb	r3, [r7, #19]
 800564e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80a0 	beq.w	800579e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800565e:	2300      	movs	r3, #0
 8005660:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005662:	4b47      	ldr	r3, [pc, #284]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800566e:	2301      	movs	r3, #1
 8005670:	e000      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005672:	2300      	movs	r3, #0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00d      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005678:	4b41      	ldr	r3, [pc, #260]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800567a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800567c:	4a40      	ldr	r2, [pc, #256]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800567e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005682:	6593      	str	r3, [r2, #88]	@ 0x58
 8005684:	4b3e      	ldr	r3, [pc, #248]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800568c:	60bb      	str	r3, [r7, #8]
 800568e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005690:	2301      	movs	r3, #1
 8005692:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005694:	4b3b      	ldr	r3, [pc, #236]	@ (8005784 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a3a      	ldr	r2, [pc, #232]	@ (8005784 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800569a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800569e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056a0:	f7fd ffee 	bl	8003680 <HAL_GetTick>
 80056a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056a6:	e009      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056a8:	f7fd ffea 	bl	8003680 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d902      	bls.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	74fb      	strb	r3, [r7, #19]
        break;
 80056ba:	e005      	b.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056bc:	4b31      	ldr	r3, [pc, #196]	@ (8005784 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0ef      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80056c8:	7cfb      	ldrb	r3, [r7, #19]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d15c      	bne.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056ce:	4b2c      	ldr	r3, [pc, #176]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d01f      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d019      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80056ec:	4b24      	ldr	r3, [pc, #144]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056f8:	4b21      	ldr	r3, [pc, #132]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056fe:	4a20      	ldr	r2, [pc, #128]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005708:	4b1d      	ldr	r3, [pc, #116]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800570a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800570e:	4a1c      	ldr	r2, [pc, #112]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005710:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005714:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005718:	4a19      	ldr	r2, [pc, #100]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b00      	cmp	r3, #0
 8005728:	d016      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800572a:	f7fd ffa9 	bl	8003680 <HAL_GetTick>
 800572e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005730:	e00b      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005732:	f7fd ffa5 	bl	8003680 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005740:	4293      	cmp	r3, r2
 8005742:	d902      	bls.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	74fb      	strb	r3, [r7, #19]
            break;
 8005748:	e006      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800574a:	4b0d      	ldr	r3, [pc, #52]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800574c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005750:	f003 0302 	and.w	r3, r3, #2
 8005754:	2b00      	cmp	r3, #0
 8005756:	d0ec      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005758:	7cfb      	ldrb	r3, [r7, #19]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10c      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800575e:	4b08      	ldr	r3, [pc, #32]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005764:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800576e:	4904      	ldr	r1, [pc, #16]	@ (8005780 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005776:	e009      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005778:	7cfb      	ldrb	r3, [r7, #19]
 800577a:	74bb      	strb	r3, [r7, #18]
 800577c:	e006      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800577e:	bf00      	nop
 8005780:	40021000 	.word	0x40021000
 8005784:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005788:	7cfb      	ldrb	r3, [r7, #19]
 800578a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800578c:	7c7b      	ldrb	r3, [r7, #17]
 800578e:	2b01      	cmp	r3, #1
 8005790:	d105      	bne.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005792:	4b9e      	ldr	r3, [pc, #632]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005796:	4a9d      	ldr	r2, [pc, #628]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800579c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00a      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057aa:	4b98      	ldr	r3, [pc, #608]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b0:	f023 0203 	bic.w	r2, r3, #3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057b8:	4994      	ldr	r1, [pc, #592]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00a      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057cc:	4b8f      	ldr	r3, [pc, #572]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d2:	f023 020c 	bic.w	r2, r3, #12
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057da:	498c      	ldr	r1, [pc, #560]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00a      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80057ee:	4b87      	ldr	r3, [pc, #540]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fc:	4983      	ldr	r1, [pc, #524]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057fe:	4313      	orrs	r3, r2
 8005800:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0308 	and.w	r3, r3, #8
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00a      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005810:	4b7e      	ldr	r3, [pc, #504]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005816:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581e:	497b      	ldr	r1, [pc, #492]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005820:	4313      	orrs	r3, r2
 8005822:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0310 	and.w	r3, r3, #16
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00a      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005832:	4b76      	ldr	r3, [pc, #472]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005838:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005840:	4972      	ldr	r1, [pc, #456]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005842:	4313      	orrs	r3, r2
 8005844:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0320 	and.w	r3, r3, #32
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00a      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005854:	4b6d      	ldr	r3, [pc, #436]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800585a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005862:	496a      	ldr	r1, [pc, #424]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005864:	4313      	orrs	r3, r2
 8005866:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005876:	4b65      	ldr	r3, [pc, #404]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800587c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005884:	4961      	ldr	r1, [pc, #388]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005886:	4313      	orrs	r3, r2
 8005888:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00a      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005898:	4b5c      	ldr	r3, [pc, #368]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058a6:	4959      	ldr	r1, [pc, #356]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058ba:	4b54      	ldr	r3, [pc, #336]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c8:	4950      	ldr	r1, [pc, #320]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00a      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80058dc:	4b4b      	ldr	r3, [pc, #300]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ea:	4948      	ldr	r1, [pc, #288]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00a      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058fe:	4b43      	ldr	r3, [pc, #268]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005904:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800590c:	493f      	ldr	r1, [pc, #252]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800590e:	4313      	orrs	r3, r2
 8005910:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d028      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005920:	4b3a      	ldr	r3, [pc, #232]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005926:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800592e:	4937      	ldr	r1, [pc, #220]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005930:	4313      	orrs	r3, r2
 8005932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800593a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800593e:	d106      	bne.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005940:	4b32      	ldr	r3, [pc, #200]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	4a31      	ldr	r2, [pc, #196]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005946:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800594a:	60d3      	str	r3, [r2, #12]
 800594c:	e011      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005952:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005956:	d10c      	bne.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3304      	adds	r3, #4
 800595c:	2101      	movs	r1, #1
 800595e:	4618      	mov	r0, r3
 8005960:	f000 f8d8 	bl	8005b14 <RCCEx_PLLSAI1_Config>
 8005964:	4603      	mov	r3, r0
 8005966:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005968:	7cfb      	ldrb	r3, [r7, #19]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800596e:	7cfb      	ldrb	r3, [r7, #19]
 8005970:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d028      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800597e:	4b23      	ldr	r3, [pc, #140]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005984:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598c:	491f      	ldr	r1, [pc, #124]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800598e:	4313      	orrs	r3, r2
 8005990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005998:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800599c:	d106      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800599e:	4b1b      	ldr	r3, [pc, #108]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	4a1a      	ldr	r2, [pc, #104]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059a8:	60d3      	str	r3, [r2, #12]
 80059aa:	e011      	b.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059b4:	d10c      	bne.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	3304      	adds	r3, #4
 80059ba:	2101      	movs	r1, #1
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 f8a9 	bl	8005b14 <RCCEx_PLLSAI1_Config>
 80059c2:	4603      	mov	r3, r0
 80059c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059c6:	7cfb      	ldrb	r3, [r7, #19]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80059cc:	7cfb      	ldrb	r3, [r7, #19]
 80059ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d02b      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80059dc:	4b0b      	ldr	r3, [pc, #44]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ea:	4908      	ldr	r1, [pc, #32]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059fa:	d109      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059fc:	4b03      	ldr	r3, [pc, #12]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	4a02      	ldr	r2, [pc, #8]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a06:	60d3      	str	r3, [r2, #12]
 8005a08:	e014      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005a0a:	bf00      	nop
 8005a0c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a18:	d10c      	bne.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	2101      	movs	r1, #1
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 f877 	bl	8005b14 <RCCEx_PLLSAI1_Config>
 8005a26:	4603      	mov	r3, r0
 8005a28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a2a:	7cfb      	ldrb	r3, [r7, #19]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005a30:	7cfb      	ldrb	r3, [r7, #19]
 8005a32:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d02f      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a40:	4b2b      	ldr	r3, [pc, #172]	@ (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a46:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a4e:	4928      	ldr	r1, [pc, #160]	@ (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a5e:	d10d      	bne.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3304      	adds	r3, #4
 8005a64:	2102      	movs	r1, #2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 f854 	bl	8005b14 <RCCEx_PLLSAI1_Config>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a70:	7cfb      	ldrb	r3, [r7, #19]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d014      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005a76:	7cfb      	ldrb	r3, [r7, #19]
 8005a78:	74bb      	strb	r3, [r7, #18]
 8005a7a:	e011      	b.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a84:	d10c      	bne.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3320      	adds	r3, #32
 8005a8a:	2102      	movs	r1, #2
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f000 f935 	bl	8005cfc <RCCEx_PLLSAI2_Config>
 8005a92:	4603      	mov	r3, r0
 8005a94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a96:	7cfb      	ldrb	r3, [r7, #19]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005a9c:	7cfb      	ldrb	r3, [r7, #19]
 8005a9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00a      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005aac:	4b10      	ldr	r3, [pc, #64]	@ (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005aba:	490d      	ldr	r1, [pc, #52]	@ (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00b      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005ace:	4b08      	ldr	r3, [pc, #32]	@ (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ade:	4904      	ldr	r1, [pc, #16]	@ (8005af0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005ae6:	7cbb      	ldrb	r3, [r7, #18]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3718      	adds	r7, #24
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	40021000 	.word	0x40021000

08005af4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005af4:	b480      	push	{r7}
 8005af6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005af8:	4b05      	ldr	r3, [pc, #20]	@ (8005b10 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a04      	ldr	r2, [pc, #16]	@ (8005b10 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005afe:	f043 0304 	orr.w	r3, r3, #4
 8005b02:	6013      	str	r3, [r2, #0]
}
 8005b04:	bf00      	nop
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40021000 	.word	0x40021000

08005b14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b22:	4b75      	ldr	r3, [pc, #468]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d018      	beq.n	8005b60 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005b2e:	4b72      	ldr	r3, [pc, #456]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f003 0203 	and.w	r2, r3, #3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d10d      	bne.n	8005b5a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
       ||
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d009      	beq.n	8005b5a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005b46:	4b6c      	ldr	r3, [pc, #432]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	091b      	lsrs	r3, r3, #4
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	1c5a      	adds	r2, r3, #1
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
       ||
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d047      	beq.n	8005bea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	73fb      	strb	r3, [r7, #15]
 8005b5e:	e044      	b.n	8005bea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b03      	cmp	r3, #3
 8005b66:	d018      	beq.n	8005b9a <RCCEx_PLLSAI1_Config+0x86>
 8005b68:	2b03      	cmp	r3, #3
 8005b6a:	d825      	bhi.n	8005bb8 <RCCEx_PLLSAI1_Config+0xa4>
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d002      	beq.n	8005b76 <RCCEx_PLLSAI1_Config+0x62>
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d009      	beq.n	8005b88 <RCCEx_PLLSAI1_Config+0x74>
 8005b74:	e020      	b.n	8005bb8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b76:	4b60      	ldr	r3, [pc, #384]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d11d      	bne.n	8005bbe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b86:	e01a      	b.n	8005bbe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b88:	4b5b      	ldr	r3, [pc, #364]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d116      	bne.n	8005bc2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b98:	e013      	b.n	8005bc2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b9a:	4b57      	ldr	r3, [pc, #348]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d10f      	bne.n	8005bc6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ba6:	4b54      	ldr	r3, [pc, #336]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d109      	bne.n	8005bc6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005bb6:	e006      	b.n	8005bc6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	73fb      	strb	r3, [r7, #15]
      break;
 8005bbc:	e004      	b.n	8005bc8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005bbe:	bf00      	nop
 8005bc0:	e002      	b.n	8005bc8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005bc2:	bf00      	nop
 8005bc4:	e000      	b.n	8005bc8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005bc6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005bc8:	7bfb      	ldrb	r3, [r7, #15]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10d      	bne.n	8005bea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005bce:	4b4a      	ldr	r3, [pc, #296]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6819      	ldr	r1, [r3, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	430b      	orrs	r3, r1
 8005be4:	4944      	ldr	r1, [pc, #272]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d17d      	bne.n	8005cec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005bf0:	4b41      	ldr	r3, [pc, #260]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a40      	ldr	r2, [pc, #256]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bf6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bfc:	f7fd fd40 	bl	8003680 <HAL_GetTick>
 8005c00:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c02:	e009      	b.n	8005c18 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c04:	f7fd fd3c 	bl	8003680 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d902      	bls.n	8005c18 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	73fb      	strb	r3, [r7, #15]
        break;
 8005c16:	e005      	b.n	8005c24 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c18:	4b37      	ldr	r3, [pc, #220]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1ef      	bne.n	8005c04 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c24:	7bfb      	ldrb	r3, [r7, #15]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d160      	bne.n	8005cec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d111      	bne.n	8005c54 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c30:	4b31      	ldr	r3, [pc, #196]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005c38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	6892      	ldr	r2, [r2, #8]
 8005c40:	0211      	lsls	r1, r2, #8
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	68d2      	ldr	r2, [r2, #12]
 8005c46:	0912      	lsrs	r2, r2, #4
 8005c48:	0452      	lsls	r2, r2, #17
 8005c4a:	430a      	orrs	r2, r1
 8005c4c:	492a      	ldr	r1, [pc, #168]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	610b      	str	r3, [r1, #16]
 8005c52:	e027      	b.n	8005ca4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d112      	bne.n	8005c80 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c5a:	4b27      	ldr	r3, [pc, #156]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005c62:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	6892      	ldr	r2, [r2, #8]
 8005c6a:	0211      	lsls	r1, r2, #8
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	6912      	ldr	r2, [r2, #16]
 8005c70:	0852      	lsrs	r2, r2, #1
 8005c72:	3a01      	subs	r2, #1
 8005c74:	0552      	lsls	r2, r2, #21
 8005c76:	430a      	orrs	r2, r1
 8005c78:	491f      	ldr	r1, [pc, #124]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	610b      	str	r3, [r1, #16]
 8005c7e:	e011      	b.n	8005ca4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c80:	4b1d      	ldr	r3, [pc, #116]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005c88:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6892      	ldr	r2, [r2, #8]
 8005c90:	0211      	lsls	r1, r2, #8
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6952      	ldr	r2, [r2, #20]
 8005c96:	0852      	lsrs	r2, r2, #1
 8005c98:	3a01      	subs	r2, #1
 8005c9a:	0652      	lsls	r2, r2, #25
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	4916      	ldr	r1, [pc, #88]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ca4:	4b14      	ldr	r3, [pc, #80]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a13      	ldr	r2, [pc, #76]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005caa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb0:	f7fd fce6 	bl	8003680 <HAL_GetTick>
 8005cb4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005cb6:	e009      	b.n	8005ccc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cb8:	f7fd fce2 	bl	8003680 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d902      	bls.n	8005ccc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	73fb      	strb	r3, [r7, #15]
          break;
 8005cca:	e005      	b.n	8005cd8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0ef      	beq.n	8005cb8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d106      	bne.n	8005cec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005cde:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ce0:	691a      	ldr	r2, [r3, #16]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	4904      	ldr	r1, [pc, #16]	@ (8005cf8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	40021000 	.word	0x40021000

08005cfc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d06:	2300      	movs	r3, #0
 8005d08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d0a:	4b6a      	ldr	r3, [pc, #424]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	f003 0303 	and.w	r3, r3, #3
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d018      	beq.n	8005d48 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005d16:	4b67      	ldr	r3, [pc, #412]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	f003 0203 	and.w	r2, r3, #3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d10d      	bne.n	8005d42 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
       ||
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d009      	beq.n	8005d42 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005d2e:	4b61      	ldr	r3, [pc, #388]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d30:	68db      	ldr	r3, [r3, #12]
 8005d32:	091b      	lsrs	r3, r3, #4
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
       ||
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d047      	beq.n	8005dd2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	73fb      	strb	r3, [r7, #15]
 8005d46:	e044      	b.n	8005dd2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b03      	cmp	r3, #3
 8005d4e:	d018      	beq.n	8005d82 <RCCEx_PLLSAI2_Config+0x86>
 8005d50:	2b03      	cmp	r3, #3
 8005d52:	d825      	bhi.n	8005da0 <RCCEx_PLLSAI2_Config+0xa4>
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d002      	beq.n	8005d5e <RCCEx_PLLSAI2_Config+0x62>
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d009      	beq.n	8005d70 <RCCEx_PLLSAI2_Config+0x74>
 8005d5c:	e020      	b.n	8005da0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d5e:	4b55      	ldr	r3, [pc, #340]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d11d      	bne.n	8005da6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d6e:	e01a      	b.n	8005da6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d70:	4b50      	ldr	r3, [pc, #320]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d116      	bne.n	8005daa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d80:	e013      	b.n	8005daa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d82:	4b4c      	ldr	r3, [pc, #304]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10f      	bne.n	8005dae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d8e:	4b49      	ldr	r3, [pc, #292]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d109      	bne.n	8005dae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d9e:	e006      	b.n	8005dae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	73fb      	strb	r3, [r7, #15]
      break;
 8005da4:	e004      	b.n	8005db0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005da6:	bf00      	nop
 8005da8:	e002      	b.n	8005db0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005daa:	bf00      	nop
 8005dac:	e000      	b.n	8005db0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005dae:	bf00      	nop
    }

    if(status == HAL_OK)
 8005db0:	7bfb      	ldrb	r3, [r7, #15]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10d      	bne.n	8005dd2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005db6:	4b3f      	ldr	r3, [pc, #252]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6819      	ldr	r1, [r3, #0]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	011b      	lsls	r3, r3, #4
 8005dca:	430b      	orrs	r3, r1
 8005dcc:	4939      	ldr	r1, [pc, #228]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005dd2:	7bfb      	ldrb	r3, [r7, #15]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d167      	bne.n	8005ea8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005dd8:	4b36      	ldr	r3, [pc, #216]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a35      	ldr	r2, [pc, #212]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005de2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005de4:	f7fd fc4c 	bl	8003680 <HAL_GetTick>
 8005de8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005dea:	e009      	b.n	8005e00 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005dec:	f7fd fc48 	bl	8003680 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d902      	bls.n	8005e00 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	73fb      	strb	r3, [r7, #15]
        break;
 8005dfe:	e005      	b.n	8005e0c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e00:	4b2c      	ldr	r3, [pc, #176]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1ef      	bne.n	8005dec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d14a      	bne.n	8005ea8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d111      	bne.n	8005e3c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e18:	4b26      	ldr	r3, [pc, #152]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005e20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	6892      	ldr	r2, [r2, #8]
 8005e28:	0211      	lsls	r1, r2, #8
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	68d2      	ldr	r2, [r2, #12]
 8005e2e:	0912      	lsrs	r2, r2, #4
 8005e30:	0452      	lsls	r2, r2, #17
 8005e32:	430a      	orrs	r2, r1
 8005e34:	491f      	ldr	r1, [pc, #124]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	614b      	str	r3, [r1, #20]
 8005e3a:	e011      	b.n	8005e60 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005e44:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e48:	687a      	ldr	r2, [r7, #4]
 8005e4a:	6892      	ldr	r2, [r2, #8]
 8005e4c:	0211      	lsls	r1, r2, #8
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	6912      	ldr	r2, [r2, #16]
 8005e52:	0852      	lsrs	r2, r2, #1
 8005e54:	3a01      	subs	r2, #1
 8005e56:	0652      	lsls	r2, r2, #25
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	4916      	ldr	r1, [pc, #88]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005e60:	4b14      	ldr	r3, [pc, #80]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a13      	ldr	r2, [pc, #76]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e6c:	f7fd fc08 	bl	8003680 <HAL_GetTick>
 8005e70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e72:	e009      	b.n	8005e88 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e74:	f7fd fc04 	bl	8003680 <HAL_GetTick>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d902      	bls.n	8005e88 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	73fb      	strb	r3, [r7, #15]
          break;
 8005e86:	e005      	b.n	8005e94 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e88:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d0ef      	beq.n	8005e74 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005e94:	7bfb      	ldrb	r3, [r7, #15]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005e9a:	4b06      	ldr	r3, [pc, #24]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e9c:	695a      	ldr	r2, [r3, #20]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	4904      	ldr	r1, [pc, #16]	@ (8005eb4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40021000 	.word	0x40021000

08005eb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e095      	b.n	8005ff6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d108      	bne.n	8005ee4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005eda:	d009      	beq.n	8005ef0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	61da      	str	r2, [r3, #28]
 8005ee2:	e005      	b.n	8005ef0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fb fc60 	bl	80017d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f30:	d902      	bls.n	8005f38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f32:	2300      	movs	r3, #0
 8005f34:	60fb      	str	r3, [r7, #12]
 8005f36:	e002      	b.n	8005f3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005f46:	d007      	beq.n	8005f58 <HAL_SPI_Init+0xa0>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f50:	d002      	beq.n	8005f58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f68:	431a      	orrs	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	431a      	orrs	r2, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	695b      	ldr	r3, [r3, #20]
 8005f78:	f003 0301 	and.w	r3, r3, #1
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	699b      	ldr	r3, [r3, #24]
 8005f82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f86:	431a      	orrs	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f90:	431a      	orrs	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f9a:	ea42 0103 	orr.w	r1, r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	430a      	orrs	r2, r1
 8005fac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	0c1b      	lsrs	r3, r3, #16
 8005fb4:	f003 0204 	and.w	r2, r3, #4
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbc:	f003 0310 	and.w	r3, r3, #16
 8005fc0:	431a      	orrs	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc6:	f003 0308 	and.w	r3, r3, #8
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005fd4:	ea42 0103 	orr.w	r1, r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b082      	sub	sp, #8
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d101      	bne.n	8006010 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e01a      	b.n	8006046 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006026:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7fb fc1d 	bl	8001868 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b088      	sub	sp, #32
 8006052:	af02      	add	r7, sp, #8
 8006054:	60f8      	str	r0, [r7, #12]
 8006056:	60b9      	str	r1, [r7, #8]
 8006058:	603b      	str	r3, [r7, #0]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b01      	cmp	r3, #1
 8006068:	d001      	beq.n	800606e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800606a:	2302      	movs	r3, #2
 800606c:	e123      	b.n	80062b6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d002      	beq.n	800607a <HAL_SPI_Receive+0x2c>
 8006074:	88fb      	ldrh	r3, [r7, #6]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e11b      	b.n	80062b6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006086:	d112      	bne.n	80060ae <HAL_SPI_Receive+0x60>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10e      	bne.n	80060ae <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2204      	movs	r2, #4
 8006094:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006098:	88fa      	ldrh	r2, [r7, #6]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	4613      	mov	r3, r2
 80060a0:	68ba      	ldr	r2, [r7, #8]
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f90a 	bl	80062be <HAL_SPI_TransmitReceive>
 80060aa:	4603      	mov	r3, r0
 80060ac:	e103      	b.n	80062b6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060ae:	f7fd fae7 	bl	8003680 <HAL_GetTick>
 80060b2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_SPI_Receive+0x74>
 80060be:	2302      	movs	r3, #2
 80060c0:	e0f9      	b.n	80062b6 <HAL_SPI_Receive+0x268>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2204      	movs	r2, #4
 80060ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	88fa      	ldrh	r2, [r7, #6]
 80060e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	88fa      	ldrh	r2, [r7, #6]
 80060ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006114:	d908      	bls.n	8006128 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006124:	605a      	str	r2, [r3, #4]
 8006126:	e007      	b.n	8006138 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006136:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006140:	d10f      	bne.n	8006162 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006150:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006160:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800616c:	2b40      	cmp	r3, #64	@ 0x40
 800616e:	d007      	beq.n	8006180 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800617e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006188:	d875      	bhi.n	8006276 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800618a:	e037      	b.n	80061fc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 0301 	and.w	r3, r3, #1
 8006196:	2b01      	cmp	r3, #1
 8006198:	d117      	bne.n	80061ca <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f103 020c 	add.w	r2, r3, #12
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a6:	7812      	ldrb	r2, [r2, #0]
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80061bc:	b29b      	uxth	r3, r3
 80061be:	3b01      	subs	r3, #1
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80061c8:	e018      	b.n	80061fc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061ca:	f7fd fa59 	bl	8003680 <HAL_GetTick>
 80061ce:	4602      	mov	r2, r0
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	683a      	ldr	r2, [r7, #0]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d803      	bhi.n	80061e2 <HAL_SPI_Receive+0x194>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e0:	d102      	bne.n	80061e8 <HAL_SPI_Receive+0x19a>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e05c      	b.n	80062b6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006202:	b29b      	uxth	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	d1c1      	bne.n	800618c <HAL_SPI_Receive+0x13e>
 8006208:	e03b      	b.n	8006282 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f003 0301 	and.w	r3, r3, #1
 8006214:	2b01      	cmp	r3, #1
 8006216:	d115      	bne.n	8006244 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006222:	b292      	uxth	r2, r2
 8006224:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622a:	1c9a      	adds	r2, r3, #2
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b01      	subs	r3, #1
 800623a:	b29a      	uxth	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006242:	e018      	b.n	8006276 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006244:	f7fd fa1c 	bl	8003680 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	429a      	cmp	r2, r3
 8006252:	d803      	bhi.n	800625c <HAL_SPI_Receive+0x20e>
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800625a:	d102      	bne.n	8006262 <HAL_SPI_Receive+0x214>
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d109      	bne.n	8006276 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e01f      	b.n	80062b6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1c3      	bne.n	800620a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	6839      	ldr	r1, [r7, #0]
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 fffa 	bl	8007280 <SPI_EndRxTransaction>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2220      	movs	r2, #32
 8006296:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e000      	b.n	80062b6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80062b4:	2300      	movs	r3, #0
  }
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3718      	adds	r7, #24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}

080062be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80062be:	b580      	push	{r7, lr}
 80062c0:	b08a      	sub	sp, #40	@ 0x28
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	60f8      	str	r0, [r7, #12]
 80062c6:	60b9      	str	r1, [r7, #8]
 80062c8:	607a      	str	r2, [r7, #4]
 80062ca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80062cc:	2301      	movs	r3, #1
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062d0:	f7fd f9d6 	bl	8003680 <HAL_GetTick>
 80062d4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062dc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80062e4:	887b      	ldrh	r3, [r7, #2]
 80062e6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80062e8:	887b      	ldrh	r3, [r7, #2]
 80062ea:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80062ec:	7ffb      	ldrb	r3, [r7, #31]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d00c      	beq.n	800630c <HAL_SPI_TransmitReceive+0x4e>
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062f8:	d106      	bne.n	8006308 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d102      	bne.n	8006308 <HAL_SPI_TransmitReceive+0x4a>
 8006302:	7ffb      	ldrb	r3, [r7, #31]
 8006304:	2b04      	cmp	r3, #4
 8006306:	d001      	beq.n	800630c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006308:	2302      	movs	r3, #2
 800630a:	e1f3      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <HAL_SPI_TransmitReceive+0x60>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <HAL_SPI_TransmitReceive+0x60>
 8006318:	887b      	ldrh	r3, [r7, #2]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e1e8      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006328:	2b01      	cmp	r3, #1
 800632a:	d101      	bne.n	8006330 <HAL_SPI_TransmitReceive+0x72>
 800632c:	2302      	movs	r3, #2
 800632e:	e1e1      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b04      	cmp	r3, #4
 8006342:	d003      	beq.n	800634c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2205      	movs	r2, #5
 8006348:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	887a      	ldrh	r2, [r7, #2]
 800635c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	887a      	ldrh	r2, [r7, #2]
 8006364:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	887a      	ldrh	r2, [r7, #2]
 8006372:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	887a      	ldrh	r2, [r7, #2]
 8006378:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800638e:	d802      	bhi.n	8006396 <HAL_SPI_TransmitReceive+0xd8>
 8006390:	8abb      	ldrh	r3, [r7, #20]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d908      	bls.n	80063a8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063a4:	605a      	str	r2, [r3, #4]
 80063a6:	e007      	b.n	80063b8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80063b6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c2:	2b40      	cmp	r3, #64	@ 0x40
 80063c4:	d007      	beq.n	80063d6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063de:	f240 8083 	bls.w	80064e8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d002      	beq.n	80063f0 <HAL_SPI_TransmitReceive+0x132>
 80063ea:	8afb      	ldrh	r3, [r7, #22]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d16f      	bne.n	80064d0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f4:	881a      	ldrh	r2, [r3, #0]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006400:	1c9a      	adds	r2, r3, #2
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800640a:	b29b      	uxth	r3, r3
 800640c:	3b01      	subs	r3, #1
 800640e:	b29a      	uxth	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006414:	e05c      	b.n	80064d0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f003 0302 	and.w	r3, r3, #2
 8006420:	2b02      	cmp	r3, #2
 8006422:	d11b      	bne.n	800645c <HAL_SPI_TransmitReceive+0x19e>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006428:	b29b      	uxth	r3, r3
 800642a:	2b00      	cmp	r3, #0
 800642c:	d016      	beq.n	800645c <HAL_SPI_TransmitReceive+0x19e>
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	2b01      	cmp	r3, #1
 8006432:	d113      	bne.n	800645c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006438:	881a      	ldrh	r2, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006444:	1c9a      	adds	r2, r3, #2
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800644e:	b29b      	uxth	r3, r3
 8006450:	3b01      	subs	r3, #1
 8006452:	b29a      	uxth	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b01      	cmp	r3, #1
 8006468:	d11c      	bne.n	80064a4 <HAL_SPI_TransmitReceive+0x1e6>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006470:	b29b      	uxth	r3, r3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d016      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68da      	ldr	r2, [r3, #12]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006480:	b292      	uxth	r2, r2
 8006482:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006488:	1c9a      	adds	r2, r3, #2
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006494:	b29b      	uxth	r3, r3
 8006496:	3b01      	subs	r3, #1
 8006498:	b29a      	uxth	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064a0:	2301      	movs	r3, #1
 80064a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80064a4:	f7fd f8ec 	bl	8003680 <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d80d      	bhi.n	80064d0 <HAL_SPI_TransmitReceive+0x212>
 80064b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ba:	d009      	beq.n	80064d0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e111      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d19d      	bne.n	8006416 <HAL_SPI_TransmitReceive+0x158>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d197      	bne.n	8006416 <HAL_SPI_TransmitReceive+0x158>
 80064e6:	e0e5      	b.n	80066b4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d003      	beq.n	80064f8 <HAL_SPI_TransmitReceive+0x23a>
 80064f0:	8afb      	ldrh	r3, [r7, #22]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	f040 80d1 	bne.w	800669a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d912      	bls.n	8006528 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006506:	881a      	ldrh	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006512:	1c9a      	adds	r2, r3, #2
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b02      	subs	r3, #2
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006526:	e0b8      	b.n	800669a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	330c      	adds	r3, #12
 8006532:	7812      	ldrb	r2, [r2, #0]
 8006534:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800653a:	1c5a      	adds	r2, r3, #1
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006544:	b29b      	uxth	r3, r3
 8006546:	3b01      	subs	r3, #1
 8006548:	b29a      	uxth	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800654e:	e0a4      	b.n	800669a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f003 0302 	and.w	r3, r3, #2
 800655a:	2b02      	cmp	r3, #2
 800655c:	d134      	bne.n	80065c8 <HAL_SPI_TransmitReceive+0x30a>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006562:	b29b      	uxth	r3, r3
 8006564:	2b00      	cmp	r3, #0
 8006566:	d02f      	beq.n	80065c8 <HAL_SPI_TransmitReceive+0x30a>
 8006568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656a:	2b01      	cmp	r3, #1
 800656c:	d12c      	bne.n	80065c8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006572:	b29b      	uxth	r3, r3
 8006574:	2b01      	cmp	r3, #1
 8006576:	d912      	bls.n	800659e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657c:	881a      	ldrh	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006588:	1c9a      	adds	r2, r3, #2
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006592:	b29b      	uxth	r3, r3
 8006594:	3b02      	subs	r3, #2
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800659c:	e012      	b.n	80065c4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	330c      	adds	r3, #12
 80065a8:	7812      	ldrb	r2, [r2, #0]
 80065aa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b0:	1c5a      	adds	r2, r3, #1
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3b01      	subs	r3, #1
 80065be:	b29a      	uxth	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d148      	bne.n	8006668 <HAL_SPI_TransmitReceive+0x3aa>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80065dc:	b29b      	uxth	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d042      	beq.n	8006668 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d923      	bls.n	8006636 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68da      	ldr	r2, [r3, #12]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f8:	b292      	uxth	r2, r2
 80065fa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006600:	1c9a      	adds	r2, r3, #2
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800660c:	b29b      	uxth	r3, r3
 800660e:	3b02      	subs	r3, #2
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800661e:	b29b      	uxth	r3, r3
 8006620:	2b01      	cmp	r3, #1
 8006622:	d81f      	bhi.n	8006664 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006632:	605a      	str	r2, [r3, #4]
 8006634:	e016      	b.n	8006664 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f103 020c 	add.w	r2, r3, #12
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006642:	7812      	ldrb	r2, [r2, #0]
 8006644:	b2d2      	uxtb	r2, r2
 8006646:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664c:	1c5a      	adds	r2, r3, #1
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006658:	b29b      	uxth	r3, r3
 800665a:	3b01      	subs	r3, #1
 800665c:	b29a      	uxth	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006664:	2301      	movs	r3, #1
 8006666:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006668:	f7fd f80a 	bl	8003680 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	6a3b      	ldr	r3, [r7, #32]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006674:	429a      	cmp	r2, r3
 8006676:	d803      	bhi.n	8006680 <HAL_SPI_TransmitReceive+0x3c2>
 8006678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667e:	d102      	bne.n	8006686 <HAL_SPI_TransmitReceive+0x3c8>
 8006680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006682:	2b00      	cmp	r3, #0
 8006684:	d109      	bne.n	800669a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e02c      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f47f af55 	bne.w	8006550 <HAL_SPI_TransmitReceive+0x292>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f47f af4e 	bne.w	8006550 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066b4:	6a3a      	ldr	r2, [r7, #32]
 80066b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 fe39 	bl	8007330 <SPI_EndRxTxTransaction>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d008      	beq.n	80066d6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2220      	movs	r2, #32
 80066c8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e00e      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d001      	beq.n	80066f2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	e000      	b.n	80066f4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80066f2:	2300      	movs	r3, #0
  }
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3728      	adds	r7, #40	@ 0x28
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	4613      	mov	r3, r2
 8006708:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <HAL_SPI_Transmit_IT+0x1a>
 8006710:	88fb      	ldrh	r3, [r7, #6]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e06d      	b.n	80067f6 <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b01      	cmp	r3, #1
 8006724:	d001      	beq.n	800672a <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8006726:	2302      	movs	r3, #2
 8006728:	e065      	b.n	80067f6 <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006730:	2b01      	cmp	r3, #1
 8006732:	d101      	bne.n	8006738 <HAL_SPI_Transmit_IT+0x3c>
 8006734:	2302      	movs	r3, #2
 8006736:	e05e      	b.n	80067f6 <HAL_SPI_Transmit_IT+0xfa>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2203      	movs	r2, #3
 8006744:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	88fa      	ldrh	r2, [r7, #6]
 8006758:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	88fa      	ldrh	r2, [r7, #6]
 800675e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006784:	d903      	bls.n	800678e <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	4a1e      	ldr	r2, [pc, #120]	@ (8006804 <HAL_SPI_Transmit_IT+0x108>)
 800678a:	651a      	str	r2, [r3, #80]	@ 0x50
 800678c:	e002      	b.n	8006794 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	4a1d      	ldr	r2, [pc, #116]	@ (8006808 <HAL_SPI_Transmit_IT+0x10c>)
 8006792:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800679c:	d10f      	bne.n	80067be <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c8:	2b40      	cmp	r3, #64	@ 0x40
 80067ca:	d007      	beq.n	80067dc <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067da:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80067f2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	08006fff 	.word	0x08006fff
 8006808:	08006fb9 	.word	0x08006fb9

0800680c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	4613      	mov	r3, r2
 8006818:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b01      	cmp	r3, #1
 8006824:	d001      	beq.n	800682a <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8006826:	2302      	movs	r3, #2
 8006828:	e092      	b.n	8006950 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d002      	beq.n	8006836 <HAL_SPI_Receive_IT+0x2a>
 8006830:	88fb      	ldrh	r3, [r7, #6]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e08a      	b.n	8006950 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d110      	bne.n	8006864 <HAL_SPI_Receive_IT+0x58>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800684a:	d10b      	bne.n	8006864 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2204      	movs	r2, #4
 8006850:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006854:	88fb      	ldrh	r3, [r7, #6]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	68b9      	ldr	r1, [r7, #8]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 f880 	bl	8006960 <HAL_SPI_TransmitReceive_IT>
 8006860:	4603      	mov	r3, r0
 8006862:	e075      	b.n	8006950 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800686a:	2b01      	cmp	r3, #1
 800686c:	d101      	bne.n	8006872 <HAL_SPI_Receive_IT+0x66>
 800686e:	2302      	movs	r3, #2
 8006870:	e06e      	b.n	8006950 <HAL_SPI_Receive_IT+0x144>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2201      	movs	r2, #1
 8006876:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2204      	movs	r2, #4
 800687e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	88fa      	ldrh	r2, [r7, #6]
 8006892:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	88fa      	ldrh	r2, [r7, #6]
 800689a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2200      	movs	r2, #0
 80068ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068be:	d90b      	bls.n	80068d8 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068ce:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	4a21      	ldr	r2, [pc, #132]	@ (8006958 <HAL_SPI_Receive_IT+0x14c>)
 80068d4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80068d6:	e00a      	b.n	80068ee <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80068e6:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4a1c      	ldr	r2, [pc, #112]	@ (800695c <HAL_SPI_Receive_IT+0x150>)
 80068ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068f6:	d10f      	bne.n	8006918 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006906:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006916:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006922:	2b40      	cmp	r3, #64	@ 0x40
 8006924:	d007      	beq.n	8006936 <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006934:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800694c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3710      	adds	r7, #16
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	08006f6d 	.word	0x08006f6d
 800695c:	08006f1d 	.word	0x08006f1d

08006960 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
 800696c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006974:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800697c:	7dfb      	ldrb	r3, [r7, #23]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d00c      	beq.n	800699c <HAL_SPI_TransmitReceive_IT+0x3c>
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006988:	d106      	bne.n	8006998 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d102      	bne.n	8006998 <HAL_SPI_TransmitReceive_IT+0x38>
 8006992:	7dfb      	ldrb	r3, [r7, #23]
 8006994:	2b04      	cmp	r3, #4
 8006996:	d001      	beq.n	800699c <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006998:	2302      	movs	r3, #2
 800699a:	e07d      	b.n	8006a98 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <HAL_SPI_TransmitReceive_IT+0x4e>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <HAL_SPI_TransmitReceive_IT+0x4e>
 80069a8:	887b      	ldrh	r3, [r7, #2]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d101      	bne.n	80069b2 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e072      	b.n	8006a98 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_SPI_TransmitReceive_IT+0x60>
 80069bc:	2302      	movs	r3, #2
 80069be:	e06b      	b.n	8006a98 <HAL_SPI_TransmitReceive_IT+0x138>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	2b04      	cmp	r3, #4
 80069d2:	d003      	beq.n	80069dc <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2205      	movs	r2, #5
 80069d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	887a      	ldrh	r2, [r7, #2]
 80069ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	887a      	ldrh	r2, [r7, #2]
 80069f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	887a      	ldrh	r2, [r7, #2]
 80069fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	887a      	ldrh	r2, [r7, #2]
 8006a06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a12:	d906      	bls.n	8006a22 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4a23      	ldr	r2, [pc, #140]	@ (8006aa4 <HAL_SPI_TransmitReceive_IT+0x144>)
 8006a18:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	4a22      	ldr	r2, [pc, #136]	@ (8006aa8 <HAL_SPI_TransmitReceive_IT+0x148>)
 8006a1e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a20:	e005      	b.n	8006a2e <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	4a21      	ldr	r2, [pc, #132]	@ (8006aac <HAL_SPI_TransmitReceive_IT+0x14c>)
 8006a26:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4a21      	ldr	r2, [pc, #132]	@ (8006ab0 <HAL_SPI_TransmitReceive_IT+0x150>)
 8006a2c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a36:	d802      	bhi.n	8006a3e <HAL_SPI_TransmitReceive_IT+0xde>
 8006a38:	887b      	ldrh	r3, [r7, #2]
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d908      	bls.n	8006a50 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685a      	ldr	r2, [r3, #4]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006a4c:	605a      	str	r2, [r3, #4]
 8006a4e:	e007      	b.n	8006a60 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a5e:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6a:	2b40      	cmp	r3, #64	@ 0x40
 8006a6c:	d007      	beq.n	8006a7e <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a7c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006a94:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	08006e57 	.word	0x08006e57
 8006aa8:	08006ebd 	.word	0x08006ebd
 8006aac:	08006d07 	.word	0x08006d07
 8006ab0:	08006dc5 	.word	0x08006dc5

08006ab4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b088      	sub	sp, #32
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	099b      	lsrs	r3, r3, #6
 8006ad0:	f003 0301 	and.w	r3, r3, #1
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d10f      	bne.n	8006af8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00a      	beq.n	8006af8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	099b      	lsrs	r3, r3, #6
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d004      	beq.n	8006af8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	4798      	blx	r3
    return;
 8006af6:	e0d7      	b.n	8006ca8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	085b      	lsrs	r3, r3, #1
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00a      	beq.n	8006b1a <HAL_SPI_IRQHandler+0x66>
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	09db      	lsrs	r3, r3, #7
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d004      	beq.n	8006b1a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	4798      	blx	r3
    return;
 8006b18:	e0c6      	b.n	8006ca8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	095b      	lsrs	r3, r3, #5
 8006b1e:	f003 0301 	and.w	r3, r3, #1
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d10c      	bne.n	8006b40 <HAL_SPI_IRQHandler+0x8c>
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	099b      	lsrs	r3, r3, #6
 8006b2a:	f003 0301 	and.w	r3, r3, #1
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d106      	bne.n	8006b40 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	0a1b      	lsrs	r3, r3, #8
 8006b36:	f003 0301 	and.w	r3, r3, #1
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 80b4 	beq.w	8006ca8 <HAL_SPI_IRQHandler+0x1f4>
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 80ad 	beq.w	8006ca8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	099b      	lsrs	r3, r3, #6
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d023      	beq.n	8006ba2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b03      	cmp	r3, #3
 8006b64:	d011      	beq.n	8006b8a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b6a:	f043 0204 	orr.w	r2, r3, #4
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b72:	2300      	movs	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	617b      	str	r3, [r7, #20]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	e00b      	b.n	8006ba2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	613b      	str	r3, [r7, #16]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	613b      	str	r3, [r7, #16]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	613b      	str	r3, [r7, #16]
 8006b9e:	693b      	ldr	r3, [r7, #16]
        return;
 8006ba0:	e082      	b.n	8006ca8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	095b      	lsrs	r3, r3, #5
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d014      	beq.n	8006bd8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bb2:	f043 0201 	orr.w	r2, r3, #1
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	60fb      	str	r3, [r7, #12]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bd4:	601a      	str	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	0a1b      	lsrs	r3, r3, #8
 8006bdc:	f003 0301 	and.w	r3, r3, #1
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00c      	beq.n	8006bfe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006be8:	f043 0208 	orr.w	r2, r3, #8
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60bb      	str	r3, [r7, #8]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	60bb      	str	r3, [r7, #8]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d04f      	beq.n	8006ca6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c14:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	f003 0302 	and.w	r3, r3, #2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d104      	bne.n	8006c32 <HAL_SPI_IRQHandler+0x17e>
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d034      	beq.n	8006c9c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	685a      	ldr	r2, [r3, #4]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0203 	bic.w	r2, r2, #3
 8006c40:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d011      	beq.n	8006c6e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c4e:	4a18      	ldr	r2, [pc, #96]	@ (8006cb0 <HAL_SPI_IRQHandler+0x1fc>)
 8006c50:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7fc ff62 	bl	8003b20 <HAL_DMA_Abort_IT>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d005      	beq.n	8006c6e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d016      	beq.n	8006ca4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c7a:	4a0d      	ldr	r2, [pc, #52]	@ (8006cb0 <HAL_SPI_IRQHandler+0x1fc>)
 8006c7c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c82:	4618      	mov	r0, r3
 8006c84:	f7fc ff4c 	bl	8003b20 <HAL_DMA_Abort_IT>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00a      	beq.n	8006ca4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006c9a:	e003      	b.n	8006ca4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 f813 	bl	8006cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006ca2:	e000      	b.n	8006ca6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006ca4:	bf00      	nop
    return;
 8006ca6:	bf00      	nop
  }
}
 8006ca8:	3720      	adds	r7, #32
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	08006cdd 	.word	0x08006cdd

08006cb4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006cbc:	bf00      	nop
 8006cbe:	370c      	adds	r7, #12
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006cd0:	bf00      	nop
 8006cd2:	370c      	adds	r7, #12
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f7ff ffe5 	bl	8006cc8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006cfe:	bf00      	nop
 8006d00:	3710      	adds	r7, #16
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b082      	sub	sp, #8
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d923      	bls.n	8006d62 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d24:	b292      	uxth	r2, r2
 8006d26:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2c:	1c9a      	adds	r2, r3, #2
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	3b02      	subs	r3, #2
 8006d3c:	b29a      	uxth	r2, r3
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d11f      	bne.n	8006d90 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d5e:	605a      	str	r2, [r3, #4]
 8006d60:	e016      	b.n	8006d90 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f103 020c 	add.w	r2, r3, #12
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6e:	7812      	ldrb	r2, [r2, #0]
 8006d70:	b2d2      	uxtb	r2, r2
 8006d72:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	3b01      	subs	r3, #1
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d10f      	bne.n	8006dbc <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006daa:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006db0:	b29b      	uxth	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d102      	bne.n	8006dbc <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fb00 	bl	80073bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006dbc:	bf00      	nop
 8006dbe:	3708      	adds	r7, #8
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d912      	bls.n	8006dfc <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dda:	881a      	ldrh	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de6:	1c9a      	adds	r2, r3, #2
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	3b02      	subs	r3, #2
 8006df4:	b29a      	uxth	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006dfa:	e012      	b.n	8006e22 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	330c      	adds	r3, #12
 8006e06:	7812      	ldrb	r2, [r2, #0]
 8006e08:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0e:	1c5a      	adds	r2, r3, #1
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	b29a      	uxth	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d110      	bne.n	8006e4e <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e3a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d102      	bne.n	8006e4e <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 fab7 	bl	80073bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006e4e:	bf00      	nop
 8006e50:	3708      	adds	r7, #8
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}

08006e56 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	b082      	sub	sp, #8
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68da      	ldr	r2, [r3, #12]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e70:	1c9a      	adds	r2, r3, #2
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	3b01      	subs	r3, #1
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10f      	bne.n	8006eb4 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ea2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d102      	bne.n	8006eb4 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fa84 	bl	80073bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006eb4:	bf00      	nop
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec8:	881a      	ldrh	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed4:	1c9a      	adds	r2, r3, #2
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d110      	bne.n	8006f14 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f00:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d102      	bne.n	8006f14 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fa54 	bl	80073bc <SPI_CloseRxTx_ISR>
    }
  }
}
 8006f14:	bf00      	nop
 8006f16:	3708      	adds	r7, #8
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f103 020c 	add.w	r2, r3, #12
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f30:	7812      	ldrb	r2, [r2, #0]
 8006f32:	b2d2      	uxtb	r2, r2
 8006f34:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3a:	1c5a      	adds	r2, r3, #1
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d102      	bne.n	8006f64 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 fa6e 	bl	8007440 <SPI_CloseRx_ISR>
  }
}
 8006f64:	bf00      	nop
 8006f66:	3708      	adds	r7, #8
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68da      	ldr	r2, [r3, #12]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7e:	b292      	uxth	r2, r2
 8006f80:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f86:	1c9a      	adds	r2, r3, #2
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	3b01      	subs	r3, #1
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d102      	bne.n	8006fb0 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fa48 	bl	8007440 <SPI_CloseRx_ISR>
  }
}
 8006fb0:	bf00      	nop
 8006fb2:	3708      	adds	r7, #8
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	330c      	adds	r3, #12
 8006fca:	7812      	ldrb	r2, [r2, #0]
 8006fcc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd2:	1c5a      	adds	r2, r3, #1
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d102      	bne.n	8006ff6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 fa55 	bl	80074a0 <SPI_CloseTx_ISR>
  }
}
 8006ff6:	bf00      	nop
 8006ff8:	3708      	adds	r7, #8
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b082      	sub	sp, #8
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700a:	881a      	ldrh	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007016:	1c9a      	adds	r2, r3, #2
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007020:	b29b      	uxth	r3, r3
 8007022:	3b01      	subs	r3, #1
 8007024:	b29a      	uxth	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800702e:	b29b      	uxth	r3, r3
 8007030:	2b00      	cmp	r3, #0
 8007032:	d102      	bne.n	800703a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007034:	6878      	ldr	r0, [r7, #4]
 8007036:	f000 fa33 	bl	80074a0 <SPI_CloseTx_ISR>
  }
}
 800703a:	bf00      	nop
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b088      	sub	sp, #32
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	603b      	str	r3, [r7, #0]
 8007050:	4613      	mov	r3, r2
 8007052:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007054:	f7fc fb14 	bl	8003680 <HAL_GetTick>
 8007058:	4602      	mov	r2, r0
 800705a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705c:	1a9b      	subs	r3, r3, r2
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	4413      	add	r3, r2
 8007062:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007064:	f7fc fb0c 	bl	8003680 <HAL_GetTick>
 8007068:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800706a:	4b39      	ldr	r3, [pc, #228]	@ (8007150 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	015b      	lsls	r3, r3, #5
 8007070:	0d1b      	lsrs	r3, r3, #20
 8007072:	69fa      	ldr	r2, [r7, #28]
 8007074:	fb02 f303 	mul.w	r3, r2, r3
 8007078:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800707a:	e055      	b.n	8007128 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007082:	d051      	beq.n	8007128 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007084:	f7fc fafc 	bl	8003680 <HAL_GetTick>
 8007088:	4602      	mov	r2, r0
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	69fa      	ldr	r2, [r7, #28]
 8007090:	429a      	cmp	r2, r3
 8007092:	d902      	bls.n	800709a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d13d      	bne.n	8007116 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685a      	ldr	r2, [r3, #4]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070b2:	d111      	bne.n	80070d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070bc:	d004      	beq.n	80070c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c6:	d107      	bne.n	80070d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070e0:	d10f      	bne.n	8007102 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80070f0:	601a      	str	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007100:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e018      	b.n	8007148 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d102      	bne.n	8007122 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800711c:	2300      	movs	r3, #0
 800711e:	61fb      	str	r3, [r7, #28]
 8007120:	e002      	b.n	8007128 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	3b01      	subs	r3, #1
 8007126:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689a      	ldr	r2, [r3, #8]
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	4013      	ands	r3, r2
 8007132:	68ba      	ldr	r2, [r7, #8]
 8007134:	429a      	cmp	r2, r3
 8007136:	bf0c      	ite	eq
 8007138:	2301      	moveq	r3, #1
 800713a:	2300      	movne	r3, #0
 800713c:	b2db      	uxtb	r3, r3
 800713e:	461a      	mov	r2, r3
 8007140:	79fb      	ldrb	r3, [r7, #7]
 8007142:	429a      	cmp	r2, r3
 8007144:	d19a      	bne.n	800707c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3720      	adds	r7, #32
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	2000000c 	.word	0x2000000c

08007154 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08a      	sub	sp, #40	@ 0x28
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
 8007160:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007162:	2300      	movs	r3, #0
 8007164:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007166:	f7fc fa8b 	bl	8003680 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716e:	1a9b      	subs	r3, r3, r2
 8007170:	683a      	ldr	r2, [r7, #0]
 8007172:	4413      	add	r3, r2
 8007174:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007176:	f7fc fa83 	bl	8003680 <HAL_GetTick>
 800717a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	330c      	adds	r3, #12
 8007182:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007184:	4b3d      	ldr	r3, [pc, #244]	@ (800727c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	4613      	mov	r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	4413      	add	r3, r2
 800718e:	00da      	lsls	r2, r3, #3
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	0d1b      	lsrs	r3, r3, #20
 8007194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007196:	fb02 f303 	mul.w	r3, r2, r3
 800719a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800719c:	e061      	b.n	8007262 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80071a4:	d107      	bne.n	80071b6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80071b4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071bc:	d051      	beq.n	8007262 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071be:	f7fc fa5f 	bl	8003680 <HAL_GetTick>
 80071c2:	4602      	mov	r2, r0
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	1ad3      	subs	r3, r2, r3
 80071c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d902      	bls.n	80071d4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80071ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d13d      	bne.n	8007250 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685a      	ldr	r2, [r3, #4]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80071e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071ec:	d111      	bne.n	8007212 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071f6:	d004      	beq.n	8007202 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007200:	d107      	bne.n	8007212 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007210:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007216:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800721a:	d10f      	bne.n	800723c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800723a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e011      	b.n	8007274 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d102      	bne.n	800725c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8007256:	2300      	movs	r3, #0
 8007258:	627b      	str	r3, [r7, #36]	@ 0x24
 800725a:	e002      	b.n	8007262 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	3b01      	subs	r3, #1
 8007260:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	4013      	ands	r3, r2
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	429a      	cmp	r2, r3
 8007270:	d195      	bne.n	800719e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3728      	adds	r7, #40	@ 0x28
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	2000000c 	.word	0x2000000c

08007280 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af02      	add	r7, sp, #8
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007294:	d111      	bne.n	80072ba <SPI_EndRxTransaction+0x3a>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800729e:	d004      	beq.n	80072aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072a8:	d107      	bne.n	80072ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072b8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	2200      	movs	r2, #0
 80072c2:	2180      	movs	r1, #128	@ 0x80
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f7ff febd 	bl	8007044 <SPI_WaitFlagStateUntilTimeout>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d007      	beq.n	80072e0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072d4:	f043 0220 	orr.w	r2, r3, #32
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e023      	b.n	8007328 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072e8:	d11d      	bne.n	8007326 <SPI_EndRxTransaction+0xa6>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072f2:	d004      	beq.n	80072fe <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072fc:	d113      	bne.n	8007326 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2200      	movs	r2, #0
 8007306:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f7ff ff22 	bl	8007154 <SPI_WaitFifoStateUntilTimeout>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d007      	beq.n	8007326 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800731a:	f043 0220 	orr.w	r2, r3, #32
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e000      	b.n	8007328 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	4618      	mov	r0, r3
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b086      	sub	sp, #24
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2200      	movs	r2, #0
 8007344:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f7ff ff03 	bl	8007154 <SPI_WaitFifoStateUntilTimeout>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d007      	beq.n	8007364 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007358:	f043 0220 	orr.w	r2, r3, #32
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007360:	2303      	movs	r3, #3
 8007362:	e027      	b.n	80073b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	2200      	movs	r2, #0
 800736c:	2180      	movs	r1, #128	@ 0x80
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f7ff fe68 	bl	8007044 <SPI_WaitFlagStateUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d007      	beq.n	800738a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800737e:	f043 0220 	orr.w	r2, r3, #32
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e014      	b.n	80073b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	9300      	str	r3, [sp, #0]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	2200      	movs	r2, #0
 8007392:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	f7ff fedc 	bl	8007154 <SPI_WaitFifoStateUntilTimeout>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d007      	beq.n	80073b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073a6:	f043 0220 	orr.w	r2, r3, #32
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e000      	b.n	80073b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073c4:	f7fc f95c 	bl	8003680 <HAL_GetTick>
 80073c8:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0220 	bic.w	r2, r2, #32
 80073d8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80073da:	68fa      	ldr	r2, [r7, #12]
 80073dc:	2164      	movs	r1, #100	@ 0x64
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7ff ffa6 	bl	8007330 <SPI_EndRxTxTransaction>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d005      	beq.n	80073f6 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ee:	f043 0220 	orr.w	r2, r3, #32
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d115      	bne.n	800742a <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007404:	b2db      	uxtb	r3, r3
 8007406:	2b04      	cmp	r3, #4
 8007408:	d107      	bne.n	800741a <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2201      	movs	r2, #1
 800740e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7fc f816 	bl	8003444 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007418:	e00e      	b.n	8007438 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7ff fc46 	bl	8006cb4 <HAL_SPI_TxRxCpltCallback>
}
 8007428:	e006      	b.n	8007438 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2201      	movs	r2, #1
 800742e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f7ff fc48 	bl	8006cc8 <HAL_SPI_ErrorCallback>
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007456:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007458:	f7fc f912 	bl	8003680 <HAL_GetTick>
 800745c:	4603      	mov	r3, r0
 800745e:	461a      	mov	r2, r3
 8007460:	2164      	movs	r1, #100	@ 0x64
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7ff ff0c 	bl	8007280 <SPI_EndRxTransaction>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d005      	beq.n	800747a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007472:	f043 0220 	orr.w	r2, r3, #32
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007486:	2b00      	cmp	r3, #0
 8007488:	d103      	bne.n	8007492 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7fb ffda 	bl	8003444 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007490:	e002      	b.n	8007498 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f7ff fc18 	bl	8006cc8 <HAL_SPI_ErrorCallback>
}
 8007498:	bf00      	nop
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074a8:	f7fc f8ea 	bl	8003680 <HAL_GetTick>
 80074ac:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80074bc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	2164      	movs	r1, #100	@ 0x64
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7ff ff34 	bl	8007330 <SPI_EndRxTxTransaction>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d005      	beq.n	80074da <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074d2:	f043 0220 	orr.w	r2, r3, #32
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10a      	bne.n	80074f8 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074e2:	2300      	movs	r3, #0
 80074e4:	60bb      	str	r3, [r7, #8]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	60bb      	str	r3, [r7, #8]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	60bb      	str	r3, [r7, #8]
 80074f6:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007504:	2b00      	cmp	r3, #0
 8007506:	d003      	beq.n	8007510 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f7ff fbdd 	bl	8006cc8 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800750e:	e002      	b.n	8007516 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f7fb ffab 	bl	800346c <HAL_SPI_TxCpltCallback>
}
 8007516:	bf00      	nop
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b082      	sub	sp, #8
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d101      	bne.n	8007530 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e049      	b.n	80075c4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b00      	cmp	r3, #0
 800753a:	d106      	bne.n	800754a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 f841 	bl	80075cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2202      	movs	r2, #2
 800754e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	3304      	adds	r3, #4
 800755a:	4619      	mov	r1, r3
 800755c:	4610      	mov	r0, r2
 800755e:	f000 f9df 	bl	8007920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2201      	movs	r2, #1
 800756e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2201      	movs	r2, #1
 8007576:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2201      	movs	r2, #1
 800758e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3708      	adds	r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d001      	beq.n	80075f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e04f      	b.n	8007698 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2202      	movs	r2, #2
 80075fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68da      	ldr	r2, [r3, #12]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f042 0201 	orr.w	r2, r2, #1
 800760e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a23      	ldr	r2, [pc, #140]	@ (80076a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d01d      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0x76>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007622:	d018      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0x76>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a1f      	ldr	r2, [pc, #124]	@ (80076a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d013      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0x76>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a1e      	ldr	r2, [pc, #120]	@ (80076ac <HAL_TIM_Base_Start_IT+0xcc>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d00e      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0x76>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a1c      	ldr	r2, [pc, #112]	@ (80076b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d009      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0x76>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a1b      	ldr	r2, [pc, #108]	@ (80076b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d004      	beq.n	8007656 <HAL_TIM_Base_Start_IT+0x76>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a19      	ldr	r2, [pc, #100]	@ (80076b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d115      	bne.n	8007682 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	4b17      	ldr	r3, [pc, #92]	@ (80076bc <HAL_TIM_Base_Start_IT+0xdc>)
 800765e:	4013      	ands	r3, r2
 8007660:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2b06      	cmp	r3, #6
 8007666:	d015      	beq.n	8007694 <HAL_TIM_Base_Start_IT+0xb4>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800766e:	d011      	beq.n	8007694 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0201 	orr.w	r2, r2, #1
 800767e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007680:	e008      	b.n	8007694 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f042 0201 	orr.w	r2, r2, #1
 8007690:	601a      	str	r2, [r3, #0]
 8007692:	e000      	b.n	8007696 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007694:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3714      	adds	r7, #20
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	40012c00 	.word	0x40012c00
 80076a8:	40000400 	.word	0x40000400
 80076ac:	40000800 	.word	0x40000800
 80076b0:	40000c00 	.word	0x40000c00
 80076b4:	40013400 	.word	0x40013400
 80076b8:	40014000 	.word	0x40014000
 80076bc:	00010007 	.word	0x00010007

080076c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f003 0302 	and.w	r3, r3, #2
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d020      	beq.n	8007724 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f003 0302 	and.w	r3, r3, #2
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d01b      	beq.n	8007724 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f06f 0202 	mvn.w	r2, #2
 80076f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2201      	movs	r2, #1
 80076fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699b      	ldr	r3, [r3, #24]
 8007702:	f003 0303 	and.w	r3, r3, #3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d003      	beq.n	8007712 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 f8e9 	bl	80078e2 <HAL_TIM_IC_CaptureCallback>
 8007710:	e005      	b.n	800771e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f8db 	bl	80078ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f8ec 	bl	80078f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	f003 0304 	and.w	r3, r3, #4
 800772a:	2b00      	cmp	r3, #0
 800772c:	d020      	beq.n	8007770 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f003 0304 	and.w	r3, r3, #4
 8007734:	2b00      	cmp	r3, #0
 8007736:	d01b      	beq.n	8007770 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f06f 0204 	mvn.w	r2, #4
 8007740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2202      	movs	r2, #2
 8007746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007752:	2b00      	cmp	r3, #0
 8007754:	d003      	beq.n	800775e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f8c3 	bl	80078e2 <HAL_TIM_IC_CaptureCallback>
 800775c:	e005      	b.n	800776a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 f8b5 	bl	80078ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f8c6 	bl	80078f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	f003 0308 	and.w	r3, r3, #8
 8007776:	2b00      	cmp	r3, #0
 8007778:	d020      	beq.n	80077bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f003 0308 	and.w	r3, r3, #8
 8007780:	2b00      	cmp	r3, #0
 8007782:	d01b      	beq.n	80077bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f06f 0208 	mvn.w	r2, #8
 800778c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2204      	movs	r2, #4
 8007792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	69db      	ldr	r3, [r3, #28]
 800779a:	f003 0303 	and.w	r3, r3, #3
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d003      	beq.n	80077aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 f89d 	bl	80078e2 <HAL_TIM_IC_CaptureCallback>
 80077a8:	e005      	b.n	80077b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f000 f88f 	bl	80078ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f8a0 	bl	80078f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	f003 0310 	and.w	r3, r3, #16
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d020      	beq.n	8007808 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f003 0310 	and.w	r3, r3, #16
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d01b      	beq.n	8007808 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f06f 0210 	mvn.w	r2, #16
 80077d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2208      	movs	r2, #8
 80077de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	69db      	ldr	r3, [r3, #28]
 80077e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 f877 	bl	80078e2 <HAL_TIM_IC_CaptureCallback>
 80077f4:	e005      	b.n	8007802 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f869 	bl	80078ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 f87a 	bl	80078f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b00      	cmp	r3, #0
 8007810:	d00c      	beq.n	800782c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b00      	cmp	r3, #0
 800781a:	d007      	beq.n	800782c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f06f 0201 	mvn.w	r2, #1
 8007824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7f9 fce4 	bl	80011f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007832:	2b00      	cmp	r3, #0
 8007834:	d104      	bne.n	8007840 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00c      	beq.n	800785a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f90d 	bl	8007a74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007860:	2b00      	cmp	r3, #0
 8007862:	d00c      	beq.n	800787e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800786a:	2b00      	cmp	r3, #0
 800786c:	d007      	beq.n	800787e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 f905 	bl	8007a88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007884:	2b00      	cmp	r3, #0
 8007886:	d00c      	beq.n	80078a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800788e:	2b00      	cmp	r3, #0
 8007890:	d007      	beq.n	80078a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800789a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 f834 	bl	800790a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	f003 0320 	and.w	r3, r3, #32
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00c      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f003 0320 	and.w	r3, r3, #32
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d007      	beq.n	80078c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f06f 0220 	mvn.w	r2, #32
 80078be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f8cd 	bl	8007a60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078c6:	bf00      	nop
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078ce:	b480      	push	{r7}
 80078d0:	b083      	sub	sp, #12
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078d6:	bf00      	nop
 80078d8:	370c      	adds	r7, #12
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078e2:	b480      	push	{r7}
 80078e4:	b083      	sub	sp, #12
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078ea:	bf00      	nop
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078f6:	b480      	push	{r7}
 80078f8:	b083      	sub	sp, #12
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078fe:	bf00      	nop
 8007900:	370c      	adds	r7, #12
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800790a:	b480      	push	{r7}
 800790c:	b083      	sub	sp, #12
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007912:	bf00      	nop
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr
	...

08007920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007920:	b480      	push	{r7}
 8007922:	b085      	sub	sp, #20
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a43      	ldr	r2, [pc, #268]	@ (8007a40 <TIM_Base_SetConfig+0x120>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d013      	beq.n	8007960 <TIM_Base_SetConfig+0x40>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800793e:	d00f      	beq.n	8007960 <TIM_Base_SetConfig+0x40>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4a40      	ldr	r2, [pc, #256]	@ (8007a44 <TIM_Base_SetConfig+0x124>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d00b      	beq.n	8007960 <TIM_Base_SetConfig+0x40>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a3f      	ldr	r2, [pc, #252]	@ (8007a48 <TIM_Base_SetConfig+0x128>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d007      	beq.n	8007960 <TIM_Base_SetConfig+0x40>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a3e      	ldr	r2, [pc, #248]	@ (8007a4c <TIM_Base_SetConfig+0x12c>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d003      	beq.n	8007960 <TIM_Base_SetConfig+0x40>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a3d      	ldr	r2, [pc, #244]	@ (8007a50 <TIM_Base_SetConfig+0x130>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d108      	bne.n	8007972 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	4313      	orrs	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4a32      	ldr	r2, [pc, #200]	@ (8007a40 <TIM_Base_SetConfig+0x120>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d01f      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007980:	d01b      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a2f      	ldr	r2, [pc, #188]	@ (8007a44 <TIM_Base_SetConfig+0x124>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d017      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a2e      	ldr	r2, [pc, #184]	@ (8007a48 <TIM_Base_SetConfig+0x128>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d013      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a2d      	ldr	r2, [pc, #180]	@ (8007a4c <TIM_Base_SetConfig+0x12c>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d00f      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4a2c      	ldr	r2, [pc, #176]	@ (8007a50 <TIM_Base_SetConfig+0x130>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d00b      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a2b      	ldr	r2, [pc, #172]	@ (8007a54 <TIM_Base_SetConfig+0x134>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d007      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007a58 <TIM_Base_SetConfig+0x138>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d003      	beq.n	80079ba <TIM_Base_SetConfig+0x9a>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a29      	ldr	r2, [pc, #164]	@ (8007a5c <TIM_Base_SetConfig+0x13c>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d108      	bne.n	80079cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	689a      	ldr	r2, [r3, #8]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a14      	ldr	r2, [pc, #80]	@ (8007a40 <TIM_Base_SetConfig+0x120>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d00f      	beq.n	8007a12 <TIM_Base_SetConfig+0xf2>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	4a16      	ldr	r2, [pc, #88]	@ (8007a50 <TIM_Base_SetConfig+0x130>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d00b      	beq.n	8007a12 <TIM_Base_SetConfig+0xf2>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	4a15      	ldr	r2, [pc, #84]	@ (8007a54 <TIM_Base_SetConfig+0x134>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d007      	beq.n	8007a12 <TIM_Base_SetConfig+0xf2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4a14      	ldr	r2, [pc, #80]	@ (8007a58 <TIM_Base_SetConfig+0x138>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d003      	beq.n	8007a12 <TIM_Base_SetConfig+0xf2>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a13      	ldr	r2, [pc, #76]	@ (8007a5c <TIM_Base_SetConfig+0x13c>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d103      	bne.n	8007a1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	691a      	ldr	r2, [r3, #16]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f043 0204 	orr.w	r2, r3, #4
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68fa      	ldr	r2, [r7, #12]
 8007a30:	601a      	str	r2, [r3, #0]
}
 8007a32:	bf00      	nop
 8007a34:	3714      	adds	r7, #20
 8007a36:	46bd      	mov	sp, r7
 8007a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	40012c00 	.word	0x40012c00
 8007a44:	40000400 	.word	0x40000400
 8007a48:	40000800 	.word	0x40000800
 8007a4c:	40000c00 	.word	0x40000c00
 8007a50:	40013400 	.word	0x40013400
 8007a54:	40014000 	.word	0x40014000
 8007a58:	40014400 	.word	0x40014400
 8007a5c:	40014800 	.word	0x40014800

08007a60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d101      	bne.n	8007aae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e040      	b.n	8007b30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d106      	bne.n	8007ac4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7f9 fef4 	bl	80018ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2224      	movs	r2, #36	@ 0x24
 8007ac8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0201 	bic.w	r2, r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d002      	beq.n	8007ae8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 fae0 	bl	80080a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 f825 	bl	8007b38 <UART_SetConfig>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d101      	bne.n	8007af8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	e01b      	b.n	8007b30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007b06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689a      	ldr	r2, [r3, #8]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007b16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f042 0201 	orr.w	r2, r2, #1
 8007b26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 fb5f 	bl	80081ec <UART_CheckIdleState>
 8007b2e:	4603      	mov	r3, r0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3708      	adds	r7, #8
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b3c:	b08a      	sub	sp, #40	@ 0x28
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b42:	2300      	movs	r3, #0
 8007b44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	689a      	ldr	r2, [r3, #8]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	691b      	ldr	r3, [r3, #16]
 8007b50:	431a      	orrs	r2, r3
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	431a      	orrs	r2, r3
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	69db      	ldr	r3, [r3, #28]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	4ba4      	ldr	r3, [pc, #656]	@ (8007df8 <UART_SetConfig+0x2c0>)
 8007b68:	4013      	ands	r3, r2
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	6812      	ldr	r2, [r2, #0]
 8007b6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b70:	430b      	orrs	r3, r1
 8007b72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	68da      	ldr	r2, [r3, #12]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	699b      	ldr	r3, [r3, #24]
 8007b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a99      	ldr	r2, [pc, #612]	@ (8007dfc <UART_SetConfig+0x2c4>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d004      	beq.n	8007ba4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a90      	ldr	r2, [pc, #576]	@ (8007e00 <UART_SetConfig+0x2c8>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d126      	bne.n	8007c10 <UART_SetConfig+0xd8>
 8007bc2:	4b90      	ldr	r3, [pc, #576]	@ (8007e04 <UART_SetConfig+0x2cc>)
 8007bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bc8:	f003 0303 	and.w	r3, r3, #3
 8007bcc:	2b03      	cmp	r3, #3
 8007bce:	d81b      	bhi.n	8007c08 <UART_SetConfig+0xd0>
 8007bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8007bd8 <UART_SetConfig+0xa0>)
 8007bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd6:	bf00      	nop
 8007bd8:	08007be9 	.word	0x08007be9
 8007bdc:	08007bf9 	.word	0x08007bf9
 8007be0:	08007bf1 	.word	0x08007bf1
 8007be4:	08007c01 	.word	0x08007c01
 8007be8:	2301      	movs	r3, #1
 8007bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bee:	e116      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007bf0:	2302      	movs	r3, #2
 8007bf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bf6:	e112      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bfe:	e10e      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c00:	2308      	movs	r3, #8
 8007c02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c06:	e10a      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c08:	2310      	movs	r3, #16
 8007c0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c0e:	e106      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a7c      	ldr	r2, [pc, #496]	@ (8007e08 <UART_SetConfig+0x2d0>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d138      	bne.n	8007c8c <UART_SetConfig+0x154>
 8007c1a:	4b7a      	ldr	r3, [pc, #488]	@ (8007e04 <UART_SetConfig+0x2cc>)
 8007c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c20:	f003 030c 	and.w	r3, r3, #12
 8007c24:	2b0c      	cmp	r3, #12
 8007c26:	d82d      	bhi.n	8007c84 <UART_SetConfig+0x14c>
 8007c28:	a201      	add	r2, pc, #4	@ (adr r2, 8007c30 <UART_SetConfig+0xf8>)
 8007c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2e:	bf00      	nop
 8007c30:	08007c65 	.word	0x08007c65
 8007c34:	08007c85 	.word	0x08007c85
 8007c38:	08007c85 	.word	0x08007c85
 8007c3c:	08007c85 	.word	0x08007c85
 8007c40:	08007c75 	.word	0x08007c75
 8007c44:	08007c85 	.word	0x08007c85
 8007c48:	08007c85 	.word	0x08007c85
 8007c4c:	08007c85 	.word	0x08007c85
 8007c50:	08007c6d 	.word	0x08007c6d
 8007c54:	08007c85 	.word	0x08007c85
 8007c58:	08007c85 	.word	0x08007c85
 8007c5c:	08007c85 	.word	0x08007c85
 8007c60:	08007c7d 	.word	0x08007c7d
 8007c64:	2300      	movs	r3, #0
 8007c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c6a:	e0d8      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c72:	e0d4      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c74:	2304      	movs	r3, #4
 8007c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c7a:	e0d0      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c7c:	2308      	movs	r3, #8
 8007c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c82:	e0cc      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c84:	2310      	movs	r3, #16
 8007c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c8a:	e0c8      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a5e      	ldr	r2, [pc, #376]	@ (8007e0c <UART_SetConfig+0x2d4>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d125      	bne.n	8007ce2 <UART_SetConfig+0x1aa>
 8007c96:	4b5b      	ldr	r3, [pc, #364]	@ (8007e04 <UART_SetConfig+0x2cc>)
 8007c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c9c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ca0:	2b30      	cmp	r3, #48	@ 0x30
 8007ca2:	d016      	beq.n	8007cd2 <UART_SetConfig+0x19a>
 8007ca4:	2b30      	cmp	r3, #48	@ 0x30
 8007ca6:	d818      	bhi.n	8007cda <UART_SetConfig+0x1a2>
 8007ca8:	2b20      	cmp	r3, #32
 8007caa:	d00a      	beq.n	8007cc2 <UART_SetConfig+0x18a>
 8007cac:	2b20      	cmp	r3, #32
 8007cae:	d814      	bhi.n	8007cda <UART_SetConfig+0x1a2>
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d002      	beq.n	8007cba <UART_SetConfig+0x182>
 8007cb4:	2b10      	cmp	r3, #16
 8007cb6:	d008      	beq.n	8007cca <UART_SetConfig+0x192>
 8007cb8:	e00f      	b.n	8007cda <UART_SetConfig+0x1a2>
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cc0:	e0ad      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007cc2:	2302      	movs	r3, #2
 8007cc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cc8:	e0a9      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007cca:	2304      	movs	r3, #4
 8007ccc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cd0:	e0a5      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007cd2:	2308      	movs	r3, #8
 8007cd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cd8:	e0a1      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007cda:	2310      	movs	r3, #16
 8007cdc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ce0:	e09d      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a4a      	ldr	r2, [pc, #296]	@ (8007e10 <UART_SetConfig+0x2d8>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d125      	bne.n	8007d38 <UART_SetConfig+0x200>
 8007cec:	4b45      	ldr	r3, [pc, #276]	@ (8007e04 <UART_SetConfig+0x2cc>)
 8007cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007cf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007cf8:	d016      	beq.n	8007d28 <UART_SetConfig+0x1f0>
 8007cfa:	2bc0      	cmp	r3, #192	@ 0xc0
 8007cfc:	d818      	bhi.n	8007d30 <UART_SetConfig+0x1f8>
 8007cfe:	2b80      	cmp	r3, #128	@ 0x80
 8007d00:	d00a      	beq.n	8007d18 <UART_SetConfig+0x1e0>
 8007d02:	2b80      	cmp	r3, #128	@ 0x80
 8007d04:	d814      	bhi.n	8007d30 <UART_SetConfig+0x1f8>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <UART_SetConfig+0x1d8>
 8007d0a:	2b40      	cmp	r3, #64	@ 0x40
 8007d0c:	d008      	beq.n	8007d20 <UART_SetConfig+0x1e8>
 8007d0e:	e00f      	b.n	8007d30 <UART_SetConfig+0x1f8>
 8007d10:	2300      	movs	r3, #0
 8007d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d16:	e082      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d18:	2302      	movs	r3, #2
 8007d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d1e:	e07e      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d20:	2304      	movs	r3, #4
 8007d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d26:	e07a      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d28:	2308      	movs	r3, #8
 8007d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d2e:	e076      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d30:	2310      	movs	r3, #16
 8007d32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d36:	e072      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a35      	ldr	r2, [pc, #212]	@ (8007e14 <UART_SetConfig+0x2dc>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d12a      	bne.n	8007d98 <UART_SetConfig+0x260>
 8007d42:	4b30      	ldr	r3, [pc, #192]	@ (8007e04 <UART_SetConfig+0x2cc>)
 8007d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d50:	d01a      	beq.n	8007d88 <UART_SetConfig+0x250>
 8007d52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d56:	d81b      	bhi.n	8007d90 <UART_SetConfig+0x258>
 8007d58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d5c:	d00c      	beq.n	8007d78 <UART_SetConfig+0x240>
 8007d5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d62:	d815      	bhi.n	8007d90 <UART_SetConfig+0x258>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d003      	beq.n	8007d70 <UART_SetConfig+0x238>
 8007d68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d6c:	d008      	beq.n	8007d80 <UART_SetConfig+0x248>
 8007d6e:	e00f      	b.n	8007d90 <UART_SetConfig+0x258>
 8007d70:	2300      	movs	r3, #0
 8007d72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d76:	e052      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d78:	2302      	movs	r3, #2
 8007d7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d7e:	e04e      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d80:	2304      	movs	r3, #4
 8007d82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d86:	e04a      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d88:	2308      	movs	r3, #8
 8007d8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d8e:	e046      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d90:	2310      	movs	r3, #16
 8007d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d96:	e042      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a17      	ldr	r2, [pc, #92]	@ (8007dfc <UART_SetConfig+0x2c4>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d13a      	bne.n	8007e18 <UART_SetConfig+0x2e0>
 8007da2:	4b18      	ldr	r3, [pc, #96]	@ (8007e04 <UART_SetConfig+0x2cc>)
 8007da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007da8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007dac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007db0:	d01a      	beq.n	8007de8 <UART_SetConfig+0x2b0>
 8007db2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007db6:	d81b      	bhi.n	8007df0 <UART_SetConfig+0x2b8>
 8007db8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dbc:	d00c      	beq.n	8007dd8 <UART_SetConfig+0x2a0>
 8007dbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dc2:	d815      	bhi.n	8007df0 <UART_SetConfig+0x2b8>
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d003      	beq.n	8007dd0 <UART_SetConfig+0x298>
 8007dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dcc:	d008      	beq.n	8007de0 <UART_SetConfig+0x2a8>
 8007dce:	e00f      	b.n	8007df0 <UART_SetConfig+0x2b8>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dd6:	e022      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007dd8:	2302      	movs	r3, #2
 8007dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dde:	e01e      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007de0:	2304      	movs	r3, #4
 8007de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007de6:	e01a      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007de8:	2308      	movs	r3, #8
 8007dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dee:	e016      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007df0:	2310      	movs	r3, #16
 8007df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007df6:	e012      	b.n	8007e1e <UART_SetConfig+0x2e6>
 8007df8:	efff69f3 	.word	0xefff69f3
 8007dfc:	40008000 	.word	0x40008000
 8007e00:	40013800 	.word	0x40013800
 8007e04:	40021000 	.word	0x40021000
 8007e08:	40004400 	.word	0x40004400
 8007e0c:	40004800 	.word	0x40004800
 8007e10:	40004c00 	.word	0x40004c00
 8007e14:	40005000 	.word	0x40005000
 8007e18:	2310      	movs	r3, #16
 8007e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a9f      	ldr	r2, [pc, #636]	@ (80080a0 <UART_SetConfig+0x568>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d17a      	bne.n	8007f1e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007e2c:	2b08      	cmp	r3, #8
 8007e2e:	d824      	bhi.n	8007e7a <UART_SetConfig+0x342>
 8007e30:	a201      	add	r2, pc, #4	@ (adr r2, 8007e38 <UART_SetConfig+0x300>)
 8007e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e36:	bf00      	nop
 8007e38:	08007e5d 	.word	0x08007e5d
 8007e3c:	08007e7b 	.word	0x08007e7b
 8007e40:	08007e65 	.word	0x08007e65
 8007e44:	08007e7b 	.word	0x08007e7b
 8007e48:	08007e6b 	.word	0x08007e6b
 8007e4c:	08007e7b 	.word	0x08007e7b
 8007e50:	08007e7b 	.word	0x08007e7b
 8007e54:	08007e7b 	.word	0x08007e7b
 8007e58:	08007e73 	.word	0x08007e73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e5c:	f7fd faa2 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8007e60:	61f8      	str	r0, [r7, #28]
        break;
 8007e62:	e010      	b.n	8007e86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e64:	4b8f      	ldr	r3, [pc, #572]	@ (80080a4 <UART_SetConfig+0x56c>)
 8007e66:	61fb      	str	r3, [r7, #28]
        break;
 8007e68:	e00d      	b.n	8007e86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e6a:	f7fd fa03 	bl	8005274 <HAL_RCC_GetSysClockFreq>
 8007e6e:	61f8      	str	r0, [r7, #28]
        break;
 8007e70:	e009      	b.n	8007e86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e76:	61fb      	str	r3, [r7, #28]
        break;
 8007e78:	e005      	b.n	8007e86 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f000 80fb 	beq.w	8008084 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	4613      	mov	r3, r2
 8007e94:	005b      	lsls	r3, r3, #1
 8007e96:	4413      	add	r3, r2
 8007e98:	69fa      	ldr	r2, [r7, #28]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d305      	bcc.n	8007eaa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007ea4:	69fa      	ldr	r2, [r7, #28]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d903      	bls.n	8007eb2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007eb0:	e0e8      	b.n	8008084 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	461c      	mov	r4, r3
 8007eb8:	4615      	mov	r5, r2
 8007eba:	f04f 0200 	mov.w	r2, #0
 8007ebe:	f04f 0300 	mov.w	r3, #0
 8007ec2:	022b      	lsls	r3, r5, #8
 8007ec4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007ec8:	0222      	lsls	r2, r4, #8
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	6849      	ldr	r1, [r1, #4]
 8007ece:	0849      	lsrs	r1, r1, #1
 8007ed0:	2000      	movs	r0, #0
 8007ed2:	4688      	mov	r8, r1
 8007ed4:	4681      	mov	r9, r0
 8007ed6:	eb12 0a08 	adds.w	sl, r2, r8
 8007eda:	eb43 0b09 	adc.w	fp, r3, r9
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	603b      	str	r3, [r7, #0]
 8007ee6:	607a      	str	r2, [r7, #4]
 8007ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007eec:	4650      	mov	r0, sl
 8007eee:	4659      	mov	r1, fp
 8007ef0:	f7f8 f9c6 	bl	8000280 <__aeabi_uldivmod>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4613      	mov	r3, r2
 8007efa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f02:	d308      	bcc.n	8007f16 <UART_SetConfig+0x3de>
 8007f04:	69bb      	ldr	r3, [r7, #24]
 8007f06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f0a:	d204      	bcs.n	8007f16 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	69ba      	ldr	r2, [r7, #24]
 8007f12:	60da      	str	r2, [r3, #12]
 8007f14:	e0b6      	b.n	8008084 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007f1c:	e0b2      	b.n	8008084 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	69db      	ldr	r3, [r3, #28]
 8007f22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f26:	d15e      	bne.n	8007fe6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007f28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007f2c:	2b08      	cmp	r3, #8
 8007f2e:	d828      	bhi.n	8007f82 <UART_SetConfig+0x44a>
 8007f30:	a201      	add	r2, pc, #4	@ (adr r2, 8007f38 <UART_SetConfig+0x400>)
 8007f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f36:	bf00      	nop
 8007f38:	08007f5d 	.word	0x08007f5d
 8007f3c:	08007f65 	.word	0x08007f65
 8007f40:	08007f6d 	.word	0x08007f6d
 8007f44:	08007f83 	.word	0x08007f83
 8007f48:	08007f73 	.word	0x08007f73
 8007f4c:	08007f83 	.word	0x08007f83
 8007f50:	08007f83 	.word	0x08007f83
 8007f54:	08007f83 	.word	0x08007f83
 8007f58:	08007f7b 	.word	0x08007f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f5c:	f7fd fa22 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 8007f60:	61f8      	str	r0, [r7, #28]
        break;
 8007f62:	e014      	b.n	8007f8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f64:	f7fd fa34 	bl	80053d0 <HAL_RCC_GetPCLK2Freq>
 8007f68:	61f8      	str	r0, [r7, #28]
        break;
 8007f6a:	e010      	b.n	8007f8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f6c:	4b4d      	ldr	r3, [pc, #308]	@ (80080a4 <UART_SetConfig+0x56c>)
 8007f6e:	61fb      	str	r3, [r7, #28]
        break;
 8007f70:	e00d      	b.n	8007f8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f72:	f7fd f97f 	bl	8005274 <HAL_RCC_GetSysClockFreq>
 8007f76:	61f8      	str	r0, [r7, #28]
        break;
 8007f78:	e009      	b.n	8007f8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f7e:	61fb      	str	r3, [r7, #28]
        break;
 8007f80:	e005      	b.n	8007f8e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007f82:	2300      	movs	r3, #0
 8007f84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d077      	beq.n	8008084 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	005a      	lsls	r2, r3, #1
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	085b      	lsrs	r3, r3, #1
 8007f9e:	441a      	add	r2, r3
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	2b0f      	cmp	r3, #15
 8007fae:	d916      	bls.n	8007fde <UART_SetConfig+0x4a6>
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fb6:	d212      	bcs.n	8007fde <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	f023 030f 	bic.w	r3, r3, #15
 8007fc0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	085b      	lsrs	r3, r3, #1
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	f003 0307 	and.w	r3, r3, #7
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	8afb      	ldrh	r3, [r7, #22]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	8afa      	ldrh	r2, [r7, #22]
 8007fda:	60da      	str	r2, [r3, #12]
 8007fdc:	e052      	b.n	8008084 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007fe4:	e04e      	b.n	8008084 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007fe6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007fea:	2b08      	cmp	r3, #8
 8007fec:	d827      	bhi.n	800803e <UART_SetConfig+0x506>
 8007fee:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff4 <UART_SetConfig+0x4bc>)
 8007ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff4:	08008019 	.word	0x08008019
 8007ff8:	08008021 	.word	0x08008021
 8007ffc:	08008029 	.word	0x08008029
 8008000:	0800803f 	.word	0x0800803f
 8008004:	0800802f 	.word	0x0800802f
 8008008:	0800803f 	.word	0x0800803f
 800800c:	0800803f 	.word	0x0800803f
 8008010:	0800803f 	.word	0x0800803f
 8008014:	08008037 	.word	0x08008037
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008018:	f7fd f9c4 	bl	80053a4 <HAL_RCC_GetPCLK1Freq>
 800801c:	61f8      	str	r0, [r7, #28]
        break;
 800801e:	e014      	b.n	800804a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008020:	f7fd f9d6 	bl	80053d0 <HAL_RCC_GetPCLK2Freq>
 8008024:	61f8      	str	r0, [r7, #28]
        break;
 8008026:	e010      	b.n	800804a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008028:	4b1e      	ldr	r3, [pc, #120]	@ (80080a4 <UART_SetConfig+0x56c>)
 800802a:	61fb      	str	r3, [r7, #28]
        break;
 800802c:	e00d      	b.n	800804a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800802e:	f7fd f921 	bl	8005274 <HAL_RCC_GetSysClockFreq>
 8008032:	61f8      	str	r0, [r7, #28]
        break;
 8008034:	e009      	b.n	800804a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008036:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800803a:	61fb      	str	r3, [r7, #28]
        break;
 800803c:	e005      	b.n	800804a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800803e:	2300      	movs	r3, #0
 8008040:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008048:	bf00      	nop
    }

    if (pclk != 0U)
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d019      	beq.n	8008084 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	085a      	lsrs	r2, r3, #1
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	441a      	add	r2, r3
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008062:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	2b0f      	cmp	r3, #15
 8008068:	d909      	bls.n	800807e <UART_SetConfig+0x546>
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008070:	d205      	bcs.n	800807e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	b29a      	uxth	r2, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	60da      	str	r2, [r3, #12]
 800807c:	e002      	b.n	8008084 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2200      	movs	r2, #0
 8008088:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008090:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008094:	4618      	mov	r0, r3
 8008096:	3728      	adds	r7, #40	@ 0x28
 8008098:	46bd      	mov	sp, r7
 800809a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800809e:	bf00      	nop
 80080a0:	40008000 	.word	0x40008000
 80080a4:	00f42400 	.word	0x00f42400

080080a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b4:	f003 0308 	and.w	r3, r3, #8
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00a      	beq.n	80080d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d6:	f003 0301 	and.w	r3, r3, #1
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f8:	f003 0302 	and.w	r3, r3, #2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00a      	beq.n	8008116 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811a:	f003 0304 	and.w	r3, r3, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	430a      	orrs	r2, r1
 8008136:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800813c:	f003 0310 	and.w	r3, r3, #16
 8008140:	2b00      	cmp	r3, #0
 8008142:	d00a      	beq.n	800815a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815e:	f003 0320 	and.w	r3, r3, #32
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00a      	beq.n	800817c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	430a      	orrs	r2, r1
 800817a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008184:	2b00      	cmp	r3, #0
 8008186:	d01a      	beq.n	80081be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	430a      	orrs	r2, r1
 800819c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081a6:	d10a      	bne.n	80081be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00a      	beq.n	80081e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	430a      	orrs	r2, r1
 80081de:	605a      	str	r2, [r3, #4]
  }
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b098      	sub	sp, #96	@ 0x60
 80081f0:	af02      	add	r7, sp, #8
 80081f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081fc:	f7fb fa40 	bl	8003680 <HAL_GetTick>
 8008200:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 0308 	and.w	r3, r3, #8
 800820c:	2b08      	cmp	r3, #8
 800820e:	d12e      	bne.n	800826e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008210:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008218:	2200      	movs	r2, #0
 800821a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 f88c 	bl	800833c <UART_WaitOnFlagUntilTimeout>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d021      	beq.n	800826e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008232:	e853 3f00 	ldrex	r3, [r3]
 8008236:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800823a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800823e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	461a      	mov	r2, r3
 8008246:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008248:	647b      	str	r3, [r7, #68]	@ 0x44
 800824a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800824e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008250:	e841 2300 	strex	r3, r2, [r1]
 8008254:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1e6      	bne.n	800822a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2220      	movs	r2, #32
 8008260:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e062      	b.n	8008334 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0304 	and.w	r3, r3, #4
 8008278:	2b04      	cmp	r3, #4
 800827a:	d149      	bne.n	8008310 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800827c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008284:	2200      	movs	r2, #0
 8008286:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f856 	bl	800833c <UART_WaitOnFlagUntilTimeout>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d03c      	beq.n	8008310 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829e:	e853 3f00 	ldrex	r3, [r3]
 80082a2:	623b      	str	r3, [r7, #32]
   return(result);
 80082a4:	6a3b      	ldr	r3, [r7, #32]
 80082a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	461a      	mov	r2, r3
 80082b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80082b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082bc:	e841 2300 	strex	r3, r2, [r1]
 80082c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e6      	bne.n	8008296 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	3308      	adds	r3, #8
 80082ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	e853 3f00 	ldrex	r3, [r3]
 80082d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f023 0301 	bic.w	r3, r3, #1
 80082de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	3308      	adds	r3, #8
 80082e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082e8:	61fa      	str	r2, [r7, #28]
 80082ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ec:	69b9      	ldr	r1, [r7, #24]
 80082ee:	69fa      	ldr	r2, [r7, #28]
 80082f0:	e841 2300 	strex	r3, r2, [r1]
 80082f4:	617b      	str	r3, [r7, #20]
   return(result);
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d1e5      	bne.n	80082c8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2220      	movs	r2, #32
 8008300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e011      	b.n	8008334 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2220      	movs	r2, #32
 8008314:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2200      	movs	r2, #0
 8008328:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	3758      	adds	r7, #88	@ 0x58
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	603b      	str	r3, [r7, #0]
 8008348:	4613      	mov	r3, r2
 800834a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800834c:	e04f      	b.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800834e:	69bb      	ldr	r3, [r7, #24]
 8008350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008354:	d04b      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008356:	f7fb f993 	bl	8003680 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	69ba      	ldr	r2, [r7, #24]
 8008362:	429a      	cmp	r2, r3
 8008364:	d302      	bcc.n	800836c <UART_WaitOnFlagUntilTimeout+0x30>
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d101      	bne.n	8008370 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e04e      	b.n	800840e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 0304 	and.w	r3, r3, #4
 800837a:	2b00      	cmp	r3, #0
 800837c:	d037      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	2b80      	cmp	r3, #128	@ 0x80
 8008382:	d034      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	2b40      	cmp	r3, #64	@ 0x40
 8008388:	d031      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f003 0308 	and.w	r3, r3, #8
 8008394:	2b08      	cmp	r3, #8
 8008396:	d110      	bne.n	80083ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2208      	movs	r2, #8
 800839e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 f838 	bl	8008416 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2208      	movs	r2, #8
 80083aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2200      	movs	r2, #0
 80083b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e029      	b.n	800840e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083c8:	d111      	bne.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 f81e 	bl	8008416 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2220      	movs	r2, #32
 80083de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80083ea:	2303      	movs	r3, #3
 80083ec:	e00f      	b.n	800840e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	69da      	ldr	r2, [r3, #28]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	4013      	ands	r3, r2
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	bf0c      	ite	eq
 80083fe:	2301      	moveq	r3, #1
 8008400:	2300      	movne	r3, #0
 8008402:	b2db      	uxtb	r3, r3
 8008404:	461a      	mov	r2, r3
 8008406:	79fb      	ldrb	r3, [r7, #7]
 8008408:	429a      	cmp	r2, r3
 800840a:	d0a0      	beq.n	800834e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008416:	b480      	push	{r7}
 8008418:	b095      	sub	sp, #84	@ 0x54
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008426:	e853 3f00 	ldrex	r3, [r3]
 800842a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800842c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	461a      	mov	r2, r3
 800843a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800843c:	643b      	str	r3, [r7, #64]	@ 0x40
 800843e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008440:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008442:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008444:	e841 2300 	strex	r3, r2, [r1]
 8008448:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800844a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1e6      	bne.n	800841e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	3308      	adds	r3, #8
 8008456:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008458:	6a3b      	ldr	r3, [r7, #32]
 800845a:	e853 3f00 	ldrex	r3, [r3]
 800845e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008460:	69fb      	ldr	r3, [r7, #28]
 8008462:	f023 0301 	bic.w	r3, r3, #1
 8008466:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	3308      	adds	r3, #8
 800846e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008470:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008472:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008474:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008476:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008478:	e841 2300 	strex	r3, r2, [r1]
 800847c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800847e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008480:	2b00      	cmp	r3, #0
 8008482:	d1e5      	bne.n	8008450 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008488:	2b01      	cmp	r3, #1
 800848a:	d118      	bne.n	80084be <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	60bb      	str	r3, [r7, #8]
   return(result);
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	f023 0310 	bic.w	r3, r3, #16
 80084a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	461a      	mov	r2, r3
 80084a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084aa:	61bb      	str	r3, [r7, #24]
 80084ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ae:	6979      	ldr	r1, [r7, #20]
 80084b0:	69ba      	ldr	r2, [r7, #24]
 80084b2:	e841 2300 	strex	r3, r2, [r1]
 80084b6:	613b      	str	r3, [r7, #16]
   return(result);
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1e6      	bne.n	800848c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2220      	movs	r2, #32
 80084c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2200      	movs	r2, #0
 80084d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80084d2:	bf00      	nop
 80084d4:	3754      	adds	r7, #84	@ 0x54
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084de:	b084      	sub	sp, #16
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	f107 001c 	add.w	r0, r7, #28
 80084ec:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fa69 	bl	80089d4 <USB_CoreReset>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8008506:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800850a:	2b00      	cmp	r3, #0
 800850c:	d106      	bne.n	800851c <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008512:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	639a      	str	r2, [r3, #56]	@ 0x38
 800851a:	e005      	b.n	8008528 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008520:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8008528:	7bfb      	ldrb	r3, [r7, #15]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008534:	b004      	add	sp, #16
 8008536:	4770      	bx	lr

08008538 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	f023 0201 	bic.w	r2, r3, #1
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	370c      	adds	r7, #12
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr

0800855a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b084      	sub	sp, #16
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
 8008562:	460b      	mov	r3, r1
 8008564:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008566:	2300      	movs	r3, #0
 8008568:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008576:	78fb      	ldrb	r3, [r7, #3]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d115      	bne.n	80085a8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008588:	200a      	movs	r0, #10
 800858a:	f7fb f885 	bl	8003698 <HAL_Delay>
      ms += 10U;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	330a      	adds	r3, #10
 8008592:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 fa0f 	bl	80089b8 <USB_GetMode>
 800859a:	4603      	mov	r3, r0
 800859c:	2b01      	cmp	r3, #1
 800859e:	d01e      	beq.n	80085de <USB_SetCurrentMode+0x84>
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80085a4:	d9f0      	bls.n	8008588 <USB_SetCurrentMode+0x2e>
 80085a6:	e01a      	b.n	80085de <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80085a8:	78fb      	ldrb	r3, [r7, #3]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d115      	bne.n	80085da <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80085ba:	200a      	movs	r0, #10
 80085bc:	f7fb f86c 	bl	8003698 <HAL_Delay>
      ms += 10U;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	330a      	adds	r3, #10
 80085c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f9f6 	bl	80089b8 <USB_GetMode>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d005      	beq.n	80085de <USB_SetCurrentMode+0x84>
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2bc7      	cmp	r3, #199	@ 0xc7
 80085d6:	d9f0      	bls.n	80085ba <USB_SetCurrentMode+0x60>
 80085d8:	e001      	b.n	80085de <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e005      	b.n	80085ea <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2bc8      	cmp	r3, #200	@ 0xc8
 80085e2:	d101      	bne.n	80085e8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e000      	b.n	80085ea <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80085f4:	b084      	sub	sp, #16
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b086      	sub	sp, #24
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
 80085fe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008602:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800860e:	2300      	movs	r3, #0
 8008610:	613b      	str	r3, [r7, #16]
 8008612:	e009      	b.n	8008628 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	3340      	adds	r3, #64	@ 0x40
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	4413      	add	r3, r2
 800861e:	2200      	movs	r2, #0
 8008620:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	3301      	adds	r3, #1
 8008626:	613b      	str	r3, [r7, #16]
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	2b0e      	cmp	r3, #14
 800862c:	d9f2      	bls.n	8008614 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800862e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008632:	2b00      	cmp	r3, #0
 8008634:	d11c      	bne.n	8008670 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	68fa      	ldr	r2, [r7, #12]
 8008640:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008644:	f043 0302 	orr.w	r3, r3, #2
 8008648:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800864e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	e005      	b.n	800867c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008674:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008682:	461a      	mov	r2, r3
 8008684:	2300      	movs	r3, #0
 8008686:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008688:	2103      	movs	r1, #3
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 f95a 	bl	8008944 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008690:	2110      	movs	r1, #16
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 f8f6 	bl	8008884 <USB_FlushTxFifo>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d001      	beq.n	80086a2 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 f920 	bl	80088e8 <USB_FlushRxFifo>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086b8:	461a      	mov	r2, r3
 80086ba:	2300      	movs	r3, #0
 80086bc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086c4:	461a      	mov	r2, r3
 80086c6:	2300      	movs	r3, #0
 80086c8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086d0:	461a      	mov	r2, r3
 80086d2:	2300      	movs	r3, #0
 80086d4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80086d6:	2300      	movs	r3, #0
 80086d8:	613b      	str	r3, [r7, #16]
 80086da:	e043      	b.n	8008764 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	015a      	lsls	r2, r3, #5
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	4413      	add	r3, r2
 80086e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80086ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086f2:	d118      	bne.n	8008726 <USB_DevInit+0x132>
    {
      if (i == 0U)
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10a      	bne.n	8008710 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	015a      	lsls	r2, r3, #5
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	4413      	add	r3, r2
 8008702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008706:	461a      	mov	r2, r3
 8008708:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800870c:	6013      	str	r3, [r2, #0]
 800870e:	e013      	b.n	8008738 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	015a      	lsls	r2, r3, #5
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	4413      	add	r3, r2
 8008718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800871c:	461a      	mov	r2, r3
 800871e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008722:	6013      	str	r3, [r2, #0]
 8008724:	e008      	b.n	8008738 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	015a      	lsls	r2, r3, #5
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	4413      	add	r3, r2
 800872e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008732:	461a      	mov	r2, r3
 8008734:	2300      	movs	r3, #0
 8008736:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	015a      	lsls	r2, r3, #5
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	4413      	add	r3, r2
 8008740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008744:	461a      	mov	r2, r3
 8008746:	2300      	movs	r3, #0
 8008748:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	015a      	lsls	r2, r3, #5
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	4413      	add	r3, r2
 8008752:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008756:	461a      	mov	r2, r3
 8008758:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800875c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	3301      	adds	r3, #1
 8008762:	613b      	str	r3, [r7, #16]
 8008764:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008768:	461a      	mov	r2, r3
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	4293      	cmp	r3, r2
 800876e:	d3b5      	bcc.n	80086dc <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008770:	2300      	movs	r3, #0
 8008772:	613b      	str	r3, [r7, #16]
 8008774:	e043      	b.n	80087fe <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	015a      	lsls	r2, r3, #5
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	4413      	add	r3, r2
 800877e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008788:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800878c:	d118      	bne.n	80087c0 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800878e:	693b      	ldr	r3, [r7, #16]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10a      	bne.n	80087aa <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	015a      	lsls	r2, r3, #5
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	4413      	add	r3, r2
 800879c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087a0:	461a      	mov	r2, r3
 80087a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80087a6:	6013      	str	r3, [r2, #0]
 80087a8:	e013      	b.n	80087d2 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	015a      	lsls	r2, r3, #5
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	4413      	add	r3, r2
 80087b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087b6:	461a      	mov	r2, r3
 80087b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80087bc:	6013      	str	r3, [r2, #0]
 80087be:	e008      	b.n	80087d2 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087cc:	461a      	mov	r2, r3
 80087ce:	2300      	movs	r3, #0
 80087d0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	015a      	lsls	r2, r3, #5
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	4413      	add	r3, r2
 80087da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087de:	461a      	mov	r2, r3
 80087e0:	2300      	movs	r3, #0
 80087e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	015a      	lsls	r2, r3, #5
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	4413      	add	r3, r2
 80087ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087f0:	461a      	mov	r2, r3
 80087f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80087f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	3301      	adds	r3, #1
 80087fc:	613b      	str	r3, [r7, #16]
 80087fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008802:	461a      	mov	r2, r3
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	4293      	cmp	r3, r2
 8008808:	d3b5      	bcc.n	8008776 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	68fa      	ldr	r2, [r7, #12]
 8008814:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008818:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800881c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800882a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	699b      	ldr	r3, [r3, #24]
 8008830:	f043 0210 	orr.w	r2, r3, #16
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	699a      	ldr	r2, [r3, #24]
 800883c:	4b10      	ldr	r3, [pc, #64]	@ (8008880 <USB_DevInit+0x28c>)
 800883e:	4313      	orrs	r3, r2
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008844:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008848:	2b00      	cmp	r3, #0
 800884a:	d005      	beq.n	8008858 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	f043 0208 	orr.w	r2, r3, #8
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008858:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800885c:	2b01      	cmp	r3, #1
 800885e:	d107      	bne.n	8008870 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008868:	f043 0304 	orr.w	r3, r3, #4
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008870:	7dfb      	ldrb	r3, [r7, #23]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3718      	adds	r7, #24
 8008876:	46bd      	mov	sp, r7
 8008878:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800887c:	b004      	add	sp, #16
 800887e:	4770      	bx	lr
 8008880:	803c3800 	.word	0x803c3800

08008884 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008884:	b480      	push	{r7}
 8008886:	b085      	sub	sp, #20
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800888e:	2300      	movs	r3, #0
 8008890:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	3301      	adds	r3, #1
 8008896:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800889e:	d901      	bls.n	80088a4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80088a0:	2303      	movs	r3, #3
 80088a2:	e01b      	b.n	80088dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	daf2      	bge.n	8008892 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80088ac:	2300      	movs	r3, #0
 80088ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	019b      	lsls	r3, r3, #6
 80088b4:	f043 0220 	orr.w	r2, r3, #32
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	3301      	adds	r3, #1
 80088c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80088c8:	d901      	bls.n	80088ce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80088ca:	2303      	movs	r3, #3
 80088cc:	e006      	b.n	80088dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	f003 0320 	and.w	r3, r3, #32
 80088d6:	2b20      	cmp	r3, #32
 80088d8:	d0f0      	beq.n	80088bc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80088da:	2300      	movs	r3, #0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3714      	adds	r7, #20
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b085      	sub	sp, #20
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80088f0:	2300      	movs	r3, #0
 80088f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	3301      	adds	r3, #1
 80088f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008900:	d901      	bls.n	8008906 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008902:	2303      	movs	r3, #3
 8008904:	e018      	b.n	8008938 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	2b00      	cmp	r3, #0
 800890c:	daf2      	bge.n	80088f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800890e:	2300      	movs	r3, #0
 8008910:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2210      	movs	r2, #16
 8008916:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	3301      	adds	r3, #1
 800891c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008924:	d901      	bls.n	800892a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008926:	2303      	movs	r3, #3
 8008928:	e006      	b.n	8008938 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	f003 0310 	and.w	r3, r3, #16
 8008932:	2b10      	cmp	r3, #16
 8008934:	d0f0      	beq.n	8008918 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3714      	adds	r7, #20
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	460b      	mov	r3, r1
 800894e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	78fb      	ldrb	r3, [r7, #3]
 800895e:	68f9      	ldr	r1, [r7, #12]
 8008960:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008964:	4313      	orrs	r3, r2
 8008966:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008968:	2300      	movs	r3, #0
}
 800896a:	4618      	mov	r0, r3
 800896c:	3714      	adds	r7, #20
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr

08008976 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008976:	b480      	push	{r7}
 8008978:	b085      	sub	sp, #20
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008990:	f023 0303 	bic.w	r3, r3, #3
 8008994:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80089a4:	f043 0302 	orr.w	r3, r3, #2
 80089a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3714      	adds	r7, #20
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	f003 0301 	and.w	r3, r3, #1
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089dc:	2300      	movs	r3, #0
 80089de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	3301      	adds	r3, #1
 80089e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089ec:	d901      	bls.n	80089f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e022      	b.n	8008a38 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	daf2      	bge.n	80089e0 <USB_CoreReset+0xc>

  count = 10U;
 80089fa:	230a      	movs	r3, #10
 80089fc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80089fe:	e002      	b.n	8008a06 <USB_CoreReset+0x32>
  {
    count--;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	3b01      	subs	r3, #1
 8008a04:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d1f9      	bne.n	8008a00 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	f043 0201 	orr.w	r2, r3, #1
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a24:	d901      	bls.n	8008a2a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008a26:	2303      	movs	r3, #3
 8008a28:	e006      	b.n	8008a38 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d0f0      	beq.n	8008a18 <USB_CoreReset+0x44>

  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3714      	adds	r7, #20
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b08a      	sub	sp, #40	@ 0x28
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d106      	bne.n	8008a70 <sendMessageVector+0x2c>
 8008a62:	4b6a      	ldr	r3, [pc, #424]	@ (8008c0c <sendMessageVector+0x1c8>)
 8008a64:	4a6a      	ldr	r2, [pc, #424]	@ (8008c10 <sendMessageVector+0x1cc>)
 8008a66:	f240 3116 	movw	r1, #790	@ 0x316
 8008a6a:	486a      	ldr	r0, [pc, #424]	@ (8008c14 <sendMessageVector+0x1d0>)
 8008a6c:	f006 fd54 	bl	800f518 <__assert_func>
    assert( pIoVec != NULL );
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d106      	bne.n	8008a84 <sendMessageVector+0x40>
 8008a76:	4b68      	ldr	r3, [pc, #416]	@ (8008c18 <sendMessageVector+0x1d4>)
 8008a78:	4a65      	ldr	r2, [pc, #404]	@ (8008c10 <sendMessageVector+0x1cc>)
 8008a7a:	f240 3117 	movw	r1, #791	@ 0x317
 8008a7e:	4865      	ldr	r0, [pc, #404]	@ (8008c14 <sendMessageVector+0x1d0>)
 8008a80:	f006 fd4a 	bl	800f518 <__assert_func>
    assert( pContext->getTime != NULL );
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d106      	bne.n	8008a9a <sendMessageVector+0x56>
 8008a8c:	4b63      	ldr	r3, [pc, #396]	@ (8008c1c <sendMessageVector+0x1d8>)
 8008a8e:	4a60      	ldr	r2, [pc, #384]	@ (8008c10 <sendMessageVector+0x1cc>)
 8008a90:	f44f 7146 	mov.w	r1, #792	@ 0x318
 8008a94:	485f      	ldr	r0, [pc, #380]	@ (8008c14 <sendMessageVector+0x1d0>)
 8008a96:	f006 fd3f 	bl	800f518 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	695b      	ldr	r3, [r3, #20]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d106      	bne.n	8008ab0 <sendMessageVector+0x6c>
 8008aa2:	4b5f      	ldr	r3, [pc, #380]	@ (8008c20 <sendMessageVector+0x1dc>)
 8008aa4:	4a5a      	ldr	r2, [pc, #360]	@ (8008c10 <sendMessageVector+0x1cc>)
 8008aa6:	f240 311a 	movw	r1, #794	@ 0x31a
 8008aaa:	485a      	ldr	r0, [pc, #360]	@ (8008c14 <sendMessageVector+0x1d0>)
 8008aac:	f006 fd34 	bl	800f518 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	623b      	str	r3, [r7, #32]
 8008ab4:	e007      	b.n	8008ac6 <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 8008ab6:	6a3b      	ldr	r3, [r7, #32]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	4413      	add	r3, r2
 8008abe:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 8008ac0:	6a3b      	ldr	r3, [r7, #32]
 8008ac2:	3308      	adds	r3, #8
 8008ac4:	623b      	str	r3, [r7, #32]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8008acc:	3b01      	subs	r3, #1
 8008ace:	00db      	lsls	r3, r3, #3
 8008ad0:	68ba      	ldr	r2, [r7, #8]
 8008ad2:	4413      	add	r3, r2
 8008ad4:	6a3a      	ldr	r2, [r7, #32]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d9ed      	bls.n	8008ab6 <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae2:	4798      	blx	r3
 8008ae4:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008ae6:	e082      	b.n	8008bee <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d008      	beq.n	8008b02 <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	699b      	ldr	r3, [r3, #24]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	69d0      	ldr	r0, [r2, #28]
 8008af8:	69fa      	ldr	r2, [r7, #28]
 8008afa:	6a39      	ldr	r1, [r7, #32]
 8008afc:	4798      	blx	r3
 8008afe:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b00:	e009      	b.n	8008b16 <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	695b      	ldr	r3, [r3, #20]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	69d0      	ldr	r0, [r2, #28]
 8008b0a:	6a3a      	ldr	r2, [r7, #32]
 8008b0c:	6811      	ldr	r1, [r2, #0]
 8008b0e:	6a3a      	ldr	r2, [r7, #32]
 8008b10:	6852      	ldr	r2, [r2, #4]
 8008b12:	4798      	blx	r3
 8008b14:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 8008b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	dd17      	ble.n	8008b4c <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 8008b1c:	69ba      	ldr	r2, [r7, #24]
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b24:	429a      	cmp	r2, r3
 8008b26:	dd06      	ble.n	8008b36 <sendMessageVector+0xf2>
 8008b28:	4b3e      	ldr	r3, [pc, #248]	@ (8008c24 <sendMessageVector+0x1e0>)
 8008b2a:	4a39      	ldr	r2, [pc, #228]	@ (8008c10 <sendMessageVector+0x1cc>)
 8008b2c:	f240 313b 	movw	r1, #827	@ 0x33b
 8008b30:	4838      	ldr	r0, [pc, #224]	@ (8008c14 <sendMessageVector+0x1d0>)
 8008b32:	f006 fcf1 	bl	800f518 <__assert_func>

            bytesSentOrError += sendResult;
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3a:	4413      	add	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b42:	4798      	blx	r3
 8008b44:	4602      	mov	r2, r0
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	635a      	str	r2, [r3, #52]	@ 0x34
 8008b4a:	e00d      	b.n	8008b68 <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 8008b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	da0a      	bge.n	8008b68 <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 8008b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b54:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d103      	bne.n	8008b68 <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2202      	movs	r2, #2
 8008b64:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b6c:	4798      	blx	r3
 8008b6e:	4603      	mov	r3, r0
 8008b70:	6939      	ldr	r1, [r7, #16]
 8008b72:	4618      	mov	r0, r3
 8008b74:	f000 f8f2 	bl	8008d5c <calculateElapsedTime>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d83e      	bhi.n	8008c00 <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008b82:	e00b      	b.n	8008b9c <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 8008b84:	6a3b      	ldr	r3, [r7, #32]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	461a      	mov	r2, r3
 8008b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b8c:	1a9b      	subs	r3, r3, r2
 8008b8e:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 8008b90:	6a3b      	ldr	r3, [r7, #32]
 8008b92:	3308      	adds	r3, #8
 8008b94:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	3b01      	subs	r3, #1
 8008b9a:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	00db      	lsls	r3, r3, #3
 8008ba6:	68ba      	ldr	r2, [r7, #8]
 8008ba8:	4413      	add	r3, r2
 8008baa:	6a3a      	ldr	r2, [r7, #32]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d805      	bhi.n	8008bbc <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 8008bb0:	6a3b      	ldr	r3, [r7, #32]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 8008bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	dae3      	bge.n	8008b84 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 8008bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	dd15      	ble.n	8008bee <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8008bc8:	3b01      	subs	r3, #1
 8008bca:	00db      	lsls	r3, r3, #3
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 8008bd0:	6a3a      	ldr	r2, [r7, #32]
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d80b      	bhi.n	8008bee <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 8008bd6:	6a3b      	ldr	r3, [r7, #32]
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bdc:	441a      	add	r2, r3
 8008bde:	6a3b      	ldr	r3, [r7, #32]
 8008be0:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 8008be2:	6a3b      	ldr	r3, [r7, #32]
 8008be4:	685a      	ldr	r2, [r3, #4]
 8008be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be8:	1ad2      	subs	r2, r2, r3
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	697a      	ldr	r2, [r7, #20]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	da05      	bge.n	8008c02 <sendMessageVector+0x1be>
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	f6bf af75 	bge.w	8008ae8 <sendMessageVector+0xa4>
 8008bfe:	e000      	b.n	8008c02 <sendMessageVector+0x1be>
            break;
 8008c00:	bf00      	nop
        }
    }

    return bytesSentOrError;
 8008c02:	697b      	ldr	r3, [r7, #20]
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3728      	adds	r7, #40	@ 0x28
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	080116b4 	.word	0x080116b4
 8008c10:	080121cc 	.word	0x080121cc
 8008c14:	080115d8 	.word	0x080115d8
 8008c18:	080116c8 	.word	0x080116c8
 8008c1c:	080116d8 	.word	0x080116d8
 8008c20:	080116f4 	.word	0x080116f4
 8008c24:	08011720 	.word	0x08011720

08008c28 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b088      	sub	sp, #32
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 8008c34:	2300      	movs	r3, #0
 8008c36:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d106      	bne.n	8008c50 <sendBuffer+0x28>
 8008c42:	4b3f      	ldr	r3, [pc, #252]	@ (8008d40 <sendBuffer+0x118>)
 8008c44:	4a3f      	ldr	r2, [pc, #252]	@ (8008d44 <sendBuffer+0x11c>)
 8008c46:	f240 3181 	movw	r1, #897	@ 0x381
 8008c4a:	483f      	ldr	r0, [pc, #252]	@ (8008d48 <sendBuffer+0x120>)
 8008c4c:	f006 fc64 	bl	800f518 <__assert_func>
    assert( pContext->getTime != NULL );
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d106      	bne.n	8008c66 <sendBuffer+0x3e>
 8008c58:	4b3c      	ldr	r3, [pc, #240]	@ (8008d4c <sendBuffer+0x124>)
 8008c5a:	4a3a      	ldr	r2, [pc, #232]	@ (8008d44 <sendBuffer+0x11c>)
 8008c5c:	f240 3182 	movw	r1, #898	@ 0x382
 8008c60:	4839      	ldr	r0, [pc, #228]	@ (8008d48 <sendBuffer+0x120>)
 8008c62:	f006 fc59 	bl	800f518 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	695b      	ldr	r3, [r3, #20]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d106      	bne.n	8008c7c <sendBuffer+0x54>
 8008c6e:	4b38      	ldr	r3, [pc, #224]	@ (8008d50 <sendBuffer+0x128>)
 8008c70:	4a34      	ldr	r2, [pc, #208]	@ (8008d44 <sendBuffer+0x11c>)
 8008c72:	f240 3183 	movw	r1, #899	@ 0x383
 8008c76:	4834      	ldr	r0, [pc, #208]	@ (8008d48 <sendBuffer+0x120>)
 8008c78:	f006 fc4e 	bl	800f518 <__assert_func>
    assert( pIndex != NULL );
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d106      	bne.n	8008c90 <sendBuffer+0x68>
 8008c82:	4b34      	ldr	r3, [pc, #208]	@ (8008d54 <sendBuffer+0x12c>)
 8008c84:	4a2f      	ldr	r2, [pc, #188]	@ (8008d44 <sendBuffer+0x11c>)
 8008c86:	f44f 7161 	mov.w	r1, #900	@ 0x384
 8008c8a:	482f      	ldr	r0, [pc, #188]	@ (8008d48 <sendBuffer+0x120>)
 8008c8c:	f006 fc44 	bl	800f518 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c94:	4798      	blx	r3
 8008c96:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008c98:	e043      	b.n	8008d22 <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	68fa      	ldr	r2, [r7, #12]
 8008ca0:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 8008ca2:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 8008ca4:	6879      	ldr	r1, [r7, #4]
 8008ca6:	1a8a      	subs	r2, r1, r2
 8008ca8:	69b9      	ldr	r1, [r7, #24]
 8008caa:	4798      	blx	r3
 8008cac:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	dd1b      	ble.n	8008cec <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	1ad3      	subs	r3, r2, r3
 8008cba:	693a      	ldr	r2, [r7, #16]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	dd06      	ble.n	8008cce <sendBuffer+0xa6>
 8008cc0:	4b25      	ldr	r3, [pc, #148]	@ (8008d58 <sendBuffer+0x130>)
 8008cc2:	4a20      	ldr	r2, [pc, #128]	@ (8008d44 <sendBuffer+0x11c>)
 8008cc4:	f240 3193 	movw	r1, #915	@ 0x393
 8008cc8:	481f      	ldr	r0, [pc, #124]	@ (8008d48 <sendBuffer+0x120>)
 8008cca:	f006 fc25 	bl	800f518 <__assert_func>

            bytesSentOrError += sendResult;
 8008cce:	69fa      	ldr	r2, [r7, #28]
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	69ba      	ldr	r2, [r7, #24]
 8008cda:	4413      	add	r3, r2
 8008cdc:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce2:	4798      	blx	r3
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	635a      	str	r2, [r3, #52]	@ 0x34
 8008cea:	e00d      	b.n	8008d08 <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	da0a      	bge.n	8008d08 <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d103      	bne.n	8008d08 <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2202      	movs	r2, #2
 8008d04:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0c:	4798      	blx	r3
 8008d0e:	4603      	mov	r3, r0
 8008d10:	6979      	ldr	r1, [r7, #20]
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 f822 	bl	8008d5c <calculateElapsedTime>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d807      	bhi.n	8008d32 <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	69fa      	ldr	r2, [r7, #28]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	da04      	bge.n	8008d34 <sendBuffer+0x10c>
 8008d2a:	69fb      	ldr	r3, [r7, #28]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dab4      	bge.n	8008c9a <sendBuffer+0x72>
 8008d30:	e000      	b.n	8008d34 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 8008d32:	bf00      	nop
        }
    }

    return bytesSentOrError;
 8008d34:	69fb      	ldr	r3, [r7, #28]
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3720      	adds	r7, #32
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	080116b4 	.word	0x080116b4
 8008d44:	080121e0 	.word	0x080121e0
 8008d48:	080115d8 	.word	0x080115d8
 8008d4c:	080116d8 	.word	0x080116d8
 8008d50:	080116f4 	.word	0x080116f4
 8008d54:	08011760 	.word	0x08011760
 8008d58:	08011720 	.word	0x08011720

08008d5c <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
    return later - start;
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	1ad3      	subs	r3, r2, r3
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	4603      	mov	r3, r0
 8008d80:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 8008d82:	2300      	movs	r3, #0
 8008d84:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 8008d86:	79fb      	ldrb	r3, [r7, #7]
 8008d88:	2b62      	cmp	r3, #98	@ 0x62
 8008d8a:	d00c      	beq.n	8008da6 <getAckFromPacketType+0x2e>
 8008d8c:	2b62      	cmp	r3, #98	@ 0x62
 8008d8e:	dc0d      	bgt.n	8008dac <getAckFromPacketType+0x34>
 8008d90:	2b40      	cmp	r3, #64	@ 0x40
 8008d92:	d002      	beq.n	8008d9a <getAckFromPacketType+0x22>
 8008d94:	2b50      	cmp	r3, #80	@ 0x50
 8008d96:	d003      	beq.n	8008da0 <getAckFromPacketType+0x28>
 8008d98:	e008      	b.n	8008dac <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	73fb      	strb	r3, [r7, #15]
            break;
 8008d9e:	e012      	b.n	8008dc6 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 8008da0:	2301      	movs	r3, #1
 8008da2:	73fb      	strb	r3, [r7, #15]
            break;
 8008da4:	e00f      	b.n	8008dc6 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 8008da6:	2302      	movs	r3, #2
 8008da8:	73fb      	strb	r3, [r7, #15]
            break;
 8008daa:	e00c      	b.n	8008dc6 <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 8008dac:	79fb      	ldrb	r3, [r7, #7]
 8008dae:	2b70      	cmp	r3, #112	@ 0x70
 8008db0:	d006      	beq.n	8008dc0 <getAckFromPacketType+0x48>
 8008db2:	4b07      	ldr	r3, [pc, #28]	@ (8008dd0 <getAckFromPacketType+0x58>)
 8008db4:	4a07      	ldr	r2, [pc, #28]	@ (8008dd4 <getAckFromPacketType+0x5c>)
 8008db6:	f240 31d9 	movw	r1, #985	@ 0x3d9
 8008dba:	4807      	ldr	r0, [pc, #28]	@ (8008dd8 <getAckFromPacketType+0x60>)
 8008dbc:	f006 fbac 	bl	800f518 <__assert_func>
            ackType = MQTTPubcomp;
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	73fb      	strb	r3, [r7, #15]
            break;
 8008dc4:	bf00      	nop
    }

    return ackType;
 8008dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}
 8008dd0:	08011770 	.word	0x08011770
 8008dd4:	080121ec 	.word	0x080121ec
 8008dd8:	080115d8 	.word	0x080115d8

08008ddc <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b08c      	sub	sp, #48	@ 0x30
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
 8008de4:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 8008de6:	2300      	movs	r3, #0
 8008de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 8008dee:	2300      	movs	r3, #0
 8008df0:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 8008df2:	2300      	movs	r3, #0
 8008df4:	623b      	str	r3, [r7, #32]
 8008df6:	2300      	movs	r3, #0
 8008df8:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 8008e02:	2300      	movs	r3, #0
 8008e04:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d106      	bne.n	8008e1a <recvExact+0x3e>
 8008e0c:	4b48      	ldr	r3, [pc, #288]	@ (8008f30 <recvExact+0x154>)
 8008e0e:	4a49      	ldr	r2, [pc, #292]	@ (8008f34 <recvExact+0x158>)
 8008e10:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 8008e14:	4848      	ldr	r0, [pc, #288]	@ (8008f38 <recvExact+0x15c>)
 8008e16:	f006 fb7f 	bl	800f518 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	429a      	cmp	r2, r3
 8008e22:	d906      	bls.n	8008e32 <recvExact+0x56>
 8008e24:	4b45      	ldr	r3, [pc, #276]	@ (8008f3c <recvExact+0x160>)
 8008e26:	4a43      	ldr	r2, [pc, #268]	@ (8008f34 <recvExact+0x158>)
 8008e28:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 8008e2c:	4842      	ldr	r0, [pc, #264]	@ (8008f38 <recvExact+0x15c>)
 8008e2e:	f006 fb73 	bl	800f518 <__assert_func>
    assert( pContext->getTime != NULL );
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d106      	bne.n	8008e48 <recvExact+0x6c>
 8008e3a:	4b41      	ldr	r3, [pc, #260]	@ (8008f40 <recvExact+0x164>)
 8008e3c:	4a3d      	ldr	r2, [pc, #244]	@ (8008f34 <recvExact+0x158>)
 8008e3e:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8008e42:	483d      	ldr	r0, [pc, #244]	@ (8008f38 <recvExact+0x15c>)
 8008e44:	f006 fb68 	bl	800f518 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	691b      	ldr	r3, [r3, #16]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d106      	bne.n	8008e5e <recvExact+0x82>
 8008e50:	4b3c      	ldr	r3, [pc, #240]	@ (8008f44 <recvExact+0x168>)
 8008e52:	4a38      	ldr	r2, [pc, #224]	@ (8008f34 <recvExact+0x158>)
 8008e54:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 8008e58:	4837      	ldr	r0, [pc, #220]	@ (8008f38 <recvExact+0x15c>)
 8008e5a:	f006 fb5d 	bl	800f518 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a1b      	ldr	r3, [r3, #32]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d106      	bne.n	8008e74 <recvExact+0x98>
 8008e66:	4b38      	ldr	r3, [pc, #224]	@ (8008f48 <recvExact+0x16c>)
 8008e68:	4a32      	ldr	r2, [pc, #200]	@ (8008f34 <recvExact+0x158>)
 8008e6a:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 8008e6e:	4832      	ldr	r0, [pc, #200]	@ (8008f38 <recvExact+0x15c>)
 8008e70:	f006 fb52 	bl	800f518 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a1b      	ldr	r3, [r3, #32]
 8008e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	691b      	ldr	r3, [r3, #16]
 8008e7e:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e84:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	4798      	blx	r3
 8008e8a:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 8008e8c:	e042      	b.n	8008f14 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	69d8      	ldr	r0, [r3, #28]
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e98:	4798      	blx	r3
 8008e9a:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	da0d      	bge.n	8008ebe <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d12f      	bne.n	8008f14 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2202      	movs	r2, #2
 8008eb8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8008ebc:	e02a      	b.n	8008f14 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	dd1a      	ble.n	8008efa <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	4798      	blx	r3
 8008ec8:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ece:	429a      	cmp	r2, r3
 8008ed0:	d206      	bcs.n	8008ee0 <recvExact+0x104>
 8008ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8008f4c <recvExact+0x170>)
 8008ed4:	4a17      	ldr	r2, [pc, #92]	@ (8008f34 <recvExact+0x158>)
 8008ed6:	f240 411b 	movw	r1, #1051	@ 0x41b
 8008eda:	4817      	ldr	r0, [pc, #92]	@ (8008f38 <recvExact+0x15c>)
 8008edc:	f006 fb1c 	bl	800f518 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ee4:	1ad3      	subs	r3, r2, r3
 8008ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 8008ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	4413      	add	r3, r2
 8008eee:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ef4:	4413      	add	r3, r2
 8008ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ef8:	e00c      	b.n	8008f14 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	4798      	blx	r3
 8008efe:	4603      	mov	r3, r0
 8008f00:	6a39      	ldr	r1, [r7, #32]
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7ff ff2a 	bl	8008d5c <calculateElapsedTime>
 8008f08:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 8008f0a:	69bb      	ldr	r3, [r7, #24]
 8008f0c:	2b09      	cmp	r3, #9
 8008f0e:	d901      	bls.n	8008f14 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 8008f10:	2301      	movs	r3, #1
 8008f12:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 8008f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d005      	beq.n	8008f26 <recvExact+0x14a>
 8008f1a:	7ffb      	ldrb	r3, [r7, #31]
 8008f1c:	f083 0301 	eor.w	r3, r3, #1
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1b3      	bne.n	8008e8e <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3730      	adds	r7, #48	@ 0x30
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bd80      	pop	{r7, pc}
 8008f30:	080116b4 	.word	0x080116b4
 8008f34:	08012204 	.word	0x08012204
 8008f38:	080115d8 	.word	0x080115d8
 8008f3c:	08011798 	.word	0x08011798
 8008f40:	080116d8 	.word	0x080116d8
 8008f44:	080117c4 	.word	0x080117c4
 8008f48:	080117f0 	.word	0x080117f0
 8008f4c:	08011818 	.word	0x08011818

08008f50 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b08c      	sub	sp, #48	@ 0x30
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	60f8      	str	r0, [r7, #12]
 8008f58:	60b9      	str	r1, [r7, #8]
 8008f5a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 8008f5c:	2304      	movs	r3, #4
 8008f5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 8008f62:	2300      	movs	r3, #0
 8008f64:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 8008f66:	2300      	movs	r3, #0
 8008f68:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 8008f72:	2300      	movs	r3, #0
 8008f74:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 8008f76:	2300      	movs	r3, #0
 8008f78:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d106      	bne.n	8008f94 <discardPacket+0x44>
 8008f86:	4b2f      	ldr	r3, [pc, #188]	@ (8009044 <discardPacket+0xf4>)
 8008f88:	4a2f      	ldr	r2, [pc, #188]	@ (8009048 <discardPacket+0xf8>)
 8008f8a:	f240 4146 	movw	r1, #1094	@ 0x446
 8008f8e:	482f      	ldr	r0, [pc, #188]	@ (800904c <discardPacket+0xfc>)
 8008f90:	f006 fac2 	bl	800f518 <__assert_func>
    assert( pContext->getTime != NULL );
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d106      	bne.n	8008faa <discardPacket+0x5a>
 8008f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8009050 <discardPacket+0x100>)
 8008f9e:	4a2a      	ldr	r2, [pc, #168]	@ (8009048 <discardPacket+0xf8>)
 8008fa0:	f240 4147 	movw	r1, #1095	@ 0x447
 8008fa4:	4829      	ldr	r0, [pc, #164]	@ (800904c <discardPacket+0xfc>)
 8008fa6:	f006 fab7 	bl	800f518 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fae:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fb4:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	4798      	blx	r3
 8008fba:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8008fbc:	e029      	b.n	8009012 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	1ad3      	subs	r3, r2, r3
 8008fc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d903      	bls.n	8008fd2 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 8008fca:	68ba      	ldr	r2, [r7, #8]
 8008fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 8008fd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fd4:	68f8      	ldr	r0, [r7, #12]
 8008fd6:	f7ff ff01 	bl	8008ddc <recvExact>
 8008fda:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 8008fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fde:	69fa      	ldr	r2, [r7, #28]
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d003      	beq.n	8008fec <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fea:	e012      	b.n	8009012 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ff0:	4413      	add	r3, r2
 8008ff2:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	4798      	blx	r3
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	69b9      	ldr	r1, [r7, #24]
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7ff fead 	bl	8008d5c <calculateElapsedTime>
 8009002:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 8009004:	697a      	ldr	r2, [r7, #20]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	429a      	cmp	r2, r3
 800900a:	d302      	bcc.n	8009012 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800900c:	2301      	movs	r3, #1
 800900e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 8009012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	429a      	cmp	r2, r3
 8009018:	d206      	bcs.n	8009028 <discardPacket+0xd8>
 800901a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800901e:	f083 0301 	eor.w	r3, r3, #1
 8009022:	b2db      	uxtb	r3, r3
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1ca      	bne.n	8008fbe <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 8009028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	429a      	cmp	r2, r3
 800902e:	d102      	bne.n	8009036 <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 8009030:	2307      	movs	r3, #7
 8009032:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8009036:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800903a:	4618      	mov	r0, r3
 800903c:	3730      	adds	r7, #48	@ 0x30
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	080116b4 	.word	0x080116b4
 8009048:	08012210 	.word	0x08012210
 800904c:	080115d8 	.word	0x080115d8
 8009050:	080116d8 	.word	0x080116d8

08009054 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b08a      	sub	sp, #40	@ 0x28
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800905e:	2304      	movs	r3, #4
 8009060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 8009064:	2300      	movs	r3, #0
 8009066:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 8009068:	2300      	movs	r3, #0
 800906a:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 8009070:	2300      	movs	r3, #0
 8009072:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 8009074:	2300      	movs	r3, #0
 8009076:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d106      	bne.n	800908c <discardStoredPacket+0x38>
 800907e:	4b34      	ldr	r3, [pc, #208]	@ (8009150 <discardStoredPacket+0xfc>)
 8009080:	4a34      	ldr	r2, [pc, #208]	@ (8009154 <discardStoredPacket+0x100>)
 8009082:	f240 4186 	movw	r1, #1158	@ 0x486
 8009086:	4834      	ldr	r0, [pc, #208]	@ (8009158 <discardStoredPacket+0x104>)
 8009088:	f006 fa46 	bl	800f518 <__assert_func>
    assert( pPacketInfo != NULL );
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d106      	bne.n	80090a0 <discardStoredPacket+0x4c>
 8009092:	4b32      	ldr	r3, [pc, #200]	@ (800915c <discardStoredPacket+0x108>)
 8009094:	4a2f      	ldr	r2, [pc, #188]	@ (8009154 <discardStoredPacket+0x100>)
 8009096:	f240 4187 	movw	r1, #1159	@ 0x487
 800909a:	482f      	ldr	r0, [pc, #188]	@ (8009158 <discardStoredPacket+0x104>)
 800909c:	f006 fa3c 	bl	800f518 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	689a      	ldr	r2, [r3, #8]
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	4413      	add	r3, r2
 80090aa:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d806      	bhi.n	80090c4 <discardStoredPacket+0x70>
 80090b6:	4b2a      	ldr	r3, [pc, #168]	@ (8009160 <discardStoredPacket+0x10c>)
 80090b8:	4a26      	ldr	r2, [pc, #152]	@ (8009154 <discardStoredPacket+0x100>)
 80090ba:	f240 418d 	movw	r1, #1165	@ 0x48d
 80090be:	4826      	ldr	r0, [pc, #152]	@ (8009158 <discardStoredPacket+0x104>)
 80090c0:	f006 fa2a 	bl	800f518 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c8:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	1ad3      	subs	r3, r2, r3
 80090d2:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 80090d4:	e019      	b.n	800910a <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 80090d6:	68fa      	ldr	r2, [r7, #12]
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	1ad3      	subs	r3, r2, r3
 80090dc:	6a3a      	ldr	r2, [r7, #32]
 80090de:	429a      	cmp	r2, r3
 80090e0:	d903      	bls.n	80090ea <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 80090e2:	68fa      	ldr	r2, [r7, #12]
 80090e4:	69fb      	ldr	r3, [r7, #28]
 80090e6:	1ad3      	subs	r3, r2, r3
 80090e8:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 80090ea:	6a39      	ldr	r1, [r7, #32]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f7ff fe75 	bl	8008ddc <recvExact>
 80090f2:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 80090f4:	6a3b      	ldr	r3, [r7, #32]
 80090f6:	697a      	ldr	r2, [r7, #20]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d002      	beq.n	8009102 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 80090fc:	2301      	movs	r3, #1
 80090fe:	76fb      	strb	r3, [r7, #27]
 8009100:	e003      	b.n	800910a <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	69fa      	ldr	r2, [r7, #28]
 8009106:	4413      	add	r3, r2
 8009108:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800910a:	69fa      	ldr	r2, [r7, #28]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	429a      	cmp	r2, r3
 8009110:	d205      	bcs.n	800911e <discardStoredPacket+0xca>
 8009112:	7efb      	ldrb	r3, [r7, #27]
 8009114:	f083 0301 	eor.w	r3, r3, #1
 8009118:	b2db      	uxtb	r3, r3
 800911a:	2b00      	cmp	r3, #0
 800911c:	d1db      	bne.n	80090d6 <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800911e:	69fa      	ldr	r2, [r7, #28]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	429a      	cmp	r2, r3
 8009124:	d102      	bne.n	800912c <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 8009126:	2307      	movs	r3, #7
 8009128:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6a18      	ldr	r0, [r3, #32]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009134:	461a      	mov	r2, r3
 8009136:	2100      	movs	r1, #0
 8009138:	f006 fc74 	bl	800fa24 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 8009142:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009146:	4618      	mov	r0, r3
 8009148:	3728      	adds	r7, #40	@ 0x28
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	080116b4 	.word	0x080116b4
 8009154:	08012220 	.word	0x08012220
 8009158:	080115d8 	.word	0x080115d8
 800915c:	08011840 	.word	0x08011840
 8009160:	08011854 	.word	0x08011854

08009164 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 8009164:	b084      	sub	sp, #16
 8009166:	b580      	push	{r7, lr}
 8009168:	b086      	sub	sp, #24
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
 800916e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009172:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 8009176:	2300      	movs	r3, #0
 8009178:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800917a:	2300      	movs	r3, #0
 800917c:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d106      	bne.n	8009196 <receivePacket+0x32>
 8009188:	4b1a      	ldr	r3, [pc, #104]	@ (80091f4 <receivePacket+0x90>)
 800918a:	4a1b      	ldr	r2, [pc, #108]	@ (80091f8 <receivePacket+0x94>)
 800918c:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 8009190:	481a      	ldr	r0, [pc, #104]	@ (80091fc <receivePacket+0x98>)
 8009192:	f006 f9c1 	bl	800f518 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d106      	bne.n	80091ac <receivePacket+0x48>
 800919e:	4b18      	ldr	r3, [pc, #96]	@ (8009200 <receivePacket+0x9c>)
 80091a0:	4a15      	ldr	r2, [pc, #84]	@ (80091f8 <receivePacket+0x94>)
 80091a2:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 80091a6:	4815      	ldr	r0, [pc, #84]	@ (80091fc <receivePacket+0x98>)
 80091a8:	f006 f9b6 	bl	800f518 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 80091ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d908      	bls.n	80091c8 <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 80091b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091ba:	4619      	mov	r1, r3
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f7ff fec7 	bl	8008f50 <discardPacket>
 80091c2:	4603      	mov	r3, r0
 80091c4:	75fb      	strb	r3, [r7, #23]
 80091c6:	e00c      	b.n	80091e2 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 80091c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ca:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 80091cc:	68f9      	ldr	r1, [r7, #12]
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f7ff fe04 	bl	8008ddc <recvExact>
 80091d4:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	429a      	cmp	r2, r3
 80091dc:	d001      	beq.n	80091e2 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 80091de:	2304      	movs	r3, #4
 80091e0:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 80091e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3718      	adds	r7, #24
 80091e8:	46bd      	mov	sp, r7
 80091ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091ee:	b004      	add	sp, #16
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	080116b4 	.word	0x080116b4
 80091f8:	08012234 	.word	0x08012234
 80091fc:	080115d8 	.word	0x080115d8
 8009200:	080117f0 	.word	0x080117f0

08009204 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	4603      	mov	r3, r0
 800920c:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800920e:	2300      	movs	r3, #0
 8009210:	73fb      	strb	r3, [r7, #15]

    switch( state )
 8009212:	79fb      	ldrb	r3, [r7, #7]
 8009214:	3b02      	subs	r3, #2
 8009216:	2b03      	cmp	r3, #3
 8009218:	d816      	bhi.n	8009248 <getAckTypeToSend+0x44>
 800921a:	a201      	add	r2, pc, #4	@ (adr r2, 8009220 <getAckTypeToSend+0x1c>)
 800921c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009220:	08009231 	.word	0x08009231
 8009224:	08009237 	.word	0x08009237
 8009228:	0800923d 	.word	0x0800923d
 800922c:	08009243 	.word	0x08009243
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 8009230:	2340      	movs	r3, #64	@ 0x40
 8009232:	73fb      	strb	r3, [r7, #15]
            break;
 8009234:	e009      	b.n	800924a <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 8009236:	2350      	movs	r3, #80	@ 0x50
 8009238:	73fb      	strb	r3, [r7, #15]
            break;
 800923a:	e006      	b.n	800924a <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800923c:	2362      	movs	r3, #98	@ 0x62
 800923e:	73fb      	strb	r3, [r7, #15]
            break;
 8009240:	e003      	b.n	800924a <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 8009242:	2370      	movs	r3, #112	@ 0x70
 8009244:	73fb      	strb	r3, [r7, #15]
            break;
 8009246:	e000      	b.n	800924a <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 8009248:	bf00      	nop
    }

    return packetTypeByte;
 800924a:	7bfb      	ldrb	r3, [r7, #15]
}
 800924c:	4618      	mov	r0, r3
 800924e:	3714      	adds	r7, #20
 8009250:	46bd      	mov	sp, r7
 8009252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009256:	4770      	bx	lr

08009258 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08a      	sub	sp, #40	@ 0x28
 800925c:	af02      	add	r7, sp, #8
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	460b      	mov	r3, r1
 8009262:	807b      	strh	r3, [r7, #2]
 8009264:	4613      	mov	r3, r2
 8009266:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 8009268:	2300      	movs	r3, #0
 800926a:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800926c:	2300      	movs	r3, #0
 800926e:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 8009270:	2300      	movs	r3, #0
 8009272:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 8009274:	2300      	movs	r3, #0
 8009276:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 8009278:	f107 0308 	add.w	r3, r7, #8
 800927c:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800927e:	2304      	movs	r3, #4
 8009280:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d106      	bne.n	8009296 <sendPublishAcks+0x3e>
 8009288:	4b2a      	ldr	r3, [pc, #168]	@ (8009334 <sendPublishAcks+0xdc>)
 800928a:	4a2b      	ldr	r2, [pc, #172]	@ (8009338 <sendPublishAcks+0xe0>)
 800928c:	f240 5121 	movw	r1, #1313	@ 0x521
 8009290:	482a      	ldr	r0, [pc, #168]	@ (800933c <sendPublishAcks+0xe4>)
 8009292:	f006 f941 	bl	800f518 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 8009296:	787b      	ldrb	r3, [r7, #1]
 8009298:	4618      	mov	r0, r3
 800929a:	f7ff ffb3 	bl	8009204 <getAckTypeToSend>
 800929e:	4603      	mov	r3, r0
 80092a0:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 80092a2:	7dfb      	ldrb	r3, [r7, #23]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d040      	beq.n	800932a <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 80092a8:	7dfb      	ldrb	r3, [r7, #23]
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7ff fd64 	bl	8008d78 <getAckFromPacketType>
 80092b0:	4603      	mov	r3, r0
 80092b2:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 80092b4:	887a      	ldrh	r2, [r7, #2]
 80092b6:	7df9      	ldrb	r1, [r7, #23]
 80092b8:	f107 030c 	add.w	r3, r7, #12
 80092bc:	4618      	mov	r0, r3
 80092be:	f002 f830 	bl	800b322 <MQTT_SerializeAck>
 80092c2:	4603      	mov	r3, r0
 80092c4:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 80092c6:	7ffb      	ldrb	r3, [r7, #31]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d11c      	bne.n	8009306 <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80092d2:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 80092d4:	7d7b      	ldrb	r3, [r7, #21]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d006      	beq.n	80092e8 <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 80092da:	7d7b      	ldrb	r3, [r7, #21]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d101      	bne.n	80092e4 <sendPublishAcks+0x8c>
 80092e0:	230d      	movs	r3, #13
 80092e2:	e000      	b.n	80092e6 <sendPublishAcks+0x8e>
 80092e4:	230e      	movs	r3, #14
 80092e6:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 80092e8:	7ffb      	ldrb	r3, [r7, #31]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d10b      	bne.n	8009306 <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 80092ee:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 80092f0:	2204      	movs	r2, #4
 80092f2:	4619      	mov	r1, r3
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f7ff fc97 	bl	8008c28 <sendBuffer>
 80092fa:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	2b03      	cmp	r3, #3
 8009300:	dc01      	bgt.n	8009306 <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 8009302:	2303      	movs	r3, #3
 8009304:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 8009306:	7ffb      	ldrb	r3, [r7, #31]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10e      	bne.n	800932a <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 8009314:	7dba      	ldrb	r2, [r7, #22]
 8009316:	8879      	ldrh	r1, [r7, #2]
 8009318:	f107 0314 	add.w	r3, r7, #20
 800931c:	9300      	str	r3, [sp, #0]
 800931e:	2300      	movs	r3, #0
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f002 fef9 	bl	800c118 <MQTT_UpdateStateAck>
 8009326:	4603      	mov	r3, r0
 8009328:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 800932a:	7ffb      	ldrb	r3, [r7, #31]
}
 800932c:	4618      	mov	r0, r3
 800932e:	3720      	adds	r7, #32
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}
 8009334:	080116b4 	.word	0x080116b4
 8009338:	08012244 	.word	0x08012244
 800933c:	080115d8 	.word	0x080115d8

08009340 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b088      	sub	sp, #32
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 8009348:	2300      	movs	r3, #0
 800934a:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800934c:	2300      	movs	r3, #0
 800934e:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 8009350:	2300      	movs	r3, #0
 8009352:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 8009354:	2300      	movs	r3, #0
 8009356:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d106      	bne.n	800936c <handleKeepAlive+0x2c>
 800935e:	4b33      	ldr	r3, [pc, #204]	@ (800942c <handleKeepAlive+0xec>)
 8009360:	4a33      	ldr	r2, [pc, #204]	@ (8009430 <handleKeepAlive+0xf0>)
 8009362:	f240 5172 	movw	r1, #1394	@ 0x572
 8009366:	4833      	ldr	r0, [pc, #204]	@ (8009434 <handleKeepAlive+0xf4>)
 8009368:	f006 f8d6 	bl	800f518 <__assert_func>
    assert( pContext->getTime != NULL );
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009370:	2b00      	cmp	r3, #0
 8009372:	d106      	bne.n	8009382 <handleKeepAlive+0x42>
 8009374:	4b30      	ldr	r3, [pc, #192]	@ (8009438 <handleKeepAlive+0xf8>)
 8009376:	4a2e      	ldr	r2, [pc, #184]	@ (8009430 <handleKeepAlive+0xf0>)
 8009378:	f240 5173 	movw	r1, #1395	@ 0x573
 800937c:	482d      	ldr	r0, [pc, #180]	@ (8009434 <handleKeepAlive+0xf4>)
 800937e:	f006 f8cb 	bl	800f518 <__assert_func>

    now = pContext->getTime();
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009386:	4798      	blx	r3
 8009388:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009390:	461a      	mov	r2, r3
 8009392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009396:	fb02 f303 	mul.w	r3, r2, r3
 800939a:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	f247 5230 	movw	r2, #30000	@ 0x7530
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d902      	bls.n	80093ac <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 80093a6:	f247 5330 	movw	r3, #30000	@ 0x7530
 80093aa:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00d      	beq.n	80093d2 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093ba:	4619      	mov	r1, r3
 80093bc:	6978      	ldr	r0, [r7, #20]
 80093be:	f7ff fccd 	bl	8008d5c <calculateElapsedTime>
 80093c2:	4603      	mov	r3, r0
 80093c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d92a      	bls.n	8009422 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 80093cc:	230a      	movs	r3, #10
 80093ce:	77fb      	strb	r3, [r7, #31]
 80093d0:	e027      	b.n	8009422 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093d6:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d00d      	beq.n	80093fa <handleKeepAlive+0xba>
 80093de:	6939      	ldr	r1, [r7, #16]
 80093e0:	6978      	ldr	r0, [r7, #20]
 80093e2:	f7ff fcbb 	bl	8008d5c <calculateElapsedTime>
 80093e6:	4602      	mov	r2, r0
 80093e8:	69bb      	ldr	r3, [r7, #24]
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d805      	bhi.n	80093fa <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f001 f8aa 	bl	800a548 <MQTT_Ping>
 80093f4:	4603      	mov	r3, r0
 80093f6:	77fb      	strb	r3, [r7, #31]
 80093f8:	e013      	b.n	8009422 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093fe:	4619      	mov	r1, r3
 8009400:	6978      	ldr	r0, [r7, #20]
 8009402:	f7ff fcab 	bl	8008d5c <calculateElapsedTime>
 8009406:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d009      	beq.n	8009422 <handleKeepAlive+0xe2>
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f247 522f 	movw	r2, #29999	@ 0x752f
 8009414:	4293      	cmp	r3, r2
 8009416:	d904      	bls.n	8009422 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f001 f895 	bl	800a548 <MQTT_Ping>
 800941e:	4603      	mov	r3, r0
 8009420:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 8009422:	7ffb      	ldrb	r3, [r7, #31]
}
 8009424:	4618      	mov	r0, r3
 8009426:	3720      	adds	r7, #32
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}
 800942c:	080116b4 	.word	0x080116b4
 8009430:	08012254 	.word	0x08012254
 8009434:	080115d8 	.word	0x080115d8
 8009438:	080116d8 	.word	0x080116d8

0800943c <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b08e      	sub	sp, #56	@ 0x38
 8009440:	af02      	add	r7, sp, #8
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 8009446:	2300      	movs	r3, #0
 8009448:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 800944c:	2300      	movs	r3, #0
 800944e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 8009450:	2300      	movs	r3, #0
 8009452:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d106      	bne.n	800946a <handleIncomingPublish+0x2e>
 800945c:	4b42      	ldr	r3, [pc, #264]	@ (8009568 <handleIncomingPublish+0x12c>)
 800945e:	4a43      	ldr	r2, [pc, #268]	@ (800956c <handleIncomingPublish+0x130>)
 8009460:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 8009464:	4842      	ldr	r0, [pc, #264]	@ (8009570 <handleIncomingPublish+0x134>)
 8009466:	f006 f857 	bl	800f518 <__assert_func>
    assert( pIncomingPacket != NULL );
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d106      	bne.n	800947e <handleIncomingPublish+0x42>
 8009470:	4b40      	ldr	r3, [pc, #256]	@ (8009574 <handleIncomingPublish+0x138>)
 8009472:	4a3e      	ldr	r2, [pc, #248]	@ (800956c <handleIncomingPublish+0x130>)
 8009474:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 8009478:	483d      	ldr	r0, [pc, #244]	@ (8009570 <handleIncomingPublish+0x134>)
 800947a:	f006 f84d 	bl	800f518 <__assert_func>
    assert( pContext->appCallback != NULL );
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009482:	2b00      	cmp	r3, #0
 8009484:	d106      	bne.n	8009494 <handleIncomingPublish+0x58>
 8009486:	4b3c      	ldr	r3, [pc, #240]	@ (8009578 <handleIncomingPublish+0x13c>)
 8009488:	4a38      	ldr	r2, [pc, #224]	@ (800956c <handleIncomingPublish+0x130>)
 800948a:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 800948e:	4838      	ldr	r0, [pc, #224]	@ (8009570 <handleIncomingPublish+0x134>)
 8009490:	f006 f842 	bl	800f518 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 8009494:	f107 0214 	add.w	r2, r7, #20
 8009498:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800949c:	4619      	mov	r1, r3
 800949e:	6838      	ldr	r0, [r7, #0]
 80094a0:	f001 ffd6 	bl	800b450 <MQTT_DeserializePublish>
 80094a4:	4603      	mov	r3, r0
 80094a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 80094aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d109      	bne.n	80094c6 <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d105      	bne.n	80094c6 <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 80094ba:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d002      	beq.n	80094c6 <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 80094c0:	2304      	movs	r3, #4
 80094c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 80094c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d122      	bne.n	8009514 <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 80094ce:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80094d0:	7d3a      	ldrb	r2, [r7, #20]
 80094d2:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 80094d6:	9300      	str	r3, [sp, #0]
 80094d8:	4613      	mov	r3, r2
 80094da:	2201      	movs	r2, #1
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f002 fda8 	bl	800c032 <MQTT_UpdateStatePublish>
 80094e2:	4603      	mov	r3, r0
 80094e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 80094e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d011      	beq.n	8009514 <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 80094f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80094f4:	2b09      	cmp	r3, #9
 80094f6:	d10d      	bne.n	8009514 <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 80094f8:	2300      	movs	r3, #0
 80094fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 80094fe:	2301      	movs	r3, #1
 8009500:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 8009504:	7d3b      	ldrb	r3, [r7, #20]
 8009506:	4619      	mov	r1, r3
 8009508:	2001      	movs	r0, #1
 800950a:	f002 fd63 	bl	800bfd4 <MQTT_CalculateStatePublish>
 800950e:	4603      	mov	r3, r0
 8009510:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 8009514:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009518:	2b00      	cmp	r3, #0
 800951a:	d11f      	bne.n	800955c <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800951c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800951e:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 8009520:	f107 0314 	add.w	r3, r7, #20
 8009524:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 8009526:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800952a:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800952c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009530:	f083 0301 	eor.w	r3, r3, #1
 8009534:	b2db      	uxtb	r3, r3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d006      	beq.n	8009548 <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800953e:	f107 0208 	add.w	r2, r7, #8
 8009542:	6839      	ldr	r1, [r7, #0]
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 8009548:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800954a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800954e:	4619      	mov	r1, r3
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f7ff fe81 	bl	8009258 <sendPublishAcks>
 8009556:	4603      	mov	r3, r0
 8009558:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800955c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009560:	4618      	mov	r0, r3
 8009562:	3730      	adds	r7, #48	@ 0x30
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}
 8009568:	080116b4 	.word	0x080116b4
 800956c:	08012264 	.word	0x08012264
 8009570:	080115d8 	.word	0x080115d8
 8009574:	08011884 	.word	0x08011884
 8009578:	0801189c 	.word	0x0801189c

0800957c <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b08a      	sub	sp, #40	@ 0x28
 8009580:	af02      	add	r7, sp, #8
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 8009586:	2300      	movs	r3, #0
 8009588:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d106      	bne.n	800959e <handlePublishAcks+0x22>
 8009590:	4b35      	ldr	r3, [pc, #212]	@ (8009668 <handlePublishAcks+0xec>)
 8009592:	4a36      	ldr	r2, [pc, #216]	@ (800966c <handlePublishAcks+0xf0>)
 8009594:	f240 612d 	movw	r1, #1581	@ 0x62d
 8009598:	4835      	ldr	r0, [pc, #212]	@ (8009670 <handlePublishAcks+0xf4>)
 800959a:	f005 ffbd 	bl	800f518 <__assert_func>
    assert( pIncomingPacket != NULL );
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d106      	bne.n	80095b2 <handlePublishAcks+0x36>
 80095a4:	4b33      	ldr	r3, [pc, #204]	@ (8009674 <handlePublishAcks+0xf8>)
 80095a6:	4a31      	ldr	r2, [pc, #196]	@ (800966c <handlePublishAcks+0xf0>)
 80095a8:	f240 612e 	movw	r1, #1582	@ 0x62e
 80095ac:	4830      	ldr	r0, [pc, #192]	@ (8009670 <handlePublishAcks+0xf4>)
 80095ae:	f005 ffb3 	bl	800f518 <__assert_func>
    assert( pContext->appCallback != NULL );
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d106      	bne.n	80095c8 <handlePublishAcks+0x4c>
 80095ba:	4b2f      	ldr	r3, [pc, #188]	@ (8009678 <handlePublishAcks+0xfc>)
 80095bc:	4a2b      	ldr	r2, [pc, #172]	@ (800966c <handlePublishAcks+0xf0>)
 80095be:	f240 612f 	movw	r1, #1583	@ 0x62f
 80095c2:	482b      	ldr	r0, [pc, #172]	@ (8009670 <handlePublishAcks+0xf4>)
 80095c4:	f005 ffa8 	bl	800f518 <__assert_func>

    appCallback = pContext->appCallback;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095cc:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7ff fbd0 	bl	8008d78 <getAckFromPacketType>
 80095d8:	4603      	mov	r3, r0
 80095da:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 80095dc:	f107 0314 	add.w	r3, r7, #20
 80095e0:	2200      	movs	r2, #0
 80095e2:	4619      	mov	r1, r3
 80095e4:	6838      	ldr	r0, [r7, #0]
 80095e6:	f001 ff63 	bl	800b4b0 <MQTT_DeserializeAck>
 80095ea:	4603      	mov	r3, r0
 80095ec:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 80095ee:	7ffb      	ldrb	r3, [r7, #31]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d10a      	bne.n	800960a <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 80095f4:	8ab9      	ldrh	r1, [r7, #20]
 80095f6:	7dfa      	ldrb	r2, [r7, #23]
 80095f8:	f107 0316 	add.w	r3, r7, #22
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	2301      	movs	r3, #1
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f002 fd89 	bl	800c118 <MQTT_UpdateStateAck>
 8009606:	4603      	mov	r3, r0
 8009608:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 800960a:	7dfb      	ldrb	r3, [r7, #23]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d002      	beq.n	8009616 <handlePublishAcks+0x9a>
 8009610:	7dfb      	ldrb	r3, [r7, #23]
 8009612:	2b01      	cmp	r3, #1
 8009614:	d10c      	bne.n	8009630 <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 8009616:	7ffb      	ldrb	r3, [r7, #31]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d109      	bne.n	8009630 <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 8009620:	2b00      	cmp	r3, #0
 8009622:	d005      	beq.n	8009630 <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009628:	8aba      	ldrh	r2, [r7, #20]
 800962a:	4611      	mov	r1, r2
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 8009630:	7ffb      	ldrb	r3, [r7, #31]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d113      	bne.n	800965e <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 8009636:	8abb      	ldrh	r3, [r7, #20]
 8009638:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800963a:	7ffb      	ldrb	r3, [r7, #31]
 800963c:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800963e:	2300      	movs	r3, #0
 8009640:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 8009642:	f107 0208 	add.w	r2, r7, #8
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	6839      	ldr	r1, [r7, #0]
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800964e:	8abb      	ldrh	r3, [r7, #20]
 8009650:	7dba      	ldrb	r2, [r7, #22]
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7ff fdff 	bl	8009258 <sendPublishAcks>
 800965a:	4603      	mov	r3, r0
 800965c:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800965e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009660:	4618      	mov	r0, r3
 8009662:	3720      	adds	r7, #32
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}
 8009668:	080116b4 	.word	0x080116b4
 800966c:	0801227c 	.word	0x0801227c
 8009670:	080115d8 	.word	0x080115d8
 8009674:	08011884 	.word	0x08011884
 8009678:	0801189c 	.word	0x0801189c

0800967c <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b08a      	sub	sp, #40	@ 0x28
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	4613      	mov	r3, r2
 8009688:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800968a:	2305      	movs	r3, #5
 800968c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 8009690:	2300      	movs	r3, #0
 8009692:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 8009694:	2300      	movs	r3, #0
 8009696:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800969a:	2300      	movs	r3, #0
 800969c:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d106      	bne.n	80096b2 <handleIncomingAck+0x36>
 80096a4:	4b54      	ldr	r3, [pc, #336]	@ (80097f8 <handleIncomingAck+0x17c>)
 80096a6:	4a55      	ldr	r2, [pc, #340]	@ (80097fc <handleIncomingAck+0x180>)
 80096a8:	f240 6181 	movw	r1, #1665	@ 0x681
 80096ac:	4854      	ldr	r0, [pc, #336]	@ (8009800 <handleIncomingAck+0x184>)
 80096ae:	f005 ff33 	bl	800f518 <__assert_func>
    assert( pIncomingPacket != NULL );
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d106      	bne.n	80096c6 <handleIncomingAck+0x4a>
 80096b8:	4b52      	ldr	r3, [pc, #328]	@ (8009804 <handleIncomingAck+0x188>)
 80096ba:	4a50      	ldr	r2, [pc, #320]	@ (80097fc <handleIncomingAck+0x180>)
 80096bc:	f240 6182 	movw	r1, #1666	@ 0x682
 80096c0:	484f      	ldr	r0, [pc, #316]	@ (8009800 <handleIncomingAck+0x184>)
 80096c2:	f005 ff29 	bl	800f518 <__assert_func>
    assert( pContext->appCallback != NULL );
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d106      	bne.n	80096dc <handleIncomingAck+0x60>
 80096ce:	4b4e      	ldr	r3, [pc, #312]	@ (8009808 <handleIncomingAck+0x18c>)
 80096d0:	4a4a      	ldr	r2, [pc, #296]	@ (80097fc <handleIncomingAck+0x180>)
 80096d2:	f240 6183 	movw	r1, #1667	@ 0x683
 80096d6:	484a      	ldr	r0, [pc, #296]	@ (8009800 <handleIncomingAck+0x184>)
 80096d8:	f005 ff1e 	bl	800f518 <__assert_func>

    appCallback = pContext->appCallback;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096e0:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	2bd0      	cmp	r3, #208	@ 0xd0
 80096e8:	d01d      	beq.n	8009726 <handleIncomingAck+0xaa>
 80096ea:	2bd0      	cmp	r3, #208	@ 0xd0
 80096ec:	dc64      	bgt.n	80097b8 <handleIncomingAck+0x13c>
 80096ee:	2bb0      	cmp	r3, #176	@ 0xb0
 80096f0:	d044      	beq.n	800977c <handleIncomingAck+0x100>
 80096f2:	2bb0      	cmp	r3, #176	@ 0xb0
 80096f4:	dc60      	bgt.n	80097b8 <handleIncomingAck+0x13c>
 80096f6:	2b90      	cmp	r3, #144	@ 0x90
 80096f8:	d040      	beq.n	800977c <handleIncomingAck+0x100>
 80096fa:	2b90      	cmp	r3, #144	@ 0x90
 80096fc:	dc5c      	bgt.n	80097b8 <handleIncomingAck+0x13c>
 80096fe:	2b70      	cmp	r3, #112	@ 0x70
 8009700:	d009      	beq.n	8009716 <handleIncomingAck+0x9a>
 8009702:	2b70      	cmp	r3, #112	@ 0x70
 8009704:	dc58      	bgt.n	80097b8 <handleIncomingAck+0x13c>
 8009706:	2b62      	cmp	r3, #98	@ 0x62
 8009708:	d005      	beq.n	8009716 <handleIncomingAck+0x9a>
 800970a:	2b62      	cmp	r3, #98	@ 0x62
 800970c:	dc54      	bgt.n	80097b8 <handleIncomingAck+0x13c>
 800970e:	2b40      	cmp	r3, #64	@ 0x40
 8009710:	d001      	beq.n	8009716 <handleIncomingAck+0x9a>
 8009712:	2b50      	cmp	r3, #80	@ 0x50
 8009714:	d150      	bne.n	80097b8 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 8009716:	68b9      	ldr	r1, [r7, #8]
 8009718:	68f8      	ldr	r0, [r7, #12]
 800971a:	f7ff ff2f 	bl	800957c <handlePublishAcks>
 800971e:	4603      	mov	r3, r0
 8009720:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 8009724:	e04d      	b.n	80097c2 <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 8009726:	f107 031e 	add.w	r3, r7, #30
 800972a:	2200      	movs	r2, #0
 800972c:	4619      	mov	r1, r3
 800972e:	68b8      	ldr	r0, [r7, #8]
 8009730:	f001 febe 	bl	800b4b0 <MQTT_DeserializeAck>
 8009734:	4603      	mov	r3, r0
 8009736:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800973a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800973e:	2b00      	cmp	r3, #0
 8009740:	d107      	bne.n	8009752 <handleIncomingAck+0xd6>
 8009742:	79fb      	ldrb	r3, [r7, #7]
 8009744:	f083 0301 	eor.w	r3, r3, #1
 8009748:	b2db      	uxtb	r3, r3
 800974a:	2b00      	cmp	r3, #0
 800974c:	d001      	beq.n	8009752 <handleIncomingAck+0xd6>
 800974e:	2301      	movs	r3, #1
 8009750:	e000      	b.n	8009754 <handleIncomingAck+0xd8>
 8009752:	2300      	movs	r3, #0
 8009754:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009758:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 8009764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009768:	2b00      	cmp	r3, #0
 800976a:	d129      	bne.n	80097c0 <handleIncomingAck+0x144>
 800976c:	79fb      	ldrb	r3, [r7, #7]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d026      	beq.n	80097c0 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2200      	movs	r2, #0
 8009776:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800977a:	e021      	b.n	80097c0 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800977c:	f107 031e 	add.w	r3, r7, #30
 8009780:	2200      	movs	r2, #0
 8009782:	4619      	mov	r1, r3
 8009784:	68b8      	ldr	r0, [r7, #8]
 8009786:	f001 fe93 	bl	800b4b0 <MQTT_DeserializeAck>
 800978a:	4603      	mov	r3, r0
 800978c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 8009790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009794:	2b00      	cmp	r3, #0
 8009796:	d003      	beq.n	80097a0 <handleIncomingAck+0x124>
 8009798:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800979c:	2b06      	cmp	r3, #6
 800979e:	d101      	bne.n	80097a4 <handleIncomingAck+0x128>
 80097a0:	2301      	movs	r3, #1
 80097a2:	e000      	b.n	80097a6 <handleIncomingAck+0x12a>
 80097a4:	2300      	movs	r3, #0
 80097a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80097aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80097ae:	f003 0301 	and.w	r3, r3, #1
 80097b2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 80097b6:	e004      	b.n	80097c2 <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 80097b8:	2305      	movs	r3, #5
 80097ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80097be:	e000      	b.n	80097c2 <handleIncomingAck+0x146>
            break;
 80097c0:	bf00      	nop
    }

    if( invokeAppCallback == true )
 80097c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00f      	beq.n	80097ea <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 80097ca:	8bfb      	ldrh	r3, [r7, #30]
 80097cc:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 80097ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097d2:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 80097d4:	2300      	movs	r3, #0
 80097d6:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 80097d8:	f107 0210 	add.w	r2, r7, #16
 80097dc:	6a3b      	ldr	r3, [r7, #32]
 80097de:	68b9      	ldr	r1, [r7, #8]
 80097e0:	68f8      	ldr	r0, [r7, #12]
 80097e2:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 80097e4:	2300      	movs	r3, #0
 80097e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 80097ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3728      	adds	r7, #40	@ 0x28
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
 80097f6:	bf00      	nop
 80097f8:	080116b4 	.word	0x080116b4
 80097fc:	08012290 	.word	0x08012290
 8009800:	080115d8 	.word	0x080115d8
 8009804:	08011884 	.word	0x08011884
 8009808:	0801189c 	.word	0x0801189c

0800980c <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800980c:	b590      	push	{r4, r7, lr}
 800980e:	b08b      	sub	sp, #44	@ 0x2c
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	460b      	mov	r3, r1
 8009816:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 8009818:	2300      	movs	r3, #0
 800981a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800981e:	f107 0308 	add.w	r3, r7, #8
 8009822:	2200      	movs	r2, #0
 8009824:	601a      	str	r2, [r3, #0]
 8009826:	605a      	str	r2, [r3, #4]
 8009828:	609a      	str	r2, [r3, #8]
 800982a:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800982c:	2300      	movs	r3, #0
 800982e:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d106      	bne.n	8009844 <receiveSingleIteration+0x38>
 8009836:	4b6b      	ldr	r3, [pc, #428]	@ (80099e4 <receiveSingleIteration+0x1d8>)
 8009838:	4a6b      	ldr	r2, [pc, #428]	@ (80099e8 <receiveSingleIteration+0x1dc>)
 800983a:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 800983e:	486b      	ldr	r0, [pc, #428]	@ (80099ec <receiveSingleIteration+0x1e0>)
 8009840:	f005 fe6a 	bl	800f518 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6a1b      	ldr	r3, [r3, #32]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d106      	bne.n	800985a <receiveSingleIteration+0x4e>
 800984c:	4b68      	ldr	r3, [pc, #416]	@ (80099f0 <receiveSingleIteration+0x1e4>)
 800984e:	4a66      	ldr	r2, [pc, #408]	@ (80099e8 <receiveSingleIteration+0x1dc>)
 8009850:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 8009854:	4865      	ldr	r0, [pc, #404]	@ (80099ec <receiveSingleIteration+0x1e0>)
 8009856:	f005 fe5f 	bl	800f518 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	6a11      	ldr	r1, [r2, #32]
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800986a:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 8009874:	1a8a      	subs	r2, r1, r2
 8009876:	4621      	mov	r1, r4
 8009878:	4798      	blx	r3
 800987a:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	2b00      	cmp	r3, #0
 8009880:	da0c      	bge.n	800989c <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 8009882:	2304      	movs	r3, #4
 8009884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800988e:	2b01      	cmp	r3, #1
 8009890:	d125      	bne.n	80098de <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2202      	movs	r2, #2
 8009896:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800989a:	e020      	b.n	80098de <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800989c:	69fb      	ldr	r3, [r7, #28]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d107      	bne.n	80098b2 <receiveSingleIteration+0xa6>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d103      	bne.n	80098b2 <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 80098aa:	2307      	movs	r3, #7
 80098ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80098b0:	e015      	b.n	80098de <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	441a      	add	r2, r3
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 80098c6:	f107 0208 	add.w	r2, r7, #8
 80098ca:	4619      	mov	r1, r3
 80098cc:	f001 fed9 	bl	800b682 <MQTT_ProcessIncomingPacketTypeAndLength>
 80098d0:	4603      	mov	r3, r0
 80098d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 80098d6:	693a      	ldr	r2, [r7, #16]
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	4413      	add	r3, r2
 80098dc:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 80098de:	69fb      	ldr	r3, [r7, #28]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d112      	bne.n	800990a <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 80098e4:	78fb      	ldrb	r3, [r7, #3]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00f      	beq.n	800990a <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 80098ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098ee:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7ff fd25 	bl	8009340 <handleKeepAlive>
 80098f6:	4603      	mov	r3, r0
 80098f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 80098fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009900:	2b00      	cmp	r3, #0
 8009902:	d102      	bne.n	800990a <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 8009904:	7efb      	ldrb	r3, [r7, #27]
 8009906:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800990a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800990e:	2b0b      	cmp	r3, #11
 8009910:	d01e      	beq.n	8009950 <receiveSingleIteration+0x144>
 8009912:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009916:	2b07      	cmp	r3, #7
 8009918:	d01a      	beq.n	8009950 <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800991a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800991e:	2b00      	cmp	r3, #0
 8009920:	d116      	bne.n	8009950 <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009926:	6a3a      	ldr	r2, [r7, #32]
 8009928:	429a      	cmp	r2, r3
 800992a:	d909      	bls.n	8009940 <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800992c:	f107 0308 	add.w	r3, r7, #8
 8009930:	4619      	mov	r1, r3
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f7ff fb8e 	bl	8009054 <discardStoredPacket>
 8009938:	4603      	mov	r3, r0
 800993a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800993e:	e007      	b.n	8009950 <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009944:	6a3a      	ldr	r2, [r7, #32]
 8009946:	429a      	cmp	r2, r3
 8009948:	d902      	bls.n	8009950 <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 800994a:	230b      	movs	r3, #11
 800994c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 8009950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009954:	2b00      	cmp	r3, #0
 8009956:	d138      	bne.n	80099ca <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6a1a      	ldr	r2, [r3, #32]
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	4413      	add	r3, r2
 8009960:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8009962:	7a3b      	ldrb	r3, [r7, #8]
 8009964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009968:	2b30      	cmp	r3, #48	@ 0x30
 800996a:	d109      	bne.n	8009980 <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800996c:	f107 0308 	add.w	r3, r7, #8
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f7ff fd62 	bl	800943c <handleIncomingPublish>
 8009978:	4603      	mov	r3, r0
 800997a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800997e:	e009      	b.n	8009994 <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 8009980:	78fa      	ldrb	r2, [r7, #3]
 8009982:	f107 0308 	add.w	r3, r7, #8
 8009986:	4619      	mov	r1, r3
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f7ff fe77 	bl	800967c <handleIncomingAck>
 800998e:	4603      	mov	r3, r0
 8009990:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009998:	6a3b      	ldr	r3, [r7, #32]
 800999a:	1ad2      	subs	r2, r2, r3
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6a1a      	ldr	r2, [r3, #32]
 80099a8:	6a3b      	ldr	r3, [r7, #32]
 80099aa:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099b0:	461a      	mov	r2, r3
 80099b2:	f006 f81d 	bl	800f9f0 <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 80099b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d105      	bne.n	80099ca <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c2:	4798      	blx	r3
 80099c4:	4602      	mov	r2, r0
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 80099ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099ce:	2b07      	cmp	r3, #7
 80099d0:	d102      	bne.n	80099d8 <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 80099d2:	2300      	movs	r3, #0
 80099d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 80099d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80099dc:	4618      	mov	r0, r3
 80099de:	372c      	adds	r7, #44	@ 0x2c
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd90      	pop	{r4, r7, pc}
 80099e4:	080116b4 	.word	0x080116b4
 80099e8:	080122a4 	.word	0x080122a4
 80099ec:	080115d8 	.word	0x080115d8
 80099f0:	080117f0 	.word	0x080117f0

080099f4 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b088      	sub	sp, #32
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	60f8      	str	r0, [r7, #12]
 80099fc:	60b9      	str	r1, [r7, #8]
 80099fe:	603b      	str	r3, [r7, #0]
 8009a00:	4613      	mov	r3, r2
 8009a02:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 8009a04:	2300      	movs	r3, #0
 8009a06:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 8009a10:	88fb      	ldrh	r3, [r7, #6]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d009      	beq.n	8009a2a <addEncodedStringToVector+0x36>
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d106      	bne.n	8009a2a <addEncodedStringToVector+0x36>
 8009a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8009a98 <addEncodedStringToVector+0xa4>)
 8009a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8009a9c <addEncodedStringToVector+0xa8>)
 8009a20:	f240 7191 	movw	r1, #1937	@ 0x791
 8009a24:	481e      	ldr	r0, [pc, #120]	@ (8009aa0 <addEncodedStringToVector+0xac>)
 8009a26:	f005 fd77 	bl	800f518 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 8009a2a:	88fb      	ldrh	r3, [r7, #6]
 8009a2c:	0a1b      	lsrs	r3, r3, #8
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	b2da      	uxtb	r2, r3
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	88fa      	ldrh	r2, [r7, #6]
 8009a3c:	b2d2      	uxtb	r2, r2
 8009a3e:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	68fa      	ldr	r2, [r7, #12]
 8009a44:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	2202      	movs	r2, #2
 8009a4a:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 8009a4c:	69bb      	ldr	r3, [r7, #24]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 8009a52:	2302      	movs	r3, #2
 8009a54:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d011      	beq.n	8009a80 <addEncodedStringToVector+0x8c>
 8009a5c:	88fb      	ldrh	r3, [r7, #6]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00e      	beq.n	8009a80 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	3308      	adds	r3, #8
 8009a66:	68ba      	ldr	r2, [r7, #8]
 8009a68:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	88fa      	ldrh	r2, [r7, #6]
 8009a70:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	3301      	adds	r3, #1
 8009a76:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 8009a78:	88fb      	ldrh	r3, [r7, #6]
 8009a7a:	69fa      	ldr	r2, [r7, #28]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 8009a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	441a      	add	r2, r3
 8009a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a8a:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 8009a8c:	69bb      	ldr	r3, [r7, #24]
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3720      	adds	r7, #32
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	080118bc 	.word	0x080118bc
 8009a9c:	080122bc 	.word	0x080122bc
 8009aa0:	080115d8 	.word	0x080115d8

08009aa4 <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b092      	sub	sp, #72	@ 0x48
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
 8009ab0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	891b      	ldrh	r3, [r3, #8]
 8009ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	891b      	ldrh	r3, [r3, #8]
 8009ada:	461a      	mov	r2, r3
 8009adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ade:	4413      	add	r3, r2
 8009ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 8009ae2:	2302      	movs	r3, #2
 8009ae4:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d020      	beq.n	8009b30 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 8009aee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8009af2:	0a1b      	lsrs	r3, r3, #8
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 8009afc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8009b00:	b2db      	uxtb	r3, r3
 8009b02:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 8009b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b08:	00db      	lsls	r3, r3, #3
 8009b0a:	3348      	adds	r3, #72	@ 0x48
 8009b0c:	443b      	add	r3, r7
 8009b0e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8009b12:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 8009b16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b18:	00db      	lsls	r3, r3, #3
 8009b1a:	3348      	adds	r3, #72	@ 0x48
 8009b1c:	443b      	add	r3, r7
 8009b1e:	2202      	movs	r2, #2
 8009b20:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 8009b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b26:	3301      	adds	r3, #1
 8009b28:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 8009b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b2c:	3302      	adds	r3, #2
 8009b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d017      	beq.n	8009b68 <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	68da      	ldr	r2, [r3, #12]
 8009b3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b3e:	00db      	lsls	r3, r3, #3
 8009b40:	3348      	adds	r3, #72	@ 0x48
 8009b42:	443b      	add	r3, r7
 8009b44:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	691a      	ldr	r2, [r3, #16]
 8009b4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b4e:	00db      	lsls	r3, r3, #3
 8009b50:	3348      	adds	r3, #72	@ 0x48
 8009b52:	443b      	add	r3, r7
 8009b54:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 8009b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	691b      	ldr	r3, [r3, #16]
 8009b62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009b64:	4413      	add	r3, r2
 8009b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	781b      	ldrb	r3, [r3, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d042      	beq.n	8009bf6 <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d03e      	beq.n	8009bf6 <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	789b      	ldrb	r3, [r3, #2]
 8009b7c:	f083 0301 	eor.w	r3, r3, #1
 8009b80:	b2db      	uxtb	r3, r3
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00e      	beq.n	8009ba4 <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 8009b86:	2101      	movs	r1, #1
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f001 fd4a 	bl	800b622 <MQTT_UpdateDuplicatePublishFlag>
 8009b8e:	4603      	mov	r3, r0
 8009b90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 8009b94:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	bf0c      	ite	eq
 8009b9c:	2301      	moveq	r3, #1
 8009b9e:	2300      	movne	r3, #0
 8009ba0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 8009ba4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d115      	bne.n	8009bd8 <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 8009bac:	f107 0318 	add.w	r3, r7, #24
 8009bb0:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 8009bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bb4:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bba:	f107 0210 	add.w	r2, r7, #16
 8009bbe:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 8009bc2:	68f8      	ldr	r0, [r7, #12]
 8009bc4:	4798      	blx	r3
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	f083 0301 	eor.w	r3, r3, #1
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d002      	beq.n	8009bd8 <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 8009bd2:	230f      	movs	r3, #15
 8009bd4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 8009bd8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d10a      	bne.n	8009bf6 <sendPublishWithoutCopy+0x152>
 8009be0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d006      	beq.n	8009bf6 <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 8009be8:	2100      	movs	r1, #0
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f001 fd19 	bl	800b622 <MQTT_UpdateDuplicatePublishFlag>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 8009bf6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10d      	bne.n	8009c1a <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 8009bfe:	f107 0318 	add.w	r3, r7, #24
 8009c02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c04:	4619      	mov	r1, r3
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f7fe ff1c 	bl	8008a44 <sendMessageVector>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d002      	beq.n	8009c1a <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 8009c14:	2303      	movs	r3, #3
 8009c16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 8009c1a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3748      	adds	r7, #72	@ 0x48
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
	...

08009c28 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b0ac      	sub	sp, #176	@ 0xb0
 8009c2c:	af02      	add	r7, sp, #8
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	607a      	str	r2, [r7, #4]
 8009c34:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 8009c36:	2300      	movs	r3, #0
 8009c38:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 8009c42:	2300      	movs	r3, #0
 8009c44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 8009c48:	f107 0310 	add.w	r3, r7, #16
 8009c4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 8009c50:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8009c54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d007      	beq.n	8009c6e <sendConnectWithoutCopy+0x46>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d103      	bne.n	8009c6e <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 8009c66:	2301      	movs	r3, #1
 8009c68:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8009c6c:	e0e4      	b.n	8009e38 <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	687a      	ldr	r2, [r7, #4]
 8009c72:	68b9      	ldr	r1, [r7, #8]
 8009c74:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8009c78:	f001 fa1e 	bl	800b0b8 <MQTT_SerializeConnectFixedHeader>
 8009c7c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 8009c80:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8009c84:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	2b0f      	cmp	r3, #15
 8009c8c:	d906      	bls.n	8009c9c <sendConnectWithoutCopy+0x74>
 8009c8e:	4b6d      	ldr	r3, [pc, #436]	@ (8009e44 <sendConnectWithoutCopy+0x21c>)
 8009c90:	4a6d      	ldr	r2, [pc, #436]	@ (8009e48 <sendConnectWithoutCopy+0x220>)
 8009c92:	f640 1112 	movw	r1, #2322	@ 0x912
 8009c96:	486d      	ldr	r0, [pc, #436]	@ (8009e4c <sendConnectWithoutCopy+0x224>)
 8009c98:	f005 fc3e 	bl	800f518 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 8009c9c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009ca0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8009ca4:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 8009ca6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8009caa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009cae:	1ad3      	subs	r3, r2, r3
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cb6:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 8009cb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cbc:	685a      	ldr	r2, [r3, #4]
 8009cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009cc2:	4413      	add	r3, r2
 8009cc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 8009cc8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009ccc:	3308      	adds	r3, #8
 8009cce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 8009cd2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 8009ce4:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8009ce8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009cec:	9300      	str	r3, [sp, #0]
 8009cee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cf2:	f7ff fe7f 	bl	80099f4 <addEncodedStringToVector>
 8009cf6:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 8009cfa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009cfe:	00db      	lsls	r3, r3, #3
 8009d00:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009d04:	4413      	add	r3, r2
 8009d06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 8009d0a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009d0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d12:	4413      	add	r3, r2
 8009d14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d03c      	beq.n	8009d98 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 8009d26:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8009d2a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d34:	f7ff fe5e 	bl	80099f4 <addEncodedStringToVector>
 8009d38:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009d3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d40:	00db      	lsls	r3, r3, #3
 8009d42:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009d46:	4413      	add	r3, r2
 8009d48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009d4c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009d50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d54:	4413      	add	r3, r2
 8009d56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 8009d62:	b29a      	uxth	r2, r3
 8009d64:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 8009d68:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009d6c:	9300      	str	r3, [sp, #0]
 8009d6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d72:	f7ff fe3f 	bl	80099f4 <addEncodedStringToVector>
 8009d76:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d7e:	00db      	lsls	r3, r3, #3
 8009d80:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009d84:	4413      	add	r3, r2
 8009d86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009d8a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d92:	4413      	add	r3, r2
 8009d94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d01d      	beq.n	8009ddc <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 8009da8:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8009dac:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009db0:	9300      	str	r3, [sp, #0]
 8009db2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009db6:	f7ff fe1d 	bl	80099f4 <addEncodedStringToVector>
 8009dba:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 8009dbe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009dc2:	00db      	lsls	r3, r3, #3
 8009dc4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8009dc8:	4413      	add	r3, r2
 8009dca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 8009dce:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009dd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009dd6:	4413      	add	r3, r2
 8009dd8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	695b      	ldr	r3, [r3, #20]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d015      	beq.n	8009e10 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 8009dec:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8009df0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009dfa:	f7ff fdfb 	bl	80099f4 <addEncodedStringToVector>
 8009dfe:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 8009e02:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009e06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e0a:	4413      	add	r3, r2
 8009e0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 8009e10:	f107 0310 	add.w	r3, r7, #16
 8009e14:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8009e18:	4619      	mov	r1, r3
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f7fe fe12 	bl	8008a44 <sendMessageVector>
 8009e20:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 8009e24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e28:	461a      	mov	r2, r3
 8009e2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d002      	beq.n	8009e38 <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 8009e32:	2303      	movs	r3, #3
 8009e34:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 8009e38:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	37a8      	adds	r7, #168	@ 0xa8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}
 8009e44:	080118ec 	.word	0x080118ec
 8009e48:	080122d8 	.word	0x080122d8
 8009e4c:	080115d8 	.word	0x080115d8

08009e50 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b08c      	sub	sp, #48	@ 0x30
 8009e54:	af02      	add	r7, sp, #8
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	603b      	str	r3, [r7, #0]
 8009e5c:	4613      	mov	r3, r2
 8009e5e:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 8009e60:	2300      	movs	r3, #0
 8009e62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 8009e66:	2300      	movs	r3, #0
 8009e68:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	617b      	str	r3, [r7, #20]
 8009e6e:	2300      	movs	r3, #0
 8009e70:	623b      	str	r3, [r7, #32]
 8009e72:	2300      	movs	r3, #0
 8009e74:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 8009e76:	2300      	movs	r3, #0
 8009e78:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d106      	bne.n	8009e92 <receiveConnack+0x42>
 8009e84:	4b4e      	ldr	r3, [pc, #312]	@ (8009fc0 <receiveConnack+0x170>)
 8009e86:	4a4f      	ldr	r2, [pc, #316]	@ (8009fc4 <receiveConnack+0x174>)
 8009e88:	f640 1179 	movw	r1, #2425	@ 0x979
 8009e8c:	484e      	ldr	r0, [pc, #312]	@ (8009fc8 <receiveConnack+0x178>)
 8009e8e:	f005 fb43 	bl	800f518 <__assert_func>
    assert( pIncomingPacket != NULL );
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d106      	bne.n	8009ea6 <receiveConnack+0x56>
 8009e98:	4b4c      	ldr	r3, [pc, #304]	@ (8009fcc <receiveConnack+0x17c>)
 8009e9a:	4a4a      	ldr	r2, [pc, #296]	@ (8009fc4 <receiveConnack+0x174>)
 8009e9c:	f640 117a 	movw	r1, #2426	@ 0x97a
 8009ea0:	4849      	ldr	r0, [pc, #292]	@ (8009fc8 <receiveConnack+0x178>)
 8009ea2:	f005 fb39 	bl	800f518 <__assert_func>
    assert( pContext->getTime != NULL );
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d106      	bne.n	8009ebc <receiveConnack+0x6c>
 8009eae:	4b48      	ldr	r3, [pc, #288]	@ (8009fd0 <receiveConnack+0x180>)
 8009eb0:	4a44      	ldr	r2, [pc, #272]	@ (8009fc4 <receiveConnack+0x174>)
 8009eb2:	f640 117b 	movw	r1, #2427	@ 0x97b
 8009eb6:	4844      	ldr	r0, [pc, #272]	@ (8009fc8 <receiveConnack+0x178>)
 8009eb8:	f005 fb2e 	bl	800f518 <__assert_func>

    getTimeStamp = pContext->getTime;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ec0:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 8009ec2:	69bb      	ldr	r3, [r7, #24]
 8009ec4:	4798      	blx	r3
 8009ec6:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	6918      	ldr	r0, [r3, #16]
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	69db      	ldr	r3, [r3, #28]
 8009ed0:	683a      	ldr	r2, [r7, #0]
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	f001 fb5f 	bl	800b596 <MQTT_GetIncomingPacketTypeAndLength>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00e      	beq.n	8009f02 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	4798      	blx	r3
 8009ee8:	4603      	mov	r3, r0
 8009eea:	6979      	ldr	r1, [r7, #20]
 8009eec:	4618      	mov	r0, r3
 8009eee:	f7fe ff35 	bl	8008d5c <calculateElapsedTime>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	bf94      	ite	ls
 8009efa:	2301      	movls	r3, #1
 8009efc:	2300      	movhi	r3, #0
 8009efe:	77fb      	strb	r3, [r7, #31]
 8009f00:	e008      	b.n	8009f14 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 8009f02:	8bbb      	ldrh	r3, [r7, #28]
 8009f04:	2b04      	cmp	r3, #4
 8009f06:	bf8c      	ite	hi
 8009f08:	2301      	movhi	r3, #1
 8009f0a:	2300      	movls	r3, #0
 8009f0c:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 8009f0e:	8bbb      	ldrh	r3, [r7, #28]
 8009f10:	3301      	adds	r3, #1
 8009f12:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 8009f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f18:	2b07      	cmp	r3, #7
 8009f1a:	d105      	bne.n	8009f28 <receiveConnack+0xd8>
 8009f1c:	7ffb      	ldrb	r3, [r7, #31]
 8009f1e:	f083 0301 	eor.w	r3, r3, #1
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d1cf      	bne.n	8009ec8 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 8009f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d123      	bne.n	8009f78 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	4798      	blx	r3
 8009f34:	4603      	mov	r3, r0
 8009f36:	6979      	ldr	r1, [r7, #20]
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7fe ff0f 	bl	8008d5c <calculateElapsedTime>
 8009f3e:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 8009f40:	693a      	ldr	r2, [r7, #16]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d203      	bcs.n	8009f50 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 8009f48:	68ba      	ldr	r2, [r7, #8]
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	2b20      	cmp	r3, #32
 8009f56:	d10c      	bne.n	8009f72 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	6a3a      	ldr	r2, [r7, #32]
 8009f5c:	9201      	str	r2, [sp, #4]
 8009f5e:	68da      	ldr	r2, [r3, #12]
 8009f60:	9200      	str	r2, [sp, #0]
 8009f62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f7ff f8fd 	bl	8009164 <receivePacket>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009f70:	e002      	b.n	8009f78 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 8009f72:	2305      	movs	r3, #5
 8009f74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 8009f78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d10b      	bne.n	8009f98 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6a1a      	ldr	r2, [r3, #32]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 8009f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f8a:	2100      	movs	r1, #0
 8009f8c:	6838      	ldr	r0, [r7, #0]
 8009f8e:	f001 fa8f 	bl	800b4b0 <MQTT_DeserializeAck>
 8009f92:	4603      	mov	r3, r0
 8009f94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 8009f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d109      	bne.n	8009fb4 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 8009fa0:	79fb      	ldrb	r3, [r7, #7]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d006      	beq.n	8009fb4 <receiveConnack+0x164>
 8009fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d002      	beq.n	8009fb4 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 8009fae:	2305      	movs	r3, #5
 8009fb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 8009fb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3728      	adds	r7, #40	@ 0x28
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}
 8009fc0:	080116b4 	.word	0x080116b4
 8009fc4:	080122f0 	.word	0x080122f0
 8009fc8:	080115d8 	.word	0x080115d8
 8009fcc:	08011884 	.word	0x08011884
 8009fd0:	080116d8 	.word	0x080116d8

08009fd4 <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 8009fd4:	b590      	push	{r4, r7, lr}
 8009fd6:	b089      	sub	sp, #36	@ 0x24
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 8009fec:	2300      	movs	r3, #0
 8009fee:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d106      	bne.n	800a008 <handleUncleanSessionResumption+0x34>
 8009ffa:	4b33      	ldr	r3, [pc, #204]	@ (800a0c8 <handleUncleanSessionResumption+0xf4>)
 8009ffc:	4a33      	ldr	r2, [pc, #204]	@ (800a0cc <handleUncleanSessionResumption+0xf8>)
 8009ffe:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800a002:	4833      	ldr	r0, [pc, #204]	@ (800a0d0 <handleUncleanSessionResumption+0xfc>)
 800a004:	f005 fa88 	bl	800f518 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800a008:	f107 0217 	add.w	r2, r7, #23
 800a00c:	f107 0318 	add.w	r3, r7, #24
 800a010:	4619      	mov	r1, r3
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f002 f8fb 	bl	800c20e <MQTT_PubrelToResend>
 800a018:	4603      	mov	r3, r0
 800a01a:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800a01c:	e011      	b.n	800a042 <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800a01e:	7dfa      	ldrb	r2, [r7, #23]
 800a020:	8bbb      	ldrh	r3, [r7, #28]
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff f917 	bl	8009258 <sendPublishAcks>
 800a02a:	4603      	mov	r3, r0
 800a02c:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800a02e:	f107 0217 	add.w	r2, r7, #23
 800a032:	f107 0318 	add.w	r3, r7, #24
 800a036:	4619      	mov	r1, r3
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f002 f8e8 	bl	800c20e <MQTT_PubrelToResend>
 800a03e:	4603      	mov	r3, r0
 800a040:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800a042:	8bbb      	ldrh	r3, [r7, #28]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d002      	beq.n	800a04e <handleUncleanSessionResumption+0x7a>
 800a048:	7ffb      	ldrb	r3, [r7, #31]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d0e7      	beq.n	800a01e <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800a04e:	7ffb      	ldrb	r3, [r7, #31]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d134      	bne.n	800a0be <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d030      	beq.n	800a0be <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a05c:	2300      	movs	r3, #0
 800a05e:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800a060:	f107 0318 	add.w	r3, r7, #24
 800a064:	4619      	mov	r1, r3
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	f002 f8ff 	bl	800c26a <MQTT_PublishToResend>
 800a06c:	4603      	mov	r3, r0
 800a06e:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800a070:	8bbb      	ldrh	r3, [r7, #28]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d01d      	beq.n	800a0b2 <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800a07a:	f107 0310 	add.w	r3, r7, #16
 800a07e:	f107 020c 	add.w	r2, r7, #12
 800a082:	8bb9      	ldrh	r1, [r7, #28]
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	47a0      	blx	r4
 800a088:	4603      	mov	r3, r0
 800a08a:	f083 0301 	eor.w	r3, r3, #1
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	2b00      	cmp	r3, #0
 800a092:	d002      	beq.n	800a09a <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800a094:	2310      	movs	r3, #16
 800a096:	77fb      	strb	r3, [r7, #31]
                    break;
 800a098:	e011      	b.n	800a0be <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	693a      	ldr	r2, [r7, #16]
 800a09e:	4619      	mov	r1, r3
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f7fe fdc1 	bl	8008c28 <sendBuffer>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	693a      	ldr	r2, [r7, #16]
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d001      	beq.n	800a0b2 <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800a0ae:	2303      	movs	r3, #3
 800a0b0:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800a0b2:	8bbb      	ldrh	r3, [r7, #28]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d002      	beq.n	800a0be <handleUncleanSessionResumption+0xea>
 800a0b8:	7ffb      	ldrb	r3, [r7, #31]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d0d0      	beq.n	800a060 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800a0be:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3724      	adds	r7, #36	@ 0x24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd90      	pop	{r4, r7, pc}
 800a0c8:	080116b4 	.word	0x080116b4
 800a0cc:	08012300 	.word	0x08012300
 800a0d0:	080115d8 	.word	0x080115d8

0800a0d4 <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d106      	bne.n	800a0fc <handleCleanSession+0x28>
 800a0ee:	4b25      	ldr	r3, [pc, #148]	@ (800a184 <handleCleanSession+0xb0>)
 800a0f0:	4a25      	ldr	r2, [pc, #148]	@ (800a188 <handleCleanSession+0xb4>)
 800a0f2:	f640 2129 	movw	r1, #2601	@ 0xa29
 800a0f6:	4825      	ldr	r0, [pc, #148]	@ (800a18c <handleCleanSession+0xb8>)
 800a0f8:	f005 fa0e 	bl	800f518 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2200      	movs	r2, #0
 800a100:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6a18      	ldr	r0, [r3, #32]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a10a:	461a      	mov	r2, r3
 800a10c:	2100      	movs	r1, #0
 800a10e:	f005 fc89 	bl	800fa24 <memset>

    if( pContext->clearFunction != NULL )
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a116:	2b00      	cmp	r3, #0
 800a118:	d015      	beq.n	800a146 <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800a11a:	2300      	movs	r3, #0
 800a11c:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800a11e:	f107 0308 	add.w	r3, r7, #8
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f002 f8a0 	bl	800c26a <MQTT_PublishToResend>
 800a12a:	4603      	mov	r3, r0
 800a12c:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800a12e:	89bb      	ldrh	r3, [r7, #12]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d005      	beq.n	800a140 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a138:	89ba      	ldrh	r2, [r7, #12]
 800a13a:	4611      	mov	r1, r2
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800a140:	89bb      	ldrh	r3, [r7, #12]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1eb      	bne.n	800a11e <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d008      	beq.n	800a160 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	461a      	mov	r2, r3
 800a15a:	2100      	movs	r1, #0
 800a15c:	f005 fc62 	bl	800fa24 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d008      	beq.n	800a17a <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	461a      	mov	r2, r3
 800a174:	2100      	movs	r1, #0
 800a176:	f005 fc55 	bl	800fa24 <memset>
    }

    return status;
 800a17a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	080116b4 	.word	0x080116b4
 800a188:	08012320 	.word	0x08012320
 800a18c:	080115d8 	.word	0x080115d8

0800a190 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800a190:	b480      	push	{r7}
 800a192:	b087      	sub	sp, #28
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	4613      	mov	r3, r2
 800a19c:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d002      	beq.n	800a1ae <validatePublishParams+0x1e>
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d102      	bne.n	800a1b4 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	75fb      	strb	r3, [r7, #23]
 800a1b2:	e01e      	b.n	800a1f2 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d005      	beq.n	800a1c8 <validatePublishParams+0x38>
 800a1bc:	88fb      	ldrh	r3, [r7, #6]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d102      	bne.n	800a1c8 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	75fb      	strb	r3, [r7, #23]
 800a1c6:	e014      	b.n	800a1f2 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d006      	beq.n	800a1de <validatePublishParams+0x4e>
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d102      	bne.n	800a1de <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	75fb      	strb	r3, [r7, #23]
 800a1dc:	e009      	b.n	800a1f2 <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d105      	bne.n	800a1f2 <validatePublishParams+0x62>
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d001      	beq.n	800a1f2 <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800a1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	371c      	adds	r7, #28
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800a200:	b590      	push	{r4, r7, lr}
 800a202:	b087      	sub	sp, #28
 800a204:	af00      	add	r7, sp, #0
 800a206:	60f8      	str	r0, [r7, #12]
 800a208:	60b9      	str	r1, [r7, #8]
 800a20a:	607a      	str	r2, [r7, #4]
 800a20c:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800a20e:	2300      	movs	r3, #0
 800a210:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d005      	beq.n	800a224 <MQTT_Init+0x24>
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d002      	beq.n	800a224 <MQTT_Init+0x24>
 800a21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a220:	2b00      	cmp	r3, #0
 800a222:	d102      	bne.n	800a22a <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800a224:	2301      	movs	r3, #1
 800a226:	75fb      	strb	r3, [r7, #23]
 800a228:	e03a      	b.n	800a2a0 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d102      	bne.n	800a236 <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800a230:	2301      	movs	r3, #1
 800a232:	75fb      	strb	r3, [r7, #23]
 800a234:	e034      	b.n	800a2a0 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d102      	bne.n	800a242 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800a23c:	2301      	movs	r3, #1
 800a23e:	75fb      	strb	r3, [r7, #23]
 800a240:	e02e      	b.n	800a2a0 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d102      	bne.n	800a250 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800a24a:	2301      	movs	r3, #1
 800a24c:	75fb      	strb	r3, [r7, #23]
 800a24e:	e027      	b.n	800a2a0 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d102      	bne.n	800a25e <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800a258:	2301      	movs	r3, #1
 800a25a:	75fb      	strb	r3, [r7, #23]
 800a25c:	e020      	b.n	800a2a0 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800a25e:	225c      	movs	r2, #92	@ 0x5c
 800a260:	2100      	movs	r1, #0
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f005 fbde 	bl	800fa24 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	2200      	movs	r2, #0
 800a26c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	f103 0410 	add.w	r4, r3, #16
 800a278:	4613      	mov	r3, r2
 800a27a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a27c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	683a      	ldr	r2, [r7, #0]
 800a28a:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a290:	3320      	adds	r3, #32
 800a292:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a296:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2201      	movs	r2, #1
 800a29e:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800a2a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	371c      	adds	r7, #28
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd90      	pop	{r4, r7, pc}

0800a2aa <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b08e      	sub	sp, #56	@ 0x38
 800a2ae:	af02      	add	r7, sp, #8
 800a2b0:	60f8      	str	r0, [r7, #12]
 800a2b2:	60b9      	str	r1, [r7, #8]
 800a2b4:	607a      	str	r2, [r7, #4]
 800a2b6:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2bc:	2300      	movs	r3, #0
 800a2be:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800a2c6:	f107 0314 	add.w	r3, r7, #20
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	601a      	str	r2, [r3, #0]
 800a2ce:	605a      	str	r2, [r3, #4]
 800a2d0:	609a      	str	r2, [r3, #8]
 800a2d2:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d005      	beq.n	800a2ea <MQTT_Connect+0x40>
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d002      	beq.n	800a2ea <MQTT_Connect+0x40>
 800a2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d102      	bne.n	800a2f0 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800a2f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d10a      	bne.n	800a30e <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800a2f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a2fc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800a300:	6879      	ldr	r1, [r7, #4]
 800a302:	68b8      	ldr	r0, [r7, #8]
 800a304:	f000 ff50 	bl	800b1a8 <MQTT_GetConnectPacketSize>
 800a308:	4603      	mov	r3, r0
 800a30a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800a30e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a312:	2b00      	cmp	r3, #0
 800a314:	d155      	bne.n	800a3c2 <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a31c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800a320:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a324:	2b00      	cmp	r3, #0
 800a326:	d008      	beq.n	800a33a <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800a328:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d101      	bne.n	800a334 <MQTT_Connect+0x8a>
 800a330:	230c      	movs	r3, #12
 800a332:	e000      	b.n	800a336 <MQTT_Connect+0x8c>
 800a334:	230e      	movs	r3, #14
 800a336:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800a33a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d108      	bne.n	800a354 <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800a342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	68b9      	ldr	r1, [r7, #8]
 800a348:	68f8      	ldr	r0, [r7, #12]
 800a34a:	f7ff fc6d 	bl	8009c28 <sendConnectWithoutCopy>
 800a34e:	4603      	mov	r3, r0
 800a350:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800a354:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d10d      	bne.n	800a378 <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800a360:	f107 0114 	add.w	r1, r7, #20
 800a364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	460b      	mov	r3, r1
 800a36a:	6839      	ldr	r1, [r7, #0]
 800a36c:	68f8      	ldr	r0, [r7, #12]
 800a36e:	f7ff fd6f 	bl	8009e50 <receiveConnack>
 800a372:	4603      	mov	r3, r0
 800a374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800a378:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d10c      	bne.n	800a39a <MQTT_Connect+0xf0>
 800a380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a382:	781b      	ldrb	r3, [r3, #0]
 800a384:	f083 0301 	eor.w	r3, r3, #1
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d005      	beq.n	800a39a <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	f7ff fea0 	bl	800a0d4 <handleCleanSession>
 800a394:	4603      	mov	r3, r0
 800a396:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800a39a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10f      	bne.n	800a3c2 <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	885a      	ldrh	r2, [r3, #2]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800a3c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d109      	bne.n	800a3de <MQTT_Connect+0x134>
 800a3ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d005      	beq.n	800a3de <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f7ff fdfe 	bl	8009fd4 <handleUncleanSessionResumption>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800a3de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d013      	beq.n	800a40e <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800a3e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3ea:	2b0c      	cmp	r3, #12
 800a3ec:	d00f      	beq.n	800a40e <MQTT_Connect+0x164>
 800a3ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a3f2:	2b0e      	cmp	r3, #14
 800a3f4:	d00b      	beq.n	800a40e <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d008      	beq.n	800a40e <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a402:	2b01      	cmp	r3, #1
 800a404:	d103      	bne.n	800a40e <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2202      	movs	r2, #2
 800a40a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800a40e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a412:	4618      	mov	r0, r3
 800a414:	3730      	adds	r7, #48	@ 0x30
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800a41a:	b580      	push	{r7, lr}
 800a41c:	b08c      	sub	sp, #48	@ 0x30
 800a41e:	af02      	add	r7, sp, #8
 800a420:	60f8      	str	r0, [r7, #12]
 800a422:	60b9      	str	r1, [r7, #8]
 800a424:	4613      	mov	r3, r2
 800a426:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800a428:	2300      	movs	r3, #0
 800a42a:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800a42c:	2300      	movs	r3, #0
 800a42e:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800a430:	2300      	movs	r3, #0
 800a432:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800a434:	2300      	movs	r3, #0
 800a436:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800a438:	88fb      	ldrh	r3, [r7, #6]
 800a43a:	461a      	mov	r2, r3
 800a43c:	68b9      	ldr	r1, [r7, #8]
 800a43e:	68f8      	ldr	r0, [r7, #12]
 800a440:	f7ff fea6 	bl	800a190 <validatePublishParams>
 800a444:	4603      	mov	r3, r0
 800a446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800a44a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d10a      	bne.n	800a468 <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800a452:	f107 0218 	add.w	r2, r7, #24
 800a456:	f107 031c 	add.w	r3, r7, #28
 800a45a:	4619      	mov	r1, r3
 800a45c:	68b8      	ldr	r0, [r7, #8]
 800a45e:	f000 ff2f 	bl	800b2c0 <MQTT_GetPublishPacketSize>
 800a462:	4603      	mov	r3, r0
 800a464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800a468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d10a      	bne.n	800a486 <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800a470:	69f9      	ldr	r1, [r7, #28]
 800a472:	f107 0320 	add.w	r3, r7, #32
 800a476:	f107 0210 	add.w	r2, r7, #16
 800a47a:	68b8      	ldr	r0, [r7, #8]
 800a47c:	f000 fa0c 	bl	800a898 <MQTT_SerializePublishHeaderWithoutTopic>
 800a480:	4603      	mov	r3, r0
 800a482:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800a486:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d155      	bne.n	800a53a <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a494:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800a498:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a49c:	2b01      	cmp	r3, #1
 800a49e:	d008      	beq.n	800a4b2 <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800a4a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d101      	bne.n	800a4ac <MQTT_Publish+0x92>
 800a4a8:	230d      	movs	r3, #13
 800a4aa:	e000      	b.n	800a4ae <MQTT_Publish+0x94>
 800a4ac:	230e      	movs	r3, #14
 800a4ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800a4b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d118      	bne.n	800a4ec <MQTT_Publish+0xd2>
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d014      	beq.n	800a4ec <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800a4c6:	88fb      	ldrh	r3, [r7, #6]
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f001 fd58 	bl	800bf80 <MQTT_ReserveState>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800a4d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4da:	2b09      	cmp	r3, #9
 800a4dc:	d106      	bne.n	800a4ec <MQTT_Publish+0xd2>
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	789b      	ldrb	r3, [r3, #2]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d002      	beq.n	800a4ec <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800a4ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d10c      	bne.n	800a50e <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800a4f4:	6a39      	ldr	r1, [r7, #32]
 800a4f6:	f107 0210 	add.w	r2, r7, #16
 800a4fa:	88fb      	ldrh	r3, [r7, #6]
 800a4fc:	9300      	str	r3, [sp, #0]
 800a4fe:	460b      	mov	r3, r1
 800a500:	68b9      	ldr	r1, [r7, #8]
 800a502:	68f8      	ldr	r0, [r7, #12]
 800a504:	f7ff face 	bl	8009aa4 <sendPublishWithoutCopy>
 800a508:	4603      	mov	r3, r0
 800a50a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800a50e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a512:	2b00      	cmp	r3, #0
 800a514:	d111      	bne.n	800a53a <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00d      	beq.n	800a53a <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800a51e:	68bb      	ldr	r3, [r7, #8]
 800a520:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800a522:	88f9      	ldrh	r1, [r7, #6]
 800a524:	f107 0317 	add.w	r3, r7, #23
 800a528:	9300      	str	r3, [sp, #0]
 800a52a:	4613      	mov	r3, r2
 800a52c:	2200      	movs	r2, #0
 800a52e:	68f8      	ldr	r0, [r7, #12]
 800a530:	f001 fd7f 	bl	800c032 <MQTT_UpdateStatePublish>
 800a534:	4603      	mov	r3, r0
 800a536:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800a53a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3728      	adds	r7, #40	@ 0x28
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
	...

0800a548 <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b08a      	sub	sp, #40	@ 0x28
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800a550:	2300      	movs	r3, #0
 800a552:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800a554:	2300      	movs	r3, #0
 800a556:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800a55a:	2300      	movs	r3, #0
 800a55c:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800a55e:	f107 0314 	add.w	r3, r7, #20
 800a562:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800a564:	2302      	movs	r3, #2
 800a566:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d102      	bne.n	800a574 <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800a56e:	2301      	movs	r3, #1
 800a570:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800a574:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d116      	bne.n	800a5aa <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800a57c:	f107 0318 	add.w	r3, r7, #24
 800a580:	4618      	mov	r0, r3
 800a582:	f000 ff21 	bl	800b3c8 <MQTT_GetPingreqPacketSize>
 800a586:	4603      	mov	r3, r0
 800a588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800a58c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a590:	2b00      	cmp	r3, #0
 800a592:	d10a      	bne.n	800a5aa <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800a594:	693a      	ldr	r2, [r7, #16]
 800a596:	69bb      	ldr	r3, [r7, #24]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d006      	beq.n	800a5aa <MQTT_Ping+0x62>
 800a59c:	4b23      	ldr	r3, [pc, #140]	@ (800a62c <MQTT_Ping+0xe4>)
 800a59e:	4a24      	ldr	r2, [pc, #144]	@ (800a630 <MQTT_Ping+0xe8>)
 800a5a0:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800a5a4:	4823      	ldr	r0, [pc, #140]	@ (800a634 <MQTT_Ping+0xec>)
 800a5a6:	f004 ffb7 	bl	800f518 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800a5aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d107      	bne.n	800a5c2 <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800a5b2:	f107 030c 	add.w	r3, r7, #12
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f000 ff1c 	bl	800b3f4 <MQTT_SerializePingreq>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800a5c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d12a      	bne.n	800a620 <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a5d0:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800a5d2:	7ffb      	ldrb	r3, [r7, #31]
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	d007      	beq.n	800a5e8 <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800a5d8:	7ffb      	ldrb	r3, [r7, #31]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d101      	bne.n	800a5e2 <MQTT_Ping+0x9a>
 800a5de:	230d      	movs	r3, #13
 800a5e0:	e000      	b.n	800a5e4 <MQTT_Ping+0x9c>
 800a5e2:	230e      	movs	r3, #14
 800a5e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800a5e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d117      	bne.n	800a620 <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800a5f0:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800a5f2:	69ba      	ldr	r2, [r7, #24]
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f7fe fb16 	bl	8008c28 <sendBuffer>
 800a5fc:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800a5fe:	69bb      	ldr	r3, [r7, #24]
 800a600:	461a      	mov	r2, r3
 800a602:	6a3b      	ldr	r3, [r7, #32]
 800a604:	4293      	cmp	r3, r2
 800a606:	da03      	bge.n	800a610 <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800a608:	2303      	movs	r3, #3
 800a60a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a60e:	e007      	b.n	800a620 <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800a620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a624:	4618      	mov	r0, r3
 800a626:	3728      	adds	r7, #40	@ 0x28
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}
 800a62c:	08011940 	.word	0x08011940
 800a630:	08012334 	.word	0x08012334
 800a634:	080115d8 	.word	0x080115d8

0800a638 <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b084      	sub	sp, #16
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800a640:	2301      	movs	r3, #1
 800a642:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d011      	beq.n	800a66e <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00d      	beq.n	800a66e <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a1b      	ldr	r3, [r3, #32]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d009      	beq.n	800a66e <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800a662:	2101      	movs	r1, #1
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f7ff f8d1 	bl	800980c <receiveSingleIteration>
 800a66a:	4603      	mov	r3, r0
 800a66c:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800a66e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a670:	4618      	mov	r0, r3
 800a672:	3710      	adds	r7, #16
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800a678:	b480      	push	{r7}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2b7f      	cmp	r3, #127	@ 0x7f
 800a684:	d802      	bhi.n	800a68c <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800a686:	2301      	movs	r3, #1
 800a688:	60fb      	str	r3, [r7, #12]
 800a68a:	e00f      	b.n	800a6ac <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a692:	d202      	bcs.n	800a69a <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800a694:	2302      	movs	r3, #2
 800a696:	60fb      	str	r3, [r7, #12]
 800a698:	e008      	b.n	800a6ac <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a6a0:	d202      	bcs.n	800a6a8 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800a6a2:	2303      	movs	r3, #3
 800a6a4:	60fb      	str	r3, [r7, #12]
 800a6a6:	e001      	b.n	800a6ac <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800a6a8:	2304      	movs	r3, #4
 800a6aa:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3714      	adds	r7, #20
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b8:	4770      	bx	lr
	...

0800a6bc <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b086      	sub	sp, #24
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d106      	bne.n	800a6e2 <encodeRemainingLength+0x26>
 800a6d4:	4b12      	ldr	r3, [pc, #72]	@ (800a720 <encodeRemainingLength+0x64>)
 800a6d6:	4a13      	ldr	r2, [pc, #76]	@ (800a724 <encodeRemainingLength+0x68>)
 800a6d8:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800a6dc:	4812      	ldr	r0, [pc, #72]	@ (800a728 <encodeRemainingLength+0x6c>)
 800a6de:	f004 ff1b 	bl	800f518 <__assert_func>

    pLengthEnd = pDestination;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6ee:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	09db      	lsrs	r3, r3, #7
 800a6f4:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d003      	beq.n	800a704 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800a6fc:	7dfb      	ldrb	r3, [r7, #23]
 800a6fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a702:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	7dfa      	ldrb	r2, [r7, #23]
 800a708:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	3301      	adds	r3, #1
 800a70e:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d1e7      	bne.n	800a6e6 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800a716:	693b      	ldr	r3, [r7, #16]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3718      	adds	r7, #24
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	08011ad4 	.word	0x08011ad4
 800a724:	08012340 	.word	0x08012340
 800a728:	08011aec 	.word	0x08011aec

0800a72c <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af00      	add	r7, sp, #0
 800a732:	60f8      	str	r0, [r7, #12]
 800a734:	60b9      	str	r1, [r7, #8]
 800a736:	4613      	mov	r3, r2
 800a738:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800a73a:	2300      	movs	r3, #0
 800a73c:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d106      	bne.n	800a752 <encodeString+0x26>
 800a744:	4b15      	ldr	r3, [pc, #84]	@ (800a79c <encodeString+0x70>)
 800a746:	4a16      	ldr	r2, [pc, #88]	@ (800a7a0 <encodeString+0x74>)
 800a748:	f240 2113 	movw	r1, #531	@ 0x213
 800a74c:	4815      	ldr	r0, [pc, #84]	@ (800a7a4 <encodeString+0x78>)
 800a74e:	f004 fee3 	bl	800f518 <__assert_func>

    pBuffer = pDestination;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800a756:	88fb      	ldrh	r3, [r7, #6]
 800a758:	0a1b      	lsrs	r3, r3, #8
 800a75a:	b29b      	uxth	r3, r3
 800a75c:	b2da      	uxtb	r2, r3
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	3301      	adds	r3, #1
 800a766:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800a768:	88fb      	ldrh	r3, [r7, #6]
 800a76a:	b2da      	uxtb	r2, r3
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	3301      	adds	r3, #1
 800a774:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d005      	beq.n	800a788 <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800a77c:	88fb      	ldrh	r3, [r7, #6]
 800a77e:	461a      	mov	r2, r3
 800a780:	68b9      	ldr	r1, [r7, #8]
 800a782:	6978      	ldr	r0, [r7, #20]
 800a784:	f005 faad 	bl	800fce2 <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800a788:	88fb      	ldrh	r3, [r7, #6]
 800a78a:	697a      	ldr	r2, [r7, #20]
 800a78c:	4413      	add	r3, r2
 800a78e:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800a790:	697b      	ldr	r3, [r7, #20]
}
 800a792:	4618      	mov	r0, r3
 800a794:	3718      	adds	r7, #24
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}
 800a79a:	bf00      	nop
 800a79c:	08011ad4 	.word	0x08011ad4
 800a7a0:	08012358 	.word	0x08012358
 800a7a4:	08011aec 	.word	0x08011aec

0800a7a8 <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b088      	sub	sp, #32
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	607a      	str	r2, [r7, #4]
    bool status = true;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	61bb      	str	r3, [r7, #24]
 800a7bc:	2300      	movs	r3, #0
 800a7be:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d106      	bne.n	800a7d4 <calculatePublishPacketSize+0x2c>
 800a7c6:	4b2e      	ldr	r3, [pc, #184]	@ (800a880 <calculatePublishPacketSize+0xd8>)
 800a7c8:	4a2e      	ldr	r2, [pc, #184]	@ (800a884 <calculatePublishPacketSize+0xdc>)
 800a7ca:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800a7ce:	482e      	ldr	r0, [pc, #184]	@ (800a888 <calculatePublishPacketSize+0xe0>)
 800a7d0:	f004 fea2 	bl	800f518 <__assert_func>
    assert( pRemainingLength != NULL );
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d106      	bne.n	800a7e8 <calculatePublishPacketSize+0x40>
 800a7da:	4b2c      	ldr	r3, [pc, #176]	@ (800a88c <calculatePublishPacketSize+0xe4>)
 800a7dc:	4a29      	ldr	r2, [pc, #164]	@ (800a884 <calculatePublishPacketSize+0xdc>)
 800a7de:	f240 2135 	movw	r1, #565	@ 0x235
 800a7e2:	4829      	ldr	r0, [pc, #164]	@ (800a888 <calculatePublishPacketSize+0xe0>)
 800a7e4:	f004 fe98 	bl	800f518 <__assert_func>
    assert( pPacketSize != NULL );
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d106      	bne.n	800a7fc <calculatePublishPacketSize+0x54>
 800a7ee:	4b28      	ldr	r3, [pc, #160]	@ (800a890 <calculatePublishPacketSize+0xe8>)
 800a7f0:	4a24      	ldr	r2, [pc, #144]	@ (800a884 <calculatePublishPacketSize+0xdc>)
 800a7f2:	f240 2136 	movw	r1, #566	@ 0x236
 800a7f6:	4824      	ldr	r0, [pc, #144]	@ (800a888 <calculatePublishPacketSize+0xe0>)
 800a7f8:	f004 fe8e 	bl	800f518 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	891b      	ldrh	r3, [r3, #8]
 800a800:	461a      	mov	r2, r3
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	4413      	add	r3, r2
 800a806:	3302      	adds	r3, #2
 800a808:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d002      	beq.n	800a818 <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	3302      	adds	r3, #2
 800a816:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800a818:	69ba      	ldr	r2, [r7, #24]
 800a81a:	4b1e      	ldr	r3, [pc, #120]	@ (800a894 <calculatePublishPacketSize+0xec>)
 800a81c:	1a9b      	subs	r3, r3, r2
 800a81e:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	429a      	cmp	r2, r3
 800a828:	d202      	bcs.n	800a830 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800a82a:	2300      	movs	r3, #0
 800a82c:	77fb      	strb	r3, [r7, #31]
 800a82e:	e021      	b.n	800a874 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	69ba      	ldr	r2, [r7, #24]
 800a836:	4413      	add	r3, r2
 800a838:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800a83a:	69b8      	ldr	r0, [r7, #24]
 800a83c:	f7ff ff1c 	bl	800a678 <remainingLengthEncodedSize>
 800a840:	4602      	mov	r2, r0
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	1a9b      	subs	r3, r3, r2
 800a846:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	691b      	ldr	r3, [r3, #16]
 800a84c:	697a      	ldr	r2, [r7, #20]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d202      	bcs.n	800a858 <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800a852:	2300      	movs	r3, #0
 800a854:	77fb      	strb	r3, [r7, #31]
 800a856:	e00d      	b.n	800a874 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	69ba      	ldr	r2, [r7, #24]
 800a85c:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800a85e:	69b8      	ldr	r0, [r7, #24]
 800a860:	f7ff ff0a 	bl	800a678 <remainingLengthEncodedSize>
 800a864:	4603      	mov	r3, r0
 800a866:	3301      	adds	r3, #1
 800a868:	69ba      	ldr	r2, [r7, #24]
 800a86a:	4413      	add	r3, r2
 800a86c:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	69ba      	ldr	r2, [r7, #24]
 800a872:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800a874:	7ffb      	ldrb	r3, [r7, #31]
}
 800a876:	4618      	mov	r0, r3
 800a878:	3720      	adds	r7, #32
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop
 800a880:	08011b20 	.word	0x08011b20
 800a884:	08012368 	.word	0x08012368
 800a888:	08011aec 	.word	0x08011aec
 800a88c:	08011b38 	.word	0x08011b38
 800a890:	08011b54 	.word	0x08011b54
 800a894:	0ffffffe 	.word	0x0ffffffe

0800a898 <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b088      	sub	sp, #32
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	60b9      	str	r1, [r7, #8]
 800a8a2:	607a      	str	r2, [r7, #4]
 800a8a4:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800a8aa:	2330      	movs	r3, #48	@ 0x30
 800a8ac:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800a8b2:	68b8      	ldr	r0, [r7, #8]
 800a8b4:	f7ff fee0 	bl	800a678 <remainingLengthEncodedSize>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	3303      	adds	r3, #3
 800a8bc:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	781b      	ldrb	r3, [r3, #0]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d104      	bne.n	800a8d0 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800a8c6:	7ffb      	ldrb	r3, [r7, #31]
 800a8c8:	f043 0302 	orr.w	r3, r3, #2
 800a8cc:	77fb      	strb	r3, [r7, #31]
 800a8ce:	e007      	b.n	800a8e0 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	d103      	bne.n	800a8e0 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800a8d8:	7ffb      	ldrb	r3, [r7, #31]
 800a8da:	f043 0304 	orr.w	r3, r3, #4
 800a8de:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	785b      	ldrb	r3, [r3, #1]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d003      	beq.n	800a8f0 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800a8e8:	7ffb      	ldrb	r3, [r7, #31]
 800a8ea:	f043 0301 	orr.w	r3, r3, #1
 800a8ee:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	789b      	ldrb	r3, [r3, #2]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d003      	beq.n	800a900 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800a8f8:	7ffb      	ldrb	r3, [r7, #31]
 800a8fa:	f043 0308 	orr.w	r3, r3, #8
 800a8fe:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	7ffa      	ldrb	r2, [r7, #31]
 800a904:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800a906:	69bb      	ldr	r3, [r7, #24]
 800a908:	3301      	adds	r3, #1
 800a90a:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800a90c:	68b9      	ldr	r1, [r7, #8]
 800a90e:	69b8      	ldr	r0, [r7, #24]
 800a910:	f7ff fed4 	bl	800a6bc <encodeRemainingLength>
 800a914:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	891b      	ldrh	r3, [r3, #8]
 800a91a:	0a1b      	lsrs	r3, r3, #8
 800a91c:	b29b      	uxth	r3, r3
 800a91e:	b2da      	uxtb	r2, r3
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800a924:	69bb      	ldr	r3, [r7, #24]
 800a926:	3301      	adds	r3, #1
 800a928:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	891b      	ldrh	r3, [r3, #8]
 800a92e:	b2da      	uxtb	r2, r3
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	3301      	adds	r3, #1
 800a938:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	697a      	ldr	r2, [r7, #20]
 800a93e:	601a      	str	r2, [r3, #0]

    return status;
 800a940:	7fbb      	ldrb	r3, [r7, #30]
}
 800a942:	4618      	mov	r0, r3
 800a944:	3720      	adds	r7, #32
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}

0800a94a <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800a94a:	b580      	push	{r7, lr}
 800a94c:	b088      	sub	sp, #32
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
 800a952:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800a954:	2300      	movs	r3, #0
 800a956:	61fb      	str	r3, [r7, #28]
 800a958:	2301      	movs	r3, #1
 800a95a:	61bb      	str	r3, [r7, #24]
 800a95c:	2300      	movs	r3, #0
 800a95e:	617b      	str	r3, [r7, #20]
 800a960:	2300      	movs	r3, #0
 800a962:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800a964:	2300      	movs	r3, #0
 800a966:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800a968:	2300      	movs	r3, #0
 800a96a:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800a96c:	69bb      	ldr	r3, [r7, #24]
 800a96e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a972:	d903      	bls.n	800a97c <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800a974:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a978:	61fb      	str	r3, [r7, #28]
 800a97a:	e01c      	b.n	800a9b6 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800a97c:	f107 010b 	add.w	r1, r7, #11
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	6838      	ldr	r0, [r7, #0]
 800a986:	4798      	blx	r3
 800a988:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	d10f      	bne.n	800a9b0 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800a990:	7afb      	ldrb	r3, [r7, #11]
 800a992:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a996:	69ba      	ldr	r2, [r7, #24]
 800a998:	fb02 f303 	mul.w	r3, r2, r3
 800a99c:	69fa      	ldr	r2, [r7, #28]
 800a99e:	4413      	add	r3, r2
 800a9a0:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	01db      	lsls	r3, r3, #7
 800a9a6:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	3301      	adds	r3, #1
 800a9ac:	617b      	str	r3, [r7, #20]
 800a9ae:	e002      	b.n	800a9b6 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800a9b0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a9b4:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9bc:	d004      	beq.n	800a9c8 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800a9be:	7afb      	ldrb	r3, [r7, #11]
 800a9c0:	b25b      	sxtb	r3, r3
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	dbd2      	blt.n	800a96c <getRemainingLength+0x22>
 800a9c6:	e000      	b.n	800a9ca <getRemainingLength+0x80>
            break;
 800a9c8:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800a9ca:	69fb      	ldr	r3, [r7, #28]
 800a9cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9d0:	d00a      	beq.n	800a9e8 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800a9d2:	69f8      	ldr	r0, [r7, #28]
 800a9d4:	f7ff fe50 	bl	800a678 <remainingLengthEncodedSize>
 800a9d8:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800a9da:	697a      	ldr	r2, [r7, #20]
 800a9dc:	693b      	ldr	r3, [r7, #16]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d002      	beq.n	800a9e8 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800a9e2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a9e6:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800a9e8:	69fb      	ldr	r3, [r7, #28]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3720      	adds	r7, #32
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}

0800a9f2 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800a9f2:	b580      	push	{r7, lr}
 800a9f4:	b08a      	sub	sp, #40	@ 0x28
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	60f8      	str	r0, [r7, #12]
 800a9fa:	60b9      	str	r1, [r7, #8]
 800a9fc:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800aa02:	2301      	movs	r3, #1
 800aa04:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800aa06:	2300      	movs	r3, #0
 800aa08:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800aa12:	2300      	movs	r3, #0
 800aa14:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800aa16:	6a3b      	ldr	r3, [r7, #32]
 800aa18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aa1c:	d905      	bls.n	800aa2a <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800aa1e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800aa22:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800aa24:	2305      	movs	r3, #5
 800aa26:	76bb      	strb	r3, [r7, #26]
 800aa28:	e01d      	b.n	800aa66 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	69fb      	ldr	r3, [r7, #28]
 800aa30:	3301      	adds	r3, #1
 800aa32:	429a      	cmp	r2, r3
 800aa34:	d915      	bls.n	800aa62 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800aa36:	69fb      	ldr	r3, [r7, #28]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	68fa      	ldr	r2, [r7, #12]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800aa42:	7efb      	ldrb	r3, [r7, #27]
 800aa44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa48:	6a3a      	ldr	r2, [r7, #32]
 800aa4a:	fb02 f303 	mul.w	r3, r2, r3
 800aa4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa50:	4413      	add	r3, r2
 800aa52:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800aa54:	6a3b      	ldr	r3, [r7, #32]
 800aa56:	01db      	lsls	r3, r3, #7
 800aa58:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800aa5a:	69fb      	ldr	r3, [r7, #28]
 800aa5c:	3301      	adds	r3, #1
 800aa5e:	61fb      	str	r3, [r7, #28]
 800aa60:	e001      	b.n	800aa66 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800aa62:	230b      	movs	r3, #11
 800aa64:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800aa66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa6c:	d006      	beq.n	800aa7c <processRemainingLength+0x8a>
 800aa6e:	7ebb      	ldrb	r3, [r7, #26]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d103      	bne.n	800aa7c <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800aa74:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	dbcc      	blt.n	800aa16 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800aa7c:	7ebb      	ldrb	r3, [r7, #26]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d111      	bne.n	800aaa6 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800aa82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa84:	f7ff fdf8 	bl	800a678 <remainingLengthEncodedSize>
 800aa88:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800aa8a:	69fa      	ldr	r2, [r7, #28]
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d002      	beq.n	800aa98 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800aa92:	2305      	movs	r3, #5
 800aa94:	76bb      	strb	r3, [r7, #26]
 800aa96:	e006      	b.n	800aaa6 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa9c:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	1c5a      	adds	r2, r3, #1
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800aaa6:	7ebb      	ldrb	r3, [r7, #26]
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3728      	adds	r7, #40	@ 0x28
 800aaac:	46bd      	mov	sp, r7
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800aab0:	b480      	push	{r7}
 800aab2:	b085      	sub	sp, #20
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	4603      	mov	r3, r0
 800aab8:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800aaba:	2300      	movs	r3, #0
 800aabc:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800aabe:	79fb      	ldrb	r3, [r7, #7]
 800aac0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aac4:	2bd0      	cmp	r3, #208	@ 0xd0
 800aac6:	d01d      	beq.n	800ab04 <incomingPacketValid+0x54>
 800aac8:	2bd0      	cmp	r3, #208	@ 0xd0
 800aaca:	d826      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aacc:	2bb0      	cmp	r3, #176	@ 0xb0
 800aace:	d019      	beq.n	800ab04 <incomingPacketValid+0x54>
 800aad0:	2bb0      	cmp	r3, #176	@ 0xb0
 800aad2:	d822      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aad4:	2b90      	cmp	r3, #144	@ 0x90
 800aad6:	d015      	beq.n	800ab04 <incomingPacketValid+0x54>
 800aad8:	2b90      	cmp	r3, #144	@ 0x90
 800aada:	d81e      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aadc:	2b70      	cmp	r3, #112	@ 0x70
 800aade:	d011      	beq.n	800ab04 <incomingPacketValid+0x54>
 800aae0:	2b70      	cmp	r3, #112	@ 0x70
 800aae2:	d81a      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aae4:	2b60      	cmp	r3, #96	@ 0x60
 800aae6:	d010      	beq.n	800ab0a <incomingPacketValid+0x5a>
 800aae8:	2b60      	cmp	r3, #96	@ 0x60
 800aaea:	d816      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aaec:	2b50      	cmp	r3, #80	@ 0x50
 800aaee:	d009      	beq.n	800ab04 <incomingPacketValid+0x54>
 800aaf0:	2b50      	cmp	r3, #80	@ 0x50
 800aaf2:	d812      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aaf4:	2b40      	cmp	r3, #64	@ 0x40
 800aaf6:	d005      	beq.n	800ab04 <incomingPacketValid+0x54>
 800aaf8:	2b40      	cmp	r3, #64	@ 0x40
 800aafa:	d80e      	bhi.n	800ab1a <incomingPacketValid+0x6a>
 800aafc:	2b20      	cmp	r3, #32
 800aafe:	d001      	beq.n	800ab04 <incomingPacketValid+0x54>
 800ab00:	2b30      	cmp	r3, #48	@ 0x30
 800ab02:	d10a      	bne.n	800ab1a <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800ab04:	2301      	movs	r3, #1
 800ab06:	73fb      	strb	r3, [r7, #15]
            break;
 800ab08:	e00a      	b.n	800ab20 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800ab0a:	79fb      	ldrb	r3, [r7, #7]
 800ab0c:	f003 0302 	and.w	r3, r3, #2
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d004      	beq.n	800ab1e <incomingPacketValid+0x6e>
            {
                status = true;
 800ab14:	2301      	movs	r3, #1
 800ab16:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800ab18:	e001      	b.n	800ab1e <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800ab1a:	bf00      	nop
 800ab1c:	e000      	b.n	800ab20 <incomingPacketValid+0x70>
            break;
 800ab1e:	bf00      	nop
    }

    return status;
 800ab20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3714      	adds	r7, #20
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr

0800ab2e <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800ab2e:	b480      	push	{r7}
 800ab30:	b087      	sub	sp, #28
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	60f8      	str	r0, [r7, #12]
 800ab36:	460b      	mov	r3, r1
 800ab38:	607a      	str	r2, [r7, #4]
 800ab3a:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800ab40:	7afb      	ldrb	r3, [r7, #11]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d106      	bne.n	800ab54 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800ab46:	68fa      	ldr	r2, [r7, #12]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d209      	bcs.n	800ab62 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800ab4e:	2305      	movs	r3, #5
 800ab50:	75fb      	strb	r3, [r7, #23]
 800ab52:	e006      	b.n	800ab62 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	3302      	adds	r3, #2
 800ab58:	68fa      	ldr	r2, [r7, #12]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d201      	bcs.n	800ab62 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800ab5e:	2305      	movs	r3, #5
 800ab60:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800ab62:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	371c      	adds	r7, #28
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	4603      	mov	r3, r0
 800ab78:	6039      	str	r1, [r7, #0]
 800ab7a:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d106      	bne.n	800ab94 <processPublishFlags+0x24>
 800ab86:	4b20      	ldr	r3, [pc, #128]	@ (800ac08 <processPublishFlags+0x98>)
 800ab88:	4a20      	ldr	r2, [pc, #128]	@ (800ac0c <processPublishFlags+0x9c>)
 800ab8a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ab8e:	4820      	ldr	r0, [pc, #128]	@ (800ac10 <processPublishFlags+0xa0>)
 800ab90:	f004 fcc2 	bl	800f518 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800ab94:	79fb      	ldrb	r3, [r7, #7]
 800ab96:	f003 0304 	and.w	r3, r3, #4
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d00b      	beq.n	800abb6 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800ab9e:	79fb      	ldrb	r3, [r7, #7]
 800aba0:	f003 0302 	and.w	r3, r3, #2
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d002      	beq.n	800abae <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800aba8:	2305      	movs	r3, #5
 800abaa:	73fb      	strb	r3, [r7, #15]
 800abac:	e00f      	b.n	800abce <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	2202      	movs	r2, #2
 800abb2:	701a      	strb	r2, [r3, #0]
 800abb4:	e00b      	b.n	800abce <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800abb6:	79fb      	ldrb	r3, [r7, #7]
 800abb8:	f003 0302 	and.w	r3, r3, #2
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d003      	beq.n	800abc8 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	2201      	movs	r2, #1
 800abc4:	701a      	strb	r2, [r3, #0]
 800abc6:	e002      	b.n	800abce <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	2200      	movs	r2, #0
 800abcc:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800abce:	7bfb      	ldrb	r3, [r7, #15]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d113      	bne.n	800abfc <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800abd4:	79fb      	ldrb	r3, [r7, #7]
 800abd6:	f003 0301 	and.w	r3, r3, #1
 800abda:	2b00      	cmp	r3, #0
 800abdc:	bf14      	ite	ne
 800abde:	2301      	movne	r3, #1
 800abe0:	2300      	moveq	r3, #0
 800abe2:	b2da      	uxtb	r2, r3
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800abe8:	79fb      	ldrb	r3, [r7, #7]
 800abea:	f003 0308 	and.w	r3, r3, #8
 800abee:	2b00      	cmp	r3, #0
 800abf0:	bf14      	ite	ne
 800abf2:	2301      	movne	r3, #1
 800abf4:	2300      	moveq	r3, #0
 800abf6:	b2da      	uxtb	r2, r3
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800abfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	08011b20 	.word	0x08011b20
 800ac0c:	08012384 	.word	0x08012384
 800ac10:	08011aec 	.word	0x08011aec

0800ac14 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800ac14:	b5b0      	push	{r4, r5, r7, lr}
 800ac16:	b088      	sub	sp, #32
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800ac1e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac50 <logConnackResponse+0x3c>)
 800ac20:	f107 0408 	add.w	r4, r7, #8
 800ac24:	461d      	mov	r5, r3
 800ac26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ac28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ac2a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ac2e:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800ac32:	79fb      	ldrb	r3, [r7, #7]
 800ac34:	2b05      	cmp	r3, #5
 800ac36:	d906      	bls.n	800ac46 <logConnackResponse+0x32>
 800ac38:	4b06      	ldr	r3, [pc, #24]	@ (800ac54 <logConnackResponse+0x40>)
 800ac3a:	4a07      	ldr	r2, [pc, #28]	@ (800ac58 <logConnackResponse+0x44>)
 800ac3c:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800ac40:	4806      	ldr	r0, [pc, #24]	@ (800ac5c <logConnackResponse+0x48>)
 800ac42:	f004 fc69 	bl	800f518 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800ac46:	bf00      	nop
 800ac48:	3720      	adds	r7, #32
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bdb0      	pop	{r4, r5, r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	08011d74 	.word	0x08011d74
 800ac54:	08011c6c 	.word	0x08011c6c
 800ac58:	08012398 	.word	0x08012398
 800ac5c:	08011aec 	.word	0x08011aec

0800ac60 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d106      	bne.n	800ac86 <deserializeConnack+0x26>
 800ac78:	4b29      	ldr	r3, [pc, #164]	@ (800ad20 <deserializeConnack+0xc0>)
 800ac7a:	4a2a      	ldr	r2, [pc, #168]	@ (800ad24 <deserializeConnack+0xc4>)
 800ac7c:	f240 413e 	movw	r1, #1086	@ 0x43e
 800ac80:	4829      	ldr	r0, [pc, #164]	@ (800ad28 <deserializeConnack+0xc8>)
 800ac82:	f004 fc49 	bl	800f518 <__assert_func>
    assert( pSessionPresent != NULL );
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d106      	bne.n	800ac9a <deserializeConnack+0x3a>
 800ac8c:	4b27      	ldr	r3, [pc, #156]	@ (800ad2c <deserializeConnack+0xcc>)
 800ac8e:	4a25      	ldr	r2, [pc, #148]	@ (800ad24 <deserializeConnack+0xc4>)
 800ac90:	f240 413f 	movw	r1, #1087	@ 0x43f
 800ac94:	4824      	ldr	r0, [pc, #144]	@ (800ad28 <deserializeConnack+0xc8>)
 800ac96:	f004 fc3f 	bl	800f518 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	2b02      	cmp	r3, #2
 800aca6:	d002      	beq.n	800acae <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800aca8:	2305      	movs	r3, #5
 800acaa:	73fb      	strb	r3, [r7, #15]
 800acac:	e01a      	b.n	800ace4 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	2b01      	cmp	r3, #1
 800acb4:	d902      	bls.n	800acbc <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800acb6:	2305      	movs	r3, #5
 800acb8:	73fb      	strb	r3, [r7, #15]
 800acba:	e013      	b.n	800ace4 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	f003 0301 	and.w	r3, r3, #1
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d00a      	beq.n	800acde <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	2201      	movs	r2, #1
 800accc:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	3301      	adds	r3, #1
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d005      	beq.n	800ace4 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800acd8:	2305      	movs	r3, #5
 800acda:	73fb      	strb	r3, [r7, #15]
 800acdc:	e002      	b.n	800ace4 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	2200      	movs	r2, #0
 800ace2:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800ace4:	7bfb      	ldrb	r3, [r7, #15]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d114      	bne.n	800ad14 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	3301      	adds	r3, #1
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	2b05      	cmp	r3, #5
 800acf2:	d902      	bls.n	800acfa <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800acf4:	2305      	movs	r3, #5
 800acf6:	73fb      	strb	r3, [r7, #15]
 800acf8:	e00c      	b.n	800ad14 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	3301      	adds	r3, #1
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	4618      	mov	r0, r3
 800ad02:	f7ff ff87 	bl	800ac14 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d001      	beq.n	800ad14 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800ad10:	2306      	movs	r3, #6
 800ad12:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3710      	adds	r7, #16
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}
 800ad1e:	bf00      	nop
 800ad20:	08011d8c 	.word	0x08011d8c
 800ad24:	080123ac 	.word	0x080123ac
 800ad28:	08011aec 	.word	0x08011aec
 800ad2c:	08011da0 	.word	0x08011da0

0800ad30 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b086      	sub	sp, #24
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800ad42:	2300      	movs	r3, #0
 800ad44:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d106      	bne.n	800ad5a <readSubackStatus+0x2a>
 800ad4c:	4b17      	ldr	r3, [pc, #92]	@ (800adac <readSubackStatus+0x7c>)
 800ad4e:	4a18      	ldr	r2, [pc, #96]	@ (800adb0 <readSubackStatus+0x80>)
 800ad50:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800ad54:	4817      	ldr	r0, [pc, #92]	@ (800adb4 <readSubackStatus+0x84>)
 800ad56:	f004 fbdf 	bl	800f518 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	613b      	str	r3, [r7, #16]
 800ad5e:	e019      	b.n	800ad94 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800ad60:	683a      	ldr	r2, [r7, #0]
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	4413      	add	r3, r2
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800ad6a:	7bfb      	ldrb	r3, [r7, #15]
 800ad6c:	2b02      	cmp	r3, #2
 800ad6e:	dc02      	bgt.n	800ad76 <readSubackStatus+0x46>
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	da08      	bge.n	800ad86 <readSubackStatus+0x56>
 800ad74:	e004      	b.n	800ad80 <readSubackStatus+0x50>
 800ad76:	2b80      	cmp	r3, #128	@ 0x80
 800ad78:	d102      	bne.n	800ad80 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800ad7a:	2306      	movs	r3, #6
 800ad7c:	75fb      	strb	r3, [r7, #23]

                break;
 800ad7e:	e003      	b.n	800ad88 <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800ad80:	2305      	movs	r3, #5
 800ad82:	75fb      	strb	r3, [r7, #23]

                break;
 800ad84:	e000      	b.n	800ad88 <readSubackStatus+0x58>
                break;
 800ad86:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800ad88:	7dfb      	ldrb	r3, [r7, #23]
 800ad8a:	2b05      	cmp	r3, #5
 800ad8c:	d007      	beq.n	800ad9e <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	3301      	adds	r3, #1
 800ad92:	613b      	str	r3, [r7, #16]
 800ad94:	693a      	ldr	r2, [r7, #16]
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d3e1      	bcc.n	800ad60 <readSubackStatus+0x30>
 800ad9c:	e000      	b.n	800ada0 <readSubackStatus+0x70>
        {
            break;
 800ad9e:	bf00      	nop
        }
    }

    return status;
 800ada0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3718      	adds	r7, #24
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}
 800adaa:	bf00      	nop
 800adac:	08011dec 	.word	0x08011dec
 800adb0:	080123c0 	.word	0x080123c0
 800adb4:	08011aec 	.word	0x08011aec

0800adb8 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b086      	sub	sp, #24
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800adc2:	2300      	movs	r3, #0
 800adc4:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800adc6:	2300      	movs	r3, #0
 800adc8:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d106      	bne.n	800adde <deserializeSuback+0x26>
 800add0:	4b20      	ldr	r3, [pc, #128]	@ (800ae54 <deserializeSuback+0x9c>)
 800add2:	4a21      	ldr	r2, [pc, #132]	@ (800ae58 <deserializeSuback+0xa0>)
 800add4:	f240 5119 	movw	r1, #1305	@ 0x519
 800add8:	4820      	ldr	r0, [pc, #128]	@ (800ae5c <deserializeSuback+0xa4>)
 800adda:	f004 fb9d 	bl	800f518 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d106      	bne.n	800adf2 <deserializeSuback+0x3a>
 800ade4:	4b1e      	ldr	r3, [pc, #120]	@ (800ae60 <deserializeSuback+0xa8>)
 800ade6:	4a1c      	ldr	r2, [pc, #112]	@ (800ae58 <deserializeSuback+0xa0>)
 800ade8:	f240 511a 	movw	r1, #1306	@ 0x51a
 800adec:	481b      	ldr	r0, [pc, #108]	@ (800ae5c <deserializeSuback+0xa4>)
 800adee:	f004 fb93 	bl	800f518 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	689b      	ldr	r3, [r3, #8]
 800adf6:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2b02      	cmp	r3, #2
 800ae02:	d802      	bhi.n	800ae0a <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800ae04:	2305      	movs	r3, #5
 800ae06:	75fb      	strb	r3, [r7, #23]
 800ae08:	e01e      	b.n	800ae48 <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	781b      	ldrb	r3, [r3, #0]
 800ae0e:	b21b      	sxth	r3, r3
 800ae10:	021b      	lsls	r3, r3, #8
 800ae12:	b21a      	sxth	r2, r3
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	3301      	adds	r3, #1
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	b21b      	sxth	r3, r3
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	b21b      	sxth	r3, r3
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d102      	bne.n	800ae34 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800ae2e:	2305      	movs	r3, #5
 800ae30:	75fb      	strb	r3, [r7, #23]
 800ae32:	e009      	b.n	800ae48 <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	1e9a      	subs	r2, r3, #2
 800ae38:	693b      	ldr	r3, [r7, #16]
 800ae3a:	3302      	adds	r3, #2
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	4610      	mov	r0, r2
 800ae40:	f7ff ff76 	bl	800ad30 <readSubackStatus>
 800ae44:	4603      	mov	r3, r0
 800ae46:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800ae48:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3718      	adds	r7, #24
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	08011e04 	.word	0x08011e04
 800ae58:	080123d4 	.word	0x080123d4
 800ae5c:	08011aec 	.word	0x08011aec
 800ae60:	08011e14 	.word	0x08011e14

0800ae64 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b088      	sub	sp, #32
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ae70:	2300      	movs	r3, #0
 800ae72:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800ae74:	2300      	movs	r3, #0
 800ae76:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d106      	bne.n	800ae8c <deserializePublish+0x28>
 800ae7e:	4b54      	ldr	r3, [pc, #336]	@ (800afd0 <deserializePublish+0x16c>)
 800ae80:	4a54      	ldr	r2, [pc, #336]	@ (800afd4 <deserializePublish+0x170>)
 800ae82:	f240 517e 	movw	r1, #1406	@ 0x57e
 800ae86:	4854      	ldr	r0, [pc, #336]	@ (800afd8 <deserializePublish+0x174>)
 800ae88:	f004 fb46 	bl	800f518 <__assert_func>
    assert( pPacketId != NULL );
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d106      	bne.n	800aea0 <deserializePublish+0x3c>
 800ae92:	4b52      	ldr	r3, [pc, #328]	@ (800afdc <deserializePublish+0x178>)
 800ae94:	4a4f      	ldr	r2, [pc, #316]	@ (800afd4 <deserializePublish+0x170>)
 800ae96:	f240 517f 	movw	r1, #1407	@ 0x57f
 800ae9a:	484f      	ldr	r0, [pc, #316]	@ (800afd8 <deserializePublish+0x174>)
 800ae9c:	f004 fb3c 	bl	800f518 <__assert_func>
    assert( pPublishInfo != NULL );
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d106      	bne.n	800aeb4 <deserializePublish+0x50>
 800aea6:	4b4e      	ldr	r3, [pc, #312]	@ (800afe0 <deserializePublish+0x17c>)
 800aea8:	4a4a      	ldr	r2, [pc, #296]	@ (800afd4 <deserializePublish+0x170>)
 800aeaa:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800aeae:	484a      	ldr	r0, [pc, #296]	@ (800afd8 <deserializePublish+0x174>)
 800aeb0:	f004 fb32 	bl	800f518 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d106      	bne.n	800aeca <deserializePublish+0x66>
 800aebc:	4b49      	ldr	r3, [pc, #292]	@ (800afe4 <deserializePublish+0x180>)
 800aebe:	4a45      	ldr	r2, [pc, #276]	@ (800afd4 <deserializePublish+0x170>)
 800aec0:	f240 5181 	movw	r1, #1409	@ 0x581
 800aec4:	4844      	ldr	r0, [pc, #272]	@ (800afd8 <deserializePublish+0x174>)
 800aec6:	f004 fb27 	bl	800f518 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	f003 030f 	and.w	r3, r3, #15
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	6879      	ldr	r1, [r7, #4]
 800aedc:	4618      	mov	r0, r3
 800aede:	f7ff fe47 	bl	800ab70 <processPublishFlags>
 800aee2:	4603      	mov	r3, r0
 800aee4:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800aee6:	7ffb      	ldrb	r3, [r7, #31]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d109      	bne.n	800af00 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6898      	ldr	r0, [r3, #8]
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	2203      	movs	r2, #3
 800aef6:	4619      	mov	r1, r3
 800aef8:	f7ff fe19 	bl	800ab2e <checkPublishRemainingLength>
 800aefc:	4603      	mov	r3, r0
 800aefe:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800af00:	7ffb      	ldrb	r3, [r7, #31]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d119      	bne.n	800af3a <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	781b      	ldrb	r3, [r3, #0]
 800af0a:	b21b      	sxth	r3, r3
 800af0c:	021b      	lsls	r3, r3, #8
 800af0e:	b21a      	sxth	r2, r3
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	3301      	adds	r3, #1
 800af14:	781b      	ldrb	r3, [r3, #0]
 800af16:	b21b      	sxth	r3, r3
 800af18:	4313      	orrs	r3, r2
 800af1a:	b21b      	sxth	r3, r3
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	6898      	ldr	r0, [r3, #8]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800af2e:	3302      	adds	r3, #2
 800af30:	461a      	mov	r2, r3
 800af32:	f7ff fdfc 	bl	800ab2e <checkPublishRemainingLength>
 800af36:	4603      	mov	r3, r0
 800af38:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800af3a:	7ffb      	ldrb	r3, [r7, #31]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d124      	bne.n	800af8a <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	1c9a      	adds	r2, r3, #2
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	8912      	ldrh	r2, [r2, #8]
 800af50:	4413      	add	r3, r2
 800af52:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d016      	beq.n	800af8a <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800af5c:	69bb      	ldr	r3, [r7, #24]
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	b21b      	sxth	r3, r3
 800af62:	021b      	lsls	r3, r3, #8
 800af64:	b21a      	sxth	r2, r3
 800af66:	69bb      	ldr	r3, [r7, #24]
 800af68:	3301      	adds	r3, #1
 800af6a:	781b      	ldrb	r3, [r3, #0]
 800af6c:	b21b      	sxth	r3, r3
 800af6e:	4313      	orrs	r3, r2
 800af70:	b21b      	sxth	r3, r3
 800af72:	b29a      	uxth	r2, r3
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800af78:	69bb      	ldr	r3, [r7, #24]
 800af7a:	3302      	adds	r3, #2
 800af7c:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	881b      	ldrh	r3, [r3, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d101      	bne.n	800af8a <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800af86:	2305      	movs	r3, #5
 800af88:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800af8a:	7ffb      	ldrb	r3, [r7, #31]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d119      	bne.n	800afc4 <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	8912      	ldrh	r2, [r2, #8]
 800af98:	1a9b      	subs	r3, r3, r2
 800af9a:	1e9a      	subs	r2, r3, #2
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d004      	beq.n	800afb2 <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	691b      	ldr	r3, [r3, #16]
 800afac:	1e9a      	subs	r2, r3, #2
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d001      	beq.n	800afbe <deserializePublish+0x15a>
 800afba:	69bb      	ldr	r3, [r7, #24]
 800afbc:	e000      	b.n	800afc0 <deserializePublish+0x15c>
 800afbe:	2300      	movs	r3, #0
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800afc4:	7ffb      	ldrb	r3, [r7, #31]
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3720      	adds	r7, #32
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	08011e30 	.word	0x08011e30
 800afd4:	080123e8 	.word	0x080123e8
 800afd8:	08011aec 	.word	0x08011aec
 800afdc:	08011e48 	.word	0x08011e48
 800afe0:	08011b20 	.word	0x08011b20
 800afe4:	08011e5c 	.word	0x08011e5c

0800afe8 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
 800aff0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800aff2:	2300      	movs	r3, #0
 800aff4:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d106      	bne.n	800b00a <deserializeSimpleAck+0x22>
 800affc:	4b19      	ldr	r3, [pc, #100]	@ (800b064 <deserializeSimpleAck+0x7c>)
 800affe:	4a1a      	ldr	r2, [pc, #104]	@ (800b068 <deserializeSimpleAck+0x80>)
 800b000:	f240 51db 	movw	r1, #1499	@ 0x5db
 800b004:	4819      	ldr	r0, [pc, #100]	@ (800b06c <deserializeSimpleAck+0x84>)
 800b006:	f004 fa87 	bl	800f518 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d106      	bne.n	800b01e <deserializeSimpleAck+0x36>
 800b010:	4b17      	ldr	r3, [pc, #92]	@ (800b070 <deserializeSimpleAck+0x88>)
 800b012:	4a15      	ldr	r2, [pc, #84]	@ (800b068 <deserializeSimpleAck+0x80>)
 800b014:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800b018:	4814      	ldr	r0, [pc, #80]	@ (800b06c <deserializeSimpleAck+0x84>)
 800b01a:	f004 fa7d 	bl	800f518 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	689b      	ldr	r3, [r3, #8]
 800b022:	2b02      	cmp	r3, #2
 800b024:	d002      	beq.n	800b02c <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800b026:	2305      	movs	r3, #5
 800b028:	73fb      	strb	r3, [r7, #15]
 800b02a:	e015      	b.n	800b058 <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	781b      	ldrb	r3, [r3, #0]
 800b032:	b21b      	sxth	r3, r3
 800b034:	021b      	lsls	r3, r3, #8
 800b036:	b21a      	sxth	r2, r3
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	3301      	adds	r3, #1
 800b03e:	781b      	ldrb	r3, [r3, #0]
 800b040:	b21b      	sxth	r3, r3
 800b042:	4313      	orrs	r3, r2
 800b044:	b21b      	sxth	r3, r3
 800b046:	b29a      	uxth	r2, r3
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	881b      	ldrh	r3, [r3, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d101      	bne.n	800b058 <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800b054:	2305      	movs	r3, #5
 800b056:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800b058:	7bfb      	ldrb	r3, [r7, #15]
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3710      	adds	r7, #16
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
 800b062:	bf00      	nop
 800b064:	08011e84 	.word	0x08011e84
 800b068:	080123fc 	.word	0x080123fc
 800b06c:	08011aec 	.word	0x08011aec
 800b070:	08011e14 	.word	0x08011e14

0800b074 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b07c:	2300      	movs	r3, #0
 800b07e:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d106      	bne.n	800b094 <deserializePingresp+0x20>
 800b086:	4b09      	ldr	r3, [pc, #36]	@ (800b0ac <deserializePingresp+0x38>)
 800b088:	4a09      	ldr	r2, [pc, #36]	@ (800b0b0 <deserializePingresp+0x3c>)
 800b08a:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800b08e:	4809      	ldr	r0, [pc, #36]	@ (800b0b4 <deserializePingresp+0x40>)
 800b090:	f004 fa42 	bl	800f518 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d001      	beq.n	800b0a0 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800b09c:	2305      	movs	r3, #5
 800b09e:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800b0a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3710      	adds	r7, #16
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	08011e94 	.word	0x08011e94
 800b0b0:	08012414 	.word	0x08012414
 800b0b4:	08011aec 	.word	0x08011aec

0800b0b8 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b086      	sub	sp, #24
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	60f8      	str	r0, [r7, #12]
 800b0c0:	60b9      	str	r1, [r7, #8]
 800b0c2:	607a      	str	r2, [r7, #4]
 800b0c4:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	2210      	movs	r2, #16
 800b0d2:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6938      	ldr	r0, [r7, #16]
 800b0de:	f7ff faed 	bl	800a6bc <encodeRemainingLength>
 800b0e2:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800b0e4:	2204      	movs	r2, #4
 800b0e6:	492f      	ldr	r1, [pc, #188]	@ (800b1a4 <MQTT_SerializeConnectFixedHeader+0xec>)
 800b0e8:	6938      	ldr	r0, [r7, #16]
 800b0ea:	f7ff fb1f 	bl	800a72c <encodeString>
 800b0ee:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	2204      	movs	r2, #4
 800b0f4:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	3301      	adds	r3, #1
 800b0fa:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d003      	beq.n	800b10c <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800b104:	7dfb      	ldrb	r3, [r7, #23]
 800b106:	f043 0302 	orr.w	r3, r3, #2
 800b10a:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	68db      	ldr	r3, [r3, #12]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d003      	beq.n	800b11c <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800b114:	7dfb      	ldrb	r3, [r7, #23]
 800b116:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b11a:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	695b      	ldr	r3, [r3, #20]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d003      	beq.n	800b12c <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800b124:	7dfb      	ldrb	r3, [r7, #23]
 800b126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b12a:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d01c      	beq.n	800b16c <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800b132:	7dfb      	ldrb	r3, [r7, #23]
 800b134:	f043 0304 	orr.w	r3, r3, #4
 800b138:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	2b01      	cmp	r3, #1
 800b140:	d104      	bne.n	800b14c <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800b142:	7dfb      	ldrb	r3, [r7, #23]
 800b144:	f043 0308 	orr.w	r3, r3, #8
 800b148:	75fb      	strb	r3, [r7, #23]
 800b14a:	e007      	b.n	800b15c <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	781b      	ldrb	r3, [r3, #0]
 800b150:	2b02      	cmp	r3, #2
 800b152:	d103      	bne.n	800b15c <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800b154:	7dfb      	ldrb	r3, [r7, #23]
 800b156:	f043 0310 	orr.w	r3, r3, #16
 800b15a:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	785b      	ldrb	r3, [r3, #1]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d003      	beq.n	800b16c <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800b164:	7dfb      	ldrb	r3, [r7, #23]
 800b166:	f043 0320 	orr.w	r3, r3, #32
 800b16a:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	7dfa      	ldrb	r2, [r7, #23]
 800b170:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	3301      	adds	r3, #1
 800b176:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	885b      	ldrh	r3, [r3, #2]
 800b17c:	0a1b      	lsrs	r3, r3, #8
 800b17e:	b29b      	uxth	r3, r3
 800b180:	b2da      	uxtb	r2, r3
 800b182:	693b      	ldr	r3, [r7, #16]
 800b184:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	885a      	ldrh	r2, [r3, #2]
 800b18a:	693b      	ldr	r3, [r7, #16]
 800b18c:	3301      	adds	r3, #1
 800b18e:	b2d2      	uxtb	r2, r2
 800b190:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	3302      	adds	r3, #2
 800b196:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800b198:	693b      	ldr	r3, [r7, #16]
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3718      	adds	r7, #24
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	08011ea8 	.word	0x08011ea8

0800b1a8 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b088      	sub	sp, #32
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	60f8      	str	r0, [r7, #12]
 800b1b0:	60b9      	str	r1, [r7, #8]
 800b1b2:	607a      	str	r2, [r7, #4]
 800b1b4:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800b1ba:	230a      	movs	r3, #10
 800b1bc:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d005      	beq.n	800b1d0 <MQTT_GetConnectPacketSize+0x28>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d002      	beq.n	800b1d0 <MQTT_GetConnectPacketSize+0x28>
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d102      	bne.n	800b1d6 <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	77fb      	strb	r3, [r7, #31]
 800b1d4:	e06f      	b.n	800b2b6 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	891b      	ldrh	r3, [r3, #8]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	bf0c      	ite	eq
 800b1de:	2301      	moveq	r3, #1
 800b1e0:	2300      	movne	r3, #0
 800b1e2:	b2da      	uxtb	r2, r3
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d004      	beq.n	800b1f6 <MQTT_GetConnectPacketSize+0x4e>
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d101      	bne.n	800b1fa <MQTT_GetConnectPacketSize+0x52>
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e000      	b.n	800b1fc <MQTT_GetConnectPacketSize+0x54>
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	f003 0301 	and.w	r3, r3, #1
 800b200:	b2db      	uxtb	r3, r3
 800b202:	4053      	eors	r3, r2
 800b204:	b2db      	uxtb	r3, r3
 800b206:	2b00      	cmp	r3, #0
 800b208:	d002      	beq.n	800b210 <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800b20a:	2301      	movs	r3, #1
 800b20c:	77fb      	strb	r3, [r7, #31]
 800b20e:	e052      	b.n	800b2b6 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	891b      	ldrh	r3, [r3, #8]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d109      	bne.n	800b22c <MQTT_GetConnectPacketSize+0x84>
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	781b      	ldrb	r3, [r3, #0]
 800b21c:	f083 0301 	eor.w	r3, r3, #1
 800b220:	b2db      	uxtb	r3, r3
 800b222:	2b00      	cmp	r3, #0
 800b224:	d002      	beq.n	800b22c <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800b226:	2301      	movs	r3, #1
 800b228:	77fb      	strb	r3, [r7, #31]
 800b22a:	e044      	b.n	800b2b6 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d007      	beq.n	800b242 <MQTT_GetConnectPacketSize+0x9a>
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	691b      	ldr	r3, [r3, #16]
 800b236:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b23a:	d302      	bcc.n	800b242 <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800b23c:	2301      	movs	r3, #1
 800b23e:	77fb      	strb	r3, [r7, #31]
 800b240:	e039      	b.n	800b2b6 <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	891b      	ldrh	r3, [r3, #8]
 800b246:	461a      	mov	r2, r3
 800b248:	69bb      	ldr	r3, [r7, #24]
 800b24a:	4413      	add	r3, r2
 800b24c:	3302      	adds	r3, #2
 800b24e:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d009      	beq.n	800b26a <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	891b      	ldrh	r3, [r3, #8]
 800b25a:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800b260:	441a      	add	r2, r3
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	4413      	add	r3, r2
 800b266:	3304      	adds	r3, #4
 800b268:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d006      	beq.n	800b280 <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	8a1b      	ldrh	r3, [r3, #16]
 800b276:	461a      	mov	r2, r3
 800b278:	69bb      	ldr	r3, [r7, #24]
 800b27a:	4413      	add	r3, r2
 800b27c:	3302      	adds	r3, #2
 800b27e:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	695b      	ldr	r3, [r3, #20]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d006      	beq.n	800b296 <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	8b1b      	ldrh	r3, [r3, #24]
 800b28c:	461a      	mov	r2, r3
 800b28e:	69bb      	ldr	r3, [r7, #24]
 800b290:	4413      	add	r3, r2
 800b292:	3302      	adds	r3, #2
 800b294:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800b296:	69bb      	ldr	r3, [r7, #24]
 800b298:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800b29a:	69b8      	ldr	r0, [r7, #24]
 800b29c:	f7ff f9ec 	bl	800a678 <remainingLengthEncodedSize>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	69ba      	ldr	r2, [r7, #24]
 800b2a6:	4413      	add	r3, r2
 800b2a8:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	697a      	ldr	r2, [r7, #20]
 800b2ae:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	69ba      	ldr	r2, [r7, #24]
 800b2b4:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800b2b6:	7ffb      	ldrb	r3, [r7, #31]
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3720      	adds	r7, #32
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b086      	sub	sp, #24
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	60f8      	str	r0, [r7, #12]
 800b2c8:	60b9      	str	r1, [r7, #8]
 800b2ca:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d005      	beq.n	800b2e2 <MQTT_GetPublishPacketSize+0x22>
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d002      	beq.n	800b2e2 <MQTT_GetPublishPacketSize+0x22>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d102      	bne.n	800b2e8 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	75fb      	strb	r3, [r7, #23]
 800b2e6:	e017      	b.n	800b318 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d003      	beq.n	800b2f8 <MQTT_GetPublishPacketSize+0x38>
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	891b      	ldrh	r3, [r3, #8]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d102      	bne.n	800b2fe <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	75fb      	strb	r3, [r7, #23]
 800b2fc:	e00c      	b.n	800b318 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	68b9      	ldr	r1, [r7, #8]
 800b302:	68f8      	ldr	r0, [r7, #12]
 800b304:	f7ff fa50 	bl	800a7a8 <calculatePublishPacketSize>
 800b308:	4603      	mov	r3, r0
 800b30a:	f083 0301 	eor.w	r3, r3, #1
 800b30e:	b2db      	uxtb	r3, r3
 800b310:	2b00      	cmp	r3, #0
 800b312:	d001      	beq.n	800b318 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800b314:	2301      	movs	r3, #1
 800b316:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b318:	7dfb      	ldrb	r3, [r7, #23]
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3718      	adds	r7, #24
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}

0800b322 <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800b322:	b480      	push	{r7}
 800b324:	b085      	sub	sp, #20
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
 800b32a:	460b      	mov	r3, r1
 800b32c:	70fb      	strb	r3, [r7, #3]
 800b32e:	4613      	mov	r3, r2
 800b330:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b332:	2300      	movs	r3, #0
 800b334:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d102      	bne.n	800b342 <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800b33c:	2301      	movs	r3, #1
 800b33e:	73fb      	strb	r3, [r7, #15]
 800b340:	e03b      	b.n	800b3ba <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d102      	bne.n	800b350 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800b34a:	2301      	movs	r3, #1
 800b34c:	73fb      	strb	r3, [r7, #15]
 800b34e:	e034      	b.n	800b3ba <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	685b      	ldr	r3, [r3, #4]
 800b354:	2b03      	cmp	r3, #3
 800b356:	d802      	bhi.n	800b35e <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800b358:	2302      	movs	r3, #2
 800b35a:	73fb      	strb	r3, [r7, #15]
 800b35c:	e02d      	b.n	800b3ba <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800b35e:	883b      	ldrh	r3, [r7, #0]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d102      	bne.n	800b36a <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800b364:	2301      	movs	r3, #1
 800b366:	73fb      	strb	r3, [r7, #15]
 800b368:	e027      	b.n	800b3ba <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800b36a:	78fb      	ldrb	r3, [r7, #3]
 800b36c:	2b70      	cmp	r3, #112	@ 0x70
 800b36e:	d009      	beq.n	800b384 <MQTT_SerializeAck+0x62>
 800b370:	2b70      	cmp	r3, #112	@ 0x70
 800b372:	dc1f      	bgt.n	800b3b4 <MQTT_SerializeAck+0x92>
 800b374:	2b62      	cmp	r3, #98	@ 0x62
 800b376:	d005      	beq.n	800b384 <MQTT_SerializeAck+0x62>
 800b378:	2b62      	cmp	r3, #98	@ 0x62
 800b37a:	dc1b      	bgt.n	800b3b4 <MQTT_SerializeAck+0x92>
 800b37c:	2b40      	cmp	r3, #64	@ 0x40
 800b37e:	d001      	beq.n	800b384 <MQTT_SerializeAck+0x62>
 800b380:	2b50      	cmp	r3, #80	@ 0x50
 800b382:	d117      	bne.n	800b3b4 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	78fa      	ldrb	r2, [r7, #3]
 800b38a:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	3301      	adds	r3, #1
 800b392:	2202      	movs	r2, #2
 800b394:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800b396:	883b      	ldrh	r3, [r7, #0]
 800b398:	0a1b      	lsrs	r3, r3, #8
 800b39a:	b29a      	uxth	r2, r3
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	3302      	adds	r3, #2
 800b3a2:	b2d2      	uxtb	r2, r2
 800b3a4:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	3303      	adds	r3, #3
 800b3ac:	883a      	ldrh	r2, [r7, #0]
 800b3ae:	b2d2      	uxtb	r2, r2
 800b3b0:	701a      	strb	r2, [r3, #0]
                break;
 800b3b2:	e002      	b.n	800b3ba <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	73fb      	strb	r3, [r7, #15]
                break;
 800b3b8:	bf00      	nop
        }
    }

    return status;
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3714      	adds	r7, #20
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr

0800b3c8 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b085      	sub	sp, #20
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d102      	bne.n	800b3e0 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800b3da:	2301      	movs	r3, #1
 800b3dc:	73fb      	strb	r3, [r7, #15]
 800b3de:	e002      	b.n	800b3e6 <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2202      	movs	r2, #2
 800b3e4:	601a      	str	r2, [r3, #0]
    }

    return status;
 800b3e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	3714      	adds	r7, #20
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d102      	bne.n	800b40c <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800b406:	2301      	movs	r3, #1
 800b408:	73fb      	strb	r3, [r7, #15]
 800b40a:	e005      	b.n	800b418 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d101      	bne.n	800b418 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800b414:	2301      	movs	r3, #1
 800b416:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800b418:	7bfb      	ldrb	r3, [r7, #15]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d105      	bne.n	800b42a <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	2b01      	cmp	r3, #1
 800b424:	d801      	bhi.n	800b42a <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800b426:	2302      	movs	r3, #2
 800b428:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800b42a:	7bfb      	ldrb	r3, [r7, #15]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d108      	bne.n	800b442 <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	22c0      	movs	r2, #192	@ 0xc0
 800b436:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	3301      	adds	r3, #1
 800b43e:	2200      	movs	r2, #0
 800b440:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800b442:	7bfb      	ldrb	r3, [r7, #15]
}
 800b444:	4618      	mov	r0, r3
 800b446:	3714      	adds	r7, #20
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr

0800b450 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b086      	sub	sp, #24
 800b454:	af00      	add	r7, sp, #0
 800b456:	60f8      	str	r0, [r7, #12]
 800b458:	60b9      	str	r1, [r7, #8]
 800b45a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b45c:	2300      	movs	r3, #0
 800b45e:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d005      	beq.n	800b472 <MQTT_DeserializePublish+0x22>
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d002      	beq.n	800b472 <MQTT_DeserializePublish+0x22>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d102      	bne.n	800b478 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800b472:	2301      	movs	r3, #1
 800b474:	75fb      	strb	r3, [r7, #23]
 800b476:	e016      	b.n	800b4a6 <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b480:	2b30      	cmp	r3, #48	@ 0x30
 800b482:	d002      	beq.n	800b48a <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800b484:	2301      	movs	r3, #1
 800b486:	75fb      	strb	r3, [r7, #23]
 800b488:	e00d      	b.n	800b4a6 <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d102      	bne.n	800b498 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800b492:	2301      	movs	r3, #1
 800b494:	75fb      	strb	r3, [r7, #23]
 800b496:	e006      	b.n	800b4a6 <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800b498:	687a      	ldr	r2, [r7, #4]
 800b49a:	68b9      	ldr	r1, [r7, #8]
 800b49c:	68f8      	ldr	r0, [r7, #12]
 800b49e:	f7ff fce1 	bl	800ae64 <deserializePublish>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800b4a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b086      	sub	sp, #24
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d102      	bne.n	800b4cc <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	75fb      	strb	r3, [r7, #23]
 800b4ca:	e05f      	b.n	800b58c <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d10a      	bne.n	800b4e8 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800b4d6:	2b20      	cmp	r3, #32
 800b4d8:	d006      	beq.n	800b4e8 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800b4de:	2bd0      	cmp	r3, #208	@ 0xd0
 800b4e0:	d002      	beq.n	800b4e8 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	75fb      	strb	r3, [r7, #23]
 800b4e6:	e051      	b.n	800b58c <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d106      	bne.n	800b4fc <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800b4f2:	2b20      	cmp	r3, #32
 800b4f4:	d102      	bne.n	800b4fc <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	75fb      	strb	r3, [r7, #23]
 800b4fa:	e047      	b.n	800b58c <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d106      	bne.n	800b512 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800b508:	2bd0      	cmp	r3, #208	@ 0xd0
 800b50a:	d002      	beq.n	800b512 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800b50c:	2301      	movs	r3, #1
 800b50e:	75fb      	strb	r3, [r7, #23]
 800b510:	e03c      	b.n	800b58c <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	781b      	ldrb	r3, [r3, #0]
 800b516:	2bd0      	cmp	r3, #208	@ 0xd0
 800b518:	d028      	beq.n	800b56c <MQTT_DeserializeAck+0xbc>
 800b51a:	2bd0      	cmp	r3, #208	@ 0xd0
 800b51c:	dc33      	bgt.n	800b586 <MQTT_DeserializeAck+0xd6>
 800b51e:	2bb0      	cmp	r3, #176	@ 0xb0
 800b520:	d02a      	beq.n	800b578 <MQTT_DeserializeAck+0xc8>
 800b522:	2bb0      	cmp	r3, #176	@ 0xb0
 800b524:	dc2f      	bgt.n	800b586 <MQTT_DeserializeAck+0xd6>
 800b526:	2b90      	cmp	r3, #144	@ 0x90
 800b528:	d019      	beq.n	800b55e <MQTT_DeserializeAck+0xae>
 800b52a:	2b90      	cmp	r3, #144	@ 0x90
 800b52c:	dc2b      	bgt.n	800b586 <MQTT_DeserializeAck+0xd6>
 800b52e:	2b70      	cmp	r3, #112	@ 0x70
 800b530:	d022      	beq.n	800b578 <MQTT_DeserializeAck+0xc8>
 800b532:	2b70      	cmp	r3, #112	@ 0x70
 800b534:	dc27      	bgt.n	800b586 <MQTT_DeserializeAck+0xd6>
 800b536:	2b62      	cmp	r3, #98	@ 0x62
 800b538:	d01e      	beq.n	800b578 <MQTT_DeserializeAck+0xc8>
 800b53a:	2b62      	cmp	r3, #98	@ 0x62
 800b53c:	dc23      	bgt.n	800b586 <MQTT_DeserializeAck+0xd6>
 800b53e:	2b50      	cmp	r3, #80	@ 0x50
 800b540:	d01a      	beq.n	800b578 <MQTT_DeserializeAck+0xc8>
 800b542:	2b50      	cmp	r3, #80	@ 0x50
 800b544:	dc1f      	bgt.n	800b586 <MQTT_DeserializeAck+0xd6>
 800b546:	2b20      	cmp	r3, #32
 800b548:	d002      	beq.n	800b550 <MQTT_DeserializeAck+0xa0>
 800b54a:	2b40      	cmp	r3, #64	@ 0x40
 800b54c:	d014      	beq.n	800b578 <MQTT_DeserializeAck+0xc8>
 800b54e:	e01a      	b.n	800b586 <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800b550:	6879      	ldr	r1, [r7, #4]
 800b552:	68f8      	ldr	r0, [r7, #12]
 800b554:	f7ff fb84 	bl	800ac60 <deserializeConnack>
 800b558:	4603      	mov	r3, r0
 800b55a:	75fb      	strb	r3, [r7, #23]
                break;
 800b55c:	e016      	b.n	800b58c <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800b55e:	68b9      	ldr	r1, [r7, #8]
 800b560:	68f8      	ldr	r0, [r7, #12]
 800b562:	f7ff fc29 	bl	800adb8 <deserializeSuback>
 800b566:	4603      	mov	r3, r0
 800b568:	75fb      	strb	r3, [r7, #23]
                break;
 800b56a:	e00f      	b.n	800b58c <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800b56c:	68f8      	ldr	r0, [r7, #12]
 800b56e:	f7ff fd81 	bl	800b074 <deserializePingresp>
 800b572:	4603      	mov	r3, r0
 800b574:	75fb      	strb	r3, [r7, #23]
                break;
 800b576:	e009      	b.n	800b58c <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800b578:	68b9      	ldr	r1, [r7, #8]
 800b57a:	68f8      	ldr	r0, [r7, #12]
 800b57c:	f7ff fd34 	bl	800afe8 <deserializeSimpleAck>
 800b580:	4603      	mov	r3, r0
 800b582:	75fb      	strb	r3, [r7, #23]
                break;
 800b584:	e002      	b.n	800b58c <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800b586:	2305      	movs	r3, #5
 800b588:	75fb      	strb	r3, [r7, #23]
                break;
 800b58a:	bf00      	nop
        }
    }

    return status;
 800b58c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b58e:	4618      	mov	r0, r3
 800b590:	3718      	adds	r7, #24
 800b592:	46bd      	mov	sp, r7
 800b594:	bd80      	pop	{r7, pc}

0800b596 <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800b596:	b580      	push	{r7, lr}
 800b598:	b086      	sub	sp, #24
 800b59a:	af00      	add	r7, sp, #0
 800b59c:	60f8      	str	r0, [r7, #12]
 800b59e:	60b9      	str	r1, [r7, #8]
 800b5a0:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d102      	bne.n	800b5b6 <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	75fb      	strb	r3, [r7, #23]
 800b5b4:	e005      	b.n	800b5c2 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800b5b6:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	68b8      	ldr	r0, [r7, #8]
 800b5be:	4798      	blx	r3
 800b5c0:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d119      	bne.n	800b5fc <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	781b      	ldrb	r3, [r3, #0]
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7ff fa6f 	bl	800aab0 <incomingPacketValid>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d00e      	beq.n	800b5f6 <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800b5d8:	68b9      	ldr	r1, [r7, #8]
 800b5da:	68f8      	ldr	r0, [r7, #12]
 800b5dc:	f7ff f9b5 	bl	800a94a <getRemainingLength>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5ee:	d113      	bne.n	800b618 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800b5f0:	2305      	movs	r3, #5
 800b5f2:	75fb      	strb	r3, [r7, #23]
 800b5f4:	e010      	b.n	800b618 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b5f6:	2305      	movs	r3, #5
 800b5f8:	75fb      	strb	r3, [r7, #23]
 800b5fa:	e00d      	b.n	800b618 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800b5fc:	7dfb      	ldrb	r3, [r7, #23]
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d005      	beq.n	800b60e <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d102      	bne.n	800b60e <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800b608:	2307      	movs	r3, #7
 800b60a:	75fb      	strb	r3, [r7, #23]
 800b60c:	e004      	b.n	800b618 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800b60e:	7dfb      	ldrb	r3, [r7, #23]
 800b610:	2b01      	cmp	r3, #1
 800b612:	d001      	beq.n	800b618 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800b614:	2304      	movs	r3, #4
 800b616:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800b618:	7dfb      	ldrb	r3, [r7, #23]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3718      	adds	r7, #24
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800b622:	b480      	push	{r7}
 800b624:	b085      	sub	sp, #20
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
 800b62a:	460b      	mov	r3, r1
 800b62c:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800b62e:	2300      	movs	r3, #0
 800b630:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d102      	bne.n	800b63e <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800b638:	2301      	movs	r3, #1
 800b63a:	73fb      	strb	r3, [r7, #15]
 800b63c:	e01a      	b.n	800b674 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b646:	2b30      	cmp	r3, #48	@ 0x30
 800b648:	d002      	beq.n	800b650 <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800b64a:	2301      	movs	r3, #1
 800b64c:	73fb      	strb	r3, [r7, #15]
 800b64e:	e011      	b.n	800b674 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800b650:	78fb      	ldrb	r3, [r7, #3]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d007      	beq.n	800b666 <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	f043 0308 	orr.w	r3, r3, #8
 800b65e:	b2da      	uxtb	r2, r3
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	701a      	strb	r2, [r3, #0]
 800b664:	e006      	b.n	800b674 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	f023 0308 	bic.w	r3, r3, #8
 800b66e:	b2da      	uxtb	r2, r3
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800b674:	7bfb      	ldrb	r3, [r7, #15]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3714      	adds	r7, #20
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr

0800b682 <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800b682:	b580      	push	{r7, lr}
 800b684:	b086      	sub	sp, #24
 800b686:	af00      	add	r7, sp, #0
 800b688:	60f8      	str	r0, [r7, #12]
 800b68a:	60b9      	str	r1, [r7, #8]
 800b68c:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b68e:	2300      	movs	r3, #0
 800b690:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d102      	bne.n	800b69e <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800b698:	2301      	movs	r3, #1
 800b69a:	75fb      	strb	r3, [r7, #23]
 800b69c:	e016      	b.n	800b6cc <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800b69e:	68bb      	ldr	r3, [r7, #8]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d102      	bne.n	800b6aa <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	75fb      	strb	r3, [r7, #23]
 800b6a8:	e010      	b.n	800b6cc <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d102      	bne.n	800b6b6 <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	75fb      	strb	r3, [r7, #23]
 800b6b4:	e00a      	b.n	800b6cc <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d102      	bne.n	800b6c4 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800b6be:	2307      	movs	r3, #7
 800b6c0:	75fb      	strb	r3, [r7, #23]
 800b6c2:	e003      	b.n	800b6cc <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	781a      	ldrb	r2, [r3, #0]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800b6cc:	7dfb      	ldrb	r3, [r7, #23]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d111      	bne.n	800b6f6 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	781b      	ldrb	r3, [r3, #0]
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7ff f9ea 	bl	800aab0 <incomingPacketValid>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d007      	beq.n	800b6f2 <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800b6e2:	687a      	ldr	r2, [r7, #4]
 800b6e4:	68b9      	ldr	r1, [r7, #8]
 800b6e6:	68f8      	ldr	r0, [r7, #12]
 800b6e8:	f7ff f983 	bl	800a9f2 <processRemainingLength>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	75fb      	strb	r3, [r7, #23]
 800b6f0:	e001      	b.n	800b6f6 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b6f2:	2305      	movs	r3, #5
 800b6f4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b6f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3718      	adds	r7, #24
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}

0800b700 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800b700:	b490      	push	{r4, r7}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	4604      	mov	r4, r0
 800b708:	4608      	mov	r0, r1
 800b70a:	4611      	mov	r1, r2
 800b70c:	461a      	mov	r2, r3
 800b70e:	4623      	mov	r3, r4
 800b710:	71fb      	strb	r3, [r7, #7]
 800b712:	4603      	mov	r3, r0
 800b714:	71bb      	strb	r3, [r7, #6]
 800b716:	460b      	mov	r3, r1
 800b718:	717b      	strb	r3, [r7, #5]
 800b71a:	4613      	mov	r3, r2
 800b71c:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800b71e:	2300      	movs	r3, #0
 800b720:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800b722:	79fb      	ldrb	r3, [r7, #7]
 800b724:	2b07      	cmp	r3, #7
 800b726:	d848      	bhi.n	800b7ba <validateTransitionPublish+0xba>
 800b728:	a201      	add	r2, pc, #4	@ (adr r2, 800b730 <validateTransitionPublish+0x30>)
 800b72a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b72e:	bf00      	nop
 800b730:	0800b751 	.word	0x0800b751
 800b734:	0800b775 	.word	0x0800b775
 800b738:	0800b7bb 	.word	0x0800b7bb
 800b73c:	0800b7bb 	.word	0x0800b7bb
 800b740:	0800b7bb 	.word	0x0800b7bb
 800b744:	0800b7bb 	.word	0x0800b7bb
 800b748:	0800b79f 	.word	0x0800b79f
 800b74c:	0800b7ad 	.word	0x0800b7ad
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800b750:	797b      	ldrb	r3, [r7, #5]
 800b752:	2b01      	cmp	r3, #1
 800b754:	d133      	bne.n	800b7be <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800b756:	79bb      	ldrb	r3, [r7, #6]
 800b758:	2b02      	cmp	r3, #2
 800b75a:	d002      	beq.n	800b762 <validateTransitionPublish+0x62>
 800b75c:	79bb      	ldrb	r3, [r7, #6]
 800b75e:	2b03      	cmp	r3, #3
 800b760:	d101      	bne.n	800b766 <validateTransitionPublish+0x66>
 800b762:	2301      	movs	r3, #1
 800b764:	e000      	b.n	800b768 <validateTransitionPublish+0x68>
 800b766:	2300      	movs	r3, #0
 800b768:	73fb      	strb	r3, [r7, #15]
 800b76a:	7bfb      	ldrb	r3, [r7, #15]
 800b76c:	f003 0301 	and.w	r3, r3, #1
 800b770:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800b772:	e024      	b.n	800b7be <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800b774:	793b      	ldrb	r3, [r7, #4]
 800b776:	2b01      	cmp	r3, #1
 800b778:	d002      	beq.n	800b780 <validateTransitionPublish+0x80>
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	d007      	beq.n	800b78e <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800b77e:	e00d      	b.n	800b79c <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800b780:	79bb      	ldrb	r3, [r7, #6]
 800b782:	2b06      	cmp	r3, #6
 800b784:	bf0c      	ite	eq
 800b786:	2301      	moveq	r3, #1
 800b788:	2300      	movne	r3, #0
 800b78a:	73fb      	strb	r3, [r7, #15]
                    break;
 800b78c:	e006      	b.n	800b79c <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800b78e:	79bb      	ldrb	r3, [r7, #6]
 800b790:	2b07      	cmp	r3, #7
 800b792:	bf0c      	ite	eq
 800b794:	2301      	moveq	r3, #1
 800b796:	2300      	movne	r3, #0
 800b798:	73fb      	strb	r3, [r7, #15]
                    break;
 800b79a:	bf00      	nop
            }

            break;
 800b79c:	e010      	b.n	800b7c0 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800b79e:	79bb      	ldrb	r3, [r7, #6]
 800b7a0:	2b06      	cmp	r3, #6
 800b7a2:	bf0c      	ite	eq
 800b7a4:	2301      	moveq	r3, #1
 800b7a6:	2300      	movne	r3, #0
 800b7a8:	73fb      	strb	r3, [r7, #15]

            break;
 800b7aa:	e009      	b.n	800b7c0 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800b7ac:	79bb      	ldrb	r3, [r7, #6]
 800b7ae:	2b07      	cmp	r3, #7
 800b7b0:	bf0c      	ite	eq
 800b7b2:	2301      	moveq	r3, #1
 800b7b4:	2300      	movne	r3, #0
 800b7b6:	73fb      	strb	r3, [r7, #15]

            break;
 800b7b8:	e002      	b.n	800b7c0 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800b7ba:	bf00      	nop
 800b7bc:	e000      	b.n	800b7c0 <validateTransitionPublish+0xc0>
            break;
 800b7be:	bf00      	nop
    }

    return isValid;
 800b7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3710      	adds	r7, #16
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bc90      	pop	{r4, r7}
 800b7ca:	4770      	bx	lr

0800b7cc <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b085      	sub	sp, #20
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	460a      	mov	r2, r1
 800b7d6:	71fb      	strb	r3, [r7, #7]
 800b7d8:	4613      	mov	r3, r2
 800b7da:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800b7e0:	79fb      	ldrb	r3, [r7, #7]
 800b7e2:	3b02      	subs	r3, #2
 800b7e4:	2b07      	cmp	r3, #7
 800b7e6:	d85c      	bhi.n	800b8a2 <validateTransitionAck+0xd6>
 800b7e8:	a201      	add	r2, pc, #4	@ (adr r2, 800b7f0 <validateTransitionAck+0x24>)
 800b7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ee:	bf00      	nop
 800b7f0:	0800b811 	.word	0x0800b811
 800b7f4:	0800b81f 	.word	0x0800b81f
 800b7f8:	0800b877 	.word	0x0800b877
 800b7fc:	0800b84b 	.word	0x0800b84b
 800b800:	0800b811 	.word	0x0800b811
 800b804:	0800b869 	.word	0x0800b869
 800b808:	0800b82d 	.word	0x0800b82d
 800b80c:	0800b885 	.word	0x0800b885
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800b810:	79bb      	ldrb	r3, [r7, #6]
 800b812:	2b0a      	cmp	r3, #10
 800b814:	bf0c      	ite	eq
 800b816:	2301      	moveq	r3, #1
 800b818:	2300      	movne	r3, #0
 800b81a:	73fb      	strb	r3, [r7, #15]
            break;
 800b81c:	e042      	b.n	800b8a4 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800b81e:	79bb      	ldrb	r3, [r7, #6]
 800b820:	2b08      	cmp	r3, #8
 800b822:	bf0c      	ite	eq
 800b824:	2301      	moveq	r3, #1
 800b826:	2300      	movne	r3, #0
 800b828:	73fb      	strb	r3, [r7, #15]
            break;
 800b82a:	e03b      	b.n	800b8a4 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800b82c:	79bb      	ldrb	r3, [r7, #6]
 800b82e:	2b05      	cmp	r3, #5
 800b830:	d002      	beq.n	800b838 <validateTransitionAck+0x6c>
 800b832:	79bb      	ldrb	r3, [r7, #6]
 800b834:	2b08      	cmp	r3, #8
 800b836:	d101      	bne.n	800b83c <validateTransitionAck+0x70>
 800b838:	2301      	movs	r3, #1
 800b83a:	e000      	b.n	800b83e <validateTransitionAck+0x72>
 800b83c:	2300      	movs	r3, #0
 800b83e:	73fb      	strb	r3, [r7, #15]
 800b840:	7bfb      	ldrb	r3, [r7, #15]
 800b842:	f003 0301 	and.w	r3, r3, #1
 800b846:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800b848:	e02c      	b.n	800b8a4 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800b84a:	79bb      	ldrb	r3, [r7, #6]
 800b84c:	2b0a      	cmp	r3, #10
 800b84e:	d002      	beq.n	800b856 <validateTransitionAck+0x8a>
 800b850:	79bb      	ldrb	r3, [r7, #6]
 800b852:	2b05      	cmp	r3, #5
 800b854:	d101      	bne.n	800b85a <validateTransitionAck+0x8e>
 800b856:	2301      	movs	r3, #1
 800b858:	e000      	b.n	800b85c <validateTransitionAck+0x90>
 800b85a:	2300      	movs	r3, #0
 800b85c:	73fb      	strb	r3, [r7, #15]
 800b85e:	7bfb      	ldrb	r3, [r7, #15]
 800b860:	f003 0301 	and.w	r3, r3, #1
 800b864:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800b866:	e01d      	b.n	800b8a4 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800b868:	79bb      	ldrb	r3, [r7, #6]
 800b86a:	2b04      	cmp	r3, #4
 800b86c:	bf0c      	ite	eq
 800b86e:	2301      	moveq	r3, #1
 800b870:	2300      	movne	r3, #0
 800b872:	73fb      	strb	r3, [r7, #15]
            break;
 800b874:	e016      	b.n	800b8a4 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800b876:	79bb      	ldrb	r3, [r7, #6]
 800b878:	2b09      	cmp	r3, #9
 800b87a:	bf0c      	ite	eq
 800b87c:	2301      	moveq	r3, #1
 800b87e:	2300      	movne	r3, #0
 800b880:	73fb      	strb	r3, [r7, #15]
            break;
 800b882:	e00f      	b.n	800b8a4 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800b884:	79bb      	ldrb	r3, [r7, #6]
 800b886:	2b0a      	cmp	r3, #10
 800b888:	d002      	beq.n	800b890 <validateTransitionAck+0xc4>
 800b88a:	79bb      	ldrb	r3, [r7, #6]
 800b88c:	2b09      	cmp	r3, #9
 800b88e:	d101      	bne.n	800b894 <validateTransitionAck+0xc8>
 800b890:	2301      	movs	r3, #1
 800b892:	e000      	b.n	800b896 <validateTransitionAck+0xca>
 800b894:	2300      	movs	r3, #0
 800b896:	73fb      	strb	r3, [r7, #15]
 800b898:	7bfb      	ldrb	r3, [r7, #15]
 800b89a:	f003 0301 	and.w	r3, r3, #1
 800b89e:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800b8a0:	e000      	b.n	800b8a4 <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800b8a2:	bf00      	nop
    }

    return isValid;
 800b8a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3714      	adds	r7, #20
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr
 800b8b2:	bf00      	nop

0800b8b4 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b085      	sub	sp, #20
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	460a      	mov	r2, r1
 800b8be:	71fb      	strb	r3, [r7, #7]
 800b8c0:	4613      	mov	r3, r2
 800b8c2:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800b8c8:	79fb      	ldrb	r3, [r7, #7]
 800b8ca:	2b03      	cmp	r3, #3
 800b8cc:	d009      	beq.n	800b8e2 <isPublishOutgoing+0x2e>
 800b8ce:	2b03      	cmp	r3, #3
 800b8d0:	dc15      	bgt.n	800b8fe <isPublishOutgoing+0x4a>
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	dc02      	bgt.n	800b8dc <isPublishOutgoing+0x28>
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	da03      	bge.n	800b8e2 <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800b8da:	e010      	b.n	800b8fe <isPublishOutgoing+0x4a>
    switch( packetType )
 800b8dc:	2b02      	cmp	r3, #2
 800b8de:	d007      	beq.n	800b8f0 <isPublishOutgoing+0x3c>
            break;
 800b8e0:	e00d      	b.n	800b8fe <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800b8e2:	79bb      	ldrb	r3, [r7, #6]
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	bf0c      	ite	eq
 800b8e8:	2301      	moveq	r3, #1
 800b8ea:	2300      	movne	r3, #0
 800b8ec:	73fb      	strb	r3, [r7, #15]
            break;
 800b8ee:	e007      	b.n	800b900 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800b8f0:	79bb      	ldrb	r3, [r7, #6]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	bf0c      	ite	eq
 800b8f6:	2301      	moveq	r3, #1
 800b8f8:	2300      	movne	r3, #0
 800b8fa:	73fb      	strb	r3, [r7, #15]
            break;
 800b8fc:	e000      	b.n	800b900 <isPublishOutgoing+0x4c>
            break;
 800b8fe:	bf00      	nop
    }

    return isOutgoing;
 800b900:	7bfb      	ldrb	r3, [r7, #15]
}
 800b902:	4618      	mov	r0, r3
 800b904:	3714      	adds	r7, #20
 800b906:	46bd      	mov	sp, r7
 800b908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90c:	4770      	bx	lr
	...

0800b910 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b086      	sub	sp, #24
 800b914:	af00      	add	r7, sp, #0
 800b916:	60f8      	str	r0, [r7, #12]
 800b918:	60b9      	str	r1, [r7, #8]
 800b91a:	603b      	str	r3, [r7, #0]
 800b91c:	4613      	mov	r3, r2
 800b91e:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800b920:	2300      	movs	r3, #0
 800b922:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800b924:	88fb      	ldrh	r3, [r7, #6]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d106      	bne.n	800b938 <findInRecord+0x28>
 800b92a:	4b1b      	ldr	r3, [pc, #108]	@ (800b998 <findInRecord+0x88>)
 800b92c:	4a1b      	ldr	r2, [pc, #108]	@ (800b99c <findInRecord+0x8c>)
 800b92e:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800b932:	481b      	ldr	r0, [pc, #108]	@ (800b9a0 <findInRecord+0x90>)
 800b934:	f003 fdf0 	bl	800f518 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800b938:	6a3b      	ldr	r3, [r7, #32]
 800b93a:	2200      	movs	r2, #0
 800b93c:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800b93e:	2300      	movs	r3, #0
 800b940:	617b      	str	r3, [r7, #20]
 800b942:	e019      	b.n	800b978 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	009b      	lsls	r3, r3, #2
 800b948:	68fa      	ldr	r2, [r7, #12]
 800b94a:	4413      	add	r3, r2
 800b94c:	881b      	ldrh	r3, [r3, #0]
 800b94e:	88fa      	ldrh	r2, [r7, #6]
 800b950:	429a      	cmp	r2, r3
 800b952:	d10e      	bne.n	800b972 <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	009b      	lsls	r3, r3, #2
 800b958:	68fa      	ldr	r2, [r7, #12]
 800b95a:	4413      	add	r3, r2
 800b95c:	789a      	ldrb	r2, [r3, #2]
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	009b      	lsls	r3, r3, #2
 800b966:	68fa      	ldr	r2, [r7, #12]
 800b968:	4413      	add	r3, r2
 800b96a:	78da      	ldrb	r2, [r3, #3]
 800b96c:	6a3b      	ldr	r3, [r7, #32]
 800b96e:	701a      	strb	r2, [r3, #0]
            break;
 800b970:	e006      	b.n	800b980 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	3301      	adds	r3, #1
 800b976:	617b      	str	r3, [r7, #20]
 800b978:	697a      	ldr	r2, [r7, #20]
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d3e1      	bcc.n	800b944 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800b980:	697a      	ldr	r2, [r7, #20]
 800b982:	68bb      	ldr	r3, [r7, #8]
 800b984:	429a      	cmp	r2, r3
 800b986:	d102      	bne.n	800b98e <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800b988:	2300      	movs	r3, #0
 800b98a:	43db      	mvns	r3, r3
 800b98c:	617b      	str	r3, [r7, #20]
    }

    return index;
 800b98e:	697b      	ldr	r3, [r7, #20]
}
 800b990:	4618      	mov	r0, r3
 800b992:	3718      	adds	r7, #24
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}
 800b998:	08011ec8 	.word	0x08011ec8
 800b99c:	08012428 	.word	0x08012428
 800b9a0:	08011eec 	.word	0x08011eec

0800b9a4 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b084      	sub	sp, #16
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
 800b9ac:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	43db      	mvns	r3, r3
 800b9b6:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d150      	bne.n	800ba60 <compactRecords+0xbc>
 800b9be:	4b2d      	ldr	r3, [pc, #180]	@ (800ba74 <compactRecords+0xd0>)
 800b9c0:	4a2d      	ldr	r2, [pc, #180]	@ (800ba78 <compactRecords+0xd4>)
 800b9c2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b9c6:	482d      	ldr	r0, [pc, #180]	@ (800ba7c <compactRecords+0xd8>)
 800b9c8:	f003 fda6 	bl	800f518 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	009b      	lsls	r3, r3, #2
 800b9d0:	687a      	ldr	r2, [r7, #4]
 800b9d2:	4413      	add	r3, r2
 800b9d4:	881b      	ldrh	r3, [r3, #0]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d107      	bne.n	800b9ea <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800b9da:	2300      	movs	r3, #0
 800b9dc:	43db      	mvns	r3, r3
 800b9de:	68ba      	ldr	r2, [r7, #8]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d13a      	bne.n	800ba5a <compactRecords+0xb6>
            {
                emptyIndex = index;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	60bb      	str	r3, [r7, #8]
 800b9e8:	e037      	b.n	800ba5a <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	43db      	mvns	r3, r3
 800b9ee:	68ba      	ldr	r2, [r7, #8]
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d032      	beq.n	800ba5a <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	009b      	lsls	r3, r3, #2
 800b9f8:	687a      	ldr	r2, [r7, #4]
 800b9fa:	441a      	add	r2, r3
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	6879      	ldr	r1, [r7, #4]
 800ba02:	440b      	add	r3, r1
 800ba04:	8812      	ldrh	r2, [r2, #0]
 800ba06:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	687a      	ldr	r2, [r7, #4]
 800ba0e:	441a      	add	r2, r3
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	009b      	lsls	r3, r3, #2
 800ba14:	6879      	ldr	r1, [r7, #4]
 800ba16:	440b      	add	r3, r1
 800ba18:	7892      	ldrb	r2, [r2, #2]
 800ba1a:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	009b      	lsls	r3, r3, #2
 800ba20:	687a      	ldr	r2, [r7, #4]
 800ba22:	441a      	add	r2, r3
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	009b      	lsls	r3, r3, #2
 800ba28:	6879      	ldr	r1, [r7, #4]
 800ba2a:	440b      	add	r3, r1
 800ba2c:	78d2      	ldrb	r2, [r2, #3]
 800ba2e:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	009b      	lsls	r3, r3, #2
 800ba34:	687a      	ldr	r2, [r7, #4]
 800ba36:	4413      	add	r3, r2
 800ba38:	2200      	movs	r2, #0
 800ba3a:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	687a      	ldr	r2, [r7, #4]
 800ba42:	4413      	add	r3, r2
 800ba44:	2200      	movs	r2, #0
 800ba46:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	687a      	ldr	r2, [r7, #4]
 800ba4e:	4413      	add	r3, r2
 800ba50:	2200      	movs	r2, #0
 800ba52:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800ba54:	68bb      	ldr	r3, [r7, #8]
 800ba56:	3301      	adds	r3, #1
 800ba58:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	60fb      	str	r3, [r7, #12]
 800ba60:	68fa      	ldr	r2, [r7, #12]
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d3b1      	bcc.n	800b9cc <compactRecords+0x28>
            }
        }
    }
}
 800ba68:	bf00      	nop
 800ba6a:	bf00      	nop
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	08011f1c 	.word	0x08011f1c
 800ba78:	08012438 	.word	0x08012438
 800ba7c:	08011eec 	.word	0x08011eec

0800ba80 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b088      	sub	sp, #32
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	60f8      	str	r0, [r7, #12]
 800ba88:	60b9      	str	r1, [r7, #8]
 800ba8a:	4611      	mov	r1, r2
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	460b      	mov	r3, r1
 800ba90:	80fb      	strh	r3, [r7, #6]
 800ba92:	4613      	mov	r3, r2
 800ba94:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800ba96:	2302      	movs	r3, #2
 800ba98:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800baa2:	2300      	movs	r3, #0
 800baa4:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800baa6:	88fb      	ldrh	r3, [r7, #6]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d106      	bne.n	800baba <addRecord+0x3a>
 800baac:	4b32      	ldr	r3, [pc, #200]	@ (800bb78 <addRecord+0xf8>)
 800baae:	4a33      	ldr	r2, [pc, #204]	@ (800bb7c <addRecord+0xfc>)
 800bab0:	f240 210d 	movw	r1, #525	@ 0x20d
 800bab4:	4832      	ldr	r0, [pc, #200]	@ (800bb80 <addRecord+0x100>)
 800bab6:	f003 fd2f 	bl	800f518 <__assert_func>
    assert( qos != MQTTQoS0 );
 800baba:	797b      	ldrb	r3, [r7, #5]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d106      	bne.n	800bace <addRecord+0x4e>
 800bac0:	4b30      	ldr	r3, [pc, #192]	@ (800bb84 <addRecord+0x104>)
 800bac2:	4a2e      	ldr	r2, [pc, #184]	@ (800bb7c <addRecord+0xfc>)
 800bac4:	f240 210e 	movw	r1, #526	@ 0x20e
 800bac8:	482d      	ldr	r0, [pc, #180]	@ (800bb80 <addRecord+0x100>)
 800baca:	f003 fd25 	bl	800f518 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bad4:	3b01      	subs	r3, #1
 800bad6:	009b      	lsls	r3, r3, #2
 800bad8:	68fa      	ldr	r2, [r7, #12]
 800bada:	4413      	add	r3, r2
 800badc:	881b      	ldrh	r3, [r3, #0]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d003      	beq.n	800baea <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800bae2:	68b9      	ldr	r1, [r7, #8]
 800bae4:	68f8      	ldr	r0, [r7, #12]
 800bae6:	f7ff ff5d 	bl	800b9a4 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	3b01      	subs	r3, #1
 800baee:	61bb      	str	r3, [r7, #24]
 800baf0:	e021      	b.n	800bb36 <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	009b      	lsls	r3, r3, #2
 800baf6:	68fa      	ldr	r2, [r7, #12]
 800baf8:	4413      	add	r3, r2
 800bafa:	881b      	ldrh	r3, [r3, #0]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d108      	bne.n	800bb12 <addRecord+0x92>
        {
            if( validEntryFound == false )
 800bb00:	7cfb      	ldrb	r3, [r7, #19]
 800bb02:	f083 0301 	eor.w	r3, r3, #1
 800bb06:	b2db      	uxtb	r3, r3
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d011      	beq.n	800bb30 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800bb0c:	69bb      	ldr	r3, [r7, #24]
 800bb0e:	617b      	str	r3, [r7, #20]
 800bb10:	e00e      	b.n	800bb30 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800bb12:	2301      	movs	r3, #1
 800bb14:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800bb16:	69bb      	ldr	r3, [r7, #24]
 800bb18:	009b      	lsls	r3, r3, #2
 800bb1a:	68fa      	ldr	r2, [r7, #12]
 800bb1c:	4413      	add	r3, r2
 800bb1e:	881b      	ldrh	r3, [r3, #0]
 800bb20:	88fa      	ldrh	r2, [r7, #6]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d104      	bne.n	800bb30 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800bb26:	2309      	movs	r3, #9
 800bb28:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	617b      	str	r3, [r7, #20]
                break;
 800bb2e:	e005      	b.n	800bb3c <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800bb30:	69bb      	ldr	r3, [r7, #24]
 800bb32:	3b01      	subs	r3, #1
 800bb34:	61bb      	str	r3, [r7, #24]
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	dada      	bge.n	800baf2 <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800bb3c:	697a      	ldr	r2, [r7, #20]
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	429a      	cmp	r2, r3
 800bb42:	d214      	bcs.n	800bb6e <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	68fa      	ldr	r2, [r7, #12]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	88fa      	ldrh	r2, [r7, #6]
 800bb4e:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	009b      	lsls	r3, r3, #2
 800bb54:	68fa      	ldr	r2, [r7, #12]
 800bb56:	4413      	add	r3, r2
 800bb58:	797a      	ldrb	r2, [r7, #5]
 800bb5a:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800bb5c:	697b      	ldr	r3, [r7, #20]
 800bb5e:	009b      	lsls	r3, r3, #2
 800bb60:	68fa      	ldr	r2, [r7, #12]
 800bb62:	4413      	add	r3, r2
 800bb64:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800bb68:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800bb6e:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3720      	adds	r7, #32
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}
 800bb78:	08011ec8 	.word	0x08011ec8
 800bb7c:	08012448 	.word	0x08012448
 800bb80:	08011eec 	.word	0x08011eec
 800bb84:	08011f2c 	.word	0x08011f2c

0800bb88 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b084      	sub	sp, #16
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	60b9      	str	r1, [r7, #8]
 800bb92:	4611      	mov	r1, r2
 800bb94:	461a      	mov	r2, r3
 800bb96:	460b      	mov	r3, r1
 800bb98:	71fb      	strb	r3, [r7, #7]
 800bb9a:	4613      	mov	r3, r2
 800bb9c:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d106      	bne.n	800bbb2 <updateRecord+0x2a>
 800bba4:	4b13      	ldr	r3, [pc, #76]	@ (800bbf4 <updateRecord+0x6c>)
 800bba6:	4a14      	ldr	r2, [pc, #80]	@ (800bbf8 <updateRecord+0x70>)
 800bba8:	f240 214a 	movw	r1, #586	@ 0x24a
 800bbac:	4813      	ldr	r0, [pc, #76]	@ (800bbfc <updateRecord+0x74>)
 800bbae:	f003 fcb3 	bl	800f518 <__assert_func>

    if( shouldDelete == true )
 800bbb2:	79bb      	ldrb	r3, [r7, #6]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d012      	beq.n	800bbde <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	009b      	lsls	r3, r3, #2
 800bbbc:	68fa      	ldr	r2, [r7, #12]
 800bbbe:	4413      	add	r3, r2
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	68fa      	ldr	r2, [r7, #12]
 800bbca:	4413      	add	r3, r2
 800bbcc:	2200      	movs	r2, #0
 800bbce:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800bbd0:	68bb      	ldr	r3, [r7, #8]
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	68fa      	ldr	r2, [r7, #12]
 800bbd6:	4413      	add	r3, r2
 800bbd8:	2200      	movs	r2, #0
 800bbda:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800bbdc:	e005      	b.n	800bbea <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	009b      	lsls	r3, r3, #2
 800bbe2:	68fa      	ldr	r2, [r7, #12]
 800bbe4:	4413      	add	r3, r2
 800bbe6:	79fa      	ldrb	r2, [r7, #7]
 800bbe8:	70da      	strb	r2, [r3, #3]
}
 800bbea:	bf00      	nop
 800bbec:	3710      	adds	r7, #16
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	08011f1c 	.word	0x08011f1c
 800bbf8:	08012454 	.word	0x08012454
 800bbfc:	08011eec 	.word	0x08011eec

0800bc00 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b088      	sub	sp, #32
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	60f8      	str	r0, [r7, #12]
 800bc08:	460b      	mov	r3, r1
 800bc0a:	607a      	str	r2, [r7, #4]
 800bc0c:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800bc12:	2300      	movs	r3, #0
 800bc14:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800bc16:	2300      	movs	r3, #0
 800bc18:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d106      	bne.n	800bc32 <stateSelect+0x32>
 800bc24:	4b43      	ldr	r3, [pc, #268]	@ (800bd34 <stateSelect+0x134>)
 800bc26:	4a44      	ldr	r2, [pc, #272]	@ (800bd38 <stateSelect+0x138>)
 800bc28:	f240 2165 	movw	r1, #613	@ 0x265
 800bc2c:	4843      	ldr	r0, [pc, #268]	@ (800bd3c <stateSelect+0x13c>)
 800bc2e:	f003 fc73 	bl	800f518 <__assert_func>
    assert( searchStates != 0U );
 800bc32:	897b      	ldrh	r3, [r7, #10]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d106      	bne.n	800bc46 <stateSelect+0x46>
 800bc38:	4b41      	ldr	r3, [pc, #260]	@ (800bd40 <stateSelect+0x140>)
 800bc3a:	4a3f      	ldr	r2, [pc, #252]	@ (800bd38 <stateSelect+0x138>)
 800bc3c:	f240 2166 	movw	r1, #614	@ 0x266
 800bc40:	483e      	ldr	r0, [pc, #248]	@ (800bd3c <stateSelect+0x13c>)
 800bc42:	f003 fc69 	bl	800f518 <__assert_func>
    assert( pCursor != NULL );
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d106      	bne.n	800bc5a <stateSelect+0x5a>
 800bc4c:	4b3d      	ldr	r3, [pc, #244]	@ (800bd44 <stateSelect+0x144>)
 800bc4e:	4a3a      	ldr	r2, [pc, #232]	@ (800bd38 <stateSelect+0x138>)
 800bc50:	f240 2167 	movw	r1, #615	@ 0x267
 800bc54:	4839      	ldr	r0, [pc, #228]	@ (800bd3c <stateSelect+0x13c>)
 800bc56:	f003 fc5f 	bl	800f518 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800bc5a:	8bbb      	ldrh	r3, [r7, #28]
 800bc5c:	f043 0302 	orr.w	r3, r3, #2
 800bc60:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800bc62:	8bbb      	ldrh	r3, [r7, #28]
 800bc64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc68:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800bc6a:	8bbb      	ldrh	r3, [r7, #28]
 800bc6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc70:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800bc72:	8bbb      	ldrh	r3, [r7, #28]
 800bc74:	f043 0310 	orr.w	r3, r3, #16
 800bc78:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800bc7a:	8bbb      	ldrh	r3, [r7, #28]
 800bc7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bc80:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800bc82:	8bba      	ldrh	r2, [r7, #28]
 800bc84:	897b      	ldrh	r3, [r7, #10]
 800bc86:	4013      	ands	r3, r2
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d106      	bne.n	800bc9c <stateSelect+0x9c>
 800bc8e:	4b2e      	ldr	r3, [pc, #184]	@ (800bd48 <stateSelect+0x148>)
 800bc90:	4a29      	ldr	r2, [pc, #164]	@ (800bd38 <stateSelect+0x138>)
 800bc92:	f240 2171 	movw	r1, #625	@ 0x271
 800bc96:	4829      	ldr	r0, [pc, #164]	@ (800bd3c <stateSelect+0x13c>)
 800bc98:	f003 fc3e 	bl	800f518 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800bc9c:	8bbb      	ldrh	r3, [r7, #28]
 800bc9e:	43da      	mvns	r2, r3
 800bca0:	897b      	ldrh	r3, [r7, #10]
 800bca2:	4013      	ands	r3, r2
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d006      	beq.n	800bcb6 <stateSelect+0xb6>
 800bca8:	4b28      	ldr	r3, [pc, #160]	@ (800bd4c <stateSelect+0x14c>)
 800bcaa:	4a23      	ldr	r2, [pc, #140]	@ (800bd38 <stateSelect+0x138>)
 800bcac:	f240 2172 	movw	r1, #626	@ 0x272
 800bcb0:	4822      	ldr	r0, [pc, #136]	@ (800bd3c <stateSelect+0x13c>)
 800bcb2:	f003 fc31 	bl	800f518 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	689b      	ldr	r3, [r3, #8]
 800bcc0:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800bcc2:	e02d      	b.n	800bd20 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800bcc4:	897a      	ldrh	r2, [r7, #10]
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	009b      	lsls	r3, r3, #2
 800bccc:	69b9      	ldr	r1, [r7, #24]
 800bcce:	440b      	add	r3, r1
 800bcd0:	78db      	ldrb	r3, [r3, #3]
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	408b      	lsls	r3, r1
 800bcd8:	401a      	ands	r2, r3
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	009b      	lsls	r3, r3, #2
 800bce0:	69b9      	ldr	r1, [r7, #24]
 800bce2:	440b      	add	r3, r1
 800bce4:	78db      	ldrb	r3, [r3, #3]
 800bce6:	4619      	mov	r1, r3
 800bce8:	2301      	movs	r3, #1
 800bcea:	408b      	lsls	r3, r1
 800bcec:	429a      	cmp	r2, r3
 800bcee:	bf0c      	ite	eq
 800bcf0:	2301      	moveq	r3, #1
 800bcf2:	2300      	movne	r3, #0
 800bcf4:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800bcf6:	7dfb      	ldrb	r3, [r7, #23]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d00c      	beq.n	800bd16 <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	009b      	lsls	r3, r3, #2
 800bd02:	69ba      	ldr	r2, [r7, #24]
 800bd04:	4413      	add	r3, r2
 800bd06:	881b      	ldrh	r3, [r3, #0]
 800bd08:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	1c5a      	adds	r2, r3, #1
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	601a      	str	r2, [r3, #0]
            break;
 800bd14:	e009      	b.n	800bd2a <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	1c5a      	adds	r2, r3, #1
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	693a      	ldr	r2, [r7, #16]
 800bd26:	429a      	cmp	r2, r3
 800bd28:	d8cc      	bhi.n	800bcc4 <stateSelect+0xc4>
    }

    return packetId;
 800bd2a:	8bfb      	ldrh	r3, [r7, #30]
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	3720      	adds	r7, #32
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bd80      	pop	{r7, pc}
 800bd34:	08011f3c 	.word	0x08011f3c
 800bd38:	08012464 	.word	0x08012464
 800bd3c:	08011eec 	.word	0x08011eec
 800bd40:	08011f54 	.word	0x08011f54
 800bd44:	08011f68 	.word	0x08011f68
 800bd48:	08011f78 	.word	0x08011f78
 800bd4c:	08011fa0 	.word	0x08011fa0

0800bd50 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800bd50:	b480      	push	{r7}
 800bd52:	b085      	sub	sp, #20
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	4603      	mov	r3, r0
 800bd58:	71fb      	strb	r3, [r7, #7]
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	71bb      	strb	r3, [r7, #6]
 800bd5e:	4613      	mov	r3, r2
 800bd60:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800bd62:	2300      	movs	r3, #0
 800bd64:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800bd66:	797b      	ldrb	r3, [r7, #5]
 800bd68:	2b02      	cmp	r3, #2
 800bd6a:	bf0c      	ite	eq
 800bd6c:	2301      	moveq	r3, #1
 800bd6e:	2300      	movne	r3, #0
 800bd70:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800bd72:	79fb      	ldrb	r3, [r7, #7]
 800bd74:	2b03      	cmp	r3, #3
 800bd76:	d827      	bhi.n	800bdc8 <MQTT_CalculateStateAck+0x78>
 800bd78:	a201      	add	r2, pc, #4	@ (adr r2, 800bd80 <MQTT_CalculateStateAck+0x30>)
 800bd7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd7e:	bf00      	nop
 800bd80:	0800bd91 	.word	0x0800bd91
 800bd84:	0800bda3 	.word	0x0800bda3
 800bd88:	0800bdb3 	.word	0x0800bdb3
 800bd8c:	0800bdc3 	.word	0x0800bdc3
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800bd90:	797b      	ldrb	r3, [r7, #5]
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	bf0c      	ite	eq
 800bd96:	2301      	moveq	r3, #1
 800bd98:	2300      	movne	r3, #0
 800bd9a:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800bd9c:	230a      	movs	r3, #10
 800bd9e:	73fb      	strb	r3, [r7, #15]
            break;
 800bda0:	e013      	b.n	800bdca <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800bda2:	79bb      	ldrb	r3, [r7, #6]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d101      	bne.n	800bdac <MQTT_CalculateStateAck+0x5c>
 800bda8:	2308      	movs	r3, #8
 800bdaa:	e000      	b.n	800bdae <MQTT_CalculateStateAck+0x5e>
 800bdac:	2304      	movs	r3, #4
 800bdae:	73fb      	strb	r3, [r7, #15]
            break;
 800bdb0:	e00b      	b.n	800bdca <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800bdb2:	79bb      	ldrb	r3, [r7, #6]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d101      	bne.n	800bdbc <MQTT_CalculateStateAck+0x6c>
 800bdb8:	2309      	movs	r3, #9
 800bdba:	e000      	b.n	800bdbe <MQTT_CalculateStateAck+0x6e>
 800bdbc:	2305      	movs	r3, #5
 800bdbe:	73fb      	strb	r3, [r7, #15]
            break;
 800bdc0:	e003      	b.n	800bdca <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800bdc2:	230a      	movs	r3, #10
 800bdc4:	73fb      	strb	r3, [r7, #15]
            break;
 800bdc6:	e000      	b.n	800bdca <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800bdc8:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800bdca:	7bbb      	ldrb	r3, [r7, #14]
 800bdcc:	f083 0301 	eor.w	r3, r3, #1
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d001      	beq.n	800bdda <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
}
 800bddc:	4618      	mov	r0, r3
 800bdde:	3714      	adds	r7, #20
 800bde0:	46bd      	mov	sp, r7
 800bde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde6:	4770      	bx	lr

0800bde8 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b088      	sub	sp, #32
 800bdec:	af02      	add	r7, sp, #8
 800bdee:	60f8      	str	r0, [r7, #12]
 800bdf0:	60b9      	str	r1, [r7, #8]
 800bdf2:	607a      	str	r2, [r7, #4]
 800bdf4:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800bdf6:	2308      	movs	r3, #8
 800bdf8:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800bdfe:	2300      	movs	r3, #0
 800be00:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d106      	bne.n	800be16 <updateStateAck+0x2e>
 800be08:	4b22      	ldr	r3, [pc, #136]	@ (800be94 <updateStateAck+0xac>)
 800be0a:	4a23      	ldr	r2, [pc, #140]	@ (800be98 <updateStateAck+0xb0>)
 800be0c:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800be10:	4822      	ldr	r0, [pc, #136]	@ (800be9c <updateStateAck+0xb4>)
 800be12:	f003 fb81 	bl	800f518 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800be16:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800be1a:	2b0a      	cmp	r3, #10
 800be1c:	d003      	beq.n	800be26 <updateStateAck+0x3e>
 800be1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800be22:	2b04      	cmp	r3, #4
 800be24:	d101      	bne.n	800be2a <updateStateAck+0x42>
 800be26:	2301      	movs	r3, #1
 800be28:	e000      	b.n	800be2c <updateStateAck+0x44>
 800be2a:	2300      	movs	r3, #0
 800be2c:	75bb      	strb	r3, [r7, #22]
 800be2e:	7dbb      	ldrb	r3, [r7, #22]
 800be30:	f003 0301 	and.w	r3, r3, #1
 800be34:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800be36:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800be3a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800be3e:	4611      	mov	r1, r2
 800be40:	4618      	mov	r0, r3
 800be42:	f7ff fcc3 	bl	800b7cc <validateTransitionAck>
 800be46:	4603      	mov	r3, r0
 800be48:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800be4a:	7d7b      	ldrb	r3, [r7, #21]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d01c      	beq.n	800be8a <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800be50:	2300      	movs	r3, #0
 800be52:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800be54:	f897 2020 	ldrb.w	r2, [r7, #32]
 800be58:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d014      	beq.n	800be8a <updateStateAck+0xa2>
        {
            updateRecord( records,
 800be60:	7dbb      	ldrb	r3, [r7, #22]
 800be62:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800be66:	6879      	ldr	r1, [r7, #4]
 800be68:	68f8      	ldr	r0, [r7, #12]
 800be6a:	f7ff fe8d 	bl	800bb88 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800be6e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800be72:	2b04      	cmp	r3, #4
 800be74:	d109      	bne.n	800be8a <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800be76:	887a      	ldrh	r2, [r7, #2]
 800be78:	2304      	movs	r3, #4
 800be7a:	9300      	str	r3, [sp, #0]
 800be7c:	2302      	movs	r3, #2
 800be7e:	68b9      	ldr	r1, [r7, #8]
 800be80:	68f8      	ldr	r0, [r7, #12]
 800be82:	f7ff fdfd 	bl	800ba80 <addRecord>
 800be86:	4603      	mov	r3, r0
 800be88:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800be8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3718      	adds	r7, #24
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}
 800be94:	08011f1c 	.word	0x08011f1c
 800be98:	08012470 	.word	0x08012470
 800be9c:	08011eec 	.word	0x08011eec

0800bea0 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800bea0:	b590      	push	{r4, r7, lr}
 800bea2:	b089      	sub	sp, #36	@ 0x24
 800bea4:	af02      	add	r7, sp, #8
 800bea6:	60f8      	str	r0, [r7, #12]
 800bea8:	60b9      	str	r1, [r7, #8]
 800beaa:	4611      	mov	r1, r2
 800beac:	461a      	mov	r2, r3
 800beae:	460b      	mov	r3, r1
 800beb0:	80fb      	strh	r3, [r7, #6]
 800beb2:	4613      	mov	r3, r2
 800beb4:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800beb6:	2300      	movs	r3, #0
 800beb8:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800beba:	2300      	movs	r3, #0
 800bebc:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d106      	bne.n	800bed2 <updateStatePublish+0x32>
 800bec4:	4b29      	ldr	r3, [pc, #164]	@ (800bf6c <updateStatePublish+0xcc>)
 800bec6:	4a2a      	ldr	r2, [pc, #168]	@ (800bf70 <updateStatePublish+0xd0>)
 800bec8:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800becc:	4829      	ldr	r0, [pc, #164]	@ (800bf74 <updateStatePublish+0xd4>)
 800bece:	f003 fb23 	bl	800f518 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800bed2:	88fb      	ldrh	r3, [r7, #6]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d106      	bne.n	800bee6 <updateStatePublish+0x46>
 800bed8:	4b27      	ldr	r3, [pc, #156]	@ (800bf78 <updateStatePublish+0xd8>)
 800beda:	4a25      	ldr	r2, [pc, #148]	@ (800bf70 <updateStatePublish+0xd0>)
 800bedc:	f240 3105 	movw	r1, #773	@ 0x305
 800bee0:	4824      	ldr	r0, [pc, #144]	@ (800bf74 <updateStatePublish+0xd4>)
 800bee2:	f003 fb19 	bl	800f518 <__assert_func>
    assert( qos != MQTTQoS0 );
 800bee6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800beea:	2b00      	cmp	r3, #0
 800beec:	d106      	bne.n	800befc <updateStatePublish+0x5c>
 800beee:	4b23      	ldr	r3, [pc, #140]	@ (800bf7c <updateStatePublish+0xdc>)
 800bef0:	4a1f      	ldr	r2, [pc, #124]	@ (800bf70 <updateStatePublish+0xd0>)
 800bef2:	f240 3106 	movw	r1, #774	@ 0x306
 800bef6:	481f      	ldr	r0, [pc, #124]	@ (800bf74 <updateStatePublish+0xd4>)
 800bef8:	f003 fb0e 	bl	800f518 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800befc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bf00:	797a      	ldrb	r2, [r7, #5]
 800bf02:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800bf06:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800bf0a:	f7ff fbf9 	bl	800b700 <validateTransitionPublish>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800bf12:	7dbb      	ldrb	r3, [r7, #22]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d021      	beq.n	800bf5c <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800bf18:	797b      	ldrb	r3, [r7, #5]
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d10f      	bne.n	800bf3e <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800bf26:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800bf2a:	88fa      	ldrh	r2, [r7, #6]
 800bf2c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bf30:	9300      	str	r3, [sp, #0]
 800bf32:	4623      	mov	r3, r4
 800bf34:	f7ff fda4 	bl	800ba80 <addRecord>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	75fb      	strb	r3, [r7, #23]
 800bf3c:	e010      	b.n	800bf60 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800bf3e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800bf42:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d00a      	beq.n	800bf60 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	6818      	ldr	r0, [r3, #0]
 800bf4e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800bf52:	2300      	movs	r3, #0
 800bf54:	68b9      	ldr	r1, [r7, #8]
 800bf56:	f7ff fe17 	bl	800bb88 <updateRecord>
 800bf5a:	e001      	b.n	800bf60 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800bf5c:	2308      	movs	r3, #8
 800bf5e:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800bf60:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	371c      	adds	r7, #28
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd90      	pop	{r4, r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	08011f3c 	.word	0x08011f3c
 800bf70:	08012480 	.word	0x08012480
 800bf74:	08011eec 	.word	0x08011eec
 800bf78:	08011ec8 	.word	0x08011ec8
 800bf7c:	08011f2c 	.word	0x08011f2c

0800bf80 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800bf80:	b590      	push	{r4, r7, lr}
 800bf82:	b087      	sub	sp, #28
 800bf84:	af02      	add	r7, sp, #8
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	460b      	mov	r3, r1
 800bf8a:	807b      	strh	r3, [r7, #2]
 800bf8c:	4613      	mov	r3, r2
 800bf8e:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800bf90:	2300      	movs	r3, #0
 800bf92:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800bf94:	787b      	ldrb	r3, [r7, #1]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d102      	bne.n	800bfa0 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	73fb      	strb	r3, [r7, #15]
 800bf9e:	e014      	b.n	800bfca <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800bfa0:	887b      	ldrh	r3, [r7, #2]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d002      	beq.n	800bfac <MQTT_ReserveState+0x2c>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d102      	bne.n	800bfb2 <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800bfac:	2301      	movs	r3, #1
 800bfae:	73fb      	strb	r3, [r7, #15]
 800bfb0:	e00b      	b.n	800bfca <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800bfba:	787b      	ldrb	r3, [r7, #1]
 800bfbc:	887a      	ldrh	r2, [r7, #2]
 800bfbe:	2401      	movs	r4, #1
 800bfc0:	9400      	str	r4, [sp, #0]
 800bfc2:	f7ff fd5d 	bl	800ba80 <addRecord>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800bfca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3714      	adds	r7, #20
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd90      	pop	{r4, r7, pc}

0800bfd4 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b085      	sub	sp, #20
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	4603      	mov	r3, r0
 800bfdc:	460a      	mov	r2, r1
 800bfde:	71fb      	strb	r3, [r7, #7]
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800bfe8:	79bb      	ldrb	r3, [r7, #6]
 800bfea:	2b02      	cmp	r3, #2
 800bfec:	d011      	beq.n	800c012 <MQTT_CalculateStatePublish+0x3e>
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	dc17      	bgt.n	800c022 <MQTT_CalculateStatePublish+0x4e>
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d002      	beq.n	800bffc <MQTT_CalculateStatePublish+0x28>
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	d003      	beq.n	800c002 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800bffa:	e012      	b.n	800c022 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800bffc:	230a      	movs	r3, #10
 800bffe:	73fb      	strb	r3, [r7, #15]
            break;
 800c000:	e010      	b.n	800c024 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800c002:	79fb      	ldrb	r3, [r7, #7]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d101      	bne.n	800c00c <MQTT_CalculateStatePublish+0x38>
 800c008:	2306      	movs	r3, #6
 800c00a:	e000      	b.n	800c00e <MQTT_CalculateStatePublish+0x3a>
 800c00c:	2302      	movs	r3, #2
 800c00e:	73fb      	strb	r3, [r7, #15]
            break;
 800c010:	e008      	b.n	800c024 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800c012:	79fb      	ldrb	r3, [r7, #7]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d101      	bne.n	800c01c <MQTT_CalculateStatePublish+0x48>
 800c018:	2307      	movs	r3, #7
 800c01a:	e000      	b.n	800c01e <MQTT_CalculateStatePublish+0x4a>
 800c01c:	2303      	movs	r3, #3
 800c01e:	73fb      	strb	r3, [r7, #15]
            break;
 800c020:	e000      	b.n	800c024 <MQTT_CalculateStatePublish+0x50>
            break;
 800c022:	bf00      	nop
    }

    return calculatedState;
 800c024:	7bfb      	ldrb	r3, [r7, #15]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3714      	adds	r7, #20
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr

0800c032 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800c032:	b590      	push	{r4, r7, lr}
 800c034:	b08b      	sub	sp, #44	@ 0x2c
 800c036:	af04      	add	r7, sp, #16
 800c038:	6078      	str	r0, [r7, #4]
 800c03a:	4608      	mov	r0, r1
 800c03c:	4611      	mov	r1, r2
 800c03e:	461a      	mov	r2, r3
 800c040:	4603      	mov	r3, r0
 800c042:	807b      	strh	r3, [r7, #2]
 800c044:	460b      	mov	r3, r1
 800c046:	707b      	strb	r3, [r7, #1]
 800c048:	4613      	mov	r3, r2
 800c04a:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800c04c:	2300      	movs	r3, #0
 800c04e:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800c050:	2300      	movs	r3, #0
 800c052:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800c054:	2300      	movs	r3, #0
 800c056:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800c058:	2300      	movs	r3, #0
 800c05a:	43db      	mvns	r3, r3
 800c05c:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800c05e:	2300      	movs	r3, #0
 800c060:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d002      	beq.n	800c06e <MQTT_UpdateStatePublish+0x3c>
 800c068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d102      	bne.n	800c074 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800c06e:	2301      	movs	r3, #1
 800c070:	75fb      	strb	r3, [r7, #23]
 800c072:	e028      	b.n	800c0c6 <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800c074:	783b      	ldrb	r3, [r7, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d103      	bne.n	800c082 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800c07a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07c:	220a      	movs	r2, #10
 800c07e:	701a      	strb	r2, [r3, #0]
 800c080:	e021      	b.n	800c0c6 <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800c082:	887b      	ldrh	r3, [r7, #2]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d102      	bne.n	800c08e <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800c088:	2301      	movs	r3, #1
 800c08a:	75fb      	strb	r3, [r7, #23]
 800c08c:	e01b      	b.n	800c0c6 <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800c08e:	787b      	ldrb	r3, [r7, #1]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d118      	bne.n	800c0c6 <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800c09c:	f107 040d 	add.w	r4, r7, #13
 800c0a0:	887a      	ldrh	r2, [r7, #2]
 800c0a2:	f107 030e 	add.w	r3, r7, #14
 800c0a6:	9300      	str	r3, [sp, #0]
 800c0a8:	4623      	mov	r3, r4
 800c0aa:	f7ff fc31 	bl	800b910 <findInRecord>
 800c0ae:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	43db      	mvns	r3, r3
 800c0b4:	693a      	ldr	r2, [r7, #16]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d003      	beq.n	800c0c2 <MQTT_UpdateStatePublish+0x90>
 800c0ba:	7b7b      	ldrb	r3, [r7, #13]
 800c0bc:	783a      	ldrb	r2, [r7, #0]
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	d001      	beq.n	800c0c6 <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800c0c6:	783b      	ldrb	r3, [r7, #0]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d020      	beq.n	800c10e <MQTT_UpdateStatePublish+0xdc>
 800c0cc:	7dfb      	ldrb	r3, [r7, #23]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d11d      	bne.n	800c10e <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800c0d2:	783a      	ldrb	r2, [r7, #0]
 800c0d4:	787b      	ldrb	r3, [r7, #1]
 800c0d6:	4611      	mov	r1, r2
 800c0d8:	4618      	mov	r0, r3
 800c0da:	f7ff ff7b 	bl	800bfd4 <MQTT_CalculateStatePublish>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800c0e2:	7bbb      	ldrb	r3, [r7, #14]
 800c0e4:	7878      	ldrb	r0, [r7, #1]
 800c0e6:	8879      	ldrh	r1, [r7, #2]
 800c0e8:	7bfa      	ldrb	r2, [r7, #15]
 800c0ea:	9202      	str	r2, [sp, #8]
 800c0ec:	9301      	str	r3, [sp, #4]
 800c0ee:	783b      	ldrb	r3, [r7, #0]
 800c0f0:	9300      	str	r3, [sp, #0]
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	460a      	mov	r2, r1
 800c0f6:	6939      	ldr	r1, [r7, #16]
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f7ff fed1 	bl	800bea0 <updateStatePublish>
 800c0fe:	4603      	mov	r3, r0
 800c100:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800c102:	7dfb      	ldrb	r3, [r7, #23]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d102      	bne.n	800c10e <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800c108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c10a:	7bfa      	ldrb	r2, [r7, #15]
 800c10c:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800c10e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c110:	4618      	mov	r0, r3
 800c112:	371c      	adds	r7, #28
 800c114:	46bd      	mov	sp, r7
 800c116:	bd90      	pop	{r4, r7, pc}

0800c118 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b08a      	sub	sp, #40	@ 0x28
 800c11c:	af02      	add	r7, sp, #8
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	4608      	mov	r0, r1
 800c122:	4611      	mov	r1, r2
 800c124:	461a      	mov	r2, r3
 800c126:	4603      	mov	r3, r0
 800c128:	807b      	strh	r3, [r7, #2]
 800c12a:	460b      	mov	r3, r1
 800c12c:	707b      	strb	r3, [r7, #1]
 800c12e:	4613      	mov	r3, r2
 800c130:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800c132:	2300      	movs	r3, #0
 800c134:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800c136:	2300      	movs	r3, #0
 800c138:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800c13a:	783a      	ldrb	r2, [r7, #0]
 800c13c:	787b      	ldrb	r3, [r7, #1]
 800c13e:	4611      	mov	r1, r2
 800c140:	4618      	mov	r0, r3
 800c142:	f7ff fbb7 	bl	800b8b4 <isPublishOutgoing>
 800c146:	4603      	mov	r3, r0
 800c148:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800c14a:	2300      	movs	r3, #0
 800c14c:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800c14e:	2300      	movs	r3, #0
 800c150:	43db      	mvns	r3, r3
 800c152:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800c154:	2300      	movs	r3, #0
 800c156:	43db      	mvns	r3, r3
 800c158:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800c15a:	2300      	movs	r3, #0
 800c15c:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800c15e:	2305      	movs	r3, #5
 800c160:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d002      	beq.n	800c16e <MQTT_UpdateStateAck+0x56>
 800c168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d102      	bne.n	800c174 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800c16e:	2301      	movs	r3, #1
 800c170:	74fb      	strb	r3, [r7, #19]
 800c172:	e027      	b.n	800c1c4 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800c174:	887b      	ldrh	r3, [r7, #2]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d102      	bne.n	800c180 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800c17a:	2301      	movs	r3, #1
 800c17c:	74fb      	strb	r3, [r7, #19]
 800c17e:	e021      	b.n	800c1c4 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800c180:	787b      	ldrb	r3, [r7, #1]
 800c182:	2b03      	cmp	r3, #3
 800c184:	d902      	bls.n	800c18c <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800c186:	2301      	movs	r3, #1
 800c188:	74fb      	strb	r3, [r7, #19]
 800c18a:	e01b      	b.n	800c1c4 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800c18c:	7c7b      	ldrb	r3, [r7, #17]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d006      	beq.n	800c1a0 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	689b      	ldr	r3, [r3, #8]
 800c19c:	61fb      	str	r3, [r7, #28]
 800c19e:	e005      	b.n	800c1ac <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	68db      	ldr	r3, [r3, #12]
 800c1aa:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800c1ac:	f107 010f 	add.w	r1, r7, #15
 800c1b0:	887a      	ldrh	r2, [r7, #2]
 800c1b2:	f107 0310 	add.w	r3, r7, #16
 800c1b6:	9300      	str	r3, [sp, #0]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	69f9      	ldr	r1, [r7, #28]
 800c1bc:	6978      	ldr	r0, [r7, #20]
 800c1be:	f7ff fba7 	bl	800b910 <findInRecord>
 800c1c2:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	43db      	mvns	r3, r3
 800c1c8:	69ba      	ldr	r2, [r7, #24]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d01a      	beq.n	800c204 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800c1ce:	7bfa      	ldrb	r2, [r7, #15]
 800c1d0:	7839      	ldrb	r1, [r7, #0]
 800c1d2:	787b      	ldrb	r3, [r7, #1]
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	f7ff fdbb 	bl	800bd50 <MQTT_CalculateStateAck>
 800c1da:	4603      	mov	r3, r0
 800c1dc:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800c1de:	7c3b      	ldrb	r3, [r7, #16]
 800c1e0:	8879      	ldrh	r1, [r7, #2]
 800c1e2:	7cba      	ldrb	r2, [r7, #18]
 800c1e4:	9201      	str	r2, [sp, #4]
 800c1e6:	9300      	str	r3, [sp, #0]
 800c1e8:	460b      	mov	r3, r1
 800c1ea:	69ba      	ldr	r2, [r7, #24]
 800c1ec:	69f9      	ldr	r1, [r7, #28]
 800c1ee:	6978      	ldr	r0, [r7, #20]
 800c1f0:	f7ff fdfa 	bl	800bde8 <updateStateAck>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800c1f8:	7cfb      	ldrb	r3, [r7, #19]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d102      	bne.n	800c204 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800c1fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c200:	7cba      	ldrb	r2, [r7, #18]
 800c202:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800c204:	7cfb      	ldrb	r3, [r7, #19]
}
 800c206:	4618      	mov	r0, r3
 800c208:	3720      	adds	r7, #32
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}

0800c20e <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800c20e:	b580      	push	{r7, lr}
 800c210:	b086      	sub	sp, #24
 800c212:	af00      	add	r7, sp, #0
 800c214:	60f8      	str	r0, [r7, #12]
 800c216:	60b9      	str	r1, [r7, #8]
 800c218:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c21a:	2300      	movs	r3, #0
 800c21c:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800c21e:	2300      	movs	r3, #0
 800c220:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d01b      	beq.n	800c260 <MQTT_PubrelToResend+0x52>
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d018      	beq.n	800c260 <MQTT_PubrelToResend+0x52>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d015      	beq.n	800c260 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800c234:	8abb      	ldrh	r3, [r7, #20]
 800c236:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c23a:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800c23c:	8abb      	ldrh	r3, [r7, #20]
 800c23e:	f043 0310 	orr.w	r3, r3, #16
 800c242:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800c244:	8abb      	ldrh	r3, [r7, #20]
 800c246:	68ba      	ldr	r2, [r7, #8]
 800c248:	4619      	mov	r1, r3
 800c24a:	68f8      	ldr	r0, [r7, #12]
 800c24c:	f7ff fcd8 	bl	800bc00 <stateSelect>
 800c250:	4603      	mov	r3, r0
 800c252:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800c254:	8afb      	ldrh	r3, [r7, #22]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d002      	beq.n	800c260 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2204      	movs	r2, #4
 800c25e:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800c260:	8afb      	ldrh	r3, [r7, #22]
}
 800c262:	4618      	mov	r0, r3
 800c264:	3718      	adds	r7, #24
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}

0800c26a <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800c26a:	b580      	push	{r7, lr}
 800c26c:	b084      	sub	sp, #16
 800c26e:	af00      	add	r7, sp, #0
 800c270:	6078      	str	r0, [r7, #4]
 800c272:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c274:	2300      	movs	r3, #0
 800c276:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800c278:	2300      	movs	r3, #0
 800c27a:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d016      	beq.n	800c2b0 <MQTT_PublishToResend+0x46>
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d013      	beq.n	800c2b0 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800c288:	89bb      	ldrh	r3, [r7, #12]
 800c28a:	f043 0302 	orr.w	r3, r3, #2
 800c28e:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800c290:	89bb      	ldrh	r3, [r7, #12]
 800c292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c296:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800c298:	89bb      	ldrh	r3, [r7, #12]
 800c29a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c29e:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800c2a0:	89bb      	ldrh	r3, [r7, #12]
 800c2a2:	683a      	ldr	r2, [r7, #0]
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f7ff fcaa 	bl	800bc00 <stateSelect>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800c2b0:	89fb      	ldrh	r3, [r7, #14]
}
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	3710      	adds	r7, #16
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	bd80      	pop	{r7, pc}
	...

0800c2bc <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800c2c2:	af02      	add	r7, sp, #8
 800c2c4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c2c8:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c2cc:	6018      	str	r0, [r3, #0]
 800c2ce:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c2d2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800c2d6:	6019      	str	r1, [r3, #0]
 800c2d8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c2dc:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800c2e0:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800c2e8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c2ec:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	781a      	ldrb	r2, [r3, #0]
 800c2f4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c2f8:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c2fc:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800c2fe:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c302:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	88da      	ldrh	r2, [r3, #6]
 800c30a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c30e:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c312:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800c314:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c318:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c31c:	2200      	movs	r2, #0
 800c31e:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800c320:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c324:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c328:	2200      	movs	r2, #0
 800c32a:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800c32c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c330:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	789a      	ldrb	r2, [r3, #2]
 800c338:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c33c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c340:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800c342:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c346:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	78da      	ldrb	r2, [r3, #3]
 800c34e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c352:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c356:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800c358:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c35c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	791a      	ldrb	r2, [r3, #4]
 800c364:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c368:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c36c:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800c36e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c372:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	795a      	ldrb	r2, [r3, #5]
 800c37a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c37e:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800c382:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800c384:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c388:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	785b      	ldrb	r3, [r3, #1]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d115      	bne.n	800c3c0 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800c394:	f107 0314 	add.w	r3, r7, #20
 800c398:	4619      	mov	r1, r3
 800c39a:	482a      	ldr	r0, [pc, #168]	@ (800c444 <transport_recv+0x188>)
 800c39c:	f7f6 fa90 	bl	80028c0 <ES_WIFI_StartClientConnection>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800c3a6:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d001      	beq.n	800c3b2 <transport_recv+0xf6>
			return 0;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	e042      	b.n	800c438 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800c3b2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3b6:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	2201      	movs	r2, #1
 800c3be:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800c3c0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3c4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	7819      	ldrb	r1, [r3, #0]
 800c3cc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3d0:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	b298      	uxth	r0, r3
 800c3d8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c3dc:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800c3e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c3e4:	9301      	str	r3, [sp, #4]
 800c3e6:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800c3ea:	9300      	str	r3, [sp, #0]
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	6812      	ldr	r2, [r2, #0]
 800c3f0:	4814      	ldr	r0, [pc, #80]	@ (800c444 <transport_recv+0x188>)
 800c3f2:	f7f6 fc0b 	bl	8002c0c <ES_WIFI_ReceiveData>
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800c3fc:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800c400:	2b00      	cmp	r3, #0
 800c402:	d00a      	beq.n	800c41a <transport_recv+0x15e>
		socketStatus=0;
 800c404:	2300      	movs	r3, #0
 800c406:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800c40a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c40e:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	2200      	movs	r2, #0
 800c416:	705a      	strb	r2, [r3, #1]
 800c418:	e00c      	b.n	800c434 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800c41a:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800c41e:	461a      	mov	r2, r3
 800c420:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800c424:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800c428:	2100      	movs	r1, #0
 800c42a:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800c42c:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800c430:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800c434:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800c438:	4618      	mov	r0, r3
 800c43a:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	20000c90 	.word	0x20000c90

0800c448 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b08e      	sub	sp, #56	@ 0x38
 800c44c:	af02      	add	r7, sp, #8
 800c44e:	60f8      	str	r0, [r7, #12]
 800c450:	60b9      	str	r1, [r7, #8]
 800c452:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800c454:	2300      	movs	r3, #0
 800c456:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	88db      	ldrh	r3, [r3, #6]
 800c462:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800c464:	2300      	movs	r3, #0
 800c466:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800c468:	2300      	movs	r3, #0
 800c46a:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	789b      	ldrb	r3, [r3, #2]
 800c470:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	78db      	ldrb	r3, [r3, #3]
 800c476:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	791b      	ldrb	r3, [r3, #4]
 800c47c:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	795b      	ldrb	r3, [r3, #5]
 800c482:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	785b      	ldrb	r3, [r3, #1]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d111      	bne.n	800c4b0 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800c48c:	f107 0314 	add.w	r3, r7, #20
 800c490:	4619      	mov	r1, r3
 800c492:	481c      	ldr	r0, [pc, #112]	@ (800c504 <transport_send+0xbc>)
 800c494:	f7f6 fa14 	bl	80028c0 <ES_WIFI_StartClientConnection>
 800c498:	4603      	mov	r3, r0
 800c49a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800c49e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d001      	beq.n	800c4aa <transport_send+0x62>
			return 0;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	e027      	b.n	800c4fa <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2201      	movs	r2, #1
 800c4ae:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	7819      	ldrb	r1, [r3, #0]
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	b29a      	uxth	r2, r3
 800c4b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c4bc:	9301      	str	r3, [sp, #4]
 800c4be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c4c2:	9300      	str	r3, [sp, #0]
 800c4c4:	4613      	mov	r3, r2
 800c4c6:	68ba      	ldr	r2, [r7, #8]
 800c4c8:	480e      	ldr	r0, [pc, #56]	@ (800c504 <transport_send+0xbc>)
 800c4ca:	f7f6 fae3 	bl	8002a94 <ES_WIFI_SendData>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800c4d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00a      	beq.n	800c4f2 <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2200      	movs	r2, #0
 800c4e0:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800c4e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	4807      	ldr	r0, [pc, #28]	@ (800c508 <transport_send+0xc0>)
 800c4ea:	f003 f907 	bl	800f6fc <iprintf>
		return 0;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	e003      	b.n	800c4fa <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800c4f2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800c4f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 800c4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c4fa:	4618      	mov	r0, r3
 800c4fc:	3730      	adds	r7, #48	@ 0x30
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}
 800c502:	bf00      	nop
 800c504:	20000c90 	.word	0x20000c90
 800c508:	080120a0 	.word	0x080120a0

0800c50c <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800c50c:	b480      	push	{r7}
 800c50e:	b085      	sub	sp, #20
 800c510:	af00      	add	r7, sp, #0
 800c512:	60ba      	str	r2, [r7, #8]
 800c514:	607b      	str	r3, [r7, #4]
 800c516:	4603      	mov	r3, r0
 800c518:	73fb      	strb	r3, [r7, #15]
 800c51a:	460b      	mov	r3, r1
 800c51c:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	7bfa      	ldrb	r2, [r7, #15]
 800c522:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	7bba      	ldrb	r2, [r7, #14]
 800c528:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	4a08      	ldr	r2, [pc, #32]	@ (800c550 <init_transport_from_socket+0x44>)
 800c52e:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	4a08      	ldr	r2, [pc, #32]	@ (800c554 <init_transport_from_socket+0x48>)
 800c534:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2200      	movs	r2, #0
 800c53a:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	68ba      	ldr	r2, [r7, #8]
 800c540:	60da      	str	r2, [r3, #12]
}
 800c542:	bf00      	nop
 800c544:	3714      	adds	r7, #20
 800c546:	46bd      	mov	sp, r7
 800c548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54c:	4770      	bx	lr
 800c54e:	bf00      	nop
 800c550:	0800c2bd 	.word	0x0800c2bd
 800c554:	0800c449 	.word	0x0800c449

0800c558 <__NVIC_SetPriority>:
{
 800c558:	b480      	push	{r7}
 800c55a:	b083      	sub	sp, #12
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	4603      	mov	r3, r0
 800c560:	6039      	str	r1, [r7, #0]
 800c562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	db0a      	blt.n	800c582 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	b2da      	uxtb	r2, r3
 800c570:	490c      	ldr	r1, [pc, #48]	@ (800c5a4 <__NVIC_SetPriority+0x4c>)
 800c572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c576:	0112      	lsls	r2, r2, #4
 800c578:	b2d2      	uxtb	r2, r2
 800c57a:	440b      	add	r3, r1
 800c57c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c580:	e00a      	b.n	800c598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	b2da      	uxtb	r2, r3
 800c586:	4908      	ldr	r1, [pc, #32]	@ (800c5a8 <__NVIC_SetPriority+0x50>)
 800c588:	79fb      	ldrb	r3, [r7, #7]
 800c58a:	f003 030f 	and.w	r3, r3, #15
 800c58e:	3b04      	subs	r3, #4
 800c590:	0112      	lsls	r2, r2, #4
 800c592:	b2d2      	uxtb	r2, r2
 800c594:	440b      	add	r3, r1
 800c596:	761a      	strb	r2, [r3, #24]
}
 800c598:	bf00      	nop
 800c59a:	370c      	adds	r7, #12
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr
 800c5a4:	e000e100 	.word	0xe000e100
 800c5a8:	e000ed00 	.word	0xe000ed00

0800c5ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c5b0:	4b05      	ldr	r3, [pc, #20]	@ (800c5c8 <SysTick_Handler+0x1c>)
 800c5b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c5b4:	f001 ff34 	bl	800e420 <xTaskGetSchedulerState>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	2b01      	cmp	r3, #1
 800c5bc:	d001      	beq.n	800c5c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c5be:	f002 fd2b 	bl	800f018 <xPortSysTickHandler>
  }
}
 800c5c2:	bf00      	nop
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop
 800c5c8:	e000e010 	.word	0xe000e010

0800c5cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c5d0:	2100      	movs	r1, #0
 800c5d2:	f06f 0004 	mvn.w	r0, #4
 800c5d6:	f7ff ffbf 	bl	800c558 <__NVIC_SetPriority>
#endif
}
 800c5da:	bf00      	nop
 800c5dc:	bd80      	pop	{r7, pc}
	...

0800c5e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c5e0:	b480      	push	{r7}
 800c5e2:	b083      	sub	sp, #12
 800c5e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5e6:	f3ef 8305 	mrs	r3, IPSR
 800c5ea:	603b      	str	r3, [r7, #0]
  return(result);
 800c5ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d003      	beq.n	800c5fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c5f2:	f06f 0305 	mvn.w	r3, #5
 800c5f6:	607b      	str	r3, [r7, #4]
 800c5f8:	e00c      	b.n	800c614 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c5fa:	4b0a      	ldr	r3, [pc, #40]	@ (800c624 <osKernelInitialize+0x44>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d105      	bne.n	800c60e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c602:	4b08      	ldr	r3, [pc, #32]	@ (800c624 <osKernelInitialize+0x44>)
 800c604:	2201      	movs	r2, #1
 800c606:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c608:	2300      	movs	r3, #0
 800c60a:	607b      	str	r3, [r7, #4]
 800c60c:	e002      	b.n	800c614 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c60e:	f04f 33ff 	mov.w	r3, #4294967295
 800c612:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c614:	687b      	ldr	r3, [r7, #4]
}
 800c616:	4618      	mov	r0, r3
 800c618:	370c      	adds	r7, #12
 800c61a:	46bd      	mov	sp, r7
 800c61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c620:	4770      	bx	lr
 800c622:	bf00      	nop
 800c624:	20001360 	.word	0x20001360

0800c628 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c628:	b580      	push	{r7, lr}
 800c62a:	b082      	sub	sp, #8
 800c62c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c62e:	f3ef 8305 	mrs	r3, IPSR
 800c632:	603b      	str	r3, [r7, #0]
  return(result);
 800c634:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c636:	2b00      	cmp	r3, #0
 800c638:	d003      	beq.n	800c642 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c63a:	f06f 0305 	mvn.w	r3, #5
 800c63e:	607b      	str	r3, [r7, #4]
 800c640:	e010      	b.n	800c664 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c642:	4b0b      	ldr	r3, [pc, #44]	@ (800c670 <osKernelStart+0x48>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	2b01      	cmp	r3, #1
 800c648:	d109      	bne.n	800c65e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c64a:	f7ff ffbf 	bl	800c5cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c64e:	4b08      	ldr	r3, [pc, #32]	@ (800c670 <osKernelStart+0x48>)
 800c650:	2202      	movs	r2, #2
 800c652:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c654:	f001 fa80 	bl	800db58 <vTaskStartScheduler>
      stat = osOK;
 800c658:	2300      	movs	r3, #0
 800c65a:	607b      	str	r3, [r7, #4]
 800c65c:	e002      	b.n	800c664 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c65e:	f04f 33ff 	mov.w	r3, #4294967295
 800c662:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c664:	687b      	ldr	r3, [r7, #4]
}
 800c666:	4618      	mov	r0, r3
 800c668:	3708      	adds	r7, #8
 800c66a:	46bd      	mov	sp, r7
 800c66c:	bd80      	pop	{r7, pc}
 800c66e:	bf00      	nop
 800c670:	20001360 	.word	0x20001360

0800c674 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c674:	b580      	push	{r7, lr}
 800c676:	b08e      	sub	sp, #56	@ 0x38
 800c678:	af04      	add	r7, sp, #16
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	60b9      	str	r1, [r7, #8]
 800c67e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c680:	2300      	movs	r3, #0
 800c682:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c684:	f3ef 8305 	mrs	r3, IPSR
 800c688:	617b      	str	r3, [r7, #20]
  return(result);
 800c68a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d17e      	bne.n	800c78e <osThreadNew+0x11a>
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d07b      	beq.n	800c78e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c696:	2380      	movs	r3, #128	@ 0x80
 800c698:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c69a:	2318      	movs	r3, #24
 800c69c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c6a2:	f04f 33ff 	mov.w	r3, #4294967295
 800c6a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d045      	beq.n	800c73a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d002      	beq.n	800c6bc <osThreadNew+0x48>
        name = attr->name;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	699b      	ldr	r3, [r3, #24]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d002      	beq.n	800c6ca <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	699b      	ldr	r3, [r3, #24]
 800c6c8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d008      	beq.n	800c6e2 <osThreadNew+0x6e>
 800c6d0:	69fb      	ldr	r3, [r7, #28]
 800c6d2:	2b38      	cmp	r3, #56	@ 0x38
 800c6d4:	d805      	bhi.n	800c6e2 <osThreadNew+0x6e>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	685b      	ldr	r3, [r3, #4]
 800c6da:	f003 0301 	and.w	r3, r3, #1
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d001      	beq.n	800c6e6 <osThreadNew+0x72>
        return (NULL);
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	e054      	b.n	800c790 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	695b      	ldr	r3, [r3, #20]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d003      	beq.n	800c6f6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	695b      	ldr	r3, [r3, #20]
 800c6f2:	089b      	lsrs	r3, r3, #2
 800c6f4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	689b      	ldr	r3, [r3, #8]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d00e      	beq.n	800c71c <osThreadNew+0xa8>
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	68db      	ldr	r3, [r3, #12]
 800c702:	2ba7      	cmp	r3, #167	@ 0xa7
 800c704:	d90a      	bls.n	800c71c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d006      	beq.n	800c71c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	695b      	ldr	r3, [r3, #20]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d002      	beq.n	800c71c <osThreadNew+0xa8>
        mem = 1;
 800c716:	2301      	movs	r3, #1
 800c718:	61bb      	str	r3, [r7, #24]
 800c71a:	e010      	b.n	800c73e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	689b      	ldr	r3, [r3, #8]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d10c      	bne.n	800c73e <osThreadNew+0xca>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d108      	bne.n	800c73e <osThreadNew+0xca>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	691b      	ldr	r3, [r3, #16]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d104      	bne.n	800c73e <osThreadNew+0xca>
          mem = 0;
 800c734:	2300      	movs	r3, #0
 800c736:	61bb      	str	r3, [r7, #24]
 800c738:	e001      	b.n	800c73e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c73a:	2300      	movs	r3, #0
 800c73c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c73e:	69bb      	ldr	r3, [r7, #24]
 800c740:	2b01      	cmp	r3, #1
 800c742:	d110      	bne.n	800c766 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c748:	687a      	ldr	r2, [r7, #4]
 800c74a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c74c:	9202      	str	r2, [sp, #8]
 800c74e:	9301      	str	r3, [sp, #4]
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	9300      	str	r3, [sp, #0]
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	6a3a      	ldr	r2, [r7, #32]
 800c758:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c75a:	68f8      	ldr	r0, [r7, #12]
 800c75c:	f001 f808 	bl	800d770 <xTaskCreateStatic>
 800c760:	4603      	mov	r3, r0
 800c762:	613b      	str	r3, [r7, #16]
 800c764:	e013      	b.n	800c78e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c766:	69bb      	ldr	r3, [r7, #24]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d110      	bne.n	800c78e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c76c:	6a3b      	ldr	r3, [r7, #32]
 800c76e:	b29a      	uxth	r2, r3
 800c770:	f107 0310 	add.w	r3, r7, #16
 800c774:	9301      	str	r3, [sp, #4]
 800c776:	69fb      	ldr	r3, [r7, #28]
 800c778:	9300      	str	r3, [sp, #0]
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c77e:	68f8      	ldr	r0, [r7, #12]
 800c780:	f001 f856 	bl	800d830 <xTaskCreate>
 800c784:	4603      	mov	r3, r0
 800c786:	2b01      	cmp	r3, #1
 800c788:	d001      	beq.n	800c78e <osThreadNew+0x11a>
            hTask = NULL;
 800c78a:	2300      	movs	r3, #0
 800c78c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c78e:	693b      	ldr	r3, [r7, #16]
}
 800c790:	4618      	mov	r0, r3
 800c792:	3728      	adds	r7, #40	@ 0x28
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}

0800c798 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c7a0:	f3ef 8305 	mrs	r3, IPSR
 800c7a4:	60bb      	str	r3, [r7, #8]
  return(result);
 800c7a6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d003      	beq.n	800c7b4 <osDelay+0x1c>
    stat = osErrorISR;
 800c7ac:	f06f 0305 	mvn.w	r3, #5
 800c7b0:	60fb      	str	r3, [r7, #12]
 800c7b2:	e007      	b.n	800c7c4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d002      	beq.n	800c7c4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c7be:	6878      	ldr	r0, [r7, #4]
 800c7c0:	f001 f994 	bl	800daec <vTaskDelay>
    }
  }

  return (stat);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3710      	adds	r7, #16
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}

0800c7ce <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c7ce:	b580      	push	{r7, lr}
 800c7d0:	b08a      	sub	sp, #40	@ 0x28
 800c7d2:	af02      	add	r7, sp, #8
 800c7d4:	60f8      	str	r0, [r7, #12]
 800c7d6:	60b9      	str	r1, [r7, #8]
 800c7d8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c7de:	f3ef 8305 	mrs	r3, IPSR
 800c7e2:	613b      	str	r3, [r7, #16]
  return(result);
 800c7e4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d15f      	bne.n	800c8aa <osMessageQueueNew+0xdc>
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d05c      	beq.n	800c8aa <osMessageQueueNew+0xdc>
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d059      	beq.n	800c8aa <osMessageQueueNew+0xdc>
    mem = -1;
 800c7f6:	f04f 33ff 	mov.w	r3, #4294967295
 800c7fa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d029      	beq.n	800c856 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	689b      	ldr	r3, [r3, #8]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d012      	beq.n	800c830 <osMessageQueueNew+0x62>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	2b4f      	cmp	r3, #79	@ 0x4f
 800c810:	d90e      	bls.n	800c830 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c816:	2b00      	cmp	r3, #0
 800c818:	d00a      	beq.n	800c830 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	695a      	ldr	r2, [r3, #20]
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	68b9      	ldr	r1, [r7, #8]
 800c822:	fb01 f303 	mul.w	r3, r1, r3
 800c826:	429a      	cmp	r2, r3
 800c828:	d302      	bcc.n	800c830 <osMessageQueueNew+0x62>
        mem = 1;
 800c82a:	2301      	movs	r3, #1
 800c82c:	61bb      	str	r3, [r7, #24]
 800c82e:	e014      	b.n	800c85a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d110      	bne.n	800c85a <osMessageQueueNew+0x8c>
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	68db      	ldr	r3, [r3, #12]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d10c      	bne.n	800c85a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c844:	2b00      	cmp	r3, #0
 800c846:	d108      	bne.n	800c85a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	695b      	ldr	r3, [r3, #20]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d104      	bne.n	800c85a <osMessageQueueNew+0x8c>
          mem = 0;
 800c850:	2300      	movs	r3, #0
 800c852:	61bb      	str	r3, [r7, #24]
 800c854:	e001      	b.n	800c85a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c856:	2300      	movs	r3, #0
 800c858:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d10b      	bne.n	800c878 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	691a      	ldr	r2, [r3, #16]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	689b      	ldr	r3, [r3, #8]
 800c868:	2100      	movs	r1, #0
 800c86a:	9100      	str	r1, [sp, #0]
 800c86c:	68b9      	ldr	r1, [r7, #8]
 800c86e:	68f8      	ldr	r0, [r7, #12]
 800c870:	f000 fa30 	bl	800ccd4 <xQueueGenericCreateStatic>
 800c874:	61f8      	str	r0, [r7, #28]
 800c876:	e008      	b.n	800c88a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c878:	69bb      	ldr	r3, [r7, #24]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d105      	bne.n	800c88a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c87e:	2200      	movs	r2, #0
 800c880:	68b9      	ldr	r1, [r7, #8]
 800c882:	68f8      	ldr	r0, [r7, #12]
 800c884:	f000 faa3 	bl	800cdce <xQueueGenericCreate>
 800c888:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c88a:	69fb      	ldr	r3, [r7, #28]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d00c      	beq.n	800c8aa <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d003      	beq.n	800c89e <osMessageQueueNew+0xd0>
        name = attr->name;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	617b      	str	r3, [r7, #20]
 800c89c:	e001      	b.n	800c8a2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c8a2:	6979      	ldr	r1, [r7, #20]
 800c8a4:	69f8      	ldr	r0, [r7, #28]
 800c8a6:	f000 ff05 	bl	800d6b4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c8aa:	69fb      	ldr	r3, [r7, #28]
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3720      	adds	r7, #32
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b088      	sub	sp, #32
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	60f8      	str	r0, [r7, #12]
 800c8bc:	60b9      	str	r1, [r7, #8]
 800c8be:	603b      	str	r3, [r7, #0]
 800c8c0:	4613      	mov	r3, r2
 800c8c2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8cc:	f3ef 8305 	mrs	r3, IPSR
 800c8d0:	617b      	str	r3, [r7, #20]
  return(result);
 800c8d2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d028      	beq.n	800c92a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d005      	beq.n	800c8ea <osMessageQueuePut+0x36>
 800c8de:	68bb      	ldr	r3, [r7, #8]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d002      	beq.n	800c8ea <osMessageQueuePut+0x36>
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d003      	beq.n	800c8f2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800c8ea:	f06f 0303 	mvn.w	r3, #3
 800c8ee:	61fb      	str	r3, [r7, #28]
 800c8f0:	e038      	b.n	800c964 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800c8f6:	f107 0210 	add.w	r2, r7, #16
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	68b9      	ldr	r1, [r7, #8]
 800c8fe:	69b8      	ldr	r0, [r7, #24]
 800c900:	f000 fbc6 	bl	800d090 <xQueueGenericSendFromISR>
 800c904:	4603      	mov	r3, r0
 800c906:	2b01      	cmp	r3, #1
 800c908:	d003      	beq.n	800c912 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800c90a:	f06f 0302 	mvn.w	r3, #2
 800c90e:	61fb      	str	r3, [r7, #28]
 800c910:	e028      	b.n	800c964 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d025      	beq.n	800c964 <osMessageQueuePut+0xb0>
 800c918:	4b15      	ldr	r3, [pc, #84]	@ (800c970 <osMessageQueuePut+0xbc>)
 800c91a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c91e:	601a      	str	r2, [r3, #0]
 800c920:	f3bf 8f4f 	dsb	sy
 800c924:	f3bf 8f6f 	isb	sy
 800c928:	e01c      	b.n	800c964 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c92a:	69bb      	ldr	r3, [r7, #24]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d002      	beq.n	800c936 <osMessageQueuePut+0x82>
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d103      	bne.n	800c93e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800c936:	f06f 0303 	mvn.w	r3, #3
 800c93a:	61fb      	str	r3, [r7, #28]
 800c93c:	e012      	b.n	800c964 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c93e:	2300      	movs	r3, #0
 800c940:	683a      	ldr	r2, [r7, #0]
 800c942:	68b9      	ldr	r1, [r7, #8]
 800c944:	69b8      	ldr	r0, [r7, #24]
 800c946:	f000 faa1 	bl	800ce8c <xQueueGenericSend>
 800c94a:	4603      	mov	r3, r0
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d009      	beq.n	800c964 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d003      	beq.n	800c95e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800c956:	f06f 0301 	mvn.w	r3, #1
 800c95a:	61fb      	str	r3, [r7, #28]
 800c95c:	e002      	b.n	800c964 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800c95e:	f06f 0302 	mvn.w	r3, #2
 800c962:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800c964:	69fb      	ldr	r3, [r7, #28]
}
 800c966:	4618      	mov	r0, r3
 800c968:	3720      	adds	r7, #32
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
 800c96e:	bf00      	nop
 800c970:	e000ed04 	.word	0xe000ed04

0800c974 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800c974:	b580      	push	{r7, lr}
 800c976:	b088      	sub	sp, #32
 800c978:	af00      	add	r7, sp, #0
 800c97a:	60f8      	str	r0, [r7, #12]
 800c97c:	60b9      	str	r1, [r7, #8]
 800c97e:	607a      	str	r2, [r7, #4]
 800c980:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800c986:	2300      	movs	r3, #0
 800c988:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c98a:	f3ef 8305 	mrs	r3, IPSR
 800c98e:	617b      	str	r3, [r7, #20]
  return(result);
 800c990:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800c992:	2b00      	cmp	r3, #0
 800c994:	d028      	beq.n	800c9e8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800c996:	69bb      	ldr	r3, [r7, #24]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d005      	beq.n	800c9a8 <osMessageQueueGet+0x34>
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d002      	beq.n	800c9a8 <osMessageQueueGet+0x34>
 800c9a2:	683b      	ldr	r3, [r7, #0]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d003      	beq.n	800c9b0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800c9a8:	f06f 0303 	mvn.w	r3, #3
 800c9ac:	61fb      	str	r3, [r7, #28]
 800c9ae:	e037      	b.n	800ca20 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800c9b4:	f107 0310 	add.w	r3, r7, #16
 800c9b8:	461a      	mov	r2, r3
 800c9ba:	68b9      	ldr	r1, [r7, #8]
 800c9bc:	69b8      	ldr	r0, [r7, #24]
 800c9be:	f000 fce7 	bl	800d390 <xQueueReceiveFromISR>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	2b01      	cmp	r3, #1
 800c9c6:	d003      	beq.n	800c9d0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800c9c8:	f06f 0302 	mvn.w	r3, #2
 800c9cc:	61fb      	str	r3, [r7, #28]
 800c9ce:	e027      	b.n	800ca20 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d024      	beq.n	800ca20 <osMessageQueueGet+0xac>
 800c9d6:	4b15      	ldr	r3, [pc, #84]	@ (800ca2c <osMessageQueueGet+0xb8>)
 800c9d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9dc:	601a      	str	r2, [r3, #0]
 800c9de:	f3bf 8f4f 	dsb	sy
 800c9e2:	f3bf 8f6f 	isb	sy
 800c9e6:	e01b      	b.n	800ca20 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800c9e8:	69bb      	ldr	r3, [r7, #24]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d002      	beq.n	800c9f4 <osMessageQueueGet+0x80>
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d103      	bne.n	800c9fc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800c9f4:	f06f 0303 	mvn.w	r3, #3
 800c9f8:	61fb      	str	r3, [r7, #28]
 800c9fa:	e011      	b.n	800ca20 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800c9fc:	683a      	ldr	r2, [r7, #0]
 800c9fe:	68b9      	ldr	r1, [r7, #8]
 800ca00:	69b8      	ldr	r0, [r7, #24]
 800ca02:	f000 fbe3 	bl	800d1cc <xQueueReceive>
 800ca06:	4603      	mov	r3, r0
 800ca08:	2b01      	cmp	r3, #1
 800ca0a:	d009      	beq.n	800ca20 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d003      	beq.n	800ca1a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800ca12:	f06f 0301 	mvn.w	r3, #1
 800ca16:	61fb      	str	r3, [r7, #28]
 800ca18:	e002      	b.n	800ca20 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800ca1a:	f06f 0302 	mvn.w	r3, #2
 800ca1e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ca20:	69fb      	ldr	r3, [r7, #28]
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3720      	adds	r7, #32
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}
 800ca2a:	bf00      	nop
 800ca2c:	e000ed04 	.word	0xe000ed04

0800ca30 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ca30:	b480      	push	{r7}
 800ca32:	b085      	sub	sp, #20
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	60f8      	str	r0, [r7, #12]
 800ca38:	60b9      	str	r1, [r7, #8]
 800ca3a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	4a07      	ldr	r2, [pc, #28]	@ (800ca5c <vApplicationGetIdleTaskMemory+0x2c>)
 800ca40:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	4a06      	ldr	r2, [pc, #24]	@ (800ca60 <vApplicationGetIdleTaskMemory+0x30>)
 800ca46:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2280      	movs	r2, #128	@ 0x80
 800ca4c:	601a      	str	r2, [r3, #0]
}
 800ca4e:	bf00      	nop
 800ca50:	3714      	adds	r7, #20
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr
 800ca5a:	bf00      	nop
 800ca5c:	20001364 	.word	0x20001364
 800ca60:	2000140c 	.word	0x2000140c

0800ca64 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ca64:	b480      	push	{r7}
 800ca66:	b085      	sub	sp, #20
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	60f8      	str	r0, [r7, #12]
 800ca6c:	60b9      	str	r1, [r7, #8]
 800ca6e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	4a07      	ldr	r2, [pc, #28]	@ (800ca90 <vApplicationGetTimerTaskMemory+0x2c>)
 800ca74:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	4a06      	ldr	r2, [pc, #24]	@ (800ca94 <vApplicationGetTimerTaskMemory+0x30>)
 800ca7a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ca82:	601a      	str	r2, [r3, #0]
}
 800ca84:	bf00      	nop
 800ca86:	3714      	adds	r7, #20
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr
 800ca90:	2000160c 	.word	0x2000160c
 800ca94:	200016b4 	.word	0x200016b4

0800ca98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b083      	sub	sp, #12
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f103 0208 	add.w	r2, r3, #8
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f04f 32ff 	mov.w	r2, #4294967295
 800cab0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	f103 0208 	add.w	r2, r3, #8
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f103 0208 	add.w	r2, r3, #8
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	2200      	movs	r2, #0
 800caca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cacc:	bf00      	nop
 800cace:	370c      	adds	r7, #12
 800cad0:	46bd      	mov	sp, r7
 800cad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad6:	4770      	bx	lr

0800cad8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cad8:	b480      	push	{r7}
 800cada:	b083      	sub	sp, #12
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2200      	movs	r2, #0
 800cae4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cae6:	bf00      	nop
 800cae8:	370c      	adds	r7, #12
 800caea:	46bd      	mov	sp, r7
 800caec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf0:	4770      	bx	lr

0800caf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800caf2:	b480      	push	{r7}
 800caf4:	b085      	sub	sp, #20
 800caf6:	af00      	add	r7, sp, #0
 800caf8:	6078      	str	r0, [r7, #4]
 800cafa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	685b      	ldr	r3, [r3, #4]
 800cb00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	68fa      	ldr	r2, [r7, #12]
 800cb06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	689a      	ldr	r2, [r3, #8]
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	689b      	ldr	r3, [r3, #8]
 800cb14:	683a      	ldr	r2, [r7, #0]
 800cb16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	683a      	ldr	r2, [r7, #0]
 800cb1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	687a      	ldr	r2, [r7, #4]
 800cb22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	1c5a      	adds	r2, r3, #1
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	601a      	str	r2, [r3, #0]
}
 800cb2e:	bf00      	nop
 800cb30:	3714      	adds	r7, #20
 800cb32:	46bd      	mov	sp, r7
 800cb34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb38:	4770      	bx	lr

0800cb3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cb3a:	b480      	push	{r7}
 800cb3c:	b085      	sub	sp, #20
 800cb3e:	af00      	add	r7, sp, #0
 800cb40:	6078      	str	r0, [r7, #4]
 800cb42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb50:	d103      	bne.n	800cb5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	691b      	ldr	r3, [r3, #16]
 800cb56:	60fb      	str	r3, [r7, #12]
 800cb58:	e00c      	b.n	800cb74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	3308      	adds	r3, #8
 800cb5e:	60fb      	str	r3, [r7, #12]
 800cb60:	e002      	b.n	800cb68 <vListInsert+0x2e>
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	685b      	ldr	r3, [r3, #4]
 800cb66:	60fb      	str	r3, [r7, #12]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	685b      	ldr	r3, [r3, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	68ba      	ldr	r2, [r7, #8]
 800cb70:	429a      	cmp	r2, r3
 800cb72:	d2f6      	bcs.n	800cb62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	685a      	ldr	r2, [r3, #4]
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	683a      	ldr	r2, [r7, #0]
 800cb82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	68fa      	ldr	r2, [r7, #12]
 800cb88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	683a      	ldr	r2, [r7, #0]
 800cb8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	687a      	ldr	r2, [r7, #4]
 800cb94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	1c5a      	adds	r2, r3, #1
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	601a      	str	r2, [r3, #0]
}
 800cba0:	bf00      	nop
 800cba2:	3714      	adds	r7, #20
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr

0800cbac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cbac:	b480      	push	{r7}
 800cbae:	b085      	sub	sp, #20
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	691b      	ldr	r3, [r3, #16]
 800cbb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	685b      	ldr	r3, [r3, #4]
 800cbbe:	687a      	ldr	r2, [r7, #4]
 800cbc0:	6892      	ldr	r2, [r2, #8]
 800cbc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	689b      	ldr	r3, [r3, #8]
 800cbc8:	687a      	ldr	r2, [r7, #4]
 800cbca:	6852      	ldr	r2, [r2, #4]
 800cbcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	685b      	ldr	r3, [r3, #4]
 800cbd2:	687a      	ldr	r2, [r7, #4]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d103      	bne.n	800cbe0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	689a      	ldr	r2, [r3, #8]
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	1e5a      	subs	r2, r3, #1
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	681b      	ldr	r3, [r3, #0]
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3714      	adds	r7, #20
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfe:	4770      	bx	lr

0800cc00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b084      	sub	sp, #16
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
 800cc08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d10b      	bne.n	800cc2c <xQueueGenericReset+0x2c>
	__asm volatile
 800cc14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc18:	f383 8811 	msr	BASEPRI, r3
 800cc1c:	f3bf 8f6f 	isb	sy
 800cc20:	f3bf 8f4f 	dsb	sy
 800cc24:	60bb      	str	r3, [r7, #8]
}
 800cc26:	bf00      	nop
 800cc28:	bf00      	nop
 800cc2a:	e7fd      	b.n	800cc28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800cc2c:	f002 f964 	bl	800eef8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681a      	ldr	r2, [r3, #0]
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc38:	68f9      	ldr	r1, [r7, #12]
 800cc3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cc3c:	fb01 f303 	mul.w	r3, r1, r3
 800cc40:	441a      	add	r2, r3
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681a      	ldr	r2, [r3, #0]
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681a      	ldr	r2, [r3, #0]
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc5c:	3b01      	subs	r3, #1
 800cc5e:	68f9      	ldr	r1, [r7, #12]
 800cc60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cc62:	fb01 f303 	mul.w	r3, r1, r3
 800cc66:	441a      	add	r2, r3
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	22ff      	movs	r2, #255	@ 0xff
 800cc70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	22ff      	movs	r2, #255	@ 0xff
 800cc78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d114      	bne.n	800ccac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	691b      	ldr	r3, [r3, #16]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d01a      	beq.n	800ccc0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	3310      	adds	r3, #16
 800cc8e:	4618      	mov	r0, r3
 800cc90:	f001 fa00 	bl	800e094 <xTaskRemoveFromEventList>
 800cc94:	4603      	mov	r3, r0
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d012      	beq.n	800ccc0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cc9a:	4b0d      	ldr	r3, [pc, #52]	@ (800ccd0 <xQueueGenericReset+0xd0>)
 800cc9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cca0:	601a      	str	r2, [r3, #0]
 800cca2:	f3bf 8f4f 	dsb	sy
 800cca6:	f3bf 8f6f 	isb	sy
 800ccaa:	e009      	b.n	800ccc0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	3310      	adds	r3, #16
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	f7ff fef1 	bl	800ca98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	3324      	adds	r3, #36	@ 0x24
 800ccba:	4618      	mov	r0, r3
 800ccbc:	f7ff feec 	bl	800ca98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ccc0:	f002 f94c 	bl	800ef5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ccc4:	2301      	movs	r3, #1
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3710      	adds	r7, #16
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	e000ed04 	.word	0xe000ed04

0800ccd4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b08e      	sub	sp, #56	@ 0x38
 800ccd8:	af02      	add	r7, sp, #8
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	607a      	str	r2, [r7, #4]
 800cce0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d10b      	bne.n	800cd00 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccec:	f383 8811 	msr	BASEPRI, r3
 800ccf0:	f3bf 8f6f 	isb	sy
 800ccf4:	f3bf 8f4f 	dsb	sy
 800ccf8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ccfa:	bf00      	nop
 800ccfc:	bf00      	nop
 800ccfe:	e7fd      	b.n	800ccfc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d10b      	bne.n	800cd1e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd0a:	f383 8811 	msr	BASEPRI, r3
 800cd0e:	f3bf 8f6f 	isb	sy
 800cd12:	f3bf 8f4f 	dsb	sy
 800cd16:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cd18:	bf00      	nop
 800cd1a:	bf00      	nop
 800cd1c:	e7fd      	b.n	800cd1a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d002      	beq.n	800cd2a <xQueueGenericCreateStatic+0x56>
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d001      	beq.n	800cd2e <xQueueGenericCreateStatic+0x5a>
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e000      	b.n	800cd30 <xQueueGenericCreateStatic+0x5c>
 800cd2e:	2300      	movs	r3, #0
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d10b      	bne.n	800cd4c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800cd34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd38:	f383 8811 	msr	BASEPRI, r3
 800cd3c:	f3bf 8f6f 	isb	sy
 800cd40:	f3bf 8f4f 	dsb	sy
 800cd44:	623b      	str	r3, [r7, #32]
}
 800cd46:	bf00      	nop
 800cd48:	bf00      	nop
 800cd4a:	e7fd      	b.n	800cd48 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d102      	bne.n	800cd58 <xQueueGenericCreateStatic+0x84>
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d101      	bne.n	800cd5c <xQueueGenericCreateStatic+0x88>
 800cd58:	2301      	movs	r3, #1
 800cd5a:	e000      	b.n	800cd5e <xQueueGenericCreateStatic+0x8a>
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d10b      	bne.n	800cd7a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800cd62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd66:	f383 8811 	msr	BASEPRI, r3
 800cd6a:	f3bf 8f6f 	isb	sy
 800cd6e:	f3bf 8f4f 	dsb	sy
 800cd72:	61fb      	str	r3, [r7, #28]
}
 800cd74:	bf00      	nop
 800cd76:	bf00      	nop
 800cd78:	e7fd      	b.n	800cd76 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800cd7a:	2350      	movs	r3, #80	@ 0x50
 800cd7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	2b50      	cmp	r3, #80	@ 0x50
 800cd82:	d00b      	beq.n	800cd9c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800cd84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd88:	f383 8811 	msr	BASEPRI, r3
 800cd8c:	f3bf 8f6f 	isb	sy
 800cd90:	f3bf 8f4f 	dsb	sy
 800cd94:	61bb      	str	r3, [r7, #24]
}
 800cd96:	bf00      	nop
 800cd98:	bf00      	nop
 800cd9a:	e7fd      	b.n	800cd98 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cd9c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800cda2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d00d      	beq.n	800cdc4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cda8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdaa:	2201      	movs	r2, #1
 800cdac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cdb0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800cdb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdb6:	9300      	str	r3, [sp, #0]
 800cdb8:	4613      	mov	r3, r2
 800cdba:	687a      	ldr	r2, [r7, #4]
 800cdbc:	68b9      	ldr	r1, [r7, #8]
 800cdbe:	68f8      	ldr	r0, [r7, #12]
 800cdc0:	f000 f840 	bl	800ce44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cdc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3730      	adds	r7, #48	@ 0x30
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}

0800cdce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cdce:	b580      	push	{r7, lr}
 800cdd0:	b08a      	sub	sp, #40	@ 0x28
 800cdd2:	af02      	add	r7, sp, #8
 800cdd4:	60f8      	str	r0, [r7, #12]
 800cdd6:	60b9      	str	r1, [r7, #8]
 800cdd8:	4613      	mov	r3, r2
 800cdda:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d10b      	bne.n	800cdfa <xQueueGenericCreate+0x2c>
	__asm volatile
 800cde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cde6:	f383 8811 	msr	BASEPRI, r3
 800cdea:	f3bf 8f6f 	isb	sy
 800cdee:	f3bf 8f4f 	dsb	sy
 800cdf2:	613b      	str	r3, [r7, #16]
}
 800cdf4:	bf00      	nop
 800cdf6:	bf00      	nop
 800cdf8:	e7fd      	b.n	800cdf6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	68ba      	ldr	r2, [r7, #8]
 800cdfe:	fb02 f303 	mul.w	r3, r2, r3
 800ce02:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ce04:	69fb      	ldr	r3, [r7, #28]
 800ce06:	3350      	adds	r3, #80	@ 0x50
 800ce08:	4618      	mov	r0, r3
 800ce0a:	f002 f997 	bl	800f13c <pvPortMalloc>
 800ce0e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ce10:	69bb      	ldr	r3, [r7, #24]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d011      	beq.n	800ce3a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ce1a:	697b      	ldr	r3, [r7, #20]
 800ce1c:	3350      	adds	r3, #80	@ 0x50
 800ce1e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	2200      	movs	r2, #0
 800ce24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ce28:	79fa      	ldrb	r2, [r7, #7]
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	9300      	str	r3, [sp, #0]
 800ce2e:	4613      	mov	r3, r2
 800ce30:	697a      	ldr	r2, [r7, #20]
 800ce32:	68b9      	ldr	r1, [r7, #8]
 800ce34:	68f8      	ldr	r0, [r7, #12]
 800ce36:	f000 f805 	bl	800ce44 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ce3a:	69bb      	ldr	r3, [r7, #24]
	}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	3720      	adds	r7, #32
 800ce40:	46bd      	mov	sp, r7
 800ce42:	bd80      	pop	{r7, pc}

0800ce44 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b084      	sub	sp, #16
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	60f8      	str	r0, [r7, #12]
 800ce4c:	60b9      	str	r1, [r7, #8]
 800ce4e:	607a      	str	r2, [r7, #4]
 800ce50:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d103      	bne.n	800ce60 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ce58:	69bb      	ldr	r3, [r7, #24]
 800ce5a:	69ba      	ldr	r2, [r7, #24]
 800ce5c:	601a      	str	r2, [r3, #0]
 800ce5e:	e002      	b.n	800ce66 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ce60:	69bb      	ldr	r3, [r7, #24]
 800ce62:	687a      	ldr	r2, [r7, #4]
 800ce64:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ce66:	69bb      	ldr	r3, [r7, #24]
 800ce68:	68fa      	ldr	r2, [r7, #12]
 800ce6a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ce6c:	69bb      	ldr	r3, [r7, #24]
 800ce6e:	68ba      	ldr	r2, [r7, #8]
 800ce70:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ce72:	2101      	movs	r1, #1
 800ce74:	69b8      	ldr	r0, [r7, #24]
 800ce76:	f7ff fec3 	bl	800cc00 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ce7a:	69bb      	ldr	r3, [r7, #24]
 800ce7c:	78fa      	ldrb	r2, [r7, #3]
 800ce7e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ce82:	bf00      	nop
 800ce84:	3710      	adds	r7, #16
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}
	...

0800ce8c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b08e      	sub	sp, #56	@ 0x38
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	60f8      	str	r0, [r7, #12]
 800ce94:	60b9      	str	r1, [r7, #8]
 800ce96:	607a      	str	r2, [r7, #4]
 800ce98:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d10b      	bne.n	800cec0 <xQueueGenericSend+0x34>
	__asm volatile
 800cea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceac:	f383 8811 	msr	BASEPRI, r3
 800ceb0:	f3bf 8f6f 	isb	sy
 800ceb4:	f3bf 8f4f 	dsb	sy
 800ceb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ceba:	bf00      	nop
 800cebc:	bf00      	nop
 800cebe:	e7fd      	b.n	800cebc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d103      	bne.n	800cece <xQueueGenericSend+0x42>
 800cec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d101      	bne.n	800ced2 <xQueueGenericSend+0x46>
 800cece:	2301      	movs	r3, #1
 800ced0:	e000      	b.n	800ced4 <xQueueGenericSend+0x48>
 800ced2:	2300      	movs	r3, #0
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d10b      	bne.n	800cef0 <xQueueGenericSend+0x64>
	__asm volatile
 800ced8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cedc:	f383 8811 	msr	BASEPRI, r3
 800cee0:	f3bf 8f6f 	isb	sy
 800cee4:	f3bf 8f4f 	dsb	sy
 800cee8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ceea:	bf00      	nop
 800ceec:	bf00      	nop
 800ceee:	e7fd      	b.n	800ceec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	2b02      	cmp	r3, #2
 800cef4:	d103      	bne.n	800cefe <xQueueGenericSend+0x72>
 800cef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cefa:	2b01      	cmp	r3, #1
 800cefc:	d101      	bne.n	800cf02 <xQueueGenericSend+0x76>
 800cefe:	2301      	movs	r3, #1
 800cf00:	e000      	b.n	800cf04 <xQueueGenericSend+0x78>
 800cf02:	2300      	movs	r3, #0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d10b      	bne.n	800cf20 <xQueueGenericSend+0x94>
	__asm volatile
 800cf08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	623b      	str	r3, [r7, #32]
}
 800cf1a:	bf00      	nop
 800cf1c:	bf00      	nop
 800cf1e:	e7fd      	b.n	800cf1c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cf20:	f001 fa7e 	bl	800e420 <xTaskGetSchedulerState>
 800cf24:	4603      	mov	r3, r0
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d102      	bne.n	800cf30 <xQueueGenericSend+0xa4>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d101      	bne.n	800cf34 <xQueueGenericSend+0xa8>
 800cf30:	2301      	movs	r3, #1
 800cf32:	e000      	b.n	800cf36 <xQueueGenericSend+0xaa>
 800cf34:	2300      	movs	r3, #0
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d10b      	bne.n	800cf52 <xQueueGenericSend+0xc6>
	__asm volatile
 800cf3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3e:	f383 8811 	msr	BASEPRI, r3
 800cf42:	f3bf 8f6f 	isb	sy
 800cf46:	f3bf 8f4f 	dsb	sy
 800cf4a:	61fb      	str	r3, [r7, #28]
}
 800cf4c:	bf00      	nop
 800cf4e:	bf00      	nop
 800cf50:	e7fd      	b.n	800cf4e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cf52:	f001 ffd1 	bl	800eef8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cf56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cf5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf5e:	429a      	cmp	r2, r3
 800cf60:	d302      	bcc.n	800cf68 <xQueueGenericSend+0xdc>
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	2b02      	cmp	r3, #2
 800cf66:	d129      	bne.n	800cfbc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cf68:	683a      	ldr	r2, [r7, #0]
 800cf6a:	68b9      	ldr	r1, [r7, #8]
 800cf6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cf6e:	f000 fa91 	bl	800d494 <prvCopyDataToQueue>
 800cf72:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cf74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d010      	beq.n	800cf9e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cf7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf7e:	3324      	adds	r3, #36	@ 0x24
 800cf80:	4618      	mov	r0, r3
 800cf82:	f001 f887 	bl	800e094 <xTaskRemoveFromEventList>
 800cf86:	4603      	mov	r3, r0
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d013      	beq.n	800cfb4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cf8c:	4b3f      	ldr	r3, [pc, #252]	@ (800d08c <xQueueGenericSend+0x200>)
 800cf8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf92:	601a      	str	r2, [r3, #0]
 800cf94:	f3bf 8f4f 	dsb	sy
 800cf98:	f3bf 8f6f 	isb	sy
 800cf9c:	e00a      	b.n	800cfb4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cf9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d007      	beq.n	800cfb4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cfa4:	4b39      	ldr	r3, [pc, #228]	@ (800d08c <xQueueGenericSend+0x200>)
 800cfa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfaa:	601a      	str	r2, [r3, #0]
 800cfac:	f3bf 8f4f 	dsb	sy
 800cfb0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cfb4:	f001 ffd2 	bl	800ef5c <vPortExitCritical>
				return pdPASS;
 800cfb8:	2301      	movs	r3, #1
 800cfba:	e063      	b.n	800d084 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d103      	bne.n	800cfca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cfc2:	f001 ffcb 	bl	800ef5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	e05c      	b.n	800d084 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cfca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d106      	bne.n	800cfde <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cfd0:	f107 0314 	add.w	r3, r7, #20
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f001 f8c1 	bl	800e15c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cfda:	2301      	movs	r3, #1
 800cfdc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cfde:	f001 ffbd 	bl	800ef5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cfe2:	f000 fe29 	bl	800dc38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cfe6:	f001 ff87 	bl	800eef8 <vPortEnterCritical>
 800cfea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cff0:	b25b      	sxtb	r3, r3
 800cff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cff6:	d103      	bne.n	800d000 <xQueueGenericSend+0x174>
 800cff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cffa:	2200      	movs	r2, #0
 800cffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d002:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d006:	b25b      	sxtb	r3, r3
 800d008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d00c:	d103      	bne.n	800d016 <xQueueGenericSend+0x18a>
 800d00e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d010:	2200      	movs	r2, #0
 800d012:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d016:	f001 ffa1 	bl	800ef5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d01a:	1d3a      	adds	r2, r7, #4
 800d01c:	f107 0314 	add.w	r3, r7, #20
 800d020:	4611      	mov	r1, r2
 800d022:	4618      	mov	r0, r3
 800d024:	f001 f8b0 	bl	800e188 <xTaskCheckForTimeOut>
 800d028:	4603      	mov	r3, r0
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d124      	bne.n	800d078 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d02e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d030:	f000 fb28 	bl	800d684 <prvIsQueueFull>
 800d034:	4603      	mov	r3, r0
 800d036:	2b00      	cmp	r3, #0
 800d038:	d018      	beq.n	800d06c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d03c:	3310      	adds	r3, #16
 800d03e:	687a      	ldr	r2, [r7, #4]
 800d040:	4611      	mov	r1, r2
 800d042:	4618      	mov	r0, r3
 800d044:	f000 ffd4 	bl	800dff0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d048:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d04a:	f000 fab3 	bl	800d5b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d04e:	f000 fe01 	bl	800dc54 <xTaskResumeAll>
 800d052:	4603      	mov	r3, r0
 800d054:	2b00      	cmp	r3, #0
 800d056:	f47f af7c 	bne.w	800cf52 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d05a:	4b0c      	ldr	r3, [pc, #48]	@ (800d08c <xQueueGenericSend+0x200>)
 800d05c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d060:	601a      	str	r2, [r3, #0]
 800d062:	f3bf 8f4f 	dsb	sy
 800d066:	f3bf 8f6f 	isb	sy
 800d06a:	e772      	b.n	800cf52 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d06c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d06e:	f000 faa1 	bl	800d5b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d072:	f000 fdef 	bl	800dc54 <xTaskResumeAll>
 800d076:	e76c      	b.n	800cf52 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d078:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d07a:	f000 fa9b 	bl	800d5b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d07e:	f000 fde9 	bl	800dc54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d082:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d084:	4618      	mov	r0, r3
 800d086:	3738      	adds	r7, #56	@ 0x38
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}
 800d08c:	e000ed04 	.word	0xe000ed04

0800d090 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b090      	sub	sp, #64	@ 0x40
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
 800d09c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d10b      	bne.n	800d0c0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d0a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ac:	f383 8811 	msr	BASEPRI, r3
 800d0b0:	f3bf 8f6f 	isb	sy
 800d0b4:	f3bf 8f4f 	dsb	sy
 800d0b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d0ba:	bf00      	nop
 800d0bc:	bf00      	nop
 800d0be:	e7fd      	b.n	800d0bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d0c0:	68bb      	ldr	r3, [r7, #8]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d103      	bne.n	800d0ce <xQueueGenericSendFromISR+0x3e>
 800d0c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d101      	bne.n	800d0d2 <xQueueGenericSendFromISR+0x42>
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	e000      	b.n	800d0d4 <xQueueGenericSendFromISR+0x44>
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d10b      	bne.n	800d0f0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d0d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0dc:	f383 8811 	msr	BASEPRI, r3
 800d0e0:	f3bf 8f6f 	isb	sy
 800d0e4:	f3bf 8f4f 	dsb	sy
 800d0e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d0ea:	bf00      	nop
 800d0ec:	bf00      	nop
 800d0ee:	e7fd      	b.n	800d0ec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	2b02      	cmp	r3, #2
 800d0f4:	d103      	bne.n	800d0fe <xQueueGenericSendFromISR+0x6e>
 800d0f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0fa:	2b01      	cmp	r3, #1
 800d0fc:	d101      	bne.n	800d102 <xQueueGenericSendFromISR+0x72>
 800d0fe:	2301      	movs	r3, #1
 800d100:	e000      	b.n	800d104 <xQueueGenericSendFromISR+0x74>
 800d102:	2300      	movs	r3, #0
 800d104:	2b00      	cmp	r3, #0
 800d106:	d10b      	bne.n	800d120 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d10c:	f383 8811 	msr	BASEPRI, r3
 800d110:	f3bf 8f6f 	isb	sy
 800d114:	f3bf 8f4f 	dsb	sy
 800d118:	623b      	str	r3, [r7, #32]
}
 800d11a:	bf00      	nop
 800d11c:	bf00      	nop
 800d11e:	e7fd      	b.n	800d11c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d120:	f001 ffca 	bl	800f0b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d124:	f3ef 8211 	mrs	r2, BASEPRI
 800d128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d12c:	f383 8811 	msr	BASEPRI, r3
 800d130:	f3bf 8f6f 	isb	sy
 800d134:	f3bf 8f4f 	dsb	sy
 800d138:	61fa      	str	r2, [r7, #28]
 800d13a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d13c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d13e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d142:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d148:	429a      	cmp	r2, r3
 800d14a:	d302      	bcc.n	800d152 <xQueueGenericSendFromISR+0xc2>
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	2b02      	cmp	r3, #2
 800d150:	d12f      	bne.n	800d1b2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d154:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d158:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d15e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d160:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d162:	683a      	ldr	r2, [r7, #0]
 800d164:	68b9      	ldr	r1, [r7, #8]
 800d166:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d168:	f000 f994 	bl	800d494 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d16c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d170:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d174:	d112      	bne.n	800d19c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d016      	beq.n	800d1ac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d17e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d180:	3324      	adds	r3, #36	@ 0x24
 800d182:	4618      	mov	r0, r3
 800d184:	f000 ff86 	bl	800e094 <xTaskRemoveFromEventList>
 800d188:	4603      	mov	r3, r0
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00e      	beq.n	800d1ac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d00b      	beq.n	800d1ac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2201      	movs	r2, #1
 800d198:	601a      	str	r2, [r3, #0]
 800d19a:	e007      	b.n	800d1ac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d19c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d1a0:	3301      	adds	r3, #1
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	b25a      	sxtb	r2, r3
 800d1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d1ac:	2301      	movs	r3, #1
 800d1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d1b0:	e001      	b.n	800d1b6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d1b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1b8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d1c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d1c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3740      	adds	r7, #64	@ 0x40
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}

0800d1cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08c      	sub	sp, #48	@ 0x30
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	60f8      	str	r0, [r7, #12]
 800d1d4:	60b9      	str	r1, [r7, #8]
 800d1d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d1d8:	2300      	movs	r3, #0
 800d1da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d10b      	bne.n	800d1fe <xQueueReceive+0x32>
	__asm volatile
 800d1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ea:	f383 8811 	msr	BASEPRI, r3
 800d1ee:	f3bf 8f6f 	isb	sy
 800d1f2:	f3bf 8f4f 	dsb	sy
 800d1f6:	623b      	str	r3, [r7, #32]
}
 800d1f8:	bf00      	nop
 800d1fa:	bf00      	nop
 800d1fc:	e7fd      	b.n	800d1fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d103      	bne.n	800d20c <xQueueReceive+0x40>
 800d204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d101      	bne.n	800d210 <xQueueReceive+0x44>
 800d20c:	2301      	movs	r3, #1
 800d20e:	e000      	b.n	800d212 <xQueueReceive+0x46>
 800d210:	2300      	movs	r3, #0
 800d212:	2b00      	cmp	r3, #0
 800d214:	d10b      	bne.n	800d22e <xQueueReceive+0x62>
	__asm volatile
 800d216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d21a:	f383 8811 	msr	BASEPRI, r3
 800d21e:	f3bf 8f6f 	isb	sy
 800d222:	f3bf 8f4f 	dsb	sy
 800d226:	61fb      	str	r3, [r7, #28]
}
 800d228:	bf00      	nop
 800d22a:	bf00      	nop
 800d22c:	e7fd      	b.n	800d22a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d22e:	f001 f8f7 	bl	800e420 <xTaskGetSchedulerState>
 800d232:	4603      	mov	r3, r0
 800d234:	2b00      	cmp	r3, #0
 800d236:	d102      	bne.n	800d23e <xQueueReceive+0x72>
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d101      	bne.n	800d242 <xQueueReceive+0x76>
 800d23e:	2301      	movs	r3, #1
 800d240:	e000      	b.n	800d244 <xQueueReceive+0x78>
 800d242:	2300      	movs	r3, #0
 800d244:	2b00      	cmp	r3, #0
 800d246:	d10b      	bne.n	800d260 <xQueueReceive+0x94>
	__asm volatile
 800d248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d24c:	f383 8811 	msr	BASEPRI, r3
 800d250:	f3bf 8f6f 	isb	sy
 800d254:	f3bf 8f4f 	dsb	sy
 800d258:	61bb      	str	r3, [r7, #24]
}
 800d25a:	bf00      	nop
 800d25c:	bf00      	nop
 800d25e:	e7fd      	b.n	800d25c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d260:	f001 fe4a 	bl	800eef8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d268:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d01f      	beq.n	800d2b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d270:	68b9      	ldr	r1, [r7, #8]
 800d272:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d274:	f000 f978 	bl	800d568 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d27a:	1e5a      	subs	r2, r3, #1
 800d27c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d27e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d282:	691b      	ldr	r3, [r3, #16]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d00f      	beq.n	800d2a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d28a:	3310      	adds	r3, #16
 800d28c:	4618      	mov	r0, r3
 800d28e:	f000 ff01 	bl	800e094 <xTaskRemoveFromEventList>
 800d292:	4603      	mov	r3, r0
 800d294:	2b00      	cmp	r3, #0
 800d296:	d007      	beq.n	800d2a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d298:	4b3c      	ldr	r3, [pc, #240]	@ (800d38c <xQueueReceive+0x1c0>)
 800d29a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d29e:	601a      	str	r2, [r3, #0]
 800d2a0:	f3bf 8f4f 	dsb	sy
 800d2a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d2a8:	f001 fe58 	bl	800ef5c <vPortExitCritical>
				return pdPASS;
 800d2ac:	2301      	movs	r3, #1
 800d2ae:	e069      	b.n	800d384 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d103      	bne.n	800d2be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d2b6:	f001 fe51 	bl	800ef5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	e062      	b.n	800d384 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d2be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d106      	bne.n	800d2d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d2c4:	f107 0310 	add.w	r3, r7, #16
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	f000 ff47 	bl	800e15c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d2d2:	f001 fe43 	bl	800ef5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d2d6:	f000 fcaf 	bl	800dc38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d2da:	f001 fe0d 	bl	800eef8 <vPortEnterCritical>
 800d2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d2e4:	b25b      	sxtb	r3, r3
 800d2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2ea:	d103      	bne.n	800d2f4 <xQueueReceive+0x128>
 800d2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d2fa:	b25b      	sxtb	r3, r3
 800d2fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d300:	d103      	bne.n	800d30a <xQueueReceive+0x13e>
 800d302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d304:	2200      	movs	r2, #0
 800d306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d30a:	f001 fe27 	bl	800ef5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d30e:	1d3a      	adds	r2, r7, #4
 800d310:	f107 0310 	add.w	r3, r7, #16
 800d314:	4611      	mov	r1, r2
 800d316:	4618      	mov	r0, r3
 800d318:	f000 ff36 	bl	800e188 <xTaskCheckForTimeOut>
 800d31c:	4603      	mov	r3, r0
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d123      	bne.n	800d36a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d322:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d324:	f000 f998 	bl	800d658 <prvIsQueueEmpty>
 800d328:	4603      	mov	r3, r0
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d017      	beq.n	800d35e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d330:	3324      	adds	r3, #36	@ 0x24
 800d332:	687a      	ldr	r2, [r7, #4]
 800d334:	4611      	mov	r1, r2
 800d336:	4618      	mov	r0, r3
 800d338:	f000 fe5a 	bl	800dff0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d33c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d33e:	f000 f939 	bl	800d5b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d342:	f000 fc87 	bl	800dc54 <xTaskResumeAll>
 800d346:	4603      	mov	r3, r0
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d189      	bne.n	800d260 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d34c:	4b0f      	ldr	r3, [pc, #60]	@ (800d38c <xQueueReceive+0x1c0>)
 800d34e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d352:	601a      	str	r2, [r3, #0]
 800d354:	f3bf 8f4f 	dsb	sy
 800d358:	f3bf 8f6f 	isb	sy
 800d35c:	e780      	b.n	800d260 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d35e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d360:	f000 f928 	bl	800d5b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d364:	f000 fc76 	bl	800dc54 <xTaskResumeAll>
 800d368:	e77a      	b.n	800d260 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d36a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d36c:	f000 f922 	bl	800d5b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d370:	f000 fc70 	bl	800dc54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d374:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d376:	f000 f96f 	bl	800d658 <prvIsQueueEmpty>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	f43f af6f 	beq.w	800d260 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d382:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d384:	4618      	mov	r0, r3
 800d386:	3730      	adds	r7, #48	@ 0x30
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}
 800d38c:	e000ed04 	.word	0xe000ed04

0800d390 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b08e      	sub	sp, #56	@ 0x38
 800d394:	af00      	add	r7, sp, #0
 800d396:	60f8      	str	r0, [r7, #12]
 800d398:	60b9      	str	r1, [r7, #8]
 800d39a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d10b      	bne.n	800d3be <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3aa:	f383 8811 	msr	BASEPRI, r3
 800d3ae:	f3bf 8f6f 	isb	sy
 800d3b2:	f3bf 8f4f 	dsb	sy
 800d3b6:	623b      	str	r3, [r7, #32]
}
 800d3b8:	bf00      	nop
 800d3ba:	bf00      	nop
 800d3bc:	e7fd      	b.n	800d3ba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d103      	bne.n	800d3cc <xQueueReceiveFromISR+0x3c>
 800d3c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d101      	bne.n	800d3d0 <xQueueReceiveFromISR+0x40>
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	e000      	b.n	800d3d2 <xQueueReceiveFromISR+0x42>
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d10b      	bne.n	800d3ee <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800d3d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3da:	f383 8811 	msr	BASEPRI, r3
 800d3de:	f3bf 8f6f 	isb	sy
 800d3e2:	f3bf 8f4f 	dsb	sy
 800d3e6:	61fb      	str	r3, [r7, #28]
}
 800d3e8:	bf00      	nop
 800d3ea:	bf00      	nop
 800d3ec:	e7fd      	b.n	800d3ea <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d3ee:	f001 fe63 	bl	800f0b8 <vPortValidateInterruptPriority>
	__asm volatile
 800d3f2:	f3ef 8211 	mrs	r2, BASEPRI
 800d3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3fa:	f383 8811 	msr	BASEPRI, r3
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f3bf 8f4f 	dsb	sy
 800d406:	61ba      	str	r2, [r7, #24]
 800d408:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d40a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d40c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d412:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d416:	2b00      	cmp	r3, #0
 800d418:	d02f      	beq.n	800d47a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d41c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d420:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d424:	68b9      	ldr	r1, [r7, #8]
 800d426:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d428:	f000 f89e 	bl	800d568 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d42c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d42e:	1e5a      	subs	r2, r3, #1
 800d430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d432:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d434:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d43c:	d112      	bne.n	800d464 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d016      	beq.n	800d474 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d448:	3310      	adds	r3, #16
 800d44a:	4618      	mov	r0, r3
 800d44c:	f000 fe22 	bl	800e094 <xTaskRemoveFromEventList>
 800d450:	4603      	mov	r3, r0
 800d452:	2b00      	cmp	r3, #0
 800d454:	d00e      	beq.n	800d474 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d00b      	beq.n	800d474 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	2201      	movs	r2, #1
 800d460:	601a      	str	r2, [r3, #0]
 800d462:	e007      	b.n	800d474 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d468:	3301      	adds	r3, #1
 800d46a:	b2db      	uxtb	r3, r3
 800d46c:	b25a      	sxtb	r2, r3
 800d46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d470:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800d474:	2301      	movs	r3, #1
 800d476:	637b      	str	r3, [r7, #52]	@ 0x34
 800d478:	e001      	b.n	800d47e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800d47a:	2300      	movs	r3, #0
 800d47c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d47e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d480:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d482:	693b      	ldr	r3, [r7, #16]
 800d484:	f383 8811 	msr	BASEPRI, r3
}
 800d488:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d48a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d48c:	4618      	mov	r0, r3
 800d48e:	3738      	adds	r7, #56	@ 0x38
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b086      	sub	sp, #24
 800d498:	af00      	add	r7, sp, #0
 800d49a:	60f8      	str	r0, [r7, #12]
 800d49c:	60b9      	str	r1, [r7, #8]
 800d49e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d10d      	bne.n	800d4ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d14d      	bne.n	800d556 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	689b      	ldr	r3, [r3, #8]
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f000 ffcc 	bl	800e45c <xTaskPriorityDisinherit>
 800d4c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	609a      	str	r2, [r3, #8]
 800d4cc:	e043      	b.n	800d556 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d119      	bne.n	800d508 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	6858      	ldr	r0, [r3, #4]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4dc:	461a      	mov	r2, r3
 800d4de:	68b9      	ldr	r1, [r7, #8]
 800d4e0:	f002 fbff 	bl	800fce2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	685a      	ldr	r2, [r3, #4]
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4ec:	441a      	add	r2, r3
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	685a      	ldr	r2, [r3, #4]
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	689b      	ldr	r3, [r3, #8]
 800d4fa:	429a      	cmp	r2, r3
 800d4fc:	d32b      	bcc.n	800d556 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	681a      	ldr	r2, [r3, #0]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	605a      	str	r2, [r3, #4]
 800d506:	e026      	b.n	800d556 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	68d8      	ldr	r0, [r3, #12]
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d510:	461a      	mov	r2, r3
 800d512:	68b9      	ldr	r1, [r7, #8]
 800d514:	f002 fbe5 	bl	800fce2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	68da      	ldr	r2, [r3, #12]
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d520:	425b      	negs	r3, r3
 800d522:	441a      	add	r2, r3
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	68da      	ldr	r2, [r3, #12]
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	429a      	cmp	r2, r3
 800d532:	d207      	bcs.n	800d544 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	689a      	ldr	r2, [r3, #8]
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d53c:	425b      	negs	r3, r3
 800d53e:	441a      	add	r2, r3
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2b02      	cmp	r3, #2
 800d548:	d105      	bne.n	800d556 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d002      	beq.n	800d556 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	3b01      	subs	r3, #1
 800d554:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	1c5a      	adds	r2, r3, #1
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d55e:	697b      	ldr	r3, [r7, #20]
}
 800d560:	4618      	mov	r0, r3
 800d562:	3718      	adds	r7, #24
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}

0800d568 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b082      	sub	sp, #8
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
 800d570:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d576:	2b00      	cmp	r3, #0
 800d578:	d018      	beq.n	800d5ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	68da      	ldr	r2, [r3, #12]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d582:	441a      	add	r2, r3
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	68da      	ldr	r2, [r3, #12]
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	689b      	ldr	r3, [r3, #8]
 800d590:	429a      	cmp	r2, r3
 800d592:	d303      	bcc.n	800d59c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681a      	ldr	r2, [r3, #0]
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	68d9      	ldr	r1, [r3, #12]
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5a4:	461a      	mov	r2, r3
 800d5a6:	6838      	ldr	r0, [r7, #0]
 800d5a8:	f002 fb9b 	bl	800fce2 <memcpy>
	}
}
 800d5ac:	bf00      	nop
 800d5ae:	3708      	adds	r7, #8
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	bd80      	pop	{r7, pc}

0800d5b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b084      	sub	sp, #16
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d5bc:	f001 fc9c 	bl	800eef8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d5c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d5c8:	e011      	b.n	800d5ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d012      	beq.n	800d5f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	3324      	adds	r3, #36	@ 0x24
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f000 fd5c 	bl	800e094 <xTaskRemoveFromEventList>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d001      	beq.n	800d5e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d5e2:	f000 fe35 	bl	800e250 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d5e6:	7bfb      	ldrb	r3, [r7, #15]
 800d5e8:	3b01      	subs	r3, #1
 800d5ea:	b2db      	uxtb	r3, r3
 800d5ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d5ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	dce9      	bgt.n	800d5ca <prvUnlockQueue+0x16>
 800d5f6:	e000      	b.n	800d5fa <prvUnlockQueue+0x46>
					break;
 800d5f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	22ff      	movs	r2, #255	@ 0xff
 800d5fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d602:	f001 fcab 	bl	800ef5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d606:	f001 fc77 	bl	800eef8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d610:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d612:	e011      	b.n	800d638 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	691b      	ldr	r3, [r3, #16]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d012      	beq.n	800d642 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	3310      	adds	r3, #16
 800d620:	4618      	mov	r0, r3
 800d622:	f000 fd37 	bl	800e094 <xTaskRemoveFromEventList>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d001      	beq.n	800d630 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d62c:	f000 fe10 	bl	800e250 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d630:	7bbb      	ldrb	r3, [r7, #14]
 800d632:	3b01      	subs	r3, #1
 800d634:	b2db      	uxtb	r3, r3
 800d636:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d638:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	dce9      	bgt.n	800d614 <prvUnlockQueue+0x60>
 800d640:	e000      	b.n	800d644 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d642:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	22ff      	movs	r2, #255	@ 0xff
 800d648:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d64c:	f001 fc86 	bl	800ef5c <vPortExitCritical>
}
 800d650:	bf00      	nop
 800d652:	3710      	adds	r7, #16
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}

0800d658 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b084      	sub	sp, #16
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d660:	f001 fc4a 	bl	800eef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d102      	bne.n	800d672 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d66c:	2301      	movs	r3, #1
 800d66e:	60fb      	str	r3, [r7, #12]
 800d670:	e001      	b.n	800d676 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d672:	2300      	movs	r3, #0
 800d674:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d676:	f001 fc71 	bl	800ef5c <vPortExitCritical>

	return xReturn;
 800d67a:	68fb      	ldr	r3, [r7, #12]
}
 800d67c:	4618      	mov	r0, r3
 800d67e:	3710      	adds	r7, #16
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}

0800d684 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b084      	sub	sp, #16
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d68c:	f001 fc34 	bl	800eef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d698:	429a      	cmp	r2, r3
 800d69a:	d102      	bne.n	800d6a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d69c:	2301      	movs	r3, #1
 800d69e:	60fb      	str	r3, [r7, #12]
 800d6a0:	e001      	b.n	800d6a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d6a6:	f001 fc59 	bl	800ef5c <vPortExitCritical>

	return xReturn;
 800d6aa:	68fb      	ldr	r3, [r7, #12]
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	3710      	adds	r7, #16
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	bd80      	pop	{r7, pc}

0800d6b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b085      	sub	sp, #20
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]
 800d6bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d6be:	2300      	movs	r3, #0
 800d6c0:	60fb      	str	r3, [r7, #12]
 800d6c2:	e014      	b.n	800d6ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d6c4:	4a0f      	ldr	r2, [pc, #60]	@ (800d704 <vQueueAddToRegistry+0x50>)
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d10b      	bne.n	800d6e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d6d0:	490c      	ldr	r1, [pc, #48]	@ (800d704 <vQueueAddToRegistry+0x50>)
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	683a      	ldr	r2, [r7, #0]
 800d6d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d6da:	4a0a      	ldr	r2, [pc, #40]	@ (800d704 <vQueueAddToRegistry+0x50>)
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	00db      	lsls	r3, r3, #3
 800d6e0:	4413      	add	r3, r2
 800d6e2:	687a      	ldr	r2, [r7, #4]
 800d6e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d6e6:	e006      	b.n	800d6f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	3301      	adds	r3, #1
 800d6ec:	60fb      	str	r3, [r7, #12]
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	2b07      	cmp	r3, #7
 800d6f2:	d9e7      	bls.n	800d6c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d6f4:	bf00      	nop
 800d6f6:	bf00      	nop
 800d6f8:	3714      	adds	r7, #20
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr
 800d702:	bf00      	nop
 800d704:	20001ab4 	.word	0x20001ab4

0800d708 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b086      	sub	sp, #24
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	60f8      	str	r0, [r7, #12]
 800d710:	60b9      	str	r1, [r7, #8]
 800d712:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d718:	f001 fbee 	bl	800eef8 <vPortEnterCritical>
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d722:	b25b      	sxtb	r3, r3
 800d724:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d728:	d103      	bne.n	800d732 <vQueueWaitForMessageRestricted+0x2a>
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	2200      	movs	r2, #0
 800d72e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d732:	697b      	ldr	r3, [r7, #20]
 800d734:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d738:	b25b      	sxtb	r3, r3
 800d73a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d73e:	d103      	bne.n	800d748 <vQueueWaitForMessageRestricted+0x40>
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	2200      	movs	r2, #0
 800d744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d748:	f001 fc08 	bl	800ef5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d74c:	697b      	ldr	r3, [r7, #20]
 800d74e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d750:	2b00      	cmp	r3, #0
 800d752:	d106      	bne.n	800d762 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	3324      	adds	r3, #36	@ 0x24
 800d758:	687a      	ldr	r2, [r7, #4]
 800d75a:	68b9      	ldr	r1, [r7, #8]
 800d75c:	4618      	mov	r0, r3
 800d75e:	f000 fc6d 	bl	800e03c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d762:	6978      	ldr	r0, [r7, #20]
 800d764:	f7ff ff26 	bl	800d5b4 <prvUnlockQueue>
	}
 800d768:	bf00      	nop
 800d76a:	3718      	adds	r7, #24
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bd80      	pop	{r7, pc}

0800d770 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d770:	b580      	push	{r7, lr}
 800d772:	b08e      	sub	sp, #56	@ 0x38
 800d774:	af04      	add	r7, sp, #16
 800d776:	60f8      	str	r0, [r7, #12]
 800d778:	60b9      	str	r1, [r7, #8]
 800d77a:	607a      	str	r2, [r7, #4]
 800d77c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d77e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d780:	2b00      	cmp	r3, #0
 800d782:	d10b      	bne.n	800d79c <xTaskCreateStatic+0x2c>
	__asm volatile
 800d784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d788:	f383 8811 	msr	BASEPRI, r3
 800d78c:	f3bf 8f6f 	isb	sy
 800d790:	f3bf 8f4f 	dsb	sy
 800d794:	623b      	str	r3, [r7, #32]
}
 800d796:	bf00      	nop
 800d798:	bf00      	nop
 800d79a:	e7fd      	b.n	800d798 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d79c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d10b      	bne.n	800d7ba <xTaskCreateStatic+0x4a>
	__asm volatile
 800d7a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7a6:	f383 8811 	msr	BASEPRI, r3
 800d7aa:	f3bf 8f6f 	isb	sy
 800d7ae:	f3bf 8f4f 	dsb	sy
 800d7b2:	61fb      	str	r3, [r7, #28]
}
 800d7b4:	bf00      	nop
 800d7b6:	bf00      	nop
 800d7b8:	e7fd      	b.n	800d7b6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d7ba:	23a8      	movs	r3, #168	@ 0xa8
 800d7bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	2ba8      	cmp	r3, #168	@ 0xa8
 800d7c2:	d00b      	beq.n	800d7dc <xTaskCreateStatic+0x6c>
	__asm volatile
 800d7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7c8:	f383 8811 	msr	BASEPRI, r3
 800d7cc:	f3bf 8f6f 	isb	sy
 800d7d0:	f3bf 8f4f 	dsb	sy
 800d7d4:	61bb      	str	r3, [r7, #24]
}
 800d7d6:	bf00      	nop
 800d7d8:	bf00      	nop
 800d7da:	e7fd      	b.n	800d7d8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d7dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d01e      	beq.n	800d822 <xTaskCreateStatic+0xb2>
 800d7e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d01b      	beq.n	800d822 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7ec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d7f2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d7f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7f6:	2202      	movs	r2, #2
 800d7f8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	9303      	str	r3, [sp, #12]
 800d800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d802:	9302      	str	r3, [sp, #8]
 800d804:	f107 0314 	add.w	r3, r7, #20
 800d808:	9301      	str	r3, [sp, #4]
 800d80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d80c:	9300      	str	r3, [sp, #0]
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	687a      	ldr	r2, [r7, #4]
 800d812:	68b9      	ldr	r1, [r7, #8]
 800d814:	68f8      	ldr	r0, [r7, #12]
 800d816:	f000 f851 	bl	800d8bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d81a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d81c:	f000 f8f6 	bl	800da0c <prvAddNewTaskToReadyList>
 800d820:	e001      	b.n	800d826 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d822:	2300      	movs	r3, #0
 800d824:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d826:	697b      	ldr	r3, [r7, #20]
	}
 800d828:	4618      	mov	r0, r3
 800d82a:	3728      	adds	r7, #40	@ 0x28
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bd80      	pop	{r7, pc}

0800d830 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d830:	b580      	push	{r7, lr}
 800d832:	b08c      	sub	sp, #48	@ 0x30
 800d834:	af04      	add	r7, sp, #16
 800d836:	60f8      	str	r0, [r7, #12]
 800d838:	60b9      	str	r1, [r7, #8]
 800d83a:	603b      	str	r3, [r7, #0]
 800d83c:	4613      	mov	r3, r2
 800d83e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d840:	88fb      	ldrh	r3, [r7, #6]
 800d842:	009b      	lsls	r3, r3, #2
 800d844:	4618      	mov	r0, r3
 800d846:	f001 fc79 	bl	800f13c <pvPortMalloc>
 800d84a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d00e      	beq.n	800d870 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d852:	20a8      	movs	r0, #168	@ 0xa8
 800d854:	f001 fc72 	bl	800f13c <pvPortMalloc>
 800d858:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d85a:	69fb      	ldr	r3, [r7, #28]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d003      	beq.n	800d868 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d860:	69fb      	ldr	r3, [r7, #28]
 800d862:	697a      	ldr	r2, [r7, #20]
 800d864:	631a      	str	r2, [r3, #48]	@ 0x30
 800d866:	e005      	b.n	800d874 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d868:	6978      	ldr	r0, [r7, #20]
 800d86a:	f001 fd35 	bl	800f2d8 <vPortFree>
 800d86e:	e001      	b.n	800d874 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d870:	2300      	movs	r3, #0
 800d872:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d874:	69fb      	ldr	r3, [r7, #28]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d017      	beq.n	800d8aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d87a:	69fb      	ldr	r3, [r7, #28]
 800d87c:	2200      	movs	r2, #0
 800d87e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d882:	88fa      	ldrh	r2, [r7, #6]
 800d884:	2300      	movs	r3, #0
 800d886:	9303      	str	r3, [sp, #12]
 800d888:	69fb      	ldr	r3, [r7, #28]
 800d88a:	9302      	str	r3, [sp, #8]
 800d88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d88e:	9301      	str	r3, [sp, #4]
 800d890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d892:	9300      	str	r3, [sp, #0]
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	68b9      	ldr	r1, [r7, #8]
 800d898:	68f8      	ldr	r0, [r7, #12]
 800d89a:	f000 f80f 	bl	800d8bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d89e:	69f8      	ldr	r0, [r7, #28]
 800d8a0:	f000 f8b4 	bl	800da0c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	61bb      	str	r3, [r7, #24]
 800d8a8:	e002      	b.n	800d8b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d8aa:	f04f 33ff 	mov.w	r3, #4294967295
 800d8ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d8b0:	69bb      	ldr	r3, [r7, #24]
	}
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	3720      	adds	r7, #32
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	bd80      	pop	{r7, pc}
	...

0800d8bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b088      	sub	sp, #32
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	60f8      	str	r0, [r7, #12]
 800d8c4:	60b9      	str	r1, [r7, #8]
 800d8c6:	607a      	str	r2, [r7, #4]
 800d8c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8cc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	009b      	lsls	r3, r3, #2
 800d8d2:	461a      	mov	r2, r3
 800d8d4:	21a5      	movs	r1, #165	@ 0xa5
 800d8d6:	f002 f8a5 	bl	800fa24 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d8e4:	3b01      	subs	r3, #1
 800d8e6:	009b      	lsls	r3, r3, #2
 800d8e8:	4413      	add	r3, r2
 800d8ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d8ec:	69bb      	ldr	r3, [r7, #24]
 800d8ee:	f023 0307 	bic.w	r3, r3, #7
 800d8f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d8f4:	69bb      	ldr	r3, [r7, #24]
 800d8f6:	f003 0307 	and.w	r3, r3, #7
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d00b      	beq.n	800d916 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	617b      	str	r3, [r7, #20]
}
 800d910:	bf00      	nop
 800d912:	bf00      	nop
 800d914:	e7fd      	b.n	800d912 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d01f      	beq.n	800d95c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d91c:	2300      	movs	r3, #0
 800d91e:	61fb      	str	r3, [r7, #28]
 800d920:	e012      	b.n	800d948 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d922:	68ba      	ldr	r2, [r7, #8]
 800d924:	69fb      	ldr	r3, [r7, #28]
 800d926:	4413      	add	r3, r2
 800d928:	7819      	ldrb	r1, [r3, #0]
 800d92a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d92c:	69fb      	ldr	r3, [r7, #28]
 800d92e:	4413      	add	r3, r2
 800d930:	3334      	adds	r3, #52	@ 0x34
 800d932:	460a      	mov	r2, r1
 800d934:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d936:	68ba      	ldr	r2, [r7, #8]
 800d938:	69fb      	ldr	r3, [r7, #28]
 800d93a:	4413      	add	r3, r2
 800d93c:	781b      	ldrb	r3, [r3, #0]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d006      	beq.n	800d950 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d942:	69fb      	ldr	r3, [r7, #28]
 800d944:	3301      	adds	r3, #1
 800d946:	61fb      	str	r3, [r7, #28]
 800d948:	69fb      	ldr	r3, [r7, #28]
 800d94a:	2b0f      	cmp	r3, #15
 800d94c:	d9e9      	bls.n	800d922 <prvInitialiseNewTask+0x66>
 800d94e:	e000      	b.n	800d952 <prvInitialiseNewTask+0x96>
			{
				break;
 800d950:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d954:	2200      	movs	r2, #0
 800d956:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d95a:	e003      	b.n	800d964 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d95e:	2200      	movs	r2, #0
 800d960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d966:	2b37      	cmp	r3, #55	@ 0x37
 800d968:	d901      	bls.n	800d96e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d96a:	2337      	movs	r3, #55	@ 0x37
 800d96c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d96e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d970:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d972:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d976:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d978:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d97a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d97c:	2200      	movs	r2, #0
 800d97e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d982:	3304      	adds	r3, #4
 800d984:	4618      	mov	r0, r3
 800d986:	f7ff f8a7 	bl	800cad8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d98c:	3318      	adds	r3, #24
 800d98e:	4618      	mov	r0, r3
 800d990:	f7ff f8a2 	bl	800cad8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d998:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d99a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d99c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9bc:	3354      	adds	r3, #84	@ 0x54
 800d9be:	224c      	movs	r2, #76	@ 0x4c
 800d9c0:	2100      	movs	r1, #0
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f002 f82e 	bl	800fa24 <memset>
 800d9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ca:	4a0d      	ldr	r2, [pc, #52]	@ (800da00 <prvInitialiseNewTask+0x144>)
 800d9cc:	659a      	str	r2, [r3, #88]	@ 0x58
 800d9ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9d0:	4a0c      	ldr	r2, [pc, #48]	@ (800da04 <prvInitialiseNewTask+0x148>)
 800d9d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9d6:	4a0c      	ldr	r2, [pc, #48]	@ (800da08 <prvInitialiseNewTask+0x14c>)
 800d9d8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d9da:	683a      	ldr	r2, [r7, #0]
 800d9dc:	68f9      	ldr	r1, [r7, #12]
 800d9de:	69b8      	ldr	r0, [r7, #24]
 800d9e0:	f001 f95a 	bl	800ec98 <pxPortInitialiseStack>
 800d9e4:	4602      	mov	r2, r0
 800d9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d002      	beq.n	800d9f6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d9f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d9f6:	bf00      	nop
 800d9f8:	3720      	adds	r7, #32
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	bd80      	pop	{r7, pc}
 800d9fe:	bf00      	nop
 800da00:	20005fc8 	.word	0x20005fc8
 800da04:	20006030 	.word	0x20006030
 800da08:	20006098 	.word	0x20006098

0800da0c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b082      	sub	sp, #8
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800da14:	f001 fa70 	bl	800eef8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800da18:	4b2d      	ldr	r3, [pc, #180]	@ (800dad0 <prvAddNewTaskToReadyList+0xc4>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	3301      	adds	r3, #1
 800da1e:	4a2c      	ldr	r2, [pc, #176]	@ (800dad0 <prvAddNewTaskToReadyList+0xc4>)
 800da20:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800da22:	4b2c      	ldr	r3, [pc, #176]	@ (800dad4 <prvAddNewTaskToReadyList+0xc8>)
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	2b00      	cmp	r3, #0
 800da28:	d109      	bne.n	800da3e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800da2a:	4a2a      	ldr	r2, [pc, #168]	@ (800dad4 <prvAddNewTaskToReadyList+0xc8>)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800da30:	4b27      	ldr	r3, [pc, #156]	@ (800dad0 <prvAddNewTaskToReadyList+0xc4>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	2b01      	cmp	r3, #1
 800da36:	d110      	bne.n	800da5a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800da38:	f000 fc2e 	bl	800e298 <prvInitialiseTaskLists>
 800da3c:	e00d      	b.n	800da5a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800da3e:	4b26      	ldr	r3, [pc, #152]	@ (800dad8 <prvAddNewTaskToReadyList+0xcc>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d109      	bne.n	800da5a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800da46:	4b23      	ldr	r3, [pc, #140]	@ (800dad4 <prvAddNewTaskToReadyList+0xc8>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da50:	429a      	cmp	r2, r3
 800da52:	d802      	bhi.n	800da5a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800da54:	4a1f      	ldr	r2, [pc, #124]	@ (800dad4 <prvAddNewTaskToReadyList+0xc8>)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800da5a:	4b20      	ldr	r3, [pc, #128]	@ (800dadc <prvAddNewTaskToReadyList+0xd0>)
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	3301      	adds	r3, #1
 800da60:	4a1e      	ldr	r2, [pc, #120]	@ (800dadc <prvAddNewTaskToReadyList+0xd0>)
 800da62:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800da64:	4b1d      	ldr	r3, [pc, #116]	@ (800dadc <prvAddNewTaskToReadyList+0xd0>)
 800da66:	681a      	ldr	r2, [r3, #0]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da70:	4b1b      	ldr	r3, [pc, #108]	@ (800dae0 <prvAddNewTaskToReadyList+0xd4>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	429a      	cmp	r2, r3
 800da76:	d903      	bls.n	800da80 <prvAddNewTaskToReadyList+0x74>
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da7c:	4a18      	ldr	r2, [pc, #96]	@ (800dae0 <prvAddNewTaskToReadyList+0xd4>)
 800da7e:	6013      	str	r3, [r2, #0]
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da84:	4613      	mov	r3, r2
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	4413      	add	r3, r2
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	4a15      	ldr	r2, [pc, #84]	@ (800dae4 <prvAddNewTaskToReadyList+0xd8>)
 800da8e:	441a      	add	r2, r3
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	3304      	adds	r3, #4
 800da94:	4619      	mov	r1, r3
 800da96:	4610      	mov	r0, r2
 800da98:	f7ff f82b 	bl	800caf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800da9c:	f001 fa5e 	bl	800ef5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800daa0:	4b0d      	ldr	r3, [pc, #52]	@ (800dad8 <prvAddNewTaskToReadyList+0xcc>)
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00e      	beq.n	800dac6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800daa8:	4b0a      	ldr	r3, [pc, #40]	@ (800dad4 <prvAddNewTaskToReadyList+0xc8>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d207      	bcs.n	800dac6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dab6:	4b0c      	ldr	r3, [pc, #48]	@ (800dae8 <prvAddNewTaskToReadyList+0xdc>)
 800dab8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dabc:	601a      	str	r2, [r3, #0]
 800dabe:	f3bf 8f4f 	dsb	sy
 800dac2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dac6:	bf00      	nop
 800dac8:	3708      	adds	r7, #8
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}
 800dace:	bf00      	nop
 800dad0:	20001fc8 	.word	0x20001fc8
 800dad4:	20001af4 	.word	0x20001af4
 800dad8:	20001fd4 	.word	0x20001fd4
 800dadc:	20001fe4 	.word	0x20001fe4
 800dae0:	20001fd0 	.word	0x20001fd0
 800dae4:	20001af8 	.word	0x20001af8
 800dae8:	e000ed04 	.word	0xe000ed04

0800daec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800daec:	b580      	push	{r7, lr}
 800daee:	b084      	sub	sp, #16
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800daf4:	2300      	movs	r3, #0
 800daf6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d018      	beq.n	800db30 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dafe:	4b14      	ldr	r3, [pc, #80]	@ (800db50 <vTaskDelay+0x64>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d00b      	beq.n	800db1e <vTaskDelay+0x32>
	__asm volatile
 800db06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db0a:	f383 8811 	msr	BASEPRI, r3
 800db0e:	f3bf 8f6f 	isb	sy
 800db12:	f3bf 8f4f 	dsb	sy
 800db16:	60bb      	str	r3, [r7, #8]
}
 800db18:	bf00      	nop
 800db1a:	bf00      	nop
 800db1c:	e7fd      	b.n	800db1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800db1e:	f000 f88b 	bl	800dc38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800db22:	2100      	movs	r1, #0
 800db24:	6878      	ldr	r0, [r7, #4]
 800db26:	f000 fd09 	bl	800e53c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800db2a:	f000 f893 	bl	800dc54 <xTaskResumeAll>
 800db2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d107      	bne.n	800db46 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800db36:	4b07      	ldr	r3, [pc, #28]	@ (800db54 <vTaskDelay+0x68>)
 800db38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db3c:	601a      	str	r2, [r3, #0]
 800db3e:	f3bf 8f4f 	dsb	sy
 800db42:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800db46:	bf00      	nop
 800db48:	3710      	adds	r7, #16
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	20001ff0 	.word	0x20001ff0
 800db54:	e000ed04 	.word	0xe000ed04

0800db58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b08a      	sub	sp, #40	@ 0x28
 800db5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800db5e:	2300      	movs	r3, #0
 800db60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800db62:	2300      	movs	r3, #0
 800db64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800db66:	463a      	mov	r2, r7
 800db68:	1d39      	adds	r1, r7, #4
 800db6a:	f107 0308 	add.w	r3, r7, #8
 800db6e:	4618      	mov	r0, r3
 800db70:	f7fe ff5e 	bl	800ca30 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800db74:	6839      	ldr	r1, [r7, #0]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	68ba      	ldr	r2, [r7, #8]
 800db7a:	9202      	str	r2, [sp, #8]
 800db7c:	9301      	str	r3, [sp, #4]
 800db7e:	2300      	movs	r3, #0
 800db80:	9300      	str	r3, [sp, #0]
 800db82:	2300      	movs	r3, #0
 800db84:	460a      	mov	r2, r1
 800db86:	4924      	ldr	r1, [pc, #144]	@ (800dc18 <vTaskStartScheduler+0xc0>)
 800db88:	4824      	ldr	r0, [pc, #144]	@ (800dc1c <vTaskStartScheduler+0xc4>)
 800db8a:	f7ff fdf1 	bl	800d770 <xTaskCreateStatic>
 800db8e:	4603      	mov	r3, r0
 800db90:	4a23      	ldr	r2, [pc, #140]	@ (800dc20 <vTaskStartScheduler+0xc8>)
 800db92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800db94:	4b22      	ldr	r3, [pc, #136]	@ (800dc20 <vTaskStartScheduler+0xc8>)
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d002      	beq.n	800dba2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800db9c:	2301      	movs	r3, #1
 800db9e:	617b      	str	r3, [r7, #20]
 800dba0:	e001      	b.n	800dba6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800dba2:	2300      	movs	r3, #0
 800dba4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	2b01      	cmp	r3, #1
 800dbaa:	d102      	bne.n	800dbb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800dbac:	f000 fd1a 	bl	800e5e4 <xTimerCreateTimerTask>
 800dbb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dbb2:	697b      	ldr	r3, [r7, #20]
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d11b      	bne.n	800dbf0 <vTaskStartScheduler+0x98>
	__asm volatile
 800dbb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbbc:	f383 8811 	msr	BASEPRI, r3
 800dbc0:	f3bf 8f6f 	isb	sy
 800dbc4:	f3bf 8f4f 	dsb	sy
 800dbc8:	613b      	str	r3, [r7, #16]
}
 800dbca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dbcc:	4b15      	ldr	r3, [pc, #84]	@ (800dc24 <vTaskStartScheduler+0xcc>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	3354      	adds	r3, #84	@ 0x54
 800dbd2:	4a15      	ldr	r2, [pc, #84]	@ (800dc28 <vTaskStartScheduler+0xd0>)
 800dbd4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dbd6:	4b15      	ldr	r3, [pc, #84]	@ (800dc2c <vTaskStartScheduler+0xd4>)
 800dbd8:	f04f 32ff 	mov.w	r2, #4294967295
 800dbdc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dbde:	4b14      	ldr	r3, [pc, #80]	@ (800dc30 <vTaskStartScheduler+0xd8>)
 800dbe0:	2201      	movs	r2, #1
 800dbe2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dbe4:	4b13      	ldr	r3, [pc, #76]	@ (800dc34 <vTaskStartScheduler+0xdc>)
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dbea:	f001 f8e1 	bl	800edb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dbee:	e00f      	b.n	800dc10 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dbf0:	697b      	ldr	r3, [r7, #20]
 800dbf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbf6:	d10b      	bne.n	800dc10 <vTaskStartScheduler+0xb8>
	__asm volatile
 800dbf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbfc:	f383 8811 	msr	BASEPRI, r3
 800dc00:	f3bf 8f6f 	isb	sy
 800dc04:	f3bf 8f4f 	dsb	sy
 800dc08:	60fb      	str	r3, [r7, #12]
}
 800dc0a:	bf00      	nop
 800dc0c:	bf00      	nop
 800dc0e:	e7fd      	b.n	800dc0c <vTaskStartScheduler+0xb4>
}
 800dc10:	bf00      	nop
 800dc12:	3718      	adds	r7, #24
 800dc14:	46bd      	mov	sp, r7
 800dc16:	bd80      	pop	{r7, pc}
 800dc18:	080120d0 	.word	0x080120d0
 800dc1c:	0800e269 	.word	0x0800e269
 800dc20:	20001fec 	.word	0x20001fec
 800dc24:	20001af4 	.word	0x20001af4
 800dc28:	20000028 	.word	0x20000028
 800dc2c:	20001fe8 	.word	0x20001fe8
 800dc30:	20001fd4 	.word	0x20001fd4
 800dc34:	20001fcc 	.word	0x20001fcc

0800dc38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dc38:	b480      	push	{r7}
 800dc3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dc3c:	4b04      	ldr	r3, [pc, #16]	@ (800dc50 <vTaskSuspendAll+0x18>)
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	3301      	adds	r3, #1
 800dc42:	4a03      	ldr	r2, [pc, #12]	@ (800dc50 <vTaskSuspendAll+0x18>)
 800dc44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dc46:	bf00      	nop
 800dc48:	46bd      	mov	sp, r7
 800dc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4e:	4770      	bx	lr
 800dc50:	20001ff0 	.word	0x20001ff0

0800dc54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b084      	sub	sp, #16
 800dc58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dc62:	4b42      	ldr	r3, [pc, #264]	@ (800dd6c <xTaskResumeAll+0x118>)
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d10b      	bne.n	800dc82 <xTaskResumeAll+0x2e>
	__asm volatile
 800dc6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc6e:	f383 8811 	msr	BASEPRI, r3
 800dc72:	f3bf 8f6f 	isb	sy
 800dc76:	f3bf 8f4f 	dsb	sy
 800dc7a:	603b      	str	r3, [r7, #0]
}
 800dc7c:	bf00      	nop
 800dc7e:	bf00      	nop
 800dc80:	e7fd      	b.n	800dc7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dc82:	f001 f939 	bl	800eef8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dc86:	4b39      	ldr	r3, [pc, #228]	@ (800dd6c <xTaskResumeAll+0x118>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	3b01      	subs	r3, #1
 800dc8c:	4a37      	ldr	r2, [pc, #220]	@ (800dd6c <xTaskResumeAll+0x118>)
 800dc8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc90:	4b36      	ldr	r3, [pc, #216]	@ (800dd6c <xTaskResumeAll+0x118>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d162      	bne.n	800dd5e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dc98:	4b35      	ldr	r3, [pc, #212]	@ (800dd70 <xTaskResumeAll+0x11c>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d05e      	beq.n	800dd5e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dca0:	e02f      	b.n	800dd02 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dca2:	4b34      	ldr	r3, [pc, #208]	@ (800dd74 <xTaskResumeAll+0x120>)
 800dca4:	68db      	ldr	r3, [r3, #12]
 800dca6:	68db      	ldr	r3, [r3, #12]
 800dca8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	3318      	adds	r3, #24
 800dcae:	4618      	mov	r0, r3
 800dcb0:	f7fe ff7c 	bl	800cbac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	3304      	adds	r3, #4
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f7fe ff77 	bl	800cbac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcc2:	4b2d      	ldr	r3, [pc, #180]	@ (800dd78 <xTaskResumeAll+0x124>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d903      	bls.n	800dcd2 <xTaskResumeAll+0x7e>
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcce:	4a2a      	ldr	r2, [pc, #168]	@ (800dd78 <xTaskResumeAll+0x124>)
 800dcd0:	6013      	str	r3, [r2, #0]
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	009b      	lsls	r3, r3, #2
 800dcda:	4413      	add	r3, r2
 800dcdc:	009b      	lsls	r3, r3, #2
 800dcde:	4a27      	ldr	r2, [pc, #156]	@ (800dd7c <xTaskResumeAll+0x128>)
 800dce0:	441a      	add	r2, r3
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	3304      	adds	r3, #4
 800dce6:	4619      	mov	r1, r3
 800dce8:	4610      	mov	r0, r2
 800dcea:	f7fe ff02 	bl	800caf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcf2:	4b23      	ldr	r3, [pc, #140]	@ (800dd80 <xTaskResumeAll+0x12c>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d302      	bcc.n	800dd02 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800dcfc:	4b21      	ldr	r3, [pc, #132]	@ (800dd84 <xTaskResumeAll+0x130>)
 800dcfe:	2201      	movs	r2, #1
 800dd00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dd02:	4b1c      	ldr	r3, [pc, #112]	@ (800dd74 <xTaskResumeAll+0x120>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d1cb      	bne.n	800dca2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d001      	beq.n	800dd14 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dd10:	f000 fb66 	bl	800e3e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dd14:	4b1c      	ldr	r3, [pc, #112]	@ (800dd88 <xTaskResumeAll+0x134>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d010      	beq.n	800dd42 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dd20:	f000 f846 	bl	800ddb0 <xTaskIncrementTick>
 800dd24:	4603      	mov	r3, r0
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d002      	beq.n	800dd30 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800dd2a:	4b16      	ldr	r3, [pc, #88]	@ (800dd84 <xTaskResumeAll+0x130>)
 800dd2c:	2201      	movs	r2, #1
 800dd2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	3b01      	subs	r3, #1
 800dd34:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d1f1      	bne.n	800dd20 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800dd3c:	4b12      	ldr	r3, [pc, #72]	@ (800dd88 <xTaskResumeAll+0x134>)
 800dd3e:	2200      	movs	r2, #0
 800dd40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dd42:	4b10      	ldr	r3, [pc, #64]	@ (800dd84 <xTaskResumeAll+0x130>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d009      	beq.n	800dd5e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dd4e:	4b0f      	ldr	r3, [pc, #60]	@ (800dd8c <xTaskResumeAll+0x138>)
 800dd50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd54:	601a      	str	r2, [r3, #0]
 800dd56:	f3bf 8f4f 	dsb	sy
 800dd5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dd5e:	f001 f8fd 	bl	800ef5c <vPortExitCritical>

	return xAlreadyYielded;
 800dd62:	68bb      	ldr	r3, [r7, #8]
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3710      	adds	r7, #16
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}
 800dd6c:	20001ff0 	.word	0x20001ff0
 800dd70:	20001fc8 	.word	0x20001fc8
 800dd74:	20001f88 	.word	0x20001f88
 800dd78:	20001fd0 	.word	0x20001fd0
 800dd7c:	20001af8 	.word	0x20001af8
 800dd80:	20001af4 	.word	0x20001af4
 800dd84:	20001fdc 	.word	0x20001fdc
 800dd88:	20001fd8 	.word	0x20001fd8
 800dd8c:	e000ed04 	.word	0xe000ed04

0800dd90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dd90:	b480      	push	{r7}
 800dd92:	b083      	sub	sp, #12
 800dd94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dd96:	4b05      	ldr	r3, [pc, #20]	@ (800ddac <xTaskGetTickCount+0x1c>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dd9c:	687b      	ldr	r3, [r7, #4]
}
 800dd9e:	4618      	mov	r0, r3
 800dda0:	370c      	adds	r7, #12
 800dda2:	46bd      	mov	sp, r7
 800dda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda8:	4770      	bx	lr
 800ddaa:	bf00      	nop
 800ddac:	20001fcc 	.word	0x20001fcc

0800ddb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b086      	sub	sp, #24
 800ddb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ddba:	4b4f      	ldr	r3, [pc, #316]	@ (800def8 <xTaskIncrementTick+0x148>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	f040 8090 	bne.w	800dee4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ddc4:	4b4d      	ldr	r3, [pc, #308]	@ (800defc <xTaskIncrementTick+0x14c>)
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	3301      	adds	r3, #1
 800ddca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ddcc:	4a4b      	ldr	r2, [pc, #300]	@ (800defc <xTaskIncrementTick+0x14c>)
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d121      	bne.n	800de1c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ddd8:	4b49      	ldr	r3, [pc, #292]	@ (800df00 <xTaskIncrementTick+0x150>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d00b      	beq.n	800ddfa <xTaskIncrementTick+0x4a>
	__asm volatile
 800dde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dde6:	f383 8811 	msr	BASEPRI, r3
 800ddea:	f3bf 8f6f 	isb	sy
 800ddee:	f3bf 8f4f 	dsb	sy
 800ddf2:	603b      	str	r3, [r7, #0]
}
 800ddf4:	bf00      	nop
 800ddf6:	bf00      	nop
 800ddf8:	e7fd      	b.n	800ddf6 <xTaskIncrementTick+0x46>
 800ddfa:	4b41      	ldr	r3, [pc, #260]	@ (800df00 <xTaskIncrementTick+0x150>)
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	60fb      	str	r3, [r7, #12]
 800de00:	4b40      	ldr	r3, [pc, #256]	@ (800df04 <xTaskIncrementTick+0x154>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	4a3e      	ldr	r2, [pc, #248]	@ (800df00 <xTaskIncrementTick+0x150>)
 800de06:	6013      	str	r3, [r2, #0]
 800de08:	4a3e      	ldr	r2, [pc, #248]	@ (800df04 <xTaskIncrementTick+0x154>)
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	6013      	str	r3, [r2, #0]
 800de0e:	4b3e      	ldr	r3, [pc, #248]	@ (800df08 <xTaskIncrementTick+0x158>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	3301      	adds	r3, #1
 800de14:	4a3c      	ldr	r2, [pc, #240]	@ (800df08 <xTaskIncrementTick+0x158>)
 800de16:	6013      	str	r3, [r2, #0]
 800de18:	f000 fae2 	bl	800e3e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800de1c:	4b3b      	ldr	r3, [pc, #236]	@ (800df0c <xTaskIncrementTick+0x15c>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	693a      	ldr	r2, [r7, #16]
 800de22:	429a      	cmp	r2, r3
 800de24:	d349      	bcc.n	800deba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de26:	4b36      	ldr	r3, [pc, #216]	@ (800df00 <xTaskIncrementTick+0x150>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d104      	bne.n	800de3a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800de30:	4b36      	ldr	r3, [pc, #216]	@ (800df0c <xTaskIncrementTick+0x15c>)
 800de32:	f04f 32ff 	mov.w	r2, #4294967295
 800de36:	601a      	str	r2, [r3, #0]
					break;
 800de38:	e03f      	b.n	800deba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de3a:	4b31      	ldr	r3, [pc, #196]	@ (800df00 <xTaskIncrementTick+0x150>)
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	68db      	ldr	r3, [r3, #12]
 800de40:	68db      	ldr	r3, [r3, #12]
 800de42:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800de4a:	693a      	ldr	r2, [r7, #16]
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	429a      	cmp	r2, r3
 800de50:	d203      	bcs.n	800de5a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800de52:	4a2e      	ldr	r2, [pc, #184]	@ (800df0c <xTaskIncrementTick+0x15c>)
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800de58:	e02f      	b.n	800deba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	3304      	adds	r3, #4
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fe fea4 	bl	800cbac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d004      	beq.n	800de76 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	3318      	adds	r3, #24
 800de70:	4618      	mov	r0, r3
 800de72:	f7fe fe9b 	bl	800cbac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de7a:	4b25      	ldr	r3, [pc, #148]	@ (800df10 <xTaskIncrementTick+0x160>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	429a      	cmp	r2, r3
 800de80:	d903      	bls.n	800de8a <xTaskIncrementTick+0xda>
 800de82:	68bb      	ldr	r3, [r7, #8]
 800de84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de86:	4a22      	ldr	r2, [pc, #136]	@ (800df10 <xTaskIncrementTick+0x160>)
 800de88:	6013      	str	r3, [r2, #0]
 800de8a:	68bb      	ldr	r3, [r7, #8]
 800de8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de8e:	4613      	mov	r3, r2
 800de90:	009b      	lsls	r3, r3, #2
 800de92:	4413      	add	r3, r2
 800de94:	009b      	lsls	r3, r3, #2
 800de96:	4a1f      	ldr	r2, [pc, #124]	@ (800df14 <xTaskIncrementTick+0x164>)
 800de98:	441a      	add	r2, r3
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	3304      	adds	r3, #4
 800de9e:	4619      	mov	r1, r3
 800dea0:	4610      	mov	r0, r2
 800dea2:	f7fe fe26 	bl	800caf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800deaa:	4b1b      	ldr	r3, [pc, #108]	@ (800df18 <xTaskIncrementTick+0x168>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d3b8      	bcc.n	800de26 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800deb4:	2301      	movs	r3, #1
 800deb6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800deb8:	e7b5      	b.n	800de26 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800deba:	4b17      	ldr	r3, [pc, #92]	@ (800df18 <xTaskIncrementTick+0x168>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dec0:	4914      	ldr	r1, [pc, #80]	@ (800df14 <xTaskIncrementTick+0x164>)
 800dec2:	4613      	mov	r3, r2
 800dec4:	009b      	lsls	r3, r3, #2
 800dec6:	4413      	add	r3, r2
 800dec8:	009b      	lsls	r3, r3, #2
 800deca:	440b      	add	r3, r1
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	2b01      	cmp	r3, #1
 800ded0:	d901      	bls.n	800ded6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ded2:	2301      	movs	r3, #1
 800ded4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ded6:	4b11      	ldr	r3, [pc, #68]	@ (800df1c <xTaskIncrementTick+0x16c>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d007      	beq.n	800deee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800dede:	2301      	movs	r3, #1
 800dee0:	617b      	str	r3, [r7, #20]
 800dee2:	e004      	b.n	800deee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dee4:	4b0e      	ldr	r3, [pc, #56]	@ (800df20 <xTaskIncrementTick+0x170>)
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	3301      	adds	r3, #1
 800deea:	4a0d      	ldr	r2, [pc, #52]	@ (800df20 <xTaskIncrementTick+0x170>)
 800deec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800deee:	697b      	ldr	r3, [r7, #20]
}
 800def0:	4618      	mov	r0, r3
 800def2:	3718      	adds	r7, #24
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}
 800def8:	20001ff0 	.word	0x20001ff0
 800defc:	20001fcc 	.word	0x20001fcc
 800df00:	20001f80 	.word	0x20001f80
 800df04:	20001f84 	.word	0x20001f84
 800df08:	20001fe0 	.word	0x20001fe0
 800df0c:	20001fe8 	.word	0x20001fe8
 800df10:	20001fd0 	.word	0x20001fd0
 800df14:	20001af8 	.word	0x20001af8
 800df18:	20001af4 	.word	0x20001af4
 800df1c:	20001fdc 	.word	0x20001fdc
 800df20:	20001fd8 	.word	0x20001fd8

0800df24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800df24:	b480      	push	{r7}
 800df26:	b085      	sub	sp, #20
 800df28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800df2a:	4b2b      	ldr	r3, [pc, #172]	@ (800dfd8 <vTaskSwitchContext+0xb4>)
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d003      	beq.n	800df3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800df32:	4b2a      	ldr	r3, [pc, #168]	@ (800dfdc <vTaskSwitchContext+0xb8>)
 800df34:	2201      	movs	r2, #1
 800df36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800df38:	e047      	b.n	800dfca <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800df3a:	4b28      	ldr	r3, [pc, #160]	@ (800dfdc <vTaskSwitchContext+0xb8>)
 800df3c:	2200      	movs	r2, #0
 800df3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df40:	4b27      	ldr	r3, [pc, #156]	@ (800dfe0 <vTaskSwitchContext+0xbc>)
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	60fb      	str	r3, [r7, #12]
 800df46:	e011      	b.n	800df6c <vTaskSwitchContext+0x48>
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d10b      	bne.n	800df66 <vTaskSwitchContext+0x42>
	__asm volatile
 800df4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df52:	f383 8811 	msr	BASEPRI, r3
 800df56:	f3bf 8f6f 	isb	sy
 800df5a:	f3bf 8f4f 	dsb	sy
 800df5e:	607b      	str	r3, [r7, #4]
}
 800df60:	bf00      	nop
 800df62:	bf00      	nop
 800df64:	e7fd      	b.n	800df62 <vTaskSwitchContext+0x3e>
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	3b01      	subs	r3, #1
 800df6a:	60fb      	str	r3, [r7, #12]
 800df6c:	491d      	ldr	r1, [pc, #116]	@ (800dfe4 <vTaskSwitchContext+0xc0>)
 800df6e:	68fa      	ldr	r2, [r7, #12]
 800df70:	4613      	mov	r3, r2
 800df72:	009b      	lsls	r3, r3, #2
 800df74:	4413      	add	r3, r2
 800df76:	009b      	lsls	r3, r3, #2
 800df78:	440b      	add	r3, r1
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0e3      	beq.n	800df48 <vTaskSwitchContext+0x24>
 800df80:	68fa      	ldr	r2, [r7, #12]
 800df82:	4613      	mov	r3, r2
 800df84:	009b      	lsls	r3, r3, #2
 800df86:	4413      	add	r3, r2
 800df88:	009b      	lsls	r3, r3, #2
 800df8a:	4a16      	ldr	r2, [pc, #88]	@ (800dfe4 <vTaskSwitchContext+0xc0>)
 800df8c:	4413      	add	r3, r2
 800df8e:	60bb      	str	r3, [r7, #8]
 800df90:	68bb      	ldr	r3, [r7, #8]
 800df92:	685b      	ldr	r3, [r3, #4]
 800df94:	685a      	ldr	r2, [r3, #4]
 800df96:	68bb      	ldr	r3, [r7, #8]
 800df98:	605a      	str	r2, [r3, #4]
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	685a      	ldr	r2, [r3, #4]
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	3308      	adds	r3, #8
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d104      	bne.n	800dfb0 <vTaskSwitchContext+0x8c>
 800dfa6:	68bb      	ldr	r3, [r7, #8]
 800dfa8:	685b      	ldr	r3, [r3, #4]
 800dfaa:	685a      	ldr	r2, [r3, #4]
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	605a      	str	r2, [r3, #4]
 800dfb0:	68bb      	ldr	r3, [r7, #8]
 800dfb2:	685b      	ldr	r3, [r3, #4]
 800dfb4:	68db      	ldr	r3, [r3, #12]
 800dfb6:	4a0c      	ldr	r2, [pc, #48]	@ (800dfe8 <vTaskSwitchContext+0xc4>)
 800dfb8:	6013      	str	r3, [r2, #0]
 800dfba:	4a09      	ldr	r2, [pc, #36]	@ (800dfe0 <vTaskSwitchContext+0xbc>)
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dfc0:	4b09      	ldr	r3, [pc, #36]	@ (800dfe8 <vTaskSwitchContext+0xc4>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	3354      	adds	r3, #84	@ 0x54
 800dfc6:	4a09      	ldr	r2, [pc, #36]	@ (800dfec <vTaskSwitchContext+0xc8>)
 800dfc8:	6013      	str	r3, [r2, #0]
}
 800dfca:	bf00      	nop
 800dfcc:	3714      	adds	r7, #20
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd4:	4770      	bx	lr
 800dfd6:	bf00      	nop
 800dfd8:	20001ff0 	.word	0x20001ff0
 800dfdc:	20001fdc 	.word	0x20001fdc
 800dfe0:	20001fd0 	.word	0x20001fd0
 800dfe4:	20001af8 	.word	0x20001af8
 800dfe8:	20001af4 	.word	0x20001af4
 800dfec:	20000028 	.word	0x20000028

0800dff0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b084      	sub	sp, #16
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
 800dff8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d10b      	bne.n	800e018 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e004:	f383 8811 	msr	BASEPRI, r3
 800e008:	f3bf 8f6f 	isb	sy
 800e00c:	f3bf 8f4f 	dsb	sy
 800e010:	60fb      	str	r3, [r7, #12]
}
 800e012:	bf00      	nop
 800e014:	bf00      	nop
 800e016:	e7fd      	b.n	800e014 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e018:	4b07      	ldr	r3, [pc, #28]	@ (800e038 <vTaskPlaceOnEventList+0x48>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	3318      	adds	r3, #24
 800e01e:	4619      	mov	r1, r3
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f7fe fd8a 	bl	800cb3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e026:	2101      	movs	r1, #1
 800e028:	6838      	ldr	r0, [r7, #0]
 800e02a:	f000 fa87 	bl	800e53c <prvAddCurrentTaskToDelayedList>
}
 800e02e:	bf00      	nop
 800e030:	3710      	adds	r7, #16
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}
 800e036:	bf00      	nop
 800e038:	20001af4 	.word	0x20001af4

0800e03c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b086      	sub	sp, #24
 800e040:	af00      	add	r7, sp, #0
 800e042:	60f8      	str	r0, [r7, #12]
 800e044:	60b9      	str	r1, [r7, #8]
 800e046:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d10b      	bne.n	800e066 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e052:	f383 8811 	msr	BASEPRI, r3
 800e056:	f3bf 8f6f 	isb	sy
 800e05a:	f3bf 8f4f 	dsb	sy
 800e05e:	617b      	str	r3, [r7, #20]
}
 800e060:	bf00      	nop
 800e062:	bf00      	nop
 800e064:	e7fd      	b.n	800e062 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e066:	4b0a      	ldr	r3, [pc, #40]	@ (800e090 <vTaskPlaceOnEventListRestricted+0x54>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	3318      	adds	r3, #24
 800e06c:	4619      	mov	r1, r3
 800e06e:	68f8      	ldr	r0, [r7, #12]
 800e070:	f7fe fd3f 	bl	800caf2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d002      	beq.n	800e080 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e07a:	f04f 33ff 	mov.w	r3, #4294967295
 800e07e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e080:	6879      	ldr	r1, [r7, #4]
 800e082:	68b8      	ldr	r0, [r7, #8]
 800e084:	f000 fa5a 	bl	800e53c <prvAddCurrentTaskToDelayedList>
	}
 800e088:	bf00      	nop
 800e08a:	3718      	adds	r7, #24
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}
 800e090:	20001af4 	.word	0x20001af4

0800e094 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b086      	sub	sp, #24
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	68db      	ldr	r3, [r3, #12]
 800e0a0:	68db      	ldr	r3, [r3, #12]
 800e0a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d10b      	bne.n	800e0c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0ae:	f383 8811 	msr	BASEPRI, r3
 800e0b2:	f3bf 8f6f 	isb	sy
 800e0b6:	f3bf 8f4f 	dsb	sy
 800e0ba:	60fb      	str	r3, [r7, #12]
}
 800e0bc:	bf00      	nop
 800e0be:	bf00      	nop
 800e0c0:	e7fd      	b.n	800e0be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	3318      	adds	r3, #24
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7fe fd70 	bl	800cbac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e0cc:	4b1d      	ldr	r3, [pc, #116]	@ (800e144 <xTaskRemoveFromEventList+0xb0>)
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d11d      	bne.n	800e110 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e0d4:	693b      	ldr	r3, [r7, #16]
 800e0d6:	3304      	adds	r3, #4
 800e0d8:	4618      	mov	r0, r3
 800e0da:	f7fe fd67 	bl	800cbac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e0de:	693b      	ldr	r3, [r7, #16]
 800e0e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0e2:	4b19      	ldr	r3, [pc, #100]	@ (800e148 <xTaskRemoveFromEventList+0xb4>)
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	d903      	bls.n	800e0f2 <xTaskRemoveFromEventList+0x5e>
 800e0ea:	693b      	ldr	r3, [r7, #16]
 800e0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ee:	4a16      	ldr	r2, [pc, #88]	@ (800e148 <xTaskRemoveFromEventList+0xb4>)
 800e0f0:	6013      	str	r3, [r2, #0]
 800e0f2:	693b      	ldr	r3, [r7, #16]
 800e0f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e0f6:	4613      	mov	r3, r2
 800e0f8:	009b      	lsls	r3, r3, #2
 800e0fa:	4413      	add	r3, r2
 800e0fc:	009b      	lsls	r3, r3, #2
 800e0fe:	4a13      	ldr	r2, [pc, #76]	@ (800e14c <xTaskRemoveFromEventList+0xb8>)
 800e100:	441a      	add	r2, r3
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	3304      	adds	r3, #4
 800e106:	4619      	mov	r1, r3
 800e108:	4610      	mov	r0, r2
 800e10a:	f7fe fcf2 	bl	800caf2 <vListInsertEnd>
 800e10e:	e005      	b.n	800e11c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e110:	693b      	ldr	r3, [r7, #16]
 800e112:	3318      	adds	r3, #24
 800e114:	4619      	mov	r1, r3
 800e116:	480e      	ldr	r0, [pc, #56]	@ (800e150 <xTaskRemoveFromEventList+0xbc>)
 800e118:	f7fe fceb 	bl	800caf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e120:	4b0c      	ldr	r3, [pc, #48]	@ (800e154 <xTaskRemoveFromEventList+0xc0>)
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e126:	429a      	cmp	r2, r3
 800e128:	d905      	bls.n	800e136 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e12a:	2301      	movs	r3, #1
 800e12c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e12e:	4b0a      	ldr	r3, [pc, #40]	@ (800e158 <xTaskRemoveFromEventList+0xc4>)
 800e130:	2201      	movs	r2, #1
 800e132:	601a      	str	r2, [r3, #0]
 800e134:	e001      	b.n	800e13a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e136:	2300      	movs	r3, #0
 800e138:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e13a:	697b      	ldr	r3, [r7, #20]
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3718      	adds	r7, #24
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}
 800e144:	20001ff0 	.word	0x20001ff0
 800e148:	20001fd0 	.word	0x20001fd0
 800e14c:	20001af8 	.word	0x20001af8
 800e150:	20001f88 	.word	0x20001f88
 800e154:	20001af4 	.word	0x20001af4
 800e158:	20001fdc 	.word	0x20001fdc

0800e15c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e15c:	b480      	push	{r7}
 800e15e:	b083      	sub	sp, #12
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e164:	4b06      	ldr	r3, [pc, #24]	@ (800e180 <vTaskInternalSetTimeOutState+0x24>)
 800e166:	681a      	ldr	r2, [r3, #0]
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e16c:	4b05      	ldr	r3, [pc, #20]	@ (800e184 <vTaskInternalSetTimeOutState+0x28>)
 800e16e:	681a      	ldr	r2, [r3, #0]
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	605a      	str	r2, [r3, #4]
}
 800e174:	bf00      	nop
 800e176:	370c      	adds	r7, #12
 800e178:	46bd      	mov	sp, r7
 800e17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17e:	4770      	bx	lr
 800e180:	20001fe0 	.word	0x20001fe0
 800e184:	20001fcc 	.word	0x20001fcc

0800e188 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b088      	sub	sp, #32
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
 800e190:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d10b      	bne.n	800e1b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e19c:	f383 8811 	msr	BASEPRI, r3
 800e1a0:	f3bf 8f6f 	isb	sy
 800e1a4:	f3bf 8f4f 	dsb	sy
 800e1a8:	613b      	str	r3, [r7, #16]
}
 800e1aa:	bf00      	nop
 800e1ac:	bf00      	nop
 800e1ae:	e7fd      	b.n	800e1ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d10b      	bne.n	800e1ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1ba:	f383 8811 	msr	BASEPRI, r3
 800e1be:	f3bf 8f6f 	isb	sy
 800e1c2:	f3bf 8f4f 	dsb	sy
 800e1c6:	60fb      	str	r3, [r7, #12]
}
 800e1c8:	bf00      	nop
 800e1ca:	bf00      	nop
 800e1cc:	e7fd      	b.n	800e1ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e1ce:	f000 fe93 	bl	800eef8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e1d2:	4b1d      	ldr	r3, [pc, #116]	@ (800e248 <xTaskCheckForTimeOut+0xc0>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	685b      	ldr	r3, [r3, #4]
 800e1dc:	69ba      	ldr	r2, [r7, #24]
 800e1de:	1ad3      	subs	r3, r2, r3
 800e1e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1ea:	d102      	bne.n	800e1f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	61fb      	str	r3, [r7, #28]
 800e1f0:	e023      	b.n	800e23a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	681a      	ldr	r2, [r3, #0]
 800e1f6:	4b15      	ldr	r3, [pc, #84]	@ (800e24c <xTaskCheckForTimeOut+0xc4>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d007      	beq.n	800e20e <xTaskCheckForTimeOut+0x86>
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	685b      	ldr	r3, [r3, #4]
 800e202:	69ba      	ldr	r2, [r7, #24]
 800e204:	429a      	cmp	r2, r3
 800e206:	d302      	bcc.n	800e20e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e208:	2301      	movs	r3, #1
 800e20a:	61fb      	str	r3, [r7, #28]
 800e20c:	e015      	b.n	800e23a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	697a      	ldr	r2, [r7, #20]
 800e214:	429a      	cmp	r2, r3
 800e216:	d20b      	bcs.n	800e230 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	681a      	ldr	r2, [r3, #0]
 800e21c:	697b      	ldr	r3, [r7, #20]
 800e21e:	1ad2      	subs	r2, r2, r3
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f7ff ff99 	bl	800e15c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e22a:	2300      	movs	r3, #0
 800e22c:	61fb      	str	r3, [r7, #28]
 800e22e:	e004      	b.n	800e23a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	2200      	movs	r2, #0
 800e234:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e236:	2301      	movs	r3, #1
 800e238:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e23a:	f000 fe8f 	bl	800ef5c <vPortExitCritical>

	return xReturn;
 800e23e:	69fb      	ldr	r3, [r7, #28]
}
 800e240:	4618      	mov	r0, r3
 800e242:	3720      	adds	r7, #32
 800e244:	46bd      	mov	sp, r7
 800e246:	bd80      	pop	{r7, pc}
 800e248:	20001fcc 	.word	0x20001fcc
 800e24c:	20001fe0 	.word	0x20001fe0

0800e250 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e250:	b480      	push	{r7}
 800e252:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e254:	4b03      	ldr	r3, [pc, #12]	@ (800e264 <vTaskMissedYield+0x14>)
 800e256:	2201      	movs	r2, #1
 800e258:	601a      	str	r2, [r3, #0]
}
 800e25a:	bf00      	nop
 800e25c:	46bd      	mov	sp, r7
 800e25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e262:	4770      	bx	lr
 800e264:	20001fdc 	.word	0x20001fdc

0800e268 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b082      	sub	sp, #8
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e270:	f000 f852 	bl	800e318 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e274:	4b06      	ldr	r3, [pc, #24]	@ (800e290 <prvIdleTask+0x28>)
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	2b01      	cmp	r3, #1
 800e27a:	d9f9      	bls.n	800e270 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e27c:	4b05      	ldr	r3, [pc, #20]	@ (800e294 <prvIdleTask+0x2c>)
 800e27e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e282:	601a      	str	r2, [r3, #0]
 800e284:	f3bf 8f4f 	dsb	sy
 800e288:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e28c:	e7f0      	b.n	800e270 <prvIdleTask+0x8>
 800e28e:	bf00      	nop
 800e290:	20001af8 	.word	0x20001af8
 800e294:	e000ed04 	.word	0xe000ed04

0800e298 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b082      	sub	sp, #8
 800e29c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e29e:	2300      	movs	r3, #0
 800e2a0:	607b      	str	r3, [r7, #4]
 800e2a2:	e00c      	b.n	800e2be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e2a4:	687a      	ldr	r2, [r7, #4]
 800e2a6:	4613      	mov	r3, r2
 800e2a8:	009b      	lsls	r3, r3, #2
 800e2aa:	4413      	add	r3, r2
 800e2ac:	009b      	lsls	r3, r3, #2
 800e2ae:	4a12      	ldr	r2, [pc, #72]	@ (800e2f8 <prvInitialiseTaskLists+0x60>)
 800e2b0:	4413      	add	r3, r2
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	f7fe fbf0 	bl	800ca98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	3301      	adds	r3, #1
 800e2bc:	607b      	str	r3, [r7, #4]
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2b37      	cmp	r3, #55	@ 0x37
 800e2c2:	d9ef      	bls.n	800e2a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e2c4:	480d      	ldr	r0, [pc, #52]	@ (800e2fc <prvInitialiseTaskLists+0x64>)
 800e2c6:	f7fe fbe7 	bl	800ca98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e2ca:	480d      	ldr	r0, [pc, #52]	@ (800e300 <prvInitialiseTaskLists+0x68>)
 800e2cc:	f7fe fbe4 	bl	800ca98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e2d0:	480c      	ldr	r0, [pc, #48]	@ (800e304 <prvInitialiseTaskLists+0x6c>)
 800e2d2:	f7fe fbe1 	bl	800ca98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e2d6:	480c      	ldr	r0, [pc, #48]	@ (800e308 <prvInitialiseTaskLists+0x70>)
 800e2d8:	f7fe fbde 	bl	800ca98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e2dc:	480b      	ldr	r0, [pc, #44]	@ (800e30c <prvInitialiseTaskLists+0x74>)
 800e2de:	f7fe fbdb 	bl	800ca98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e2e2:	4b0b      	ldr	r3, [pc, #44]	@ (800e310 <prvInitialiseTaskLists+0x78>)
 800e2e4:	4a05      	ldr	r2, [pc, #20]	@ (800e2fc <prvInitialiseTaskLists+0x64>)
 800e2e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e2e8:	4b0a      	ldr	r3, [pc, #40]	@ (800e314 <prvInitialiseTaskLists+0x7c>)
 800e2ea:	4a05      	ldr	r2, [pc, #20]	@ (800e300 <prvInitialiseTaskLists+0x68>)
 800e2ec:	601a      	str	r2, [r3, #0]
}
 800e2ee:	bf00      	nop
 800e2f0:	3708      	adds	r7, #8
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}
 800e2f6:	bf00      	nop
 800e2f8:	20001af8 	.word	0x20001af8
 800e2fc:	20001f58 	.word	0x20001f58
 800e300:	20001f6c 	.word	0x20001f6c
 800e304:	20001f88 	.word	0x20001f88
 800e308:	20001f9c 	.word	0x20001f9c
 800e30c:	20001fb4 	.word	0x20001fb4
 800e310:	20001f80 	.word	0x20001f80
 800e314:	20001f84 	.word	0x20001f84

0800e318 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b082      	sub	sp, #8
 800e31c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e31e:	e019      	b.n	800e354 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e320:	f000 fdea 	bl	800eef8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e324:	4b10      	ldr	r3, [pc, #64]	@ (800e368 <prvCheckTasksWaitingTermination+0x50>)
 800e326:	68db      	ldr	r3, [r3, #12]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	3304      	adds	r3, #4
 800e330:	4618      	mov	r0, r3
 800e332:	f7fe fc3b 	bl	800cbac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e336:	4b0d      	ldr	r3, [pc, #52]	@ (800e36c <prvCheckTasksWaitingTermination+0x54>)
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	3b01      	subs	r3, #1
 800e33c:	4a0b      	ldr	r2, [pc, #44]	@ (800e36c <prvCheckTasksWaitingTermination+0x54>)
 800e33e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e340:	4b0b      	ldr	r3, [pc, #44]	@ (800e370 <prvCheckTasksWaitingTermination+0x58>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	3b01      	subs	r3, #1
 800e346:	4a0a      	ldr	r2, [pc, #40]	@ (800e370 <prvCheckTasksWaitingTermination+0x58>)
 800e348:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e34a:	f000 fe07 	bl	800ef5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f000 f810 	bl	800e374 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e354:	4b06      	ldr	r3, [pc, #24]	@ (800e370 <prvCheckTasksWaitingTermination+0x58>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d1e1      	bne.n	800e320 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e35c:	bf00      	nop
 800e35e:	bf00      	nop
 800e360:	3708      	adds	r7, #8
 800e362:	46bd      	mov	sp, r7
 800e364:	bd80      	pop	{r7, pc}
 800e366:	bf00      	nop
 800e368:	20001f9c 	.word	0x20001f9c
 800e36c:	20001fc8 	.word	0x20001fc8
 800e370:	20001fb0 	.word	0x20001fb0

0800e374 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e374:	b580      	push	{r7, lr}
 800e376:	b084      	sub	sp, #16
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	3354      	adds	r3, #84	@ 0x54
 800e380:	4618      	mov	r0, r3
 800e382:	f001 fbed 	bl	800fb60 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d108      	bne.n	800e3a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e394:	4618      	mov	r0, r3
 800e396:	f000 ff9f 	bl	800f2d8 <vPortFree>
				vPortFree( pxTCB );
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 ff9c 	bl	800f2d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e3a0:	e019      	b.n	800e3d6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e3a8:	2b01      	cmp	r3, #1
 800e3aa:	d103      	bne.n	800e3b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f000 ff93 	bl	800f2d8 <vPortFree>
	}
 800e3b2:	e010      	b.n	800e3d6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e3ba:	2b02      	cmp	r3, #2
 800e3bc:	d00b      	beq.n	800e3d6 <prvDeleteTCB+0x62>
	__asm volatile
 800e3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3c2:	f383 8811 	msr	BASEPRI, r3
 800e3c6:	f3bf 8f6f 	isb	sy
 800e3ca:	f3bf 8f4f 	dsb	sy
 800e3ce:	60fb      	str	r3, [r7, #12]
}
 800e3d0:	bf00      	nop
 800e3d2:	bf00      	nop
 800e3d4:	e7fd      	b.n	800e3d2 <prvDeleteTCB+0x5e>
	}
 800e3d6:	bf00      	nop
 800e3d8:	3710      	adds	r7, #16
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}
	...

0800e3e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e3e0:	b480      	push	{r7}
 800e3e2:	b083      	sub	sp, #12
 800e3e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e3e6:	4b0c      	ldr	r3, [pc, #48]	@ (800e418 <prvResetNextTaskUnblockTime+0x38>)
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d104      	bne.n	800e3fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e3f0:	4b0a      	ldr	r3, [pc, #40]	@ (800e41c <prvResetNextTaskUnblockTime+0x3c>)
 800e3f2:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e3f8:	e008      	b.n	800e40c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3fa:	4b07      	ldr	r3, [pc, #28]	@ (800e418 <prvResetNextTaskUnblockTime+0x38>)
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	68db      	ldr	r3, [r3, #12]
 800e400:	68db      	ldr	r3, [r3, #12]
 800e402:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	685b      	ldr	r3, [r3, #4]
 800e408:	4a04      	ldr	r2, [pc, #16]	@ (800e41c <prvResetNextTaskUnblockTime+0x3c>)
 800e40a:	6013      	str	r3, [r2, #0]
}
 800e40c:	bf00      	nop
 800e40e:	370c      	adds	r7, #12
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr
 800e418:	20001f80 	.word	0x20001f80
 800e41c:	20001fe8 	.word	0x20001fe8

0800e420 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e420:	b480      	push	{r7}
 800e422:	b083      	sub	sp, #12
 800e424:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e426:	4b0b      	ldr	r3, [pc, #44]	@ (800e454 <xTaskGetSchedulerState+0x34>)
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d102      	bne.n	800e434 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e42e:	2301      	movs	r3, #1
 800e430:	607b      	str	r3, [r7, #4]
 800e432:	e008      	b.n	800e446 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e434:	4b08      	ldr	r3, [pc, #32]	@ (800e458 <xTaskGetSchedulerState+0x38>)
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d102      	bne.n	800e442 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e43c:	2302      	movs	r3, #2
 800e43e:	607b      	str	r3, [r7, #4]
 800e440:	e001      	b.n	800e446 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e442:	2300      	movs	r3, #0
 800e444:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e446:	687b      	ldr	r3, [r7, #4]
	}
 800e448:	4618      	mov	r0, r3
 800e44a:	370c      	adds	r7, #12
 800e44c:	46bd      	mov	sp, r7
 800e44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e452:	4770      	bx	lr
 800e454:	20001fd4 	.word	0x20001fd4
 800e458:	20001ff0 	.word	0x20001ff0

0800e45c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b086      	sub	sp, #24
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e468:	2300      	movs	r3, #0
 800e46a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d058      	beq.n	800e524 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e472:	4b2f      	ldr	r3, [pc, #188]	@ (800e530 <xTaskPriorityDisinherit+0xd4>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	693a      	ldr	r2, [r7, #16]
 800e478:	429a      	cmp	r2, r3
 800e47a:	d00b      	beq.n	800e494 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e47c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e480:	f383 8811 	msr	BASEPRI, r3
 800e484:	f3bf 8f6f 	isb	sy
 800e488:	f3bf 8f4f 	dsb	sy
 800e48c:	60fb      	str	r3, [r7, #12]
}
 800e48e:	bf00      	nop
 800e490:	bf00      	nop
 800e492:	e7fd      	b.n	800e490 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e494:	693b      	ldr	r3, [r7, #16]
 800e496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d10b      	bne.n	800e4b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4a0:	f383 8811 	msr	BASEPRI, r3
 800e4a4:	f3bf 8f6f 	isb	sy
 800e4a8:	f3bf 8f4f 	dsb	sy
 800e4ac:	60bb      	str	r3, [r7, #8]
}
 800e4ae:	bf00      	nop
 800e4b0:	bf00      	nop
 800e4b2:	e7fd      	b.n	800e4b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e4b4:	693b      	ldr	r3, [r7, #16]
 800e4b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4b8:	1e5a      	subs	r2, r3, #1
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e4be:	693b      	ldr	r3, [r7, #16]
 800e4c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4c2:	693b      	ldr	r3, [r7, #16]
 800e4c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4c6:	429a      	cmp	r2, r3
 800e4c8:	d02c      	beq.n	800e524 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e4ca:	693b      	ldr	r3, [r7, #16]
 800e4cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d128      	bne.n	800e524 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e4d2:	693b      	ldr	r3, [r7, #16]
 800e4d4:	3304      	adds	r3, #4
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f7fe fb68 	bl	800cbac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e4dc:	693b      	ldr	r3, [r7, #16]
 800e4de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e4e0:	693b      	ldr	r3, [r7, #16]
 800e4e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e4e4:	693b      	ldr	r3, [r7, #16]
 800e4e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e4ec:	693b      	ldr	r3, [r7, #16]
 800e4ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4f4:	4b0f      	ldr	r3, [pc, #60]	@ (800e534 <xTaskPriorityDisinherit+0xd8>)
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d903      	bls.n	800e504 <xTaskPriorityDisinherit+0xa8>
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e500:	4a0c      	ldr	r2, [pc, #48]	@ (800e534 <xTaskPriorityDisinherit+0xd8>)
 800e502:	6013      	str	r3, [r2, #0]
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e508:	4613      	mov	r3, r2
 800e50a:	009b      	lsls	r3, r3, #2
 800e50c:	4413      	add	r3, r2
 800e50e:	009b      	lsls	r3, r3, #2
 800e510:	4a09      	ldr	r2, [pc, #36]	@ (800e538 <xTaskPriorityDisinherit+0xdc>)
 800e512:	441a      	add	r2, r3
 800e514:	693b      	ldr	r3, [r7, #16]
 800e516:	3304      	adds	r3, #4
 800e518:	4619      	mov	r1, r3
 800e51a:	4610      	mov	r0, r2
 800e51c:	f7fe fae9 	bl	800caf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e520:	2301      	movs	r3, #1
 800e522:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e524:	697b      	ldr	r3, [r7, #20]
	}
 800e526:	4618      	mov	r0, r3
 800e528:	3718      	adds	r7, #24
 800e52a:	46bd      	mov	sp, r7
 800e52c:	bd80      	pop	{r7, pc}
 800e52e:	bf00      	nop
 800e530:	20001af4 	.word	0x20001af4
 800e534:	20001fd0 	.word	0x20001fd0
 800e538:	20001af8 	.word	0x20001af8

0800e53c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b084      	sub	sp, #16
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
 800e544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e546:	4b21      	ldr	r3, [pc, #132]	@ (800e5cc <prvAddCurrentTaskToDelayedList+0x90>)
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e54c:	4b20      	ldr	r3, [pc, #128]	@ (800e5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	3304      	adds	r3, #4
 800e552:	4618      	mov	r0, r3
 800e554:	f7fe fb2a 	bl	800cbac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e55e:	d10a      	bne.n	800e576 <prvAddCurrentTaskToDelayedList+0x3a>
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d007      	beq.n	800e576 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e566:	4b1a      	ldr	r3, [pc, #104]	@ (800e5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	3304      	adds	r3, #4
 800e56c:	4619      	mov	r1, r3
 800e56e:	4819      	ldr	r0, [pc, #100]	@ (800e5d4 <prvAddCurrentTaskToDelayedList+0x98>)
 800e570:	f7fe fabf 	bl	800caf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e574:	e026      	b.n	800e5c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e576:	68fa      	ldr	r2, [r7, #12]
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	4413      	add	r3, r2
 800e57c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e57e:	4b14      	ldr	r3, [pc, #80]	@ (800e5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	68ba      	ldr	r2, [r7, #8]
 800e584:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e586:	68ba      	ldr	r2, [r7, #8]
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d209      	bcs.n	800e5a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e58e:	4b12      	ldr	r3, [pc, #72]	@ (800e5d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e590:	681a      	ldr	r2, [r3, #0]
 800e592:	4b0f      	ldr	r3, [pc, #60]	@ (800e5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	3304      	adds	r3, #4
 800e598:	4619      	mov	r1, r3
 800e59a:	4610      	mov	r0, r2
 800e59c:	f7fe facd 	bl	800cb3a <vListInsert>
}
 800e5a0:	e010      	b.n	800e5c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e5a2:	4b0e      	ldr	r3, [pc, #56]	@ (800e5dc <prvAddCurrentTaskToDelayedList+0xa0>)
 800e5a4:	681a      	ldr	r2, [r3, #0]
 800e5a6:	4b0a      	ldr	r3, [pc, #40]	@ (800e5d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	3304      	adds	r3, #4
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	4610      	mov	r0, r2
 800e5b0:	f7fe fac3 	bl	800cb3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e5b4:	4b0a      	ldr	r3, [pc, #40]	@ (800e5e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	68ba      	ldr	r2, [r7, #8]
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d202      	bcs.n	800e5c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e5be:	4a08      	ldr	r2, [pc, #32]	@ (800e5e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	6013      	str	r3, [r2, #0]
}
 800e5c4:	bf00      	nop
 800e5c6:	3710      	adds	r7, #16
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}
 800e5cc:	20001fcc 	.word	0x20001fcc
 800e5d0:	20001af4 	.word	0x20001af4
 800e5d4:	20001fb4 	.word	0x20001fb4
 800e5d8:	20001f84 	.word	0x20001f84
 800e5dc:	20001f80 	.word	0x20001f80
 800e5e0:	20001fe8 	.word	0x20001fe8

0800e5e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b08a      	sub	sp, #40	@ 0x28
 800e5e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e5ee:	f000 fb13 	bl	800ec18 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e5f2:	4b1d      	ldr	r3, [pc, #116]	@ (800e668 <xTimerCreateTimerTask+0x84>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d021      	beq.n	800e63e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e5fe:	2300      	movs	r3, #0
 800e600:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e602:	1d3a      	adds	r2, r7, #4
 800e604:	f107 0108 	add.w	r1, r7, #8
 800e608:	f107 030c 	add.w	r3, r7, #12
 800e60c:	4618      	mov	r0, r3
 800e60e:	f7fe fa29 	bl	800ca64 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e612:	6879      	ldr	r1, [r7, #4]
 800e614:	68bb      	ldr	r3, [r7, #8]
 800e616:	68fa      	ldr	r2, [r7, #12]
 800e618:	9202      	str	r2, [sp, #8]
 800e61a:	9301      	str	r3, [sp, #4]
 800e61c:	2302      	movs	r3, #2
 800e61e:	9300      	str	r3, [sp, #0]
 800e620:	2300      	movs	r3, #0
 800e622:	460a      	mov	r2, r1
 800e624:	4911      	ldr	r1, [pc, #68]	@ (800e66c <xTimerCreateTimerTask+0x88>)
 800e626:	4812      	ldr	r0, [pc, #72]	@ (800e670 <xTimerCreateTimerTask+0x8c>)
 800e628:	f7ff f8a2 	bl	800d770 <xTaskCreateStatic>
 800e62c:	4603      	mov	r3, r0
 800e62e:	4a11      	ldr	r2, [pc, #68]	@ (800e674 <xTimerCreateTimerTask+0x90>)
 800e630:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e632:	4b10      	ldr	r3, [pc, #64]	@ (800e674 <xTimerCreateTimerTask+0x90>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	2b00      	cmp	r3, #0
 800e638:	d001      	beq.n	800e63e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e63a:	2301      	movs	r3, #1
 800e63c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e63e:	697b      	ldr	r3, [r7, #20]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d10b      	bne.n	800e65c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e648:	f383 8811 	msr	BASEPRI, r3
 800e64c:	f3bf 8f6f 	isb	sy
 800e650:	f3bf 8f4f 	dsb	sy
 800e654:	613b      	str	r3, [r7, #16]
}
 800e656:	bf00      	nop
 800e658:	bf00      	nop
 800e65a:	e7fd      	b.n	800e658 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e65c:	697b      	ldr	r3, [r7, #20]
}
 800e65e:	4618      	mov	r0, r3
 800e660:	3718      	adds	r7, #24
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}
 800e666:	bf00      	nop
 800e668:	20002024 	.word	0x20002024
 800e66c:	080120d8 	.word	0x080120d8
 800e670:	0800e7b1 	.word	0x0800e7b1
 800e674:	20002028 	.word	0x20002028

0800e678 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b08a      	sub	sp, #40	@ 0x28
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	60f8      	str	r0, [r7, #12]
 800e680:	60b9      	str	r1, [r7, #8]
 800e682:	607a      	str	r2, [r7, #4]
 800e684:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e686:	2300      	movs	r3, #0
 800e688:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d10b      	bne.n	800e6a8 <xTimerGenericCommand+0x30>
	__asm volatile
 800e690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e694:	f383 8811 	msr	BASEPRI, r3
 800e698:	f3bf 8f6f 	isb	sy
 800e69c:	f3bf 8f4f 	dsb	sy
 800e6a0:	623b      	str	r3, [r7, #32]
}
 800e6a2:	bf00      	nop
 800e6a4:	bf00      	nop
 800e6a6:	e7fd      	b.n	800e6a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e6a8:	4b19      	ldr	r3, [pc, #100]	@ (800e710 <xTimerGenericCommand+0x98>)
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d02a      	beq.n	800e706 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	2b05      	cmp	r3, #5
 800e6c0:	dc18      	bgt.n	800e6f4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e6c2:	f7ff fead 	bl	800e420 <xTaskGetSchedulerState>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	2b02      	cmp	r3, #2
 800e6ca:	d109      	bne.n	800e6e0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e6cc:	4b10      	ldr	r3, [pc, #64]	@ (800e710 <xTimerGenericCommand+0x98>)
 800e6ce:	6818      	ldr	r0, [r3, #0]
 800e6d0:	f107 0110 	add.w	r1, r7, #16
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6d8:	f7fe fbd8 	bl	800ce8c <xQueueGenericSend>
 800e6dc:	6278      	str	r0, [r7, #36]	@ 0x24
 800e6de:	e012      	b.n	800e706 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e6e0:	4b0b      	ldr	r3, [pc, #44]	@ (800e710 <xTimerGenericCommand+0x98>)
 800e6e2:	6818      	ldr	r0, [r3, #0]
 800e6e4:	f107 0110 	add.w	r1, r7, #16
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	f7fe fbce 	bl	800ce8c <xQueueGenericSend>
 800e6f0:	6278      	str	r0, [r7, #36]	@ 0x24
 800e6f2:	e008      	b.n	800e706 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e6f4:	4b06      	ldr	r3, [pc, #24]	@ (800e710 <xTimerGenericCommand+0x98>)
 800e6f6:	6818      	ldr	r0, [r3, #0]
 800e6f8:	f107 0110 	add.w	r1, r7, #16
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	683a      	ldr	r2, [r7, #0]
 800e700:	f7fe fcc6 	bl	800d090 <xQueueGenericSendFromISR>
 800e704:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3728      	adds	r7, #40	@ 0x28
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	20002024 	.word	0x20002024

0800e714 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b088      	sub	sp, #32
 800e718:	af02      	add	r7, sp, #8
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e71e:	4b23      	ldr	r3, [pc, #140]	@ (800e7ac <prvProcessExpiredTimer+0x98>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	68db      	ldr	r3, [r3, #12]
 800e724:	68db      	ldr	r3, [r3, #12]
 800e726:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	3304      	adds	r3, #4
 800e72c:	4618      	mov	r0, r3
 800e72e:	f7fe fa3d 	bl	800cbac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e738:	f003 0304 	and.w	r3, r3, #4
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d023      	beq.n	800e788 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	699a      	ldr	r2, [r3, #24]
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	18d1      	adds	r1, r2, r3
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	683a      	ldr	r2, [r7, #0]
 800e74c:	6978      	ldr	r0, [r7, #20]
 800e74e:	f000 f8d5 	bl	800e8fc <prvInsertTimerInActiveList>
 800e752:	4603      	mov	r3, r0
 800e754:	2b00      	cmp	r3, #0
 800e756:	d020      	beq.n	800e79a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e758:	2300      	movs	r3, #0
 800e75a:	9300      	str	r3, [sp, #0]
 800e75c:	2300      	movs	r3, #0
 800e75e:	687a      	ldr	r2, [r7, #4]
 800e760:	2100      	movs	r1, #0
 800e762:	6978      	ldr	r0, [r7, #20]
 800e764:	f7ff ff88 	bl	800e678 <xTimerGenericCommand>
 800e768:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e76a:	693b      	ldr	r3, [r7, #16]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d114      	bne.n	800e79a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e774:	f383 8811 	msr	BASEPRI, r3
 800e778:	f3bf 8f6f 	isb	sy
 800e77c:	f3bf 8f4f 	dsb	sy
 800e780:	60fb      	str	r3, [r7, #12]
}
 800e782:	bf00      	nop
 800e784:	bf00      	nop
 800e786:	e7fd      	b.n	800e784 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e788:	697b      	ldr	r3, [r7, #20]
 800e78a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e78e:	f023 0301 	bic.w	r3, r3, #1
 800e792:	b2da      	uxtb	r2, r3
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e79a:	697b      	ldr	r3, [r7, #20]
 800e79c:	6a1b      	ldr	r3, [r3, #32]
 800e79e:	6978      	ldr	r0, [r7, #20]
 800e7a0:	4798      	blx	r3
}
 800e7a2:	bf00      	nop
 800e7a4:	3718      	adds	r7, #24
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop
 800e7ac:	2000201c 	.word	0x2000201c

0800e7b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e7b8:	f107 0308 	add.w	r3, r7, #8
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f000 f859 	bl	800e874 <prvGetNextExpireTime>
 800e7c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	4619      	mov	r1, r3
 800e7c8:	68f8      	ldr	r0, [r7, #12]
 800e7ca:	f000 f805 	bl	800e7d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e7ce:	f000 f8d7 	bl	800e980 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e7d2:	bf00      	nop
 800e7d4:	e7f0      	b.n	800e7b8 <prvTimerTask+0x8>
	...

0800e7d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e7d8:	b580      	push	{r7, lr}
 800e7da:	b084      	sub	sp, #16
 800e7dc:	af00      	add	r7, sp, #0
 800e7de:	6078      	str	r0, [r7, #4]
 800e7e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e7e2:	f7ff fa29 	bl	800dc38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e7e6:	f107 0308 	add.w	r3, r7, #8
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f000 f866 	bl	800e8bc <prvSampleTimeNow>
 800e7f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e7f2:	68bb      	ldr	r3, [r7, #8]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d130      	bne.n	800e85a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d10a      	bne.n	800e814 <prvProcessTimerOrBlockTask+0x3c>
 800e7fe:	687a      	ldr	r2, [r7, #4]
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	429a      	cmp	r2, r3
 800e804:	d806      	bhi.n	800e814 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e806:	f7ff fa25 	bl	800dc54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e80a:	68f9      	ldr	r1, [r7, #12]
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f7ff ff81 	bl	800e714 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e812:	e024      	b.n	800e85e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d008      	beq.n	800e82c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e81a:	4b13      	ldr	r3, [pc, #76]	@ (800e868 <prvProcessTimerOrBlockTask+0x90>)
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d101      	bne.n	800e828 <prvProcessTimerOrBlockTask+0x50>
 800e824:	2301      	movs	r3, #1
 800e826:	e000      	b.n	800e82a <prvProcessTimerOrBlockTask+0x52>
 800e828:	2300      	movs	r3, #0
 800e82a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e82c:	4b0f      	ldr	r3, [pc, #60]	@ (800e86c <prvProcessTimerOrBlockTask+0x94>)
 800e82e:	6818      	ldr	r0, [r3, #0]
 800e830:	687a      	ldr	r2, [r7, #4]
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	1ad3      	subs	r3, r2, r3
 800e836:	683a      	ldr	r2, [r7, #0]
 800e838:	4619      	mov	r1, r3
 800e83a:	f7fe ff65 	bl	800d708 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e83e:	f7ff fa09 	bl	800dc54 <xTaskResumeAll>
 800e842:	4603      	mov	r3, r0
 800e844:	2b00      	cmp	r3, #0
 800e846:	d10a      	bne.n	800e85e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e848:	4b09      	ldr	r3, [pc, #36]	@ (800e870 <prvProcessTimerOrBlockTask+0x98>)
 800e84a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e84e:	601a      	str	r2, [r3, #0]
 800e850:	f3bf 8f4f 	dsb	sy
 800e854:	f3bf 8f6f 	isb	sy
}
 800e858:	e001      	b.n	800e85e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e85a:	f7ff f9fb 	bl	800dc54 <xTaskResumeAll>
}
 800e85e:	bf00      	nop
 800e860:	3710      	adds	r7, #16
 800e862:	46bd      	mov	sp, r7
 800e864:	bd80      	pop	{r7, pc}
 800e866:	bf00      	nop
 800e868:	20002020 	.word	0x20002020
 800e86c:	20002024 	.word	0x20002024
 800e870:	e000ed04 	.word	0xe000ed04

0800e874 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e874:	b480      	push	{r7}
 800e876:	b085      	sub	sp, #20
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e87c:	4b0e      	ldr	r3, [pc, #56]	@ (800e8b8 <prvGetNextExpireTime+0x44>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d101      	bne.n	800e88a <prvGetNextExpireTime+0x16>
 800e886:	2201      	movs	r2, #1
 800e888:	e000      	b.n	800e88c <prvGetNextExpireTime+0x18>
 800e88a:	2200      	movs	r2, #0
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d105      	bne.n	800e8a4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e898:	4b07      	ldr	r3, [pc, #28]	@ (800e8b8 <prvGetNextExpireTime+0x44>)
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	68db      	ldr	r3, [r3, #12]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	60fb      	str	r3, [r7, #12]
 800e8a2:	e001      	b.n	800e8a8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
}
 800e8aa:	4618      	mov	r0, r3
 800e8ac:	3714      	adds	r7, #20
 800e8ae:	46bd      	mov	sp, r7
 800e8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8b4:	4770      	bx	lr
 800e8b6:	bf00      	nop
 800e8b8:	2000201c 	.word	0x2000201c

0800e8bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b084      	sub	sp, #16
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e8c4:	f7ff fa64 	bl	800dd90 <xTaskGetTickCount>
 800e8c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e8ca:	4b0b      	ldr	r3, [pc, #44]	@ (800e8f8 <prvSampleTimeNow+0x3c>)
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	68fa      	ldr	r2, [r7, #12]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d205      	bcs.n	800e8e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e8d4:	f000 f93a 	bl	800eb4c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2201      	movs	r2, #1
 800e8dc:	601a      	str	r2, [r3, #0]
 800e8de:	e002      	b.n	800e8e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e8e6:	4a04      	ldr	r2, [pc, #16]	@ (800e8f8 <prvSampleTimeNow+0x3c>)
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e8ec:	68fb      	ldr	r3, [r7, #12]
}
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	3710      	adds	r7, #16
 800e8f2:	46bd      	mov	sp, r7
 800e8f4:	bd80      	pop	{r7, pc}
 800e8f6:	bf00      	nop
 800e8f8:	2000202c 	.word	0x2000202c

0800e8fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b086      	sub	sp, #24
 800e900:	af00      	add	r7, sp, #0
 800e902:	60f8      	str	r0, [r7, #12]
 800e904:	60b9      	str	r1, [r7, #8]
 800e906:	607a      	str	r2, [r7, #4]
 800e908:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e90a:	2300      	movs	r3, #0
 800e90c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	68ba      	ldr	r2, [r7, #8]
 800e912:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	68fa      	ldr	r2, [r7, #12]
 800e918:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e91a:	68ba      	ldr	r2, [r7, #8]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	429a      	cmp	r2, r3
 800e920:	d812      	bhi.n	800e948 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e922:	687a      	ldr	r2, [r7, #4]
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	1ad2      	subs	r2, r2, r3
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	699b      	ldr	r3, [r3, #24]
 800e92c:	429a      	cmp	r2, r3
 800e92e:	d302      	bcc.n	800e936 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e930:	2301      	movs	r3, #1
 800e932:	617b      	str	r3, [r7, #20]
 800e934:	e01b      	b.n	800e96e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e936:	4b10      	ldr	r3, [pc, #64]	@ (800e978 <prvInsertTimerInActiveList+0x7c>)
 800e938:	681a      	ldr	r2, [r3, #0]
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	3304      	adds	r3, #4
 800e93e:	4619      	mov	r1, r3
 800e940:	4610      	mov	r0, r2
 800e942:	f7fe f8fa 	bl	800cb3a <vListInsert>
 800e946:	e012      	b.n	800e96e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e948:	687a      	ldr	r2, [r7, #4]
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	429a      	cmp	r2, r3
 800e94e:	d206      	bcs.n	800e95e <prvInsertTimerInActiveList+0x62>
 800e950:	68ba      	ldr	r2, [r7, #8]
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	429a      	cmp	r2, r3
 800e956:	d302      	bcc.n	800e95e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e958:	2301      	movs	r3, #1
 800e95a:	617b      	str	r3, [r7, #20]
 800e95c:	e007      	b.n	800e96e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e95e:	4b07      	ldr	r3, [pc, #28]	@ (800e97c <prvInsertTimerInActiveList+0x80>)
 800e960:	681a      	ldr	r2, [r3, #0]
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	3304      	adds	r3, #4
 800e966:	4619      	mov	r1, r3
 800e968:	4610      	mov	r0, r2
 800e96a:	f7fe f8e6 	bl	800cb3a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e96e:	697b      	ldr	r3, [r7, #20]
}
 800e970:	4618      	mov	r0, r3
 800e972:	3718      	adds	r7, #24
 800e974:	46bd      	mov	sp, r7
 800e976:	bd80      	pop	{r7, pc}
 800e978:	20002020 	.word	0x20002020
 800e97c:	2000201c 	.word	0x2000201c

0800e980 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b08e      	sub	sp, #56	@ 0x38
 800e984:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e986:	e0ce      	b.n	800eb26 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	da19      	bge.n	800e9c2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e98e:	1d3b      	adds	r3, r7, #4
 800e990:	3304      	adds	r3, #4
 800e992:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e996:	2b00      	cmp	r3, #0
 800e998:	d10b      	bne.n	800e9b2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e99a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e99e:	f383 8811 	msr	BASEPRI, r3
 800e9a2:	f3bf 8f6f 	isb	sy
 800e9a6:	f3bf 8f4f 	dsb	sy
 800e9aa:	61fb      	str	r3, [r7, #28]
}
 800e9ac:	bf00      	nop
 800e9ae:	bf00      	nop
 800e9b0:	e7fd      	b.n	800e9ae <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e9b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9b8:	6850      	ldr	r0, [r2, #4]
 800e9ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9bc:	6892      	ldr	r2, [r2, #8]
 800e9be:	4611      	mov	r1, r2
 800e9c0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	f2c0 80ae 	blt.w	800eb26 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9d0:	695b      	ldr	r3, [r3, #20]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d004      	beq.n	800e9e0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e9d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9d8:	3304      	adds	r3, #4
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f7fe f8e6 	bl	800cbac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e9e0:	463b      	mov	r3, r7
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	f7ff ff6a 	bl	800e8bc <prvSampleTimeNow>
 800e9e8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	2b09      	cmp	r3, #9
 800e9ee:	f200 8097 	bhi.w	800eb20 <prvProcessReceivedCommands+0x1a0>
 800e9f2:	a201      	add	r2, pc, #4	@ (adr r2, 800e9f8 <prvProcessReceivedCommands+0x78>)
 800e9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9f8:	0800ea21 	.word	0x0800ea21
 800e9fc:	0800ea21 	.word	0x0800ea21
 800ea00:	0800ea21 	.word	0x0800ea21
 800ea04:	0800ea97 	.word	0x0800ea97
 800ea08:	0800eaab 	.word	0x0800eaab
 800ea0c:	0800eaf7 	.word	0x0800eaf7
 800ea10:	0800ea21 	.word	0x0800ea21
 800ea14:	0800ea21 	.word	0x0800ea21
 800ea18:	0800ea97 	.word	0x0800ea97
 800ea1c:	0800eaab 	.word	0x0800eaab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ea20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea26:	f043 0301 	orr.w	r3, r3, #1
 800ea2a:	b2da      	uxtb	r2, r3
 800ea2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ea32:	68ba      	ldr	r2, [r7, #8]
 800ea34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea36:	699b      	ldr	r3, [r3, #24]
 800ea38:	18d1      	adds	r1, r2, r3
 800ea3a:	68bb      	ldr	r3, [r7, #8]
 800ea3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea40:	f7ff ff5c 	bl	800e8fc <prvInsertTimerInActiveList>
 800ea44:	4603      	mov	r3, r0
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d06c      	beq.n	800eb24 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea4c:	6a1b      	ldr	r3, [r3, #32]
 800ea4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea50:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ea52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea58:	f003 0304 	and.w	r3, r3, #4
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d061      	beq.n	800eb24 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ea60:	68ba      	ldr	r2, [r7, #8]
 800ea62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea64:	699b      	ldr	r3, [r3, #24]
 800ea66:	441a      	add	r2, r3
 800ea68:	2300      	movs	r3, #0
 800ea6a:	9300      	str	r3, [sp, #0]
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	2100      	movs	r1, #0
 800ea70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea72:	f7ff fe01 	bl	800e678 <xTimerGenericCommand>
 800ea76:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ea78:	6a3b      	ldr	r3, [r7, #32]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d152      	bne.n	800eb24 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ea7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea82:	f383 8811 	msr	BASEPRI, r3
 800ea86:	f3bf 8f6f 	isb	sy
 800ea8a:	f3bf 8f4f 	dsb	sy
 800ea8e:	61bb      	str	r3, [r7, #24]
}
 800ea90:	bf00      	nop
 800ea92:	bf00      	nop
 800ea94:	e7fd      	b.n	800ea92 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea9c:	f023 0301 	bic.w	r3, r3, #1
 800eaa0:	b2da      	uxtb	r2, r3
 800eaa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaa4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800eaa8:	e03d      	b.n	800eb26 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eaaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eab0:	f043 0301 	orr.w	r3, r3, #1
 800eab4:	b2da      	uxtb	r2, r3
 800eab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eab8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800eabc:	68ba      	ldr	r2, [r7, #8]
 800eabe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800eac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eac4:	699b      	ldr	r3, [r3, #24]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d10b      	bne.n	800eae2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800eaca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eace:	f383 8811 	msr	BASEPRI, r3
 800ead2:	f3bf 8f6f 	isb	sy
 800ead6:	f3bf 8f4f 	dsb	sy
 800eada:	617b      	str	r3, [r7, #20]
}
 800eadc:	bf00      	nop
 800eade:	bf00      	nop
 800eae0:	e7fd      	b.n	800eade <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800eae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eae4:	699a      	ldr	r2, [r3, #24]
 800eae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eae8:	18d1      	adds	r1, r2, r3
 800eaea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eaee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eaf0:	f7ff ff04 	bl	800e8fc <prvInsertTimerInActiveList>
					break;
 800eaf4:	e017      	b.n	800eb26 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800eaf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eafc:	f003 0302 	and.w	r3, r3, #2
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d103      	bne.n	800eb0c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800eb04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb06:	f000 fbe7 	bl	800f2d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800eb0a:	e00c      	b.n	800eb26 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eb0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb0e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb12:	f023 0301 	bic.w	r3, r3, #1
 800eb16:	b2da      	uxtb	r2, r3
 800eb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800eb1e:	e002      	b.n	800eb26 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800eb20:	bf00      	nop
 800eb22:	e000      	b.n	800eb26 <prvProcessReceivedCommands+0x1a6>
					break;
 800eb24:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eb26:	4b08      	ldr	r3, [pc, #32]	@ (800eb48 <prvProcessReceivedCommands+0x1c8>)
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	1d39      	adds	r1, r7, #4
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f7fe fb4c 	bl	800d1cc <xQueueReceive>
 800eb34:	4603      	mov	r3, r0
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	f47f af26 	bne.w	800e988 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800eb3c:	bf00      	nop
 800eb3e:	bf00      	nop
 800eb40:	3730      	adds	r7, #48	@ 0x30
 800eb42:	46bd      	mov	sp, r7
 800eb44:	bd80      	pop	{r7, pc}
 800eb46:	bf00      	nop
 800eb48:	20002024 	.word	0x20002024

0800eb4c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b088      	sub	sp, #32
 800eb50:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eb52:	e049      	b.n	800ebe8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eb54:	4b2e      	ldr	r3, [pc, #184]	@ (800ec10 <prvSwitchTimerLists+0xc4>)
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	68db      	ldr	r3, [r3, #12]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb5e:	4b2c      	ldr	r3, [pc, #176]	@ (800ec10 <prvSwitchTimerLists+0xc4>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	68db      	ldr	r3, [r3, #12]
 800eb64:	68db      	ldr	r3, [r3, #12]
 800eb66:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	3304      	adds	r3, #4
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	f7fe f81d 	bl	800cbac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	6a1b      	ldr	r3, [r3, #32]
 800eb76:	68f8      	ldr	r0, [r7, #12]
 800eb78:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb80:	f003 0304 	and.w	r3, r3, #4
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d02f      	beq.n	800ebe8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	699b      	ldr	r3, [r3, #24]
 800eb8c:	693a      	ldr	r2, [r7, #16]
 800eb8e:	4413      	add	r3, r2
 800eb90:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eb92:	68ba      	ldr	r2, [r7, #8]
 800eb94:	693b      	ldr	r3, [r7, #16]
 800eb96:	429a      	cmp	r2, r3
 800eb98:	d90e      	bls.n	800ebb8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	68ba      	ldr	r2, [r7, #8]
 800eb9e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	68fa      	ldr	r2, [r7, #12]
 800eba4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eba6:	4b1a      	ldr	r3, [pc, #104]	@ (800ec10 <prvSwitchTimerLists+0xc4>)
 800eba8:	681a      	ldr	r2, [r3, #0]
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	3304      	adds	r3, #4
 800ebae:	4619      	mov	r1, r3
 800ebb0:	4610      	mov	r0, r2
 800ebb2:	f7fd ffc2 	bl	800cb3a <vListInsert>
 800ebb6:	e017      	b.n	800ebe8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ebb8:	2300      	movs	r3, #0
 800ebba:	9300      	str	r3, [sp, #0]
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	693a      	ldr	r2, [r7, #16]
 800ebc0:	2100      	movs	r1, #0
 800ebc2:	68f8      	ldr	r0, [r7, #12]
 800ebc4:	f7ff fd58 	bl	800e678 <xTimerGenericCommand>
 800ebc8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d10b      	bne.n	800ebe8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ebd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebd4:	f383 8811 	msr	BASEPRI, r3
 800ebd8:	f3bf 8f6f 	isb	sy
 800ebdc:	f3bf 8f4f 	dsb	sy
 800ebe0:	603b      	str	r3, [r7, #0]
}
 800ebe2:	bf00      	nop
 800ebe4:	bf00      	nop
 800ebe6:	e7fd      	b.n	800ebe4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ebe8:	4b09      	ldr	r3, [pc, #36]	@ (800ec10 <prvSwitchTimerLists+0xc4>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d1b0      	bne.n	800eb54 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ebf2:	4b07      	ldr	r3, [pc, #28]	@ (800ec10 <prvSwitchTimerLists+0xc4>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ebf8:	4b06      	ldr	r3, [pc, #24]	@ (800ec14 <prvSwitchTimerLists+0xc8>)
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	4a04      	ldr	r2, [pc, #16]	@ (800ec10 <prvSwitchTimerLists+0xc4>)
 800ebfe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ec00:	4a04      	ldr	r2, [pc, #16]	@ (800ec14 <prvSwitchTimerLists+0xc8>)
 800ec02:	697b      	ldr	r3, [r7, #20]
 800ec04:	6013      	str	r3, [r2, #0]
}
 800ec06:	bf00      	nop
 800ec08:	3718      	adds	r7, #24
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
 800ec0e:	bf00      	nop
 800ec10:	2000201c 	.word	0x2000201c
 800ec14:	20002020 	.word	0x20002020

0800ec18 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b082      	sub	sp, #8
 800ec1c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ec1e:	f000 f96b 	bl	800eef8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ec22:	4b15      	ldr	r3, [pc, #84]	@ (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d120      	bne.n	800ec6c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ec2a:	4814      	ldr	r0, [pc, #80]	@ (800ec7c <prvCheckForValidListAndQueue+0x64>)
 800ec2c:	f7fd ff34 	bl	800ca98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ec30:	4813      	ldr	r0, [pc, #76]	@ (800ec80 <prvCheckForValidListAndQueue+0x68>)
 800ec32:	f7fd ff31 	bl	800ca98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ec36:	4b13      	ldr	r3, [pc, #76]	@ (800ec84 <prvCheckForValidListAndQueue+0x6c>)
 800ec38:	4a10      	ldr	r2, [pc, #64]	@ (800ec7c <prvCheckForValidListAndQueue+0x64>)
 800ec3a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ec3c:	4b12      	ldr	r3, [pc, #72]	@ (800ec88 <prvCheckForValidListAndQueue+0x70>)
 800ec3e:	4a10      	ldr	r2, [pc, #64]	@ (800ec80 <prvCheckForValidListAndQueue+0x68>)
 800ec40:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ec42:	2300      	movs	r3, #0
 800ec44:	9300      	str	r3, [sp, #0]
 800ec46:	4b11      	ldr	r3, [pc, #68]	@ (800ec8c <prvCheckForValidListAndQueue+0x74>)
 800ec48:	4a11      	ldr	r2, [pc, #68]	@ (800ec90 <prvCheckForValidListAndQueue+0x78>)
 800ec4a:	2110      	movs	r1, #16
 800ec4c:	200a      	movs	r0, #10
 800ec4e:	f7fe f841 	bl	800ccd4 <xQueueGenericCreateStatic>
 800ec52:	4603      	mov	r3, r0
 800ec54:	4a08      	ldr	r2, [pc, #32]	@ (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec56:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ec58:	4b07      	ldr	r3, [pc, #28]	@ (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d005      	beq.n	800ec6c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ec60:	4b05      	ldr	r3, [pc, #20]	@ (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	490b      	ldr	r1, [pc, #44]	@ (800ec94 <prvCheckForValidListAndQueue+0x7c>)
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7fe fd24 	bl	800d6b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ec6c:	f000 f976 	bl	800ef5c <vPortExitCritical>
}
 800ec70:	bf00      	nop
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
 800ec76:	bf00      	nop
 800ec78:	20002024 	.word	0x20002024
 800ec7c:	20001ff4 	.word	0x20001ff4
 800ec80:	20002008 	.word	0x20002008
 800ec84:	2000201c 	.word	0x2000201c
 800ec88:	20002020 	.word	0x20002020
 800ec8c:	200020d0 	.word	0x200020d0
 800ec90:	20002030 	.word	0x20002030
 800ec94:	080120e0 	.word	0x080120e0

0800ec98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b085      	sub	sp, #20
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	60f8      	str	r0, [r7, #12]
 800eca0:	60b9      	str	r1, [r7, #8]
 800eca2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	3b04      	subs	r3, #4
 800eca8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ecb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	3b04      	subs	r3, #4
 800ecb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	f023 0201 	bic.w	r2, r3, #1
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	3b04      	subs	r3, #4
 800ecc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ecc8:	4a0c      	ldr	r2, [pc, #48]	@ (800ecfc <pxPortInitialiseStack+0x64>)
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	3b14      	subs	r3, #20
 800ecd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	3b04      	subs	r3, #4
 800ecde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	f06f 0202 	mvn.w	r2, #2
 800ece6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	3b20      	subs	r3, #32
 800ecec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ecee:	68fb      	ldr	r3, [r7, #12]
}
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	3714      	adds	r7, #20
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr
 800ecfc:	0800ed01 	.word	0x0800ed01

0800ed00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ed00:	b480      	push	{r7}
 800ed02:	b085      	sub	sp, #20
 800ed04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ed06:	2300      	movs	r3, #0
 800ed08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ed0a:	4b13      	ldr	r3, [pc, #76]	@ (800ed58 <prvTaskExitError+0x58>)
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed12:	d00b      	beq.n	800ed2c <prvTaskExitError+0x2c>
	__asm volatile
 800ed14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed18:	f383 8811 	msr	BASEPRI, r3
 800ed1c:	f3bf 8f6f 	isb	sy
 800ed20:	f3bf 8f4f 	dsb	sy
 800ed24:	60fb      	str	r3, [r7, #12]
}
 800ed26:	bf00      	nop
 800ed28:	bf00      	nop
 800ed2a:	e7fd      	b.n	800ed28 <prvTaskExitError+0x28>
	__asm volatile
 800ed2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed30:	f383 8811 	msr	BASEPRI, r3
 800ed34:	f3bf 8f6f 	isb	sy
 800ed38:	f3bf 8f4f 	dsb	sy
 800ed3c:	60bb      	str	r3, [r7, #8]
}
 800ed3e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ed40:	bf00      	nop
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d0fc      	beq.n	800ed42 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ed48:	bf00      	nop
 800ed4a:	bf00      	nop
 800ed4c:	3714      	adds	r7, #20
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed54:	4770      	bx	lr
 800ed56:	bf00      	nop
 800ed58:	20000018 	.word	0x20000018
 800ed5c:	00000000 	.word	0x00000000

0800ed60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ed60:	4b07      	ldr	r3, [pc, #28]	@ (800ed80 <pxCurrentTCBConst2>)
 800ed62:	6819      	ldr	r1, [r3, #0]
 800ed64:	6808      	ldr	r0, [r1, #0]
 800ed66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed6a:	f380 8809 	msr	PSP, r0
 800ed6e:	f3bf 8f6f 	isb	sy
 800ed72:	f04f 0000 	mov.w	r0, #0
 800ed76:	f380 8811 	msr	BASEPRI, r0
 800ed7a:	4770      	bx	lr
 800ed7c:	f3af 8000 	nop.w

0800ed80 <pxCurrentTCBConst2>:
 800ed80:	20001af4 	.word	0x20001af4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ed84:	bf00      	nop
 800ed86:	bf00      	nop

0800ed88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ed88:	4808      	ldr	r0, [pc, #32]	@ (800edac <prvPortStartFirstTask+0x24>)
 800ed8a:	6800      	ldr	r0, [r0, #0]
 800ed8c:	6800      	ldr	r0, [r0, #0]
 800ed8e:	f380 8808 	msr	MSP, r0
 800ed92:	f04f 0000 	mov.w	r0, #0
 800ed96:	f380 8814 	msr	CONTROL, r0
 800ed9a:	b662      	cpsie	i
 800ed9c:	b661      	cpsie	f
 800ed9e:	f3bf 8f4f 	dsb	sy
 800eda2:	f3bf 8f6f 	isb	sy
 800eda6:	df00      	svc	0
 800eda8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800edaa:	bf00      	nop
 800edac:	e000ed08 	.word	0xe000ed08

0800edb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b086      	sub	sp, #24
 800edb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800edb6:	4b47      	ldr	r3, [pc, #284]	@ (800eed4 <xPortStartScheduler+0x124>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	4a47      	ldr	r2, [pc, #284]	@ (800eed8 <xPortStartScheduler+0x128>)
 800edbc:	4293      	cmp	r3, r2
 800edbe:	d10b      	bne.n	800edd8 <xPortStartScheduler+0x28>
	__asm volatile
 800edc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edc4:	f383 8811 	msr	BASEPRI, r3
 800edc8:	f3bf 8f6f 	isb	sy
 800edcc:	f3bf 8f4f 	dsb	sy
 800edd0:	60fb      	str	r3, [r7, #12]
}
 800edd2:	bf00      	nop
 800edd4:	bf00      	nop
 800edd6:	e7fd      	b.n	800edd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800edd8:	4b3e      	ldr	r3, [pc, #248]	@ (800eed4 <xPortStartScheduler+0x124>)
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	4a3f      	ldr	r2, [pc, #252]	@ (800eedc <xPortStartScheduler+0x12c>)
 800edde:	4293      	cmp	r3, r2
 800ede0:	d10b      	bne.n	800edfa <xPortStartScheduler+0x4a>
	__asm volatile
 800ede2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ede6:	f383 8811 	msr	BASEPRI, r3
 800edea:	f3bf 8f6f 	isb	sy
 800edee:	f3bf 8f4f 	dsb	sy
 800edf2:	613b      	str	r3, [r7, #16]
}
 800edf4:	bf00      	nop
 800edf6:	bf00      	nop
 800edf8:	e7fd      	b.n	800edf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800edfa:	4b39      	ldr	r3, [pc, #228]	@ (800eee0 <xPortStartScheduler+0x130>)
 800edfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800edfe:	697b      	ldr	r3, [r7, #20]
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	b2db      	uxtb	r3, r3
 800ee04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ee06:	697b      	ldr	r3, [r7, #20]
 800ee08:	22ff      	movs	r2, #255	@ 0xff
 800ee0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ee0c:	697b      	ldr	r3, [r7, #20]
 800ee0e:	781b      	ldrb	r3, [r3, #0]
 800ee10:	b2db      	uxtb	r3, r3
 800ee12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ee14:	78fb      	ldrb	r3, [r7, #3]
 800ee16:	b2db      	uxtb	r3, r3
 800ee18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ee1c:	b2da      	uxtb	r2, r3
 800ee1e:	4b31      	ldr	r3, [pc, #196]	@ (800eee4 <xPortStartScheduler+0x134>)
 800ee20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ee22:	4b31      	ldr	r3, [pc, #196]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee24:	2207      	movs	r2, #7
 800ee26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ee28:	e009      	b.n	800ee3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ee2a:	4b2f      	ldr	r3, [pc, #188]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	3b01      	subs	r3, #1
 800ee30:	4a2d      	ldr	r2, [pc, #180]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ee34:	78fb      	ldrb	r3, [r7, #3]
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	005b      	lsls	r3, r3, #1
 800ee3a:	b2db      	uxtb	r3, r3
 800ee3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ee3e:	78fb      	ldrb	r3, [r7, #3]
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee46:	2b80      	cmp	r3, #128	@ 0x80
 800ee48:	d0ef      	beq.n	800ee2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ee4a:	4b27      	ldr	r3, [pc, #156]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f1c3 0307 	rsb	r3, r3, #7
 800ee52:	2b04      	cmp	r3, #4
 800ee54:	d00b      	beq.n	800ee6e <xPortStartScheduler+0xbe>
	__asm volatile
 800ee56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee5a:	f383 8811 	msr	BASEPRI, r3
 800ee5e:	f3bf 8f6f 	isb	sy
 800ee62:	f3bf 8f4f 	dsb	sy
 800ee66:	60bb      	str	r3, [r7, #8]
}
 800ee68:	bf00      	nop
 800ee6a:	bf00      	nop
 800ee6c:	e7fd      	b.n	800ee6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ee6e:	4b1e      	ldr	r3, [pc, #120]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	021b      	lsls	r3, r3, #8
 800ee74:	4a1c      	ldr	r2, [pc, #112]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ee78:	4b1b      	ldr	r3, [pc, #108]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ee80:	4a19      	ldr	r2, [pc, #100]	@ (800eee8 <xPortStartScheduler+0x138>)
 800ee82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	b2da      	uxtb	r2, r3
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ee8c:	4b17      	ldr	r3, [pc, #92]	@ (800eeec <xPortStartScheduler+0x13c>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	4a16      	ldr	r2, [pc, #88]	@ (800eeec <xPortStartScheduler+0x13c>)
 800ee92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ee96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ee98:	4b14      	ldr	r3, [pc, #80]	@ (800eeec <xPortStartScheduler+0x13c>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	4a13      	ldr	r2, [pc, #76]	@ (800eeec <xPortStartScheduler+0x13c>)
 800ee9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800eea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800eea4:	f000 f8da 	bl	800f05c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eea8:	4b11      	ldr	r3, [pc, #68]	@ (800eef0 <xPortStartScheduler+0x140>)
 800eeaa:	2200      	movs	r2, #0
 800eeac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800eeae:	f000 f8f9 	bl	800f0a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800eeb2:	4b10      	ldr	r3, [pc, #64]	@ (800eef4 <xPortStartScheduler+0x144>)
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	4a0f      	ldr	r2, [pc, #60]	@ (800eef4 <xPortStartScheduler+0x144>)
 800eeb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800eebc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800eebe:	f7ff ff63 	bl	800ed88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eec2:	f7ff f82f 	bl	800df24 <vTaskSwitchContext>
	prvTaskExitError();
 800eec6:	f7ff ff1b 	bl	800ed00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800eeca:	2300      	movs	r3, #0
}
 800eecc:	4618      	mov	r0, r3
 800eece:	3718      	adds	r7, #24
 800eed0:	46bd      	mov	sp, r7
 800eed2:	bd80      	pop	{r7, pc}
 800eed4:	e000ed00 	.word	0xe000ed00
 800eed8:	410fc271 	.word	0x410fc271
 800eedc:	410fc270 	.word	0x410fc270
 800eee0:	e000e400 	.word	0xe000e400
 800eee4:	20002120 	.word	0x20002120
 800eee8:	20002124 	.word	0x20002124
 800eeec:	e000ed20 	.word	0xe000ed20
 800eef0:	20000018 	.word	0x20000018
 800eef4:	e000ef34 	.word	0xe000ef34

0800eef8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800eef8:	b480      	push	{r7}
 800eefa:	b083      	sub	sp, #12
 800eefc:	af00      	add	r7, sp, #0
	__asm volatile
 800eefe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef02:	f383 8811 	msr	BASEPRI, r3
 800ef06:	f3bf 8f6f 	isb	sy
 800ef0a:	f3bf 8f4f 	dsb	sy
 800ef0e:	607b      	str	r3, [r7, #4]
}
 800ef10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ef12:	4b10      	ldr	r3, [pc, #64]	@ (800ef54 <vPortEnterCritical+0x5c>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	3301      	adds	r3, #1
 800ef18:	4a0e      	ldr	r2, [pc, #56]	@ (800ef54 <vPortEnterCritical+0x5c>)
 800ef1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ef1c:	4b0d      	ldr	r3, [pc, #52]	@ (800ef54 <vPortEnterCritical+0x5c>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	2b01      	cmp	r3, #1
 800ef22:	d110      	bne.n	800ef46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ef24:	4b0c      	ldr	r3, [pc, #48]	@ (800ef58 <vPortEnterCritical+0x60>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	b2db      	uxtb	r3, r3
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d00b      	beq.n	800ef46 <vPortEnterCritical+0x4e>
	__asm volatile
 800ef2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef32:	f383 8811 	msr	BASEPRI, r3
 800ef36:	f3bf 8f6f 	isb	sy
 800ef3a:	f3bf 8f4f 	dsb	sy
 800ef3e:	603b      	str	r3, [r7, #0]
}
 800ef40:	bf00      	nop
 800ef42:	bf00      	nop
 800ef44:	e7fd      	b.n	800ef42 <vPortEnterCritical+0x4a>
	}
}
 800ef46:	bf00      	nop
 800ef48:	370c      	adds	r7, #12
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef50:	4770      	bx	lr
 800ef52:	bf00      	nop
 800ef54:	20000018 	.word	0x20000018
 800ef58:	e000ed04 	.word	0xe000ed04

0800ef5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b083      	sub	sp, #12
 800ef60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ef62:	4b12      	ldr	r3, [pc, #72]	@ (800efac <vPortExitCritical+0x50>)
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d10b      	bne.n	800ef82 <vPortExitCritical+0x26>
	__asm volatile
 800ef6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef6e:	f383 8811 	msr	BASEPRI, r3
 800ef72:	f3bf 8f6f 	isb	sy
 800ef76:	f3bf 8f4f 	dsb	sy
 800ef7a:	607b      	str	r3, [r7, #4]
}
 800ef7c:	bf00      	nop
 800ef7e:	bf00      	nop
 800ef80:	e7fd      	b.n	800ef7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ef82:	4b0a      	ldr	r3, [pc, #40]	@ (800efac <vPortExitCritical+0x50>)
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	3b01      	subs	r3, #1
 800ef88:	4a08      	ldr	r2, [pc, #32]	@ (800efac <vPortExitCritical+0x50>)
 800ef8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ef8c:	4b07      	ldr	r3, [pc, #28]	@ (800efac <vPortExitCritical+0x50>)
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d105      	bne.n	800efa0 <vPortExitCritical+0x44>
 800ef94:	2300      	movs	r3, #0
 800ef96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	f383 8811 	msr	BASEPRI, r3
}
 800ef9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr
 800efac:	20000018 	.word	0x20000018

0800efb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800efb0:	f3ef 8009 	mrs	r0, PSP
 800efb4:	f3bf 8f6f 	isb	sy
 800efb8:	4b15      	ldr	r3, [pc, #84]	@ (800f010 <pxCurrentTCBConst>)
 800efba:	681a      	ldr	r2, [r3, #0]
 800efbc:	f01e 0f10 	tst.w	lr, #16
 800efc0:	bf08      	it	eq
 800efc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800efc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efca:	6010      	str	r0, [r2, #0]
 800efcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800efd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800efd4:	f380 8811 	msr	BASEPRI, r0
 800efd8:	f3bf 8f4f 	dsb	sy
 800efdc:	f3bf 8f6f 	isb	sy
 800efe0:	f7fe ffa0 	bl	800df24 <vTaskSwitchContext>
 800efe4:	f04f 0000 	mov.w	r0, #0
 800efe8:	f380 8811 	msr	BASEPRI, r0
 800efec:	bc09      	pop	{r0, r3}
 800efee:	6819      	ldr	r1, [r3, #0]
 800eff0:	6808      	ldr	r0, [r1, #0]
 800eff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eff6:	f01e 0f10 	tst.w	lr, #16
 800effa:	bf08      	it	eq
 800effc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f000:	f380 8809 	msr	PSP, r0
 800f004:	f3bf 8f6f 	isb	sy
 800f008:	4770      	bx	lr
 800f00a:	bf00      	nop
 800f00c:	f3af 8000 	nop.w

0800f010 <pxCurrentTCBConst>:
 800f010:	20001af4 	.word	0x20001af4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f014:	bf00      	nop
 800f016:	bf00      	nop

0800f018 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b082      	sub	sp, #8
 800f01c:	af00      	add	r7, sp, #0
	__asm volatile
 800f01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f022:	f383 8811 	msr	BASEPRI, r3
 800f026:	f3bf 8f6f 	isb	sy
 800f02a:	f3bf 8f4f 	dsb	sy
 800f02e:	607b      	str	r3, [r7, #4]
}
 800f030:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f032:	f7fe febd 	bl	800ddb0 <xTaskIncrementTick>
 800f036:	4603      	mov	r3, r0
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d003      	beq.n	800f044 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f03c:	4b06      	ldr	r3, [pc, #24]	@ (800f058 <xPortSysTickHandler+0x40>)
 800f03e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f042:	601a      	str	r2, [r3, #0]
 800f044:	2300      	movs	r3, #0
 800f046:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	f383 8811 	msr	BASEPRI, r3
}
 800f04e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f050:	bf00      	nop
 800f052:	3708      	adds	r7, #8
 800f054:	46bd      	mov	sp, r7
 800f056:	bd80      	pop	{r7, pc}
 800f058:	e000ed04 	.word	0xe000ed04

0800f05c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f05c:	b480      	push	{r7}
 800f05e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f060:	4b0b      	ldr	r3, [pc, #44]	@ (800f090 <vPortSetupTimerInterrupt+0x34>)
 800f062:	2200      	movs	r2, #0
 800f064:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f066:	4b0b      	ldr	r3, [pc, #44]	@ (800f094 <vPortSetupTimerInterrupt+0x38>)
 800f068:	2200      	movs	r2, #0
 800f06a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f06c:	4b0a      	ldr	r3, [pc, #40]	@ (800f098 <vPortSetupTimerInterrupt+0x3c>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	4a0a      	ldr	r2, [pc, #40]	@ (800f09c <vPortSetupTimerInterrupt+0x40>)
 800f072:	fba2 2303 	umull	r2, r3, r2, r3
 800f076:	099b      	lsrs	r3, r3, #6
 800f078:	4a09      	ldr	r2, [pc, #36]	@ (800f0a0 <vPortSetupTimerInterrupt+0x44>)
 800f07a:	3b01      	subs	r3, #1
 800f07c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f07e:	4b04      	ldr	r3, [pc, #16]	@ (800f090 <vPortSetupTimerInterrupt+0x34>)
 800f080:	2207      	movs	r2, #7
 800f082:	601a      	str	r2, [r3, #0]
}
 800f084:	bf00      	nop
 800f086:	46bd      	mov	sp, r7
 800f088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop
 800f090:	e000e010 	.word	0xe000e010
 800f094:	e000e018 	.word	0xe000e018
 800f098:	2000000c 	.word	0x2000000c
 800f09c:	10624dd3 	.word	0x10624dd3
 800f0a0:	e000e014 	.word	0xe000e014

0800f0a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f0a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f0b4 <vPortEnableVFP+0x10>
 800f0a8:	6801      	ldr	r1, [r0, #0]
 800f0aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f0ae:	6001      	str	r1, [r0, #0]
 800f0b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f0b2:	bf00      	nop
 800f0b4:	e000ed88 	.word	0xe000ed88

0800f0b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b085      	sub	sp, #20
 800f0bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f0be:	f3ef 8305 	mrs	r3, IPSR
 800f0c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	2b0f      	cmp	r3, #15
 800f0c8:	d915      	bls.n	800f0f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f0ca:	4a18      	ldr	r2, [pc, #96]	@ (800f12c <vPortValidateInterruptPriority+0x74>)
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	4413      	add	r3, r2
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f0d4:	4b16      	ldr	r3, [pc, #88]	@ (800f130 <vPortValidateInterruptPriority+0x78>)
 800f0d6:	781b      	ldrb	r3, [r3, #0]
 800f0d8:	7afa      	ldrb	r2, [r7, #11]
 800f0da:	429a      	cmp	r2, r3
 800f0dc:	d20b      	bcs.n	800f0f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0e2:	f383 8811 	msr	BASEPRI, r3
 800f0e6:	f3bf 8f6f 	isb	sy
 800f0ea:	f3bf 8f4f 	dsb	sy
 800f0ee:	607b      	str	r3, [r7, #4]
}
 800f0f0:	bf00      	nop
 800f0f2:	bf00      	nop
 800f0f4:	e7fd      	b.n	800f0f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f0f6:	4b0f      	ldr	r3, [pc, #60]	@ (800f134 <vPortValidateInterruptPriority+0x7c>)
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f0fe:	4b0e      	ldr	r3, [pc, #56]	@ (800f138 <vPortValidateInterruptPriority+0x80>)
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	429a      	cmp	r2, r3
 800f104:	d90b      	bls.n	800f11e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f10a:	f383 8811 	msr	BASEPRI, r3
 800f10e:	f3bf 8f6f 	isb	sy
 800f112:	f3bf 8f4f 	dsb	sy
 800f116:	603b      	str	r3, [r7, #0]
}
 800f118:	bf00      	nop
 800f11a:	bf00      	nop
 800f11c:	e7fd      	b.n	800f11a <vPortValidateInterruptPriority+0x62>
	}
 800f11e:	bf00      	nop
 800f120:	3714      	adds	r7, #20
 800f122:	46bd      	mov	sp, r7
 800f124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f128:	4770      	bx	lr
 800f12a:	bf00      	nop
 800f12c:	e000e3f0 	.word	0xe000e3f0
 800f130:	20002120 	.word	0x20002120
 800f134:	e000ed0c 	.word	0xe000ed0c
 800f138:	20002124 	.word	0x20002124

0800f13c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b08a      	sub	sp, #40	@ 0x28
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f144:	2300      	movs	r3, #0
 800f146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f148:	f7fe fd76 	bl	800dc38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f14c:	4b5c      	ldr	r3, [pc, #368]	@ (800f2c0 <pvPortMalloc+0x184>)
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	2b00      	cmp	r3, #0
 800f152:	d101      	bne.n	800f158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f154:	f000 f924 	bl	800f3a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f158:	4b5a      	ldr	r3, [pc, #360]	@ (800f2c4 <pvPortMalloc+0x188>)
 800f15a:	681a      	ldr	r2, [r3, #0]
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	4013      	ands	r3, r2
 800f160:	2b00      	cmp	r3, #0
 800f162:	f040 8095 	bne.w	800f290 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d01e      	beq.n	800f1aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f16c:	2208      	movs	r2, #8
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	4413      	add	r3, r2
 800f172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	f003 0307 	and.w	r3, r3, #7
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d015      	beq.n	800f1aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	f023 0307 	bic.w	r3, r3, #7
 800f184:	3308      	adds	r3, #8
 800f186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f003 0307 	and.w	r3, r3, #7
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d00b      	beq.n	800f1aa <pvPortMalloc+0x6e>
	__asm volatile
 800f192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f196:	f383 8811 	msr	BASEPRI, r3
 800f19a:	f3bf 8f6f 	isb	sy
 800f19e:	f3bf 8f4f 	dsb	sy
 800f1a2:	617b      	str	r3, [r7, #20]
}
 800f1a4:	bf00      	nop
 800f1a6:	bf00      	nop
 800f1a8:	e7fd      	b.n	800f1a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d06f      	beq.n	800f290 <pvPortMalloc+0x154>
 800f1b0:	4b45      	ldr	r3, [pc, #276]	@ (800f2c8 <pvPortMalloc+0x18c>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	687a      	ldr	r2, [r7, #4]
 800f1b6:	429a      	cmp	r2, r3
 800f1b8:	d86a      	bhi.n	800f290 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f1ba:	4b44      	ldr	r3, [pc, #272]	@ (800f2cc <pvPortMalloc+0x190>)
 800f1bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f1be:	4b43      	ldr	r3, [pc, #268]	@ (800f2cc <pvPortMalloc+0x190>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f1c4:	e004      	b.n	800f1d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1d2:	685b      	ldr	r3, [r3, #4]
 800f1d4:	687a      	ldr	r2, [r7, #4]
 800f1d6:	429a      	cmp	r2, r3
 800f1d8:	d903      	bls.n	800f1e2 <pvPortMalloc+0xa6>
 800f1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d1f1      	bne.n	800f1c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f1e2:	4b37      	ldr	r3, [pc, #220]	@ (800f2c0 <pvPortMalloc+0x184>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f1e8:	429a      	cmp	r2, r3
 800f1ea:	d051      	beq.n	800f290 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f1ec:	6a3b      	ldr	r3, [r7, #32]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	2208      	movs	r2, #8
 800f1f2:	4413      	add	r3, r2
 800f1f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f8:	681a      	ldr	r2, [r3, #0]
 800f1fa:	6a3b      	ldr	r3, [r7, #32]
 800f1fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f200:	685a      	ldr	r2, [r3, #4]
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	1ad2      	subs	r2, r2, r3
 800f206:	2308      	movs	r3, #8
 800f208:	005b      	lsls	r3, r3, #1
 800f20a:	429a      	cmp	r2, r3
 800f20c:	d920      	bls.n	800f250 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f20e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	4413      	add	r3, r2
 800f214:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f216:	69bb      	ldr	r3, [r7, #24]
 800f218:	f003 0307 	and.w	r3, r3, #7
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d00b      	beq.n	800f238 <pvPortMalloc+0xfc>
	__asm volatile
 800f220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f224:	f383 8811 	msr	BASEPRI, r3
 800f228:	f3bf 8f6f 	isb	sy
 800f22c:	f3bf 8f4f 	dsb	sy
 800f230:	613b      	str	r3, [r7, #16]
}
 800f232:	bf00      	nop
 800f234:	bf00      	nop
 800f236:	e7fd      	b.n	800f234 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f23a:	685a      	ldr	r2, [r3, #4]
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	1ad2      	subs	r2, r2, r3
 800f240:	69bb      	ldr	r3, [r7, #24]
 800f242:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f246:	687a      	ldr	r2, [r7, #4]
 800f248:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f24a:	69b8      	ldr	r0, [r7, #24]
 800f24c:	f000 f90a 	bl	800f464 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f250:	4b1d      	ldr	r3, [pc, #116]	@ (800f2c8 <pvPortMalloc+0x18c>)
 800f252:	681a      	ldr	r2, [r3, #0]
 800f254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f256:	685b      	ldr	r3, [r3, #4]
 800f258:	1ad3      	subs	r3, r2, r3
 800f25a:	4a1b      	ldr	r2, [pc, #108]	@ (800f2c8 <pvPortMalloc+0x18c>)
 800f25c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f25e:	4b1a      	ldr	r3, [pc, #104]	@ (800f2c8 <pvPortMalloc+0x18c>)
 800f260:	681a      	ldr	r2, [r3, #0]
 800f262:	4b1b      	ldr	r3, [pc, #108]	@ (800f2d0 <pvPortMalloc+0x194>)
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	429a      	cmp	r2, r3
 800f268:	d203      	bcs.n	800f272 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f26a:	4b17      	ldr	r3, [pc, #92]	@ (800f2c8 <pvPortMalloc+0x18c>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	4a18      	ldr	r2, [pc, #96]	@ (800f2d0 <pvPortMalloc+0x194>)
 800f270:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f274:	685a      	ldr	r2, [r3, #4]
 800f276:	4b13      	ldr	r3, [pc, #76]	@ (800f2c4 <pvPortMalloc+0x188>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	431a      	orrs	r2, r3
 800f27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f27e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f282:	2200      	movs	r2, #0
 800f284:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f286:	4b13      	ldr	r3, [pc, #76]	@ (800f2d4 <pvPortMalloc+0x198>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	3301      	adds	r3, #1
 800f28c:	4a11      	ldr	r2, [pc, #68]	@ (800f2d4 <pvPortMalloc+0x198>)
 800f28e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f290:	f7fe fce0 	bl	800dc54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f294:	69fb      	ldr	r3, [r7, #28]
 800f296:	f003 0307 	and.w	r3, r3, #7
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d00b      	beq.n	800f2b6 <pvPortMalloc+0x17a>
	__asm volatile
 800f29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2a2:	f383 8811 	msr	BASEPRI, r3
 800f2a6:	f3bf 8f6f 	isb	sy
 800f2aa:	f3bf 8f4f 	dsb	sy
 800f2ae:	60fb      	str	r3, [r7, #12]
}
 800f2b0:	bf00      	nop
 800f2b2:	bf00      	nop
 800f2b4:	e7fd      	b.n	800f2b2 <pvPortMalloc+0x176>
	return pvReturn;
 800f2b6:	69fb      	ldr	r3, [r7, #28]
}
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	3728      	adds	r7, #40	@ 0x28
 800f2bc:	46bd      	mov	sp, r7
 800f2be:	bd80      	pop	{r7, pc}
 800f2c0:	20005fb0 	.word	0x20005fb0
 800f2c4:	20005fc4 	.word	0x20005fc4
 800f2c8:	20005fb4 	.word	0x20005fb4
 800f2cc:	20005fa8 	.word	0x20005fa8
 800f2d0:	20005fb8 	.word	0x20005fb8
 800f2d4:	20005fbc 	.word	0x20005fbc

0800f2d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b086      	sub	sp, #24
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d04f      	beq.n	800f38a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f2ea:	2308      	movs	r3, #8
 800f2ec:	425b      	negs	r3, r3
 800f2ee:	697a      	ldr	r2, [r7, #20]
 800f2f0:	4413      	add	r3, r2
 800f2f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f2f4:	697b      	ldr	r3, [r7, #20]
 800f2f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f2f8:	693b      	ldr	r3, [r7, #16]
 800f2fa:	685a      	ldr	r2, [r3, #4]
 800f2fc:	4b25      	ldr	r3, [pc, #148]	@ (800f394 <vPortFree+0xbc>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	4013      	ands	r3, r2
 800f302:	2b00      	cmp	r3, #0
 800f304:	d10b      	bne.n	800f31e <vPortFree+0x46>
	__asm volatile
 800f306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f30a:	f383 8811 	msr	BASEPRI, r3
 800f30e:	f3bf 8f6f 	isb	sy
 800f312:	f3bf 8f4f 	dsb	sy
 800f316:	60fb      	str	r3, [r7, #12]
}
 800f318:	bf00      	nop
 800f31a:	bf00      	nop
 800f31c:	e7fd      	b.n	800f31a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f31e:	693b      	ldr	r3, [r7, #16]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d00b      	beq.n	800f33e <vPortFree+0x66>
	__asm volatile
 800f326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f32a:	f383 8811 	msr	BASEPRI, r3
 800f32e:	f3bf 8f6f 	isb	sy
 800f332:	f3bf 8f4f 	dsb	sy
 800f336:	60bb      	str	r3, [r7, #8]
}
 800f338:	bf00      	nop
 800f33a:	bf00      	nop
 800f33c:	e7fd      	b.n	800f33a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f33e:	693b      	ldr	r3, [r7, #16]
 800f340:	685a      	ldr	r2, [r3, #4]
 800f342:	4b14      	ldr	r3, [pc, #80]	@ (800f394 <vPortFree+0xbc>)
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	4013      	ands	r3, r2
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d01e      	beq.n	800f38a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f34c:	693b      	ldr	r3, [r7, #16]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d11a      	bne.n	800f38a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f354:	693b      	ldr	r3, [r7, #16]
 800f356:	685a      	ldr	r2, [r3, #4]
 800f358:	4b0e      	ldr	r3, [pc, #56]	@ (800f394 <vPortFree+0xbc>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	43db      	mvns	r3, r3
 800f35e:	401a      	ands	r2, r3
 800f360:	693b      	ldr	r3, [r7, #16]
 800f362:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f364:	f7fe fc68 	bl	800dc38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f368:	693b      	ldr	r3, [r7, #16]
 800f36a:	685a      	ldr	r2, [r3, #4]
 800f36c:	4b0a      	ldr	r3, [pc, #40]	@ (800f398 <vPortFree+0xc0>)
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	4413      	add	r3, r2
 800f372:	4a09      	ldr	r2, [pc, #36]	@ (800f398 <vPortFree+0xc0>)
 800f374:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f376:	6938      	ldr	r0, [r7, #16]
 800f378:	f000 f874 	bl	800f464 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f37c:	4b07      	ldr	r3, [pc, #28]	@ (800f39c <vPortFree+0xc4>)
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	3301      	adds	r3, #1
 800f382:	4a06      	ldr	r2, [pc, #24]	@ (800f39c <vPortFree+0xc4>)
 800f384:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f386:	f7fe fc65 	bl	800dc54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f38a:	bf00      	nop
 800f38c:	3718      	adds	r7, #24
 800f38e:	46bd      	mov	sp, r7
 800f390:	bd80      	pop	{r7, pc}
 800f392:	bf00      	nop
 800f394:	20005fc4 	.word	0x20005fc4
 800f398:	20005fb4 	.word	0x20005fb4
 800f39c:	20005fc0 	.word	0x20005fc0

0800f3a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f3a6:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 800f3aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f3ac:	4b27      	ldr	r3, [pc, #156]	@ (800f44c <prvHeapInit+0xac>)
 800f3ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	f003 0307 	and.w	r3, r3, #7
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d00c      	beq.n	800f3d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	3307      	adds	r3, #7
 800f3be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	f023 0307 	bic.w	r3, r3, #7
 800f3c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f3c8:	68ba      	ldr	r2, [r7, #8]
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	1ad3      	subs	r3, r2, r3
 800f3ce:	4a1f      	ldr	r2, [pc, #124]	@ (800f44c <prvHeapInit+0xac>)
 800f3d0:	4413      	add	r3, r2
 800f3d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f3d8:	4a1d      	ldr	r2, [pc, #116]	@ (800f450 <prvHeapInit+0xb0>)
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f3de:	4b1c      	ldr	r3, [pc, #112]	@ (800f450 <prvHeapInit+0xb0>)
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	68ba      	ldr	r2, [r7, #8]
 800f3e8:	4413      	add	r3, r2
 800f3ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f3ec:	2208      	movs	r2, #8
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	1a9b      	subs	r3, r3, r2
 800f3f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	f023 0307 	bic.w	r3, r3, #7
 800f3fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	4a15      	ldr	r2, [pc, #84]	@ (800f454 <prvHeapInit+0xb4>)
 800f400:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f402:	4b14      	ldr	r3, [pc, #80]	@ (800f454 <prvHeapInit+0xb4>)
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	2200      	movs	r2, #0
 800f408:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f40a:	4b12      	ldr	r3, [pc, #72]	@ (800f454 <prvHeapInit+0xb4>)
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	2200      	movs	r2, #0
 800f410:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f416:	683b      	ldr	r3, [r7, #0]
 800f418:	68fa      	ldr	r2, [r7, #12]
 800f41a:	1ad2      	subs	r2, r2, r3
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f420:	4b0c      	ldr	r3, [pc, #48]	@ (800f454 <prvHeapInit+0xb4>)
 800f422:	681a      	ldr	r2, [r3, #0]
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	685b      	ldr	r3, [r3, #4]
 800f42c:	4a0a      	ldr	r2, [pc, #40]	@ (800f458 <prvHeapInit+0xb8>)
 800f42e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	4a09      	ldr	r2, [pc, #36]	@ (800f45c <prvHeapInit+0xbc>)
 800f436:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f438:	4b09      	ldr	r3, [pc, #36]	@ (800f460 <prvHeapInit+0xc0>)
 800f43a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f43e:	601a      	str	r2, [r3, #0]
}
 800f440:	bf00      	nop
 800f442:	3714      	adds	r7, #20
 800f444:	46bd      	mov	sp, r7
 800f446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44a:	4770      	bx	lr
 800f44c:	20002128 	.word	0x20002128
 800f450:	20005fa8 	.word	0x20005fa8
 800f454:	20005fb0 	.word	0x20005fb0
 800f458:	20005fb8 	.word	0x20005fb8
 800f45c:	20005fb4 	.word	0x20005fb4
 800f460:	20005fc4 	.word	0x20005fc4

0800f464 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f464:	b480      	push	{r7}
 800f466:	b085      	sub	sp, #20
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f46c:	4b28      	ldr	r3, [pc, #160]	@ (800f510 <prvInsertBlockIntoFreeList+0xac>)
 800f46e:	60fb      	str	r3, [r7, #12]
 800f470:	e002      	b.n	800f478 <prvInsertBlockIntoFreeList+0x14>
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	60fb      	str	r3, [r7, #12]
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	687a      	ldr	r2, [r7, #4]
 800f47e:	429a      	cmp	r2, r3
 800f480:	d8f7      	bhi.n	800f472 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	685b      	ldr	r3, [r3, #4]
 800f48a:	68ba      	ldr	r2, [r7, #8]
 800f48c:	4413      	add	r3, r2
 800f48e:	687a      	ldr	r2, [r7, #4]
 800f490:	429a      	cmp	r2, r3
 800f492:	d108      	bne.n	800f4a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	685a      	ldr	r2, [r3, #4]
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	685b      	ldr	r3, [r3, #4]
 800f49c:	441a      	add	r2, r3
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	685b      	ldr	r3, [r3, #4]
 800f4ae:	68ba      	ldr	r2, [r7, #8]
 800f4b0:	441a      	add	r2, r3
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d118      	bne.n	800f4ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	681a      	ldr	r2, [r3, #0]
 800f4be:	4b15      	ldr	r3, [pc, #84]	@ (800f514 <prvInsertBlockIntoFreeList+0xb0>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	429a      	cmp	r2, r3
 800f4c4:	d00d      	beq.n	800f4e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	685a      	ldr	r2, [r3, #4]
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	685b      	ldr	r3, [r3, #4]
 800f4d0:	441a      	add	r2, r3
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	681a      	ldr	r2, [r3, #0]
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	601a      	str	r2, [r3, #0]
 800f4e0:	e008      	b.n	800f4f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f4e2:	4b0c      	ldr	r3, [pc, #48]	@ (800f514 <prvInsertBlockIntoFreeList+0xb0>)
 800f4e4:	681a      	ldr	r2, [r3, #0]
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	601a      	str	r2, [r3, #0]
 800f4ea:	e003      	b.n	800f4f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f4ec:	68fb      	ldr	r3, [r7, #12]
 800f4ee:	681a      	ldr	r2, [r3, #0]
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f4f4:	68fa      	ldr	r2, [r7, #12]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	429a      	cmp	r2, r3
 800f4fa:	d002      	beq.n	800f502 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	687a      	ldr	r2, [r7, #4]
 800f500:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f502:	bf00      	nop
 800f504:	3714      	adds	r7, #20
 800f506:	46bd      	mov	sp, r7
 800f508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f50c:	4770      	bx	lr
 800f50e:	bf00      	nop
 800f510:	20005fa8 	.word	0x20005fa8
 800f514:	20005fb0 	.word	0x20005fb0

0800f518 <__assert_func>:
 800f518:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f51a:	4614      	mov	r4, r2
 800f51c:	461a      	mov	r2, r3
 800f51e:	4b09      	ldr	r3, [pc, #36]	@ (800f544 <__assert_func+0x2c>)
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	4605      	mov	r5, r0
 800f524:	68d8      	ldr	r0, [r3, #12]
 800f526:	b14c      	cbz	r4, 800f53c <__assert_func+0x24>
 800f528:	4b07      	ldr	r3, [pc, #28]	@ (800f548 <__assert_func+0x30>)
 800f52a:	9100      	str	r1, [sp, #0]
 800f52c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f530:	4906      	ldr	r1, [pc, #24]	@ (800f54c <__assert_func+0x34>)
 800f532:	462b      	mov	r3, r5
 800f534:	f000 f8b2 	bl	800f69c <fiprintf>
 800f538:	f000 fbe1 	bl	800fcfe <abort>
 800f53c:	4b04      	ldr	r3, [pc, #16]	@ (800f550 <__assert_func+0x38>)
 800f53e:	461c      	mov	r4, r3
 800f540:	e7f3      	b.n	800f52a <__assert_func+0x12>
 800f542:	bf00      	nop
 800f544:	20000028 	.word	0x20000028
 800f548:	08012493 	.word	0x08012493
 800f54c:	080124a0 	.word	0x080124a0
 800f550:	080124ce 	.word	0x080124ce

0800f554 <std>:
 800f554:	2300      	movs	r3, #0
 800f556:	b510      	push	{r4, lr}
 800f558:	4604      	mov	r4, r0
 800f55a:	e9c0 3300 	strd	r3, r3, [r0]
 800f55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f562:	6083      	str	r3, [r0, #8]
 800f564:	8181      	strh	r1, [r0, #12]
 800f566:	6643      	str	r3, [r0, #100]	@ 0x64
 800f568:	81c2      	strh	r2, [r0, #14]
 800f56a:	6183      	str	r3, [r0, #24]
 800f56c:	4619      	mov	r1, r3
 800f56e:	2208      	movs	r2, #8
 800f570:	305c      	adds	r0, #92	@ 0x5c
 800f572:	f000 fa57 	bl	800fa24 <memset>
 800f576:	4b0d      	ldr	r3, [pc, #52]	@ (800f5ac <std+0x58>)
 800f578:	6263      	str	r3, [r4, #36]	@ 0x24
 800f57a:	4b0d      	ldr	r3, [pc, #52]	@ (800f5b0 <std+0x5c>)
 800f57c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f57e:	4b0d      	ldr	r3, [pc, #52]	@ (800f5b4 <std+0x60>)
 800f580:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f582:	4b0d      	ldr	r3, [pc, #52]	@ (800f5b8 <std+0x64>)
 800f584:	6323      	str	r3, [r4, #48]	@ 0x30
 800f586:	4b0d      	ldr	r3, [pc, #52]	@ (800f5bc <std+0x68>)
 800f588:	6224      	str	r4, [r4, #32]
 800f58a:	429c      	cmp	r4, r3
 800f58c:	d006      	beq.n	800f59c <std+0x48>
 800f58e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f592:	4294      	cmp	r4, r2
 800f594:	d002      	beq.n	800f59c <std+0x48>
 800f596:	33d0      	adds	r3, #208	@ 0xd0
 800f598:	429c      	cmp	r4, r3
 800f59a:	d105      	bne.n	800f5a8 <std+0x54>
 800f59c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f5a4:	f000 bb9a 	b.w	800fcdc <__retarget_lock_init_recursive>
 800f5a8:	bd10      	pop	{r4, pc}
 800f5aa:	bf00      	nop
 800f5ac:	0800f821 	.word	0x0800f821
 800f5b0:	0800f843 	.word	0x0800f843
 800f5b4:	0800f87b 	.word	0x0800f87b
 800f5b8:	0800f89f 	.word	0x0800f89f
 800f5bc:	20005fc8 	.word	0x20005fc8

0800f5c0 <stdio_exit_handler>:
 800f5c0:	4a02      	ldr	r2, [pc, #8]	@ (800f5cc <stdio_exit_handler+0xc>)
 800f5c2:	4903      	ldr	r1, [pc, #12]	@ (800f5d0 <stdio_exit_handler+0x10>)
 800f5c4:	4803      	ldr	r0, [pc, #12]	@ (800f5d4 <stdio_exit_handler+0x14>)
 800f5c6:	f000 b87b 	b.w	800f6c0 <_fwalk_sglue>
 800f5ca:	bf00      	nop
 800f5cc:	2000001c 	.word	0x2000001c
 800f5d0:	08010861 	.word	0x08010861
 800f5d4:	2000002c 	.word	0x2000002c

0800f5d8 <cleanup_stdio>:
 800f5d8:	6841      	ldr	r1, [r0, #4]
 800f5da:	4b0c      	ldr	r3, [pc, #48]	@ (800f60c <cleanup_stdio+0x34>)
 800f5dc:	4299      	cmp	r1, r3
 800f5de:	b510      	push	{r4, lr}
 800f5e0:	4604      	mov	r4, r0
 800f5e2:	d001      	beq.n	800f5e8 <cleanup_stdio+0x10>
 800f5e4:	f001 f93c 	bl	8010860 <_fflush_r>
 800f5e8:	68a1      	ldr	r1, [r4, #8]
 800f5ea:	4b09      	ldr	r3, [pc, #36]	@ (800f610 <cleanup_stdio+0x38>)
 800f5ec:	4299      	cmp	r1, r3
 800f5ee:	d002      	beq.n	800f5f6 <cleanup_stdio+0x1e>
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	f001 f935 	bl	8010860 <_fflush_r>
 800f5f6:	68e1      	ldr	r1, [r4, #12]
 800f5f8:	4b06      	ldr	r3, [pc, #24]	@ (800f614 <cleanup_stdio+0x3c>)
 800f5fa:	4299      	cmp	r1, r3
 800f5fc:	d004      	beq.n	800f608 <cleanup_stdio+0x30>
 800f5fe:	4620      	mov	r0, r4
 800f600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f604:	f001 b92c 	b.w	8010860 <_fflush_r>
 800f608:	bd10      	pop	{r4, pc}
 800f60a:	bf00      	nop
 800f60c:	20005fc8 	.word	0x20005fc8
 800f610:	20006030 	.word	0x20006030
 800f614:	20006098 	.word	0x20006098

0800f618 <global_stdio_init.part.0>:
 800f618:	b510      	push	{r4, lr}
 800f61a:	4b0b      	ldr	r3, [pc, #44]	@ (800f648 <global_stdio_init.part.0+0x30>)
 800f61c:	4c0b      	ldr	r4, [pc, #44]	@ (800f64c <global_stdio_init.part.0+0x34>)
 800f61e:	4a0c      	ldr	r2, [pc, #48]	@ (800f650 <global_stdio_init.part.0+0x38>)
 800f620:	601a      	str	r2, [r3, #0]
 800f622:	4620      	mov	r0, r4
 800f624:	2200      	movs	r2, #0
 800f626:	2104      	movs	r1, #4
 800f628:	f7ff ff94 	bl	800f554 <std>
 800f62c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f630:	2201      	movs	r2, #1
 800f632:	2109      	movs	r1, #9
 800f634:	f7ff ff8e 	bl	800f554 <std>
 800f638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f63c:	2202      	movs	r2, #2
 800f63e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f642:	2112      	movs	r1, #18
 800f644:	f7ff bf86 	b.w	800f554 <std>
 800f648:	20006100 	.word	0x20006100
 800f64c:	20005fc8 	.word	0x20005fc8
 800f650:	0800f5c1 	.word	0x0800f5c1

0800f654 <__sfp_lock_acquire>:
 800f654:	4801      	ldr	r0, [pc, #4]	@ (800f65c <__sfp_lock_acquire+0x8>)
 800f656:	f000 bb42 	b.w	800fcde <__retarget_lock_acquire_recursive>
 800f65a:	bf00      	nop
 800f65c:	20006109 	.word	0x20006109

0800f660 <__sfp_lock_release>:
 800f660:	4801      	ldr	r0, [pc, #4]	@ (800f668 <__sfp_lock_release+0x8>)
 800f662:	f000 bb3d 	b.w	800fce0 <__retarget_lock_release_recursive>
 800f666:	bf00      	nop
 800f668:	20006109 	.word	0x20006109

0800f66c <__sinit>:
 800f66c:	b510      	push	{r4, lr}
 800f66e:	4604      	mov	r4, r0
 800f670:	f7ff fff0 	bl	800f654 <__sfp_lock_acquire>
 800f674:	6a23      	ldr	r3, [r4, #32]
 800f676:	b11b      	cbz	r3, 800f680 <__sinit+0x14>
 800f678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f67c:	f7ff bff0 	b.w	800f660 <__sfp_lock_release>
 800f680:	4b04      	ldr	r3, [pc, #16]	@ (800f694 <__sinit+0x28>)
 800f682:	6223      	str	r3, [r4, #32]
 800f684:	4b04      	ldr	r3, [pc, #16]	@ (800f698 <__sinit+0x2c>)
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d1f5      	bne.n	800f678 <__sinit+0xc>
 800f68c:	f7ff ffc4 	bl	800f618 <global_stdio_init.part.0>
 800f690:	e7f2      	b.n	800f678 <__sinit+0xc>
 800f692:	bf00      	nop
 800f694:	0800f5d9 	.word	0x0800f5d9
 800f698:	20006100 	.word	0x20006100

0800f69c <fiprintf>:
 800f69c:	b40e      	push	{r1, r2, r3}
 800f69e:	b503      	push	{r0, r1, lr}
 800f6a0:	4601      	mov	r1, r0
 800f6a2:	ab03      	add	r3, sp, #12
 800f6a4:	4805      	ldr	r0, [pc, #20]	@ (800f6bc <fiprintf+0x20>)
 800f6a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6aa:	6800      	ldr	r0, [r0, #0]
 800f6ac:	9301      	str	r3, [sp, #4]
 800f6ae:	f000 fdaf 	bl	8010210 <_vfiprintf_r>
 800f6b2:	b002      	add	sp, #8
 800f6b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6b8:	b003      	add	sp, #12
 800f6ba:	4770      	bx	lr
 800f6bc:	20000028 	.word	0x20000028

0800f6c0 <_fwalk_sglue>:
 800f6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6c4:	4607      	mov	r7, r0
 800f6c6:	4688      	mov	r8, r1
 800f6c8:	4614      	mov	r4, r2
 800f6ca:	2600      	movs	r6, #0
 800f6cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f6d0:	f1b9 0901 	subs.w	r9, r9, #1
 800f6d4:	d505      	bpl.n	800f6e2 <_fwalk_sglue+0x22>
 800f6d6:	6824      	ldr	r4, [r4, #0]
 800f6d8:	2c00      	cmp	r4, #0
 800f6da:	d1f7      	bne.n	800f6cc <_fwalk_sglue+0xc>
 800f6dc:	4630      	mov	r0, r6
 800f6de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6e2:	89ab      	ldrh	r3, [r5, #12]
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	d907      	bls.n	800f6f8 <_fwalk_sglue+0x38>
 800f6e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	d003      	beq.n	800f6f8 <_fwalk_sglue+0x38>
 800f6f0:	4629      	mov	r1, r5
 800f6f2:	4638      	mov	r0, r7
 800f6f4:	47c0      	blx	r8
 800f6f6:	4306      	orrs	r6, r0
 800f6f8:	3568      	adds	r5, #104	@ 0x68
 800f6fa:	e7e9      	b.n	800f6d0 <_fwalk_sglue+0x10>

0800f6fc <iprintf>:
 800f6fc:	b40f      	push	{r0, r1, r2, r3}
 800f6fe:	b507      	push	{r0, r1, r2, lr}
 800f700:	4906      	ldr	r1, [pc, #24]	@ (800f71c <iprintf+0x20>)
 800f702:	ab04      	add	r3, sp, #16
 800f704:	6808      	ldr	r0, [r1, #0]
 800f706:	f853 2b04 	ldr.w	r2, [r3], #4
 800f70a:	6881      	ldr	r1, [r0, #8]
 800f70c:	9301      	str	r3, [sp, #4]
 800f70e:	f000 fd7f 	bl	8010210 <_vfiprintf_r>
 800f712:	b003      	add	sp, #12
 800f714:	f85d eb04 	ldr.w	lr, [sp], #4
 800f718:	b004      	add	sp, #16
 800f71a:	4770      	bx	lr
 800f71c:	20000028 	.word	0x20000028

0800f720 <_puts_r>:
 800f720:	6a03      	ldr	r3, [r0, #32]
 800f722:	b570      	push	{r4, r5, r6, lr}
 800f724:	6884      	ldr	r4, [r0, #8]
 800f726:	4605      	mov	r5, r0
 800f728:	460e      	mov	r6, r1
 800f72a:	b90b      	cbnz	r3, 800f730 <_puts_r+0x10>
 800f72c:	f7ff ff9e 	bl	800f66c <__sinit>
 800f730:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f732:	07db      	lsls	r3, r3, #31
 800f734:	d405      	bmi.n	800f742 <_puts_r+0x22>
 800f736:	89a3      	ldrh	r3, [r4, #12]
 800f738:	0598      	lsls	r0, r3, #22
 800f73a:	d402      	bmi.n	800f742 <_puts_r+0x22>
 800f73c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f73e:	f000 face 	bl	800fcde <__retarget_lock_acquire_recursive>
 800f742:	89a3      	ldrh	r3, [r4, #12]
 800f744:	0719      	lsls	r1, r3, #28
 800f746:	d502      	bpl.n	800f74e <_puts_r+0x2e>
 800f748:	6923      	ldr	r3, [r4, #16]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d135      	bne.n	800f7ba <_puts_r+0x9a>
 800f74e:	4621      	mov	r1, r4
 800f750:	4628      	mov	r0, r5
 800f752:	f000 f8e7 	bl	800f924 <__swsetup_r>
 800f756:	b380      	cbz	r0, 800f7ba <_puts_r+0x9a>
 800f758:	f04f 35ff 	mov.w	r5, #4294967295
 800f75c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f75e:	07da      	lsls	r2, r3, #31
 800f760:	d405      	bmi.n	800f76e <_puts_r+0x4e>
 800f762:	89a3      	ldrh	r3, [r4, #12]
 800f764:	059b      	lsls	r3, r3, #22
 800f766:	d402      	bmi.n	800f76e <_puts_r+0x4e>
 800f768:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f76a:	f000 fab9 	bl	800fce0 <__retarget_lock_release_recursive>
 800f76e:	4628      	mov	r0, r5
 800f770:	bd70      	pop	{r4, r5, r6, pc}
 800f772:	2b00      	cmp	r3, #0
 800f774:	da04      	bge.n	800f780 <_puts_r+0x60>
 800f776:	69a2      	ldr	r2, [r4, #24]
 800f778:	429a      	cmp	r2, r3
 800f77a:	dc17      	bgt.n	800f7ac <_puts_r+0x8c>
 800f77c:	290a      	cmp	r1, #10
 800f77e:	d015      	beq.n	800f7ac <_puts_r+0x8c>
 800f780:	6823      	ldr	r3, [r4, #0]
 800f782:	1c5a      	adds	r2, r3, #1
 800f784:	6022      	str	r2, [r4, #0]
 800f786:	7019      	strb	r1, [r3, #0]
 800f788:	68a3      	ldr	r3, [r4, #8]
 800f78a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f78e:	3b01      	subs	r3, #1
 800f790:	60a3      	str	r3, [r4, #8]
 800f792:	2900      	cmp	r1, #0
 800f794:	d1ed      	bne.n	800f772 <_puts_r+0x52>
 800f796:	2b00      	cmp	r3, #0
 800f798:	da11      	bge.n	800f7be <_puts_r+0x9e>
 800f79a:	4622      	mov	r2, r4
 800f79c:	210a      	movs	r1, #10
 800f79e:	4628      	mov	r0, r5
 800f7a0:	f000 f881 	bl	800f8a6 <__swbuf_r>
 800f7a4:	3001      	adds	r0, #1
 800f7a6:	d0d7      	beq.n	800f758 <_puts_r+0x38>
 800f7a8:	250a      	movs	r5, #10
 800f7aa:	e7d7      	b.n	800f75c <_puts_r+0x3c>
 800f7ac:	4622      	mov	r2, r4
 800f7ae:	4628      	mov	r0, r5
 800f7b0:	f000 f879 	bl	800f8a6 <__swbuf_r>
 800f7b4:	3001      	adds	r0, #1
 800f7b6:	d1e7      	bne.n	800f788 <_puts_r+0x68>
 800f7b8:	e7ce      	b.n	800f758 <_puts_r+0x38>
 800f7ba:	3e01      	subs	r6, #1
 800f7bc:	e7e4      	b.n	800f788 <_puts_r+0x68>
 800f7be:	6823      	ldr	r3, [r4, #0]
 800f7c0:	1c5a      	adds	r2, r3, #1
 800f7c2:	6022      	str	r2, [r4, #0]
 800f7c4:	220a      	movs	r2, #10
 800f7c6:	701a      	strb	r2, [r3, #0]
 800f7c8:	e7ee      	b.n	800f7a8 <_puts_r+0x88>
	...

0800f7cc <puts>:
 800f7cc:	4b02      	ldr	r3, [pc, #8]	@ (800f7d8 <puts+0xc>)
 800f7ce:	4601      	mov	r1, r0
 800f7d0:	6818      	ldr	r0, [r3, #0]
 800f7d2:	f7ff bfa5 	b.w	800f720 <_puts_r>
 800f7d6:	bf00      	nop
 800f7d8:	20000028 	.word	0x20000028

0800f7dc <siprintf>:
 800f7dc:	b40e      	push	{r1, r2, r3}
 800f7de:	b510      	push	{r4, lr}
 800f7e0:	b09d      	sub	sp, #116	@ 0x74
 800f7e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f7e4:	9002      	str	r0, [sp, #8]
 800f7e6:	9006      	str	r0, [sp, #24]
 800f7e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f7ec:	480a      	ldr	r0, [pc, #40]	@ (800f818 <siprintf+0x3c>)
 800f7ee:	9107      	str	r1, [sp, #28]
 800f7f0:	9104      	str	r1, [sp, #16]
 800f7f2:	490a      	ldr	r1, [pc, #40]	@ (800f81c <siprintf+0x40>)
 800f7f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7f8:	9105      	str	r1, [sp, #20]
 800f7fa:	2400      	movs	r4, #0
 800f7fc:	a902      	add	r1, sp, #8
 800f7fe:	6800      	ldr	r0, [r0, #0]
 800f800:	9301      	str	r3, [sp, #4]
 800f802:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f804:	f000 fbde 	bl	800ffc4 <_svfiprintf_r>
 800f808:	9b02      	ldr	r3, [sp, #8]
 800f80a:	701c      	strb	r4, [r3, #0]
 800f80c:	b01d      	add	sp, #116	@ 0x74
 800f80e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f812:	b003      	add	sp, #12
 800f814:	4770      	bx	lr
 800f816:	bf00      	nop
 800f818:	20000028 	.word	0x20000028
 800f81c:	ffff0208 	.word	0xffff0208

0800f820 <__sread>:
 800f820:	b510      	push	{r4, lr}
 800f822:	460c      	mov	r4, r1
 800f824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f828:	f000 fa0a 	bl	800fc40 <_read_r>
 800f82c:	2800      	cmp	r0, #0
 800f82e:	bfab      	itete	ge
 800f830:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f832:	89a3      	ldrhlt	r3, [r4, #12]
 800f834:	181b      	addge	r3, r3, r0
 800f836:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f83a:	bfac      	ite	ge
 800f83c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f83e:	81a3      	strhlt	r3, [r4, #12]
 800f840:	bd10      	pop	{r4, pc}

0800f842 <__swrite>:
 800f842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f846:	461f      	mov	r7, r3
 800f848:	898b      	ldrh	r3, [r1, #12]
 800f84a:	05db      	lsls	r3, r3, #23
 800f84c:	4605      	mov	r5, r0
 800f84e:	460c      	mov	r4, r1
 800f850:	4616      	mov	r6, r2
 800f852:	d505      	bpl.n	800f860 <__swrite+0x1e>
 800f854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f858:	2302      	movs	r3, #2
 800f85a:	2200      	movs	r2, #0
 800f85c:	f000 f9de 	bl	800fc1c <_lseek_r>
 800f860:	89a3      	ldrh	r3, [r4, #12]
 800f862:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f866:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f86a:	81a3      	strh	r3, [r4, #12]
 800f86c:	4632      	mov	r2, r6
 800f86e:	463b      	mov	r3, r7
 800f870:	4628      	mov	r0, r5
 800f872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f876:	f000 b9f5 	b.w	800fc64 <_write_r>

0800f87a <__sseek>:
 800f87a:	b510      	push	{r4, lr}
 800f87c:	460c      	mov	r4, r1
 800f87e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f882:	f000 f9cb 	bl	800fc1c <_lseek_r>
 800f886:	1c43      	adds	r3, r0, #1
 800f888:	89a3      	ldrh	r3, [r4, #12]
 800f88a:	bf15      	itete	ne
 800f88c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f88e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f892:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f896:	81a3      	strheq	r3, [r4, #12]
 800f898:	bf18      	it	ne
 800f89a:	81a3      	strhne	r3, [r4, #12]
 800f89c:	bd10      	pop	{r4, pc}

0800f89e <__sclose>:
 800f89e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8a2:	f000 b94d 	b.w	800fb40 <_close_r>

0800f8a6 <__swbuf_r>:
 800f8a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8a8:	460e      	mov	r6, r1
 800f8aa:	4614      	mov	r4, r2
 800f8ac:	4605      	mov	r5, r0
 800f8ae:	b118      	cbz	r0, 800f8b8 <__swbuf_r+0x12>
 800f8b0:	6a03      	ldr	r3, [r0, #32]
 800f8b2:	b90b      	cbnz	r3, 800f8b8 <__swbuf_r+0x12>
 800f8b4:	f7ff feda 	bl	800f66c <__sinit>
 800f8b8:	69a3      	ldr	r3, [r4, #24]
 800f8ba:	60a3      	str	r3, [r4, #8]
 800f8bc:	89a3      	ldrh	r3, [r4, #12]
 800f8be:	071a      	lsls	r2, r3, #28
 800f8c0:	d501      	bpl.n	800f8c6 <__swbuf_r+0x20>
 800f8c2:	6923      	ldr	r3, [r4, #16]
 800f8c4:	b943      	cbnz	r3, 800f8d8 <__swbuf_r+0x32>
 800f8c6:	4621      	mov	r1, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	f000 f82b 	bl	800f924 <__swsetup_r>
 800f8ce:	b118      	cbz	r0, 800f8d8 <__swbuf_r+0x32>
 800f8d0:	f04f 37ff 	mov.w	r7, #4294967295
 800f8d4:	4638      	mov	r0, r7
 800f8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8d8:	6823      	ldr	r3, [r4, #0]
 800f8da:	6922      	ldr	r2, [r4, #16]
 800f8dc:	1a98      	subs	r0, r3, r2
 800f8de:	6963      	ldr	r3, [r4, #20]
 800f8e0:	b2f6      	uxtb	r6, r6
 800f8e2:	4283      	cmp	r3, r0
 800f8e4:	4637      	mov	r7, r6
 800f8e6:	dc05      	bgt.n	800f8f4 <__swbuf_r+0x4e>
 800f8e8:	4621      	mov	r1, r4
 800f8ea:	4628      	mov	r0, r5
 800f8ec:	f000 ffb8 	bl	8010860 <_fflush_r>
 800f8f0:	2800      	cmp	r0, #0
 800f8f2:	d1ed      	bne.n	800f8d0 <__swbuf_r+0x2a>
 800f8f4:	68a3      	ldr	r3, [r4, #8]
 800f8f6:	3b01      	subs	r3, #1
 800f8f8:	60a3      	str	r3, [r4, #8]
 800f8fa:	6823      	ldr	r3, [r4, #0]
 800f8fc:	1c5a      	adds	r2, r3, #1
 800f8fe:	6022      	str	r2, [r4, #0]
 800f900:	701e      	strb	r6, [r3, #0]
 800f902:	6962      	ldr	r2, [r4, #20]
 800f904:	1c43      	adds	r3, r0, #1
 800f906:	429a      	cmp	r2, r3
 800f908:	d004      	beq.n	800f914 <__swbuf_r+0x6e>
 800f90a:	89a3      	ldrh	r3, [r4, #12]
 800f90c:	07db      	lsls	r3, r3, #31
 800f90e:	d5e1      	bpl.n	800f8d4 <__swbuf_r+0x2e>
 800f910:	2e0a      	cmp	r6, #10
 800f912:	d1df      	bne.n	800f8d4 <__swbuf_r+0x2e>
 800f914:	4621      	mov	r1, r4
 800f916:	4628      	mov	r0, r5
 800f918:	f000 ffa2 	bl	8010860 <_fflush_r>
 800f91c:	2800      	cmp	r0, #0
 800f91e:	d0d9      	beq.n	800f8d4 <__swbuf_r+0x2e>
 800f920:	e7d6      	b.n	800f8d0 <__swbuf_r+0x2a>
	...

0800f924 <__swsetup_r>:
 800f924:	b538      	push	{r3, r4, r5, lr}
 800f926:	4b29      	ldr	r3, [pc, #164]	@ (800f9cc <__swsetup_r+0xa8>)
 800f928:	4605      	mov	r5, r0
 800f92a:	6818      	ldr	r0, [r3, #0]
 800f92c:	460c      	mov	r4, r1
 800f92e:	b118      	cbz	r0, 800f938 <__swsetup_r+0x14>
 800f930:	6a03      	ldr	r3, [r0, #32]
 800f932:	b90b      	cbnz	r3, 800f938 <__swsetup_r+0x14>
 800f934:	f7ff fe9a 	bl	800f66c <__sinit>
 800f938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f93c:	0719      	lsls	r1, r3, #28
 800f93e:	d422      	bmi.n	800f986 <__swsetup_r+0x62>
 800f940:	06da      	lsls	r2, r3, #27
 800f942:	d407      	bmi.n	800f954 <__swsetup_r+0x30>
 800f944:	2209      	movs	r2, #9
 800f946:	602a      	str	r2, [r5, #0]
 800f948:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f94c:	81a3      	strh	r3, [r4, #12]
 800f94e:	f04f 30ff 	mov.w	r0, #4294967295
 800f952:	e033      	b.n	800f9bc <__swsetup_r+0x98>
 800f954:	0758      	lsls	r0, r3, #29
 800f956:	d512      	bpl.n	800f97e <__swsetup_r+0x5a>
 800f958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f95a:	b141      	cbz	r1, 800f96e <__swsetup_r+0x4a>
 800f95c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f960:	4299      	cmp	r1, r3
 800f962:	d002      	beq.n	800f96a <__swsetup_r+0x46>
 800f964:	4628      	mov	r0, r5
 800f966:	f000 f9d1 	bl	800fd0c <_free_r>
 800f96a:	2300      	movs	r3, #0
 800f96c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f96e:	89a3      	ldrh	r3, [r4, #12]
 800f970:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f974:	81a3      	strh	r3, [r4, #12]
 800f976:	2300      	movs	r3, #0
 800f978:	6063      	str	r3, [r4, #4]
 800f97a:	6923      	ldr	r3, [r4, #16]
 800f97c:	6023      	str	r3, [r4, #0]
 800f97e:	89a3      	ldrh	r3, [r4, #12]
 800f980:	f043 0308 	orr.w	r3, r3, #8
 800f984:	81a3      	strh	r3, [r4, #12]
 800f986:	6923      	ldr	r3, [r4, #16]
 800f988:	b94b      	cbnz	r3, 800f99e <__swsetup_r+0x7a>
 800f98a:	89a3      	ldrh	r3, [r4, #12]
 800f98c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f994:	d003      	beq.n	800f99e <__swsetup_r+0x7a>
 800f996:	4621      	mov	r1, r4
 800f998:	4628      	mov	r0, r5
 800f99a:	f000 ffaf 	bl	80108fc <__smakebuf_r>
 800f99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9a2:	f013 0201 	ands.w	r2, r3, #1
 800f9a6:	d00a      	beq.n	800f9be <__swsetup_r+0x9a>
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	60a2      	str	r2, [r4, #8]
 800f9ac:	6962      	ldr	r2, [r4, #20]
 800f9ae:	4252      	negs	r2, r2
 800f9b0:	61a2      	str	r2, [r4, #24]
 800f9b2:	6922      	ldr	r2, [r4, #16]
 800f9b4:	b942      	cbnz	r2, 800f9c8 <__swsetup_r+0xa4>
 800f9b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f9ba:	d1c5      	bne.n	800f948 <__swsetup_r+0x24>
 800f9bc:	bd38      	pop	{r3, r4, r5, pc}
 800f9be:	0799      	lsls	r1, r3, #30
 800f9c0:	bf58      	it	pl
 800f9c2:	6962      	ldrpl	r2, [r4, #20]
 800f9c4:	60a2      	str	r2, [r4, #8]
 800f9c6:	e7f4      	b.n	800f9b2 <__swsetup_r+0x8e>
 800f9c8:	2000      	movs	r0, #0
 800f9ca:	e7f7      	b.n	800f9bc <__swsetup_r+0x98>
 800f9cc:	20000028 	.word	0x20000028

0800f9d0 <memcmp>:
 800f9d0:	b510      	push	{r4, lr}
 800f9d2:	3901      	subs	r1, #1
 800f9d4:	4402      	add	r2, r0
 800f9d6:	4290      	cmp	r0, r2
 800f9d8:	d101      	bne.n	800f9de <memcmp+0xe>
 800f9da:	2000      	movs	r0, #0
 800f9dc:	e005      	b.n	800f9ea <memcmp+0x1a>
 800f9de:	7803      	ldrb	r3, [r0, #0]
 800f9e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f9e4:	42a3      	cmp	r3, r4
 800f9e6:	d001      	beq.n	800f9ec <memcmp+0x1c>
 800f9e8:	1b18      	subs	r0, r3, r4
 800f9ea:	bd10      	pop	{r4, pc}
 800f9ec:	3001      	adds	r0, #1
 800f9ee:	e7f2      	b.n	800f9d6 <memcmp+0x6>

0800f9f0 <memmove>:
 800f9f0:	4288      	cmp	r0, r1
 800f9f2:	b510      	push	{r4, lr}
 800f9f4:	eb01 0402 	add.w	r4, r1, r2
 800f9f8:	d902      	bls.n	800fa00 <memmove+0x10>
 800f9fa:	4284      	cmp	r4, r0
 800f9fc:	4623      	mov	r3, r4
 800f9fe:	d807      	bhi.n	800fa10 <memmove+0x20>
 800fa00:	1e43      	subs	r3, r0, #1
 800fa02:	42a1      	cmp	r1, r4
 800fa04:	d008      	beq.n	800fa18 <memmove+0x28>
 800fa06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fa0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fa0e:	e7f8      	b.n	800fa02 <memmove+0x12>
 800fa10:	4402      	add	r2, r0
 800fa12:	4601      	mov	r1, r0
 800fa14:	428a      	cmp	r2, r1
 800fa16:	d100      	bne.n	800fa1a <memmove+0x2a>
 800fa18:	bd10      	pop	{r4, pc}
 800fa1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fa1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fa22:	e7f7      	b.n	800fa14 <memmove+0x24>

0800fa24 <memset>:
 800fa24:	4402      	add	r2, r0
 800fa26:	4603      	mov	r3, r0
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d100      	bne.n	800fa2e <memset+0xa>
 800fa2c:	4770      	bx	lr
 800fa2e:	f803 1b01 	strb.w	r1, [r3], #1
 800fa32:	e7f9      	b.n	800fa28 <memset+0x4>

0800fa34 <strncpy>:
 800fa34:	b510      	push	{r4, lr}
 800fa36:	3901      	subs	r1, #1
 800fa38:	4603      	mov	r3, r0
 800fa3a:	b132      	cbz	r2, 800fa4a <strncpy+0x16>
 800fa3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fa40:	f803 4b01 	strb.w	r4, [r3], #1
 800fa44:	3a01      	subs	r2, #1
 800fa46:	2c00      	cmp	r4, #0
 800fa48:	d1f7      	bne.n	800fa3a <strncpy+0x6>
 800fa4a:	441a      	add	r2, r3
 800fa4c:	2100      	movs	r1, #0
 800fa4e:	4293      	cmp	r3, r2
 800fa50:	d100      	bne.n	800fa54 <strncpy+0x20>
 800fa52:	bd10      	pop	{r4, pc}
 800fa54:	f803 1b01 	strb.w	r1, [r3], #1
 800fa58:	e7f9      	b.n	800fa4e <strncpy+0x1a>
	...

0800fa5c <strtok>:
 800fa5c:	4b16      	ldr	r3, [pc, #88]	@ (800fab8 <strtok+0x5c>)
 800fa5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa62:	681f      	ldr	r7, [r3, #0]
 800fa64:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800fa66:	4605      	mov	r5, r0
 800fa68:	460e      	mov	r6, r1
 800fa6a:	b9ec      	cbnz	r4, 800faa8 <strtok+0x4c>
 800fa6c:	2050      	movs	r0, #80	@ 0x50
 800fa6e:	f000 f997 	bl	800fda0 <malloc>
 800fa72:	4602      	mov	r2, r0
 800fa74:	6478      	str	r0, [r7, #68]	@ 0x44
 800fa76:	b920      	cbnz	r0, 800fa82 <strtok+0x26>
 800fa78:	4b10      	ldr	r3, [pc, #64]	@ (800fabc <strtok+0x60>)
 800fa7a:	4811      	ldr	r0, [pc, #68]	@ (800fac0 <strtok+0x64>)
 800fa7c:	215b      	movs	r1, #91	@ 0x5b
 800fa7e:	f7ff fd4b 	bl	800f518 <__assert_func>
 800fa82:	e9c0 4400 	strd	r4, r4, [r0]
 800fa86:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800fa8a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800fa8e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800fa92:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800fa96:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800fa9a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800fa9e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800faa2:	6184      	str	r4, [r0, #24]
 800faa4:	7704      	strb	r4, [r0, #28]
 800faa6:	6244      	str	r4, [r0, #36]	@ 0x24
 800faa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800faaa:	4631      	mov	r1, r6
 800faac:	4628      	mov	r0, r5
 800faae:	2301      	movs	r3, #1
 800fab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fab4:	f000 b806 	b.w	800fac4 <__strtok_r>
 800fab8:	20000028 	.word	0x20000028
 800fabc:	080124cf 	.word	0x080124cf
 800fac0:	080124e6 	.word	0x080124e6

0800fac4 <__strtok_r>:
 800fac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fac6:	4604      	mov	r4, r0
 800fac8:	b908      	cbnz	r0, 800face <__strtok_r+0xa>
 800faca:	6814      	ldr	r4, [r2, #0]
 800facc:	b144      	cbz	r4, 800fae0 <__strtok_r+0x1c>
 800face:	4620      	mov	r0, r4
 800fad0:	f814 5b01 	ldrb.w	r5, [r4], #1
 800fad4:	460f      	mov	r7, r1
 800fad6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800fada:	b91e      	cbnz	r6, 800fae4 <__strtok_r+0x20>
 800fadc:	b965      	cbnz	r5, 800faf8 <__strtok_r+0x34>
 800fade:	6015      	str	r5, [r2, #0]
 800fae0:	2000      	movs	r0, #0
 800fae2:	e005      	b.n	800faf0 <__strtok_r+0x2c>
 800fae4:	42b5      	cmp	r5, r6
 800fae6:	d1f6      	bne.n	800fad6 <__strtok_r+0x12>
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d1f0      	bne.n	800face <__strtok_r+0xa>
 800faec:	6014      	str	r4, [r2, #0]
 800faee:	7003      	strb	r3, [r0, #0]
 800faf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800faf2:	461c      	mov	r4, r3
 800faf4:	e00c      	b.n	800fb10 <__strtok_r+0x4c>
 800faf6:	b91d      	cbnz	r5, 800fb00 <__strtok_r+0x3c>
 800faf8:	4627      	mov	r7, r4
 800fafa:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fafe:	460e      	mov	r6, r1
 800fb00:	f816 5b01 	ldrb.w	r5, [r6], #1
 800fb04:	42ab      	cmp	r3, r5
 800fb06:	d1f6      	bne.n	800faf6 <__strtok_r+0x32>
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d0f2      	beq.n	800faf2 <__strtok_r+0x2e>
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	703b      	strb	r3, [r7, #0]
 800fb10:	6014      	str	r4, [r2, #0]
 800fb12:	e7ed      	b.n	800faf0 <__strtok_r+0x2c>

0800fb14 <strstr>:
 800fb14:	780a      	ldrb	r2, [r1, #0]
 800fb16:	b570      	push	{r4, r5, r6, lr}
 800fb18:	b96a      	cbnz	r2, 800fb36 <strstr+0x22>
 800fb1a:	bd70      	pop	{r4, r5, r6, pc}
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	d109      	bne.n	800fb34 <strstr+0x20>
 800fb20:	460c      	mov	r4, r1
 800fb22:	4605      	mov	r5, r0
 800fb24:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d0f6      	beq.n	800fb1a <strstr+0x6>
 800fb2c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800fb30:	429e      	cmp	r6, r3
 800fb32:	d0f7      	beq.n	800fb24 <strstr+0x10>
 800fb34:	3001      	adds	r0, #1
 800fb36:	7803      	ldrb	r3, [r0, #0]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d1ef      	bne.n	800fb1c <strstr+0x8>
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	e7ec      	b.n	800fb1a <strstr+0x6>

0800fb40 <_close_r>:
 800fb40:	b538      	push	{r3, r4, r5, lr}
 800fb42:	4d06      	ldr	r5, [pc, #24]	@ (800fb5c <_close_r+0x1c>)
 800fb44:	2300      	movs	r3, #0
 800fb46:	4604      	mov	r4, r0
 800fb48:	4608      	mov	r0, r1
 800fb4a:	602b      	str	r3, [r5, #0]
 800fb4c:	f7f2 f8fe 	bl	8001d4c <_close>
 800fb50:	1c43      	adds	r3, r0, #1
 800fb52:	d102      	bne.n	800fb5a <_close_r+0x1a>
 800fb54:	682b      	ldr	r3, [r5, #0]
 800fb56:	b103      	cbz	r3, 800fb5a <_close_r+0x1a>
 800fb58:	6023      	str	r3, [r4, #0]
 800fb5a:	bd38      	pop	{r3, r4, r5, pc}
 800fb5c:	20006104 	.word	0x20006104

0800fb60 <_reclaim_reent>:
 800fb60:	4b2d      	ldr	r3, [pc, #180]	@ (800fc18 <_reclaim_reent+0xb8>)
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	4283      	cmp	r3, r0
 800fb66:	b570      	push	{r4, r5, r6, lr}
 800fb68:	4604      	mov	r4, r0
 800fb6a:	d053      	beq.n	800fc14 <_reclaim_reent+0xb4>
 800fb6c:	69c3      	ldr	r3, [r0, #28]
 800fb6e:	b31b      	cbz	r3, 800fbb8 <_reclaim_reent+0x58>
 800fb70:	68db      	ldr	r3, [r3, #12]
 800fb72:	b163      	cbz	r3, 800fb8e <_reclaim_reent+0x2e>
 800fb74:	2500      	movs	r5, #0
 800fb76:	69e3      	ldr	r3, [r4, #28]
 800fb78:	68db      	ldr	r3, [r3, #12]
 800fb7a:	5959      	ldr	r1, [r3, r5]
 800fb7c:	b9b1      	cbnz	r1, 800fbac <_reclaim_reent+0x4c>
 800fb7e:	3504      	adds	r5, #4
 800fb80:	2d80      	cmp	r5, #128	@ 0x80
 800fb82:	d1f8      	bne.n	800fb76 <_reclaim_reent+0x16>
 800fb84:	69e3      	ldr	r3, [r4, #28]
 800fb86:	4620      	mov	r0, r4
 800fb88:	68d9      	ldr	r1, [r3, #12]
 800fb8a:	f000 f8bf 	bl	800fd0c <_free_r>
 800fb8e:	69e3      	ldr	r3, [r4, #28]
 800fb90:	6819      	ldr	r1, [r3, #0]
 800fb92:	b111      	cbz	r1, 800fb9a <_reclaim_reent+0x3a>
 800fb94:	4620      	mov	r0, r4
 800fb96:	f000 f8b9 	bl	800fd0c <_free_r>
 800fb9a:	69e3      	ldr	r3, [r4, #28]
 800fb9c:	689d      	ldr	r5, [r3, #8]
 800fb9e:	b15d      	cbz	r5, 800fbb8 <_reclaim_reent+0x58>
 800fba0:	4629      	mov	r1, r5
 800fba2:	4620      	mov	r0, r4
 800fba4:	682d      	ldr	r5, [r5, #0]
 800fba6:	f000 f8b1 	bl	800fd0c <_free_r>
 800fbaa:	e7f8      	b.n	800fb9e <_reclaim_reent+0x3e>
 800fbac:	680e      	ldr	r6, [r1, #0]
 800fbae:	4620      	mov	r0, r4
 800fbb0:	f000 f8ac 	bl	800fd0c <_free_r>
 800fbb4:	4631      	mov	r1, r6
 800fbb6:	e7e1      	b.n	800fb7c <_reclaim_reent+0x1c>
 800fbb8:	6961      	ldr	r1, [r4, #20]
 800fbba:	b111      	cbz	r1, 800fbc2 <_reclaim_reent+0x62>
 800fbbc:	4620      	mov	r0, r4
 800fbbe:	f000 f8a5 	bl	800fd0c <_free_r>
 800fbc2:	69e1      	ldr	r1, [r4, #28]
 800fbc4:	b111      	cbz	r1, 800fbcc <_reclaim_reent+0x6c>
 800fbc6:	4620      	mov	r0, r4
 800fbc8:	f000 f8a0 	bl	800fd0c <_free_r>
 800fbcc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fbce:	b111      	cbz	r1, 800fbd6 <_reclaim_reent+0x76>
 800fbd0:	4620      	mov	r0, r4
 800fbd2:	f000 f89b 	bl	800fd0c <_free_r>
 800fbd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fbd8:	b111      	cbz	r1, 800fbe0 <_reclaim_reent+0x80>
 800fbda:	4620      	mov	r0, r4
 800fbdc:	f000 f896 	bl	800fd0c <_free_r>
 800fbe0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800fbe2:	b111      	cbz	r1, 800fbea <_reclaim_reent+0x8a>
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f000 f891 	bl	800fd0c <_free_r>
 800fbea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800fbec:	b111      	cbz	r1, 800fbf4 <_reclaim_reent+0x94>
 800fbee:	4620      	mov	r0, r4
 800fbf0:	f000 f88c 	bl	800fd0c <_free_r>
 800fbf4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800fbf6:	b111      	cbz	r1, 800fbfe <_reclaim_reent+0x9e>
 800fbf8:	4620      	mov	r0, r4
 800fbfa:	f000 f887 	bl	800fd0c <_free_r>
 800fbfe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800fc00:	b111      	cbz	r1, 800fc08 <_reclaim_reent+0xa8>
 800fc02:	4620      	mov	r0, r4
 800fc04:	f000 f882 	bl	800fd0c <_free_r>
 800fc08:	6a23      	ldr	r3, [r4, #32]
 800fc0a:	b11b      	cbz	r3, 800fc14 <_reclaim_reent+0xb4>
 800fc0c:	4620      	mov	r0, r4
 800fc0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fc12:	4718      	bx	r3
 800fc14:	bd70      	pop	{r4, r5, r6, pc}
 800fc16:	bf00      	nop
 800fc18:	20000028 	.word	0x20000028

0800fc1c <_lseek_r>:
 800fc1c:	b538      	push	{r3, r4, r5, lr}
 800fc1e:	4d07      	ldr	r5, [pc, #28]	@ (800fc3c <_lseek_r+0x20>)
 800fc20:	4604      	mov	r4, r0
 800fc22:	4608      	mov	r0, r1
 800fc24:	4611      	mov	r1, r2
 800fc26:	2200      	movs	r2, #0
 800fc28:	602a      	str	r2, [r5, #0]
 800fc2a:	461a      	mov	r2, r3
 800fc2c:	f7f2 f8b5 	bl	8001d9a <_lseek>
 800fc30:	1c43      	adds	r3, r0, #1
 800fc32:	d102      	bne.n	800fc3a <_lseek_r+0x1e>
 800fc34:	682b      	ldr	r3, [r5, #0]
 800fc36:	b103      	cbz	r3, 800fc3a <_lseek_r+0x1e>
 800fc38:	6023      	str	r3, [r4, #0]
 800fc3a:	bd38      	pop	{r3, r4, r5, pc}
 800fc3c:	20006104 	.word	0x20006104

0800fc40 <_read_r>:
 800fc40:	b538      	push	{r3, r4, r5, lr}
 800fc42:	4d07      	ldr	r5, [pc, #28]	@ (800fc60 <_read_r+0x20>)
 800fc44:	4604      	mov	r4, r0
 800fc46:	4608      	mov	r0, r1
 800fc48:	4611      	mov	r1, r2
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	602a      	str	r2, [r5, #0]
 800fc4e:	461a      	mov	r2, r3
 800fc50:	f7f2 f85f 	bl	8001d12 <_read>
 800fc54:	1c43      	adds	r3, r0, #1
 800fc56:	d102      	bne.n	800fc5e <_read_r+0x1e>
 800fc58:	682b      	ldr	r3, [r5, #0]
 800fc5a:	b103      	cbz	r3, 800fc5e <_read_r+0x1e>
 800fc5c:	6023      	str	r3, [r4, #0]
 800fc5e:	bd38      	pop	{r3, r4, r5, pc}
 800fc60:	20006104 	.word	0x20006104

0800fc64 <_write_r>:
 800fc64:	b538      	push	{r3, r4, r5, lr}
 800fc66:	4d07      	ldr	r5, [pc, #28]	@ (800fc84 <_write_r+0x20>)
 800fc68:	4604      	mov	r4, r0
 800fc6a:	4608      	mov	r0, r1
 800fc6c:	4611      	mov	r1, r2
 800fc6e:	2200      	movs	r2, #0
 800fc70:	602a      	str	r2, [r5, #0]
 800fc72:	461a      	mov	r2, r3
 800fc74:	f7f1 f96e 	bl	8000f54 <_write>
 800fc78:	1c43      	adds	r3, r0, #1
 800fc7a:	d102      	bne.n	800fc82 <_write_r+0x1e>
 800fc7c:	682b      	ldr	r3, [r5, #0]
 800fc7e:	b103      	cbz	r3, 800fc82 <_write_r+0x1e>
 800fc80:	6023      	str	r3, [r4, #0]
 800fc82:	bd38      	pop	{r3, r4, r5, pc}
 800fc84:	20006104 	.word	0x20006104

0800fc88 <__errno>:
 800fc88:	4b01      	ldr	r3, [pc, #4]	@ (800fc90 <__errno+0x8>)
 800fc8a:	6818      	ldr	r0, [r3, #0]
 800fc8c:	4770      	bx	lr
 800fc8e:	bf00      	nop
 800fc90:	20000028 	.word	0x20000028

0800fc94 <__libc_init_array>:
 800fc94:	b570      	push	{r4, r5, r6, lr}
 800fc96:	4d0d      	ldr	r5, [pc, #52]	@ (800fccc <__libc_init_array+0x38>)
 800fc98:	4c0d      	ldr	r4, [pc, #52]	@ (800fcd0 <__libc_init_array+0x3c>)
 800fc9a:	1b64      	subs	r4, r4, r5
 800fc9c:	10a4      	asrs	r4, r4, #2
 800fc9e:	2600      	movs	r6, #0
 800fca0:	42a6      	cmp	r6, r4
 800fca2:	d109      	bne.n	800fcb8 <__libc_init_array+0x24>
 800fca4:	4d0b      	ldr	r5, [pc, #44]	@ (800fcd4 <__libc_init_array+0x40>)
 800fca6:	4c0c      	ldr	r4, [pc, #48]	@ (800fcd8 <__libc_init_array+0x44>)
 800fca8:	f000 ff10 	bl	8010acc <_init>
 800fcac:	1b64      	subs	r4, r4, r5
 800fcae:	10a4      	asrs	r4, r4, #2
 800fcb0:	2600      	movs	r6, #0
 800fcb2:	42a6      	cmp	r6, r4
 800fcb4:	d105      	bne.n	800fcc2 <__libc_init_array+0x2e>
 800fcb6:	bd70      	pop	{r4, r5, r6, pc}
 800fcb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcbc:	4798      	blx	r3
 800fcbe:	3601      	adds	r6, #1
 800fcc0:	e7ee      	b.n	800fca0 <__libc_init_array+0xc>
 800fcc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcc6:	4798      	blx	r3
 800fcc8:	3601      	adds	r6, #1
 800fcca:	e7f2      	b.n	800fcb2 <__libc_init_array+0x1e>
 800fccc:	0801257c 	.word	0x0801257c
 800fcd0:	0801257c 	.word	0x0801257c
 800fcd4:	0801257c 	.word	0x0801257c
 800fcd8:	08012580 	.word	0x08012580

0800fcdc <__retarget_lock_init_recursive>:
 800fcdc:	4770      	bx	lr

0800fcde <__retarget_lock_acquire_recursive>:
 800fcde:	4770      	bx	lr

0800fce0 <__retarget_lock_release_recursive>:
 800fce0:	4770      	bx	lr

0800fce2 <memcpy>:
 800fce2:	440a      	add	r2, r1
 800fce4:	4291      	cmp	r1, r2
 800fce6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fcea:	d100      	bne.n	800fcee <memcpy+0xc>
 800fcec:	4770      	bx	lr
 800fcee:	b510      	push	{r4, lr}
 800fcf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fcf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fcf8:	4291      	cmp	r1, r2
 800fcfa:	d1f9      	bne.n	800fcf0 <memcpy+0xe>
 800fcfc:	bd10      	pop	{r4, pc}

0800fcfe <abort>:
 800fcfe:	b508      	push	{r3, lr}
 800fd00:	2006      	movs	r0, #6
 800fd02:	f000 fe5f 	bl	80109c4 <raise>
 800fd06:	2001      	movs	r0, #1
 800fd08:	f7f1 fff8 	bl	8001cfc <_exit>

0800fd0c <_free_r>:
 800fd0c:	b538      	push	{r3, r4, r5, lr}
 800fd0e:	4605      	mov	r5, r0
 800fd10:	2900      	cmp	r1, #0
 800fd12:	d041      	beq.n	800fd98 <_free_r+0x8c>
 800fd14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd18:	1f0c      	subs	r4, r1, #4
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	bfb8      	it	lt
 800fd1e:	18e4      	addlt	r4, r4, r3
 800fd20:	f000 f8e8 	bl	800fef4 <__malloc_lock>
 800fd24:	4a1d      	ldr	r2, [pc, #116]	@ (800fd9c <_free_r+0x90>)
 800fd26:	6813      	ldr	r3, [r2, #0]
 800fd28:	b933      	cbnz	r3, 800fd38 <_free_r+0x2c>
 800fd2a:	6063      	str	r3, [r4, #4]
 800fd2c:	6014      	str	r4, [r2, #0]
 800fd2e:	4628      	mov	r0, r5
 800fd30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fd34:	f000 b8e4 	b.w	800ff00 <__malloc_unlock>
 800fd38:	42a3      	cmp	r3, r4
 800fd3a:	d908      	bls.n	800fd4e <_free_r+0x42>
 800fd3c:	6820      	ldr	r0, [r4, #0]
 800fd3e:	1821      	adds	r1, r4, r0
 800fd40:	428b      	cmp	r3, r1
 800fd42:	bf01      	itttt	eq
 800fd44:	6819      	ldreq	r1, [r3, #0]
 800fd46:	685b      	ldreq	r3, [r3, #4]
 800fd48:	1809      	addeq	r1, r1, r0
 800fd4a:	6021      	streq	r1, [r4, #0]
 800fd4c:	e7ed      	b.n	800fd2a <_free_r+0x1e>
 800fd4e:	461a      	mov	r2, r3
 800fd50:	685b      	ldr	r3, [r3, #4]
 800fd52:	b10b      	cbz	r3, 800fd58 <_free_r+0x4c>
 800fd54:	42a3      	cmp	r3, r4
 800fd56:	d9fa      	bls.n	800fd4e <_free_r+0x42>
 800fd58:	6811      	ldr	r1, [r2, #0]
 800fd5a:	1850      	adds	r0, r2, r1
 800fd5c:	42a0      	cmp	r0, r4
 800fd5e:	d10b      	bne.n	800fd78 <_free_r+0x6c>
 800fd60:	6820      	ldr	r0, [r4, #0]
 800fd62:	4401      	add	r1, r0
 800fd64:	1850      	adds	r0, r2, r1
 800fd66:	4283      	cmp	r3, r0
 800fd68:	6011      	str	r1, [r2, #0]
 800fd6a:	d1e0      	bne.n	800fd2e <_free_r+0x22>
 800fd6c:	6818      	ldr	r0, [r3, #0]
 800fd6e:	685b      	ldr	r3, [r3, #4]
 800fd70:	6053      	str	r3, [r2, #4]
 800fd72:	4408      	add	r0, r1
 800fd74:	6010      	str	r0, [r2, #0]
 800fd76:	e7da      	b.n	800fd2e <_free_r+0x22>
 800fd78:	d902      	bls.n	800fd80 <_free_r+0x74>
 800fd7a:	230c      	movs	r3, #12
 800fd7c:	602b      	str	r3, [r5, #0]
 800fd7e:	e7d6      	b.n	800fd2e <_free_r+0x22>
 800fd80:	6820      	ldr	r0, [r4, #0]
 800fd82:	1821      	adds	r1, r4, r0
 800fd84:	428b      	cmp	r3, r1
 800fd86:	bf04      	itt	eq
 800fd88:	6819      	ldreq	r1, [r3, #0]
 800fd8a:	685b      	ldreq	r3, [r3, #4]
 800fd8c:	6063      	str	r3, [r4, #4]
 800fd8e:	bf04      	itt	eq
 800fd90:	1809      	addeq	r1, r1, r0
 800fd92:	6021      	streq	r1, [r4, #0]
 800fd94:	6054      	str	r4, [r2, #4]
 800fd96:	e7ca      	b.n	800fd2e <_free_r+0x22>
 800fd98:	bd38      	pop	{r3, r4, r5, pc}
 800fd9a:	bf00      	nop
 800fd9c:	20006110 	.word	0x20006110

0800fda0 <malloc>:
 800fda0:	4b02      	ldr	r3, [pc, #8]	@ (800fdac <malloc+0xc>)
 800fda2:	4601      	mov	r1, r0
 800fda4:	6818      	ldr	r0, [r3, #0]
 800fda6:	f000 b825 	b.w	800fdf4 <_malloc_r>
 800fdaa:	bf00      	nop
 800fdac:	20000028 	.word	0x20000028

0800fdb0 <sbrk_aligned>:
 800fdb0:	b570      	push	{r4, r5, r6, lr}
 800fdb2:	4e0f      	ldr	r6, [pc, #60]	@ (800fdf0 <sbrk_aligned+0x40>)
 800fdb4:	460c      	mov	r4, r1
 800fdb6:	6831      	ldr	r1, [r6, #0]
 800fdb8:	4605      	mov	r5, r0
 800fdba:	b911      	cbnz	r1, 800fdc2 <sbrk_aligned+0x12>
 800fdbc:	f000 fe40 	bl	8010a40 <_sbrk_r>
 800fdc0:	6030      	str	r0, [r6, #0]
 800fdc2:	4621      	mov	r1, r4
 800fdc4:	4628      	mov	r0, r5
 800fdc6:	f000 fe3b 	bl	8010a40 <_sbrk_r>
 800fdca:	1c43      	adds	r3, r0, #1
 800fdcc:	d103      	bne.n	800fdd6 <sbrk_aligned+0x26>
 800fdce:	f04f 34ff 	mov.w	r4, #4294967295
 800fdd2:	4620      	mov	r0, r4
 800fdd4:	bd70      	pop	{r4, r5, r6, pc}
 800fdd6:	1cc4      	adds	r4, r0, #3
 800fdd8:	f024 0403 	bic.w	r4, r4, #3
 800fddc:	42a0      	cmp	r0, r4
 800fdde:	d0f8      	beq.n	800fdd2 <sbrk_aligned+0x22>
 800fde0:	1a21      	subs	r1, r4, r0
 800fde2:	4628      	mov	r0, r5
 800fde4:	f000 fe2c 	bl	8010a40 <_sbrk_r>
 800fde8:	3001      	adds	r0, #1
 800fdea:	d1f2      	bne.n	800fdd2 <sbrk_aligned+0x22>
 800fdec:	e7ef      	b.n	800fdce <sbrk_aligned+0x1e>
 800fdee:	bf00      	nop
 800fdf0:	2000610c 	.word	0x2000610c

0800fdf4 <_malloc_r>:
 800fdf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdf8:	1ccd      	adds	r5, r1, #3
 800fdfa:	f025 0503 	bic.w	r5, r5, #3
 800fdfe:	3508      	adds	r5, #8
 800fe00:	2d0c      	cmp	r5, #12
 800fe02:	bf38      	it	cc
 800fe04:	250c      	movcc	r5, #12
 800fe06:	2d00      	cmp	r5, #0
 800fe08:	4606      	mov	r6, r0
 800fe0a:	db01      	blt.n	800fe10 <_malloc_r+0x1c>
 800fe0c:	42a9      	cmp	r1, r5
 800fe0e:	d904      	bls.n	800fe1a <_malloc_r+0x26>
 800fe10:	230c      	movs	r3, #12
 800fe12:	6033      	str	r3, [r6, #0]
 800fe14:	2000      	movs	r0, #0
 800fe16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fef0 <_malloc_r+0xfc>
 800fe1e:	f000 f869 	bl	800fef4 <__malloc_lock>
 800fe22:	f8d8 3000 	ldr.w	r3, [r8]
 800fe26:	461c      	mov	r4, r3
 800fe28:	bb44      	cbnz	r4, 800fe7c <_malloc_r+0x88>
 800fe2a:	4629      	mov	r1, r5
 800fe2c:	4630      	mov	r0, r6
 800fe2e:	f7ff ffbf 	bl	800fdb0 <sbrk_aligned>
 800fe32:	1c43      	adds	r3, r0, #1
 800fe34:	4604      	mov	r4, r0
 800fe36:	d158      	bne.n	800feea <_malloc_r+0xf6>
 800fe38:	f8d8 4000 	ldr.w	r4, [r8]
 800fe3c:	4627      	mov	r7, r4
 800fe3e:	2f00      	cmp	r7, #0
 800fe40:	d143      	bne.n	800feca <_malloc_r+0xd6>
 800fe42:	2c00      	cmp	r4, #0
 800fe44:	d04b      	beq.n	800fede <_malloc_r+0xea>
 800fe46:	6823      	ldr	r3, [r4, #0]
 800fe48:	4639      	mov	r1, r7
 800fe4a:	4630      	mov	r0, r6
 800fe4c:	eb04 0903 	add.w	r9, r4, r3
 800fe50:	f000 fdf6 	bl	8010a40 <_sbrk_r>
 800fe54:	4581      	cmp	r9, r0
 800fe56:	d142      	bne.n	800fede <_malloc_r+0xea>
 800fe58:	6821      	ldr	r1, [r4, #0]
 800fe5a:	1a6d      	subs	r5, r5, r1
 800fe5c:	4629      	mov	r1, r5
 800fe5e:	4630      	mov	r0, r6
 800fe60:	f7ff ffa6 	bl	800fdb0 <sbrk_aligned>
 800fe64:	3001      	adds	r0, #1
 800fe66:	d03a      	beq.n	800fede <_malloc_r+0xea>
 800fe68:	6823      	ldr	r3, [r4, #0]
 800fe6a:	442b      	add	r3, r5
 800fe6c:	6023      	str	r3, [r4, #0]
 800fe6e:	f8d8 3000 	ldr.w	r3, [r8]
 800fe72:	685a      	ldr	r2, [r3, #4]
 800fe74:	bb62      	cbnz	r2, 800fed0 <_malloc_r+0xdc>
 800fe76:	f8c8 7000 	str.w	r7, [r8]
 800fe7a:	e00f      	b.n	800fe9c <_malloc_r+0xa8>
 800fe7c:	6822      	ldr	r2, [r4, #0]
 800fe7e:	1b52      	subs	r2, r2, r5
 800fe80:	d420      	bmi.n	800fec4 <_malloc_r+0xd0>
 800fe82:	2a0b      	cmp	r2, #11
 800fe84:	d917      	bls.n	800feb6 <_malloc_r+0xc2>
 800fe86:	1961      	adds	r1, r4, r5
 800fe88:	42a3      	cmp	r3, r4
 800fe8a:	6025      	str	r5, [r4, #0]
 800fe8c:	bf18      	it	ne
 800fe8e:	6059      	strne	r1, [r3, #4]
 800fe90:	6863      	ldr	r3, [r4, #4]
 800fe92:	bf08      	it	eq
 800fe94:	f8c8 1000 	streq.w	r1, [r8]
 800fe98:	5162      	str	r2, [r4, r5]
 800fe9a:	604b      	str	r3, [r1, #4]
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	f000 f82f 	bl	800ff00 <__malloc_unlock>
 800fea2:	f104 000b 	add.w	r0, r4, #11
 800fea6:	1d23      	adds	r3, r4, #4
 800fea8:	f020 0007 	bic.w	r0, r0, #7
 800feac:	1ac2      	subs	r2, r0, r3
 800feae:	bf1c      	itt	ne
 800feb0:	1a1b      	subne	r3, r3, r0
 800feb2:	50a3      	strne	r3, [r4, r2]
 800feb4:	e7af      	b.n	800fe16 <_malloc_r+0x22>
 800feb6:	6862      	ldr	r2, [r4, #4]
 800feb8:	42a3      	cmp	r3, r4
 800feba:	bf0c      	ite	eq
 800febc:	f8c8 2000 	streq.w	r2, [r8]
 800fec0:	605a      	strne	r2, [r3, #4]
 800fec2:	e7eb      	b.n	800fe9c <_malloc_r+0xa8>
 800fec4:	4623      	mov	r3, r4
 800fec6:	6864      	ldr	r4, [r4, #4]
 800fec8:	e7ae      	b.n	800fe28 <_malloc_r+0x34>
 800feca:	463c      	mov	r4, r7
 800fecc:	687f      	ldr	r7, [r7, #4]
 800fece:	e7b6      	b.n	800fe3e <_malloc_r+0x4a>
 800fed0:	461a      	mov	r2, r3
 800fed2:	685b      	ldr	r3, [r3, #4]
 800fed4:	42a3      	cmp	r3, r4
 800fed6:	d1fb      	bne.n	800fed0 <_malloc_r+0xdc>
 800fed8:	2300      	movs	r3, #0
 800feda:	6053      	str	r3, [r2, #4]
 800fedc:	e7de      	b.n	800fe9c <_malloc_r+0xa8>
 800fede:	230c      	movs	r3, #12
 800fee0:	6033      	str	r3, [r6, #0]
 800fee2:	4630      	mov	r0, r6
 800fee4:	f000 f80c 	bl	800ff00 <__malloc_unlock>
 800fee8:	e794      	b.n	800fe14 <_malloc_r+0x20>
 800feea:	6005      	str	r5, [r0, #0]
 800feec:	e7d6      	b.n	800fe9c <_malloc_r+0xa8>
 800feee:	bf00      	nop
 800fef0:	20006110 	.word	0x20006110

0800fef4 <__malloc_lock>:
 800fef4:	4801      	ldr	r0, [pc, #4]	@ (800fefc <__malloc_lock+0x8>)
 800fef6:	f7ff bef2 	b.w	800fcde <__retarget_lock_acquire_recursive>
 800fefa:	bf00      	nop
 800fefc:	20006108 	.word	0x20006108

0800ff00 <__malloc_unlock>:
 800ff00:	4801      	ldr	r0, [pc, #4]	@ (800ff08 <__malloc_unlock+0x8>)
 800ff02:	f7ff beed 	b.w	800fce0 <__retarget_lock_release_recursive>
 800ff06:	bf00      	nop
 800ff08:	20006108 	.word	0x20006108

0800ff0c <__ssputs_r>:
 800ff0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff10:	688e      	ldr	r6, [r1, #8]
 800ff12:	461f      	mov	r7, r3
 800ff14:	42be      	cmp	r6, r7
 800ff16:	680b      	ldr	r3, [r1, #0]
 800ff18:	4682      	mov	sl, r0
 800ff1a:	460c      	mov	r4, r1
 800ff1c:	4690      	mov	r8, r2
 800ff1e:	d82d      	bhi.n	800ff7c <__ssputs_r+0x70>
 800ff20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ff28:	d026      	beq.n	800ff78 <__ssputs_r+0x6c>
 800ff2a:	6965      	ldr	r5, [r4, #20]
 800ff2c:	6909      	ldr	r1, [r1, #16]
 800ff2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff32:	eba3 0901 	sub.w	r9, r3, r1
 800ff36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff3a:	1c7b      	adds	r3, r7, #1
 800ff3c:	444b      	add	r3, r9
 800ff3e:	106d      	asrs	r5, r5, #1
 800ff40:	429d      	cmp	r5, r3
 800ff42:	bf38      	it	cc
 800ff44:	461d      	movcc	r5, r3
 800ff46:	0553      	lsls	r3, r2, #21
 800ff48:	d527      	bpl.n	800ff9a <__ssputs_r+0x8e>
 800ff4a:	4629      	mov	r1, r5
 800ff4c:	f7ff ff52 	bl	800fdf4 <_malloc_r>
 800ff50:	4606      	mov	r6, r0
 800ff52:	b360      	cbz	r0, 800ffae <__ssputs_r+0xa2>
 800ff54:	6921      	ldr	r1, [r4, #16]
 800ff56:	464a      	mov	r2, r9
 800ff58:	f7ff fec3 	bl	800fce2 <memcpy>
 800ff5c:	89a3      	ldrh	r3, [r4, #12]
 800ff5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ff62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff66:	81a3      	strh	r3, [r4, #12]
 800ff68:	6126      	str	r6, [r4, #16]
 800ff6a:	6165      	str	r5, [r4, #20]
 800ff6c:	444e      	add	r6, r9
 800ff6e:	eba5 0509 	sub.w	r5, r5, r9
 800ff72:	6026      	str	r6, [r4, #0]
 800ff74:	60a5      	str	r5, [r4, #8]
 800ff76:	463e      	mov	r6, r7
 800ff78:	42be      	cmp	r6, r7
 800ff7a:	d900      	bls.n	800ff7e <__ssputs_r+0x72>
 800ff7c:	463e      	mov	r6, r7
 800ff7e:	6820      	ldr	r0, [r4, #0]
 800ff80:	4632      	mov	r2, r6
 800ff82:	4641      	mov	r1, r8
 800ff84:	f7ff fd34 	bl	800f9f0 <memmove>
 800ff88:	68a3      	ldr	r3, [r4, #8]
 800ff8a:	1b9b      	subs	r3, r3, r6
 800ff8c:	60a3      	str	r3, [r4, #8]
 800ff8e:	6823      	ldr	r3, [r4, #0]
 800ff90:	4433      	add	r3, r6
 800ff92:	6023      	str	r3, [r4, #0]
 800ff94:	2000      	movs	r0, #0
 800ff96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff9a:	462a      	mov	r2, r5
 800ff9c:	f000 fd60 	bl	8010a60 <_realloc_r>
 800ffa0:	4606      	mov	r6, r0
 800ffa2:	2800      	cmp	r0, #0
 800ffa4:	d1e0      	bne.n	800ff68 <__ssputs_r+0x5c>
 800ffa6:	6921      	ldr	r1, [r4, #16]
 800ffa8:	4650      	mov	r0, sl
 800ffaa:	f7ff feaf 	bl	800fd0c <_free_r>
 800ffae:	230c      	movs	r3, #12
 800ffb0:	f8ca 3000 	str.w	r3, [sl]
 800ffb4:	89a3      	ldrh	r3, [r4, #12]
 800ffb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ffba:	81a3      	strh	r3, [r4, #12]
 800ffbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ffc0:	e7e9      	b.n	800ff96 <__ssputs_r+0x8a>
	...

0800ffc4 <_svfiprintf_r>:
 800ffc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffc8:	4698      	mov	r8, r3
 800ffca:	898b      	ldrh	r3, [r1, #12]
 800ffcc:	061b      	lsls	r3, r3, #24
 800ffce:	b09d      	sub	sp, #116	@ 0x74
 800ffd0:	4607      	mov	r7, r0
 800ffd2:	460d      	mov	r5, r1
 800ffd4:	4614      	mov	r4, r2
 800ffd6:	d510      	bpl.n	800fffa <_svfiprintf_r+0x36>
 800ffd8:	690b      	ldr	r3, [r1, #16]
 800ffda:	b973      	cbnz	r3, 800fffa <_svfiprintf_r+0x36>
 800ffdc:	2140      	movs	r1, #64	@ 0x40
 800ffde:	f7ff ff09 	bl	800fdf4 <_malloc_r>
 800ffe2:	6028      	str	r0, [r5, #0]
 800ffe4:	6128      	str	r0, [r5, #16]
 800ffe6:	b930      	cbnz	r0, 800fff6 <_svfiprintf_r+0x32>
 800ffe8:	230c      	movs	r3, #12
 800ffea:	603b      	str	r3, [r7, #0]
 800ffec:	f04f 30ff 	mov.w	r0, #4294967295
 800fff0:	b01d      	add	sp, #116	@ 0x74
 800fff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fff6:	2340      	movs	r3, #64	@ 0x40
 800fff8:	616b      	str	r3, [r5, #20]
 800fffa:	2300      	movs	r3, #0
 800fffc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fffe:	2320      	movs	r3, #32
 8010000:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010004:	f8cd 800c 	str.w	r8, [sp, #12]
 8010008:	2330      	movs	r3, #48	@ 0x30
 801000a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80101a8 <_svfiprintf_r+0x1e4>
 801000e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010012:	f04f 0901 	mov.w	r9, #1
 8010016:	4623      	mov	r3, r4
 8010018:	469a      	mov	sl, r3
 801001a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801001e:	b10a      	cbz	r2, 8010024 <_svfiprintf_r+0x60>
 8010020:	2a25      	cmp	r2, #37	@ 0x25
 8010022:	d1f9      	bne.n	8010018 <_svfiprintf_r+0x54>
 8010024:	ebba 0b04 	subs.w	fp, sl, r4
 8010028:	d00b      	beq.n	8010042 <_svfiprintf_r+0x7e>
 801002a:	465b      	mov	r3, fp
 801002c:	4622      	mov	r2, r4
 801002e:	4629      	mov	r1, r5
 8010030:	4638      	mov	r0, r7
 8010032:	f7ff ff6b 	bl	800ff0c <__ssputs_r>
 8010036:	3001      	adds	r0, #1
 8010038:	f000 80a7 	beq.w	801018a <_svfiprintf_r+0x1c6>
 801003c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801003e:	445a      	add	r2, fp
 8010040:	9209      	str	r2, [sp, #36]	@ 0x24
 8010042:	f89a 3000 	ldrb.w	r3, [sl]
 8010046:	2b00      	cmp	r3, #0
 8010048:	f000 809f 	beq.w	801018a <_svfiprintf_r+0x1c6>
 801004c:	2300      	movs	r3, #0
 801004e:	f04f 32ff 	mov.w	r2, #4294967295
 8010052:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010056:	f10a 0a01 	add.w	sl, sl, #1
 801005a:	9304      	str	r3, [sp, #16]
 801005c:	9307      	str	r3, [sp, #28]
 801005e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010062:	931a      	str	r3, [sp, #104]	@ 0x68
 8010064:	4654      	mov	r4, sl
 8010066:	2205      	movs	r2, #5
 8010068:	f814 1b01 	ldrb.w	r1, [r4], #1
 801006c:	484e      	ldr	r0, [pc, #312]	@ (80101a8 <_svfiprintf_r+0x1e4>)
 801006e:	f7f0 f8b7 	bl	80001e0 <memchr>
 8010072:	9a04      	ldr	r2, [sp, #16]
 8010074:	b9d8      	cbnz	r0, 80100ae <_svfiprintf_r+0xea>
 8010076:	06d0      	lsls	r0, r2, #27
 8010078:	bf44      	itt	mi
 801007a:	2320      	movmi	r3, #32
 801007c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010080:	0711      	lsls	r1, r2, #28
 8010082:	bf44      	itt	mi
 8010084:	232b      	movmi	r3, #43	@ 0x2b
 8010086:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801008a:	f89a 3000 	ldrb.w	r3, [sl]
 801008e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010090:	d015      	beq.n	80100be <_svfiprintf_r+0xfa>
 8010092:	9a07      	ldr	r2, [sp, #28]
 8010094:	4654      	mov	r4, sl
 8010096:	2000      	movs	r0, #0
 8010098:	f04f 0c0a 	mov.w	ip, #10
 801009c:	4621      	mov	r1, r4
 801009e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100a2:	3b30      	subs	r3, #48	@ 0x30
 80100a4:	2b09      	cmp	r3, #9
 80100a6:	d94b      	bls.n	8010140 <_svfiprintf_r+0x17c>
 80100a8:	b1b0      	cbz	r0, 80100d8 <_svfiprintf_r+0x114>
 80100aa:	9207      	str	r2, [sp, #28]
 80100ac:	e014      	b.n	80100d8 <_svfiprintf_r+0x114>
 80100ae:	eba0 0308 	sub.w	r3, r0, r8
 80100b2:	fa09 f303 	lsl.w	r3, r9, r3
 80100b6:	4313      	orrs	r3, r2
 80100b8:	9304      	str	r3, [sp, #16]
 80100ba:	46a2      	mov	sl, r4
 80100bc:	e7d2      	b.n	8010064 <_svfiprintf_r+0xa0>
 80100be:	9b03      	ldr	r3, [sp, #12]
 80100c0:	1d19      	adds	r1, r3, #4
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	9103      	str	r1, [sp, #12]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	bfbb      	ittet	lt
 80100ca:	425b      	neglt	r3, r3
 80100cc:	f042 0202 	orrlt.w	r2, r2, #2
 80100d0:	9307      	strge	r3, [sp, #28]
 80100d2:	9307      	strlt	r3, [sp, #28]
 80100d4:	bfb8      	it	lt
 80100d6:	9204      	strlt	r2, [sp, #16]
 80100d8:	7823      	ldrb	r3, [r4, #0]
 80100da:	2b2e      	cmp	r3, #46	@ 0x2e
 80100dc:	d10a      	bne.n	80100f4 <_svfiprintf_r+0x130>
 80100de:	7863      	ldrb	r3, [r4, #1]
 80100e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80100e2:	d132      	bne.n	801014a <_svfiprintf_r+0x186>
 80100e4:	9b03      	ldr	r3, [sp, #12]
 80100e6:	1d1a      	adds	r2, r3, #4
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	9203      	str	r2, [sp, #12]
 80100ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80100f0:	3402      	adds	r4, #2
 80100f2:	9305      	str	r3, [sp, #20]
 80100f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80101b8 <_svfiprintf_r+0x1f4>
 80100f8:	7821      	ldrb	r1, [r4, #0]
 80100fa:	2203      	movs	r2, #3
 80100fc:	4650      	mov	r0, sl
 80100fe:	f7f0 f86f 	bl	80001e0 <memchr>
 8010102:	b138      	cbz	r0, 8010114 <_svfiprintf_r+0x150>
 8010104:	9b04      	ldr	r3, [sp, #16]
 8010106:	eba0 000a 	sub.w	r0, r0, sl
 801010a:	2240      	movs	r2, #64	@ 0x40
 801010c:	4082      	lsls	r2, r0
 801010e:	4313      	orrs	r3, r2
 8010110:	3401      	adds	r4, #1
 8010112:	9304      	str	r3, [sp, #16]
 8010114:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010118:	4824      	ldr	r0, [pc, #144]	@ (80101ac <_svfiprintf_r+0x1e8>)
 801011a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801011e:	2206      	movs	r2, #6
 8010120:	f7f0 f85e 	bl	80001e0 <memchr>
 8010124:	2800      	cmp	r0, #0
 8010126:	d036      	beq.n	8010196 <_svfiprintf_r+0x1d2>
 8010128:	4b21      	ldr	r3, [pc, #132]	@ (80101b0 <_svfiprintf_r+0x1ec>)
 801012a:	bb1b      	cbnz	r3, 8010174 <_svfiprintf_r+0x1b0>
 801012c:	9b03      	ldr	r3, [sp, #12]
 801012e:	3307      	adds	r3, #7
 8010130:	f023 0307 	bic.w	r3, r3, #7
 8010134:	3308      	adds	r3, #8
 8010136:	9303      	str	r3, [sp, #12]
 8010138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801013a:	4433      	add	r3, r6
 801013c:	9309      	str	r3, [sp, #36]	@ 0x24
 801013e:	e76a      	b.n	8010016 <_svfiprintf_r+0x52>
 8010140:	fb0c 3202 	mla	r2, ip, r2, r3
 8010144:	460c      	mov	r4, r1
 8010146:	2001      	movs	r0, #1
 8010148:	e7a8      	b.n	801009c <_svfiprintf_r+0xd8>
 801014a:	2300      	movs	r3, #0
 801014c:	3401      	adds	r4, #1
 801014e:	9305      	str	r3, [sp, #20]
 8010150:	4619      	mov	r1, r3
 8010152:	f04f 0c0a 	mov.w	ip, #10
 8010156:	4620      	mov	r0, r4
 8010158:	f810 2b01 	ldrb.w	r2, [r0], #1
 801015c:	3a30      	subs	r2, #48	@ 0x30
 801015e:	2a09      	cmp	r2, #9
 8010160:	d903      	bls.n	801016a <_svfiprintf_r+0x1a6>
 8010162:	2b00      	cmp	r3, #0
 8010164:	d0c6      	beq.n	80100f4 <_svfiprintf_r+0x130>
 8010166:	9105      	str	r1, [sp, #20]
 8010168:	e7c4      	b.n	80100f4 <_svfiprintf_r+0x130>
 801016a:	fb0c 2101 	mla	r1, ip, r1, r2
 801016e:	4604      	mov	r4, r0
 8010170:	2301      	movs	r3, #1
 8010172:	e7f0      	b.n	8010156 <_svfiprintf_r+0x192>
 8010174:	ab03      	add	r3, sp, #12
 8010176:	9300      	str	r3, [sp, #0]
 8010178:	462a      	mov	r2, r5
 801017a:	4b0e      	ldr	r3, [pc, #56]	@ (80101b4 <_svfiprintf_r+0x1f0>)
 801017c:	a904      	add	r1, sp, #16
 801017e:	4638      	mov	r0, r7
 8010180:	f3af 8000 	nop.w
 8010184:	1c42      	adds	r2, r0, #1
 8010186:	4606      	mov	r6, r0
 8010188:	d1d6      	bne.n	8010138 <_svfiprintf_r+0x174>
 801018a:	89ab      	ldrh	r3, [r5, #12]
 801018c:	065b      	lsls	r3, r3, #25
 801018e:	f53f af2d 	bmi.w	800ffec <_svfiprintf_r+0x28>
 8010192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010194:	e72c      	b.n	800fff0 <_svfiprintf_r+0x2c>
 8010196:	ab03      	add	r3, sp, #12
 8010198:	9300      	str	r3, [sp, #0]
 801019a:	462a      	mov	r2, r5
 801019c:	4b05      	ldr	r3, [pc, #20]	@ (80101b4 <_svfiprintf_r+0x1f0>)
 801019e:	a904      	add	r1, sp, #16
 80101a0:	4638      	mov	r0, r7
 80101a2:	f000 f9bb 	bl	801051c <_printf_i>
 80101a6:	e7ed      	b.n	8010184 <_svfiprintf_r+0x1c0>
 80101a8:	08012540 	.word	0x08012540
 80101ac:	0801254a 	.word	0x0801254a
 80101b0:	00000000 	.word	0x00000000
 80101b4:	0800ff0d 	.word	0x0800ff0d
 80101b8:	08012546 	.word	0x08012546

080101bc <__sfputc_r>:
 80101bc:	6893      	ldr	r3, [r2, #8]
 80101be:	3b01      	subs	r3, #1
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	b410      	push	{r4}
 80101c4:	6093      	str	r3, [r2, #8]
 80101c6:	da08      	bge.n	80101da <__sfputc_r+0x1e>
 80101c8:	6994      	ldr	r4, [r2, #24]
 80101ca:	42a3      	cmp	r3, r4
 80101cc:	db01      	blt.n	80101d2 <__sfputc_r+0x16>
 80101ce:	290a      	cmp	r1, #10
 80101d0:	d103      	bne.n	80101da <__sfputc_r+0x1e>
 80101d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101d6:	f7ff bb66 	b.w	800f8a6 <__swbuf_r>
 80101da:	6813      	ldr	r3, [r2, #0]
 80101dc:	1c58      	adds	r0, r3, #1
 80101de:	6010      	str	r0, [r2, #0]
 80101e0:	7019      	strb	r1, [r3, #0]
 80101e2:	4608      	mov	r0, r1
 80101e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101e8:	4770      	bx	lr

080101ea <__sfputs_r>:
 80101ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101ec:	4606      	mov	r6, r0
 80101ee:	460f      	mov	r7, r1
 80101f0:	4614      	mov	r4, r2
 80101f2:	18d5      	adds	r5, r2, r3
 80101f4:	42ac      	cmp	r4, r5
 80101f6:	d101      	bne.n	80101fc <__sfputs_r+0x12>
 80101f8:	2000      	movs	r0, #0
 80101fa:	e007      	b.n	801020c <__sfputs_r+0x22>
 80101fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010200:	463a      	mov	r2, r7
 8010202:	4630      	mov	r0, r6
 8010204:	f7ff ffda 	bl	80101bc <__sfputc_r>
 8010208:	1c43      	adds	r3, r0, #1
 801020a:	d1f3      	bne.n	80101f4 <__sfputs_r+0xa>
 801020c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010210 <_vfiprintf_r>:
 8010210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010214:	460d      	mov	r5, r1
 8010216:	b09d      	sub	sp, #116	@ 0x74
 8010218:	4614      	mov	r4, r2
 801021a:	4698      	mov	r8, r3
 801021c:	4606      	mov	r6, r0
 801021e:	b118      	cbz	r0, 8010228 <_vfiprintf_r+0x18>
 8010220:	6a03      	ldr	r3, [r0, #32]
 8010222:	b90b      	cbnz	r3, 8010228 <_vfiprintf_r+0x18>
 8010224:	f7ff fa22 	bl	800f66c <__sinit>
 8010228:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801022a:	07d9      	lsls	r1, r3, #31
 801022c:	d405      	bmi.n	801023a <_vfiprintf_r+0x2a>
 801022e:	89ab      	ldrh	r3, [r5, #12]
 8010230:	059a      	lsls	r2, r3, #22
 8010232:	d402      	bmi.n	801023a <_vfiprintf_r+0x2a>
 8010234:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010236:	f7ff fd52 	bl	800fcde <__retarget_lock_acquire_recursive>
 801023a:	89ab      	ldrh	r3, [r5, #12]
 801023c:	071b      	lsls	r3, r3, #28
 801023e:	d501      	bpl.n	8010244 <_vfiprintf_r+0x34>
 8010240:	692b      	ldr	r3, [r5, #16]
 8010242:	b99b      	cbnz	r3, 801026c <_vfiprintf_r+0x5c>
 8010244:	4629      	mov	r1, r5
 8010246:	4630      	mov	r0, r6
 8010248:	f7ff fb6c 	bl	800f924 <__swsetup_r>
 801024c:	b170      	cbz	r0, 801026c <_vfiprintf_r+0x5c>
 801024e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010250:	07dc      	lsls	r4, r3, #31
 8010252:	d504      	bpl.n	801025e <_vfiprintf_r+0x4e>
 8010254:	f04f 30ff 	mov.w	r0, #4294967295
 8010258:	b01d      	add	sp, #116	@ 0x74
 801025a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801025e:	89ab      	ldrh	r3, [r5, #12]
 8010260:	0598      	lsls	r0, r3, #22
 8010262:	d4f7      	bmi.n	8010254 <_vfiprintf_r+0x44>
 8010264:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010266:	f7ff fd3b 	bl	800fce0 <__retarget_lock_release_recursive>
 801026a:	e7f3      	b.n	8010254 <_vfiprintf_r+0x44>
 801026c:	2300      	movs	r3, #0
 801026e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010270:	2320      	movs	r3, #32
 8010272:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010276:	f8cd 800c 	str.w	r8, [sp, #12]
 801027a:	2330      	movs	r3, #48	@ 0x30
 801027c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801042c <_vfiprintf_r+0x21c>
 8010280:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010284:	f04f 0901 	mov.w	r9, #1
 8010288:	4623      	mov	r3, r4
 801028a:	469a      	mov	sl, r3
 801028c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010290:	b10a      	cbz	r2, 8010296 <_vfiprintf_r+0x86>
 8010292:	2a25      	cmp	r2, #37	@ 0x25
 8010294:	d1f9      	bne.n	801028a <_vfiprintf_r+0x7a>
 8010296:	ebba 0b04 	subs.w	fp, sl, r4
 801029a:	d00b      	beq.n	80102b4 <_vfiprintf_r+0xa4>
 801029c:	465b      	mov	r3, fp
 801029e:	4622      	mov	r2, r4
 80102a0:	4629      	mov	r1, r5
 80102a2:	4630      	mov	r0, r6
 80102a4:	f7ff ffa1 	bl	80101ea <__sfputs_r>
 80102a8:	3001      	adds	r0, #1
 80102aa:	f000 80a7 	beq.w	80103fc <_vfiprintf_r+0x1ec>
 80102ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80102b0:	445a      	add	r2, fp
 80102b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80102b4:	f89a 3000 	ldrb.w	r3, [sl]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	f000 809f 	beq.w	80103fc <_vfiprintf_r+0x1ec>
 80102be:	2300      	movs	r3, #0
 80102c0:	f04f 32ff 	mov.w	r2, #4294967295
 80102c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80102c8:	f10a 0a01 	add.w	sl, sl, #1
 80102cc:	9304      	str	r3, [sp, #16]
 80102ce:	9307      	str	r3, [sp, #28]
 80102d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80102d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80102d6:	4654      	mov	r4, sl
 80102d8:	2205      	movs	r2, #5
 80102da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102de:	4853      	ldr	r0, [pc, #332]	@ (801042c <_vfiprintf_r+0x21c>)
 80102e0:	f7ef ff7e 	bl	80001e0 <memchr>
 80102e4:	9a04      	ldr	r2, [sp, #16]
 80102e6:	b9d8      	cbnz	r0, 8010320 <_vfiprintf_r+0x110>
 80102e8:	06d1      	lsls	r1, r2, #27
 80102ea:	bf44      	itt	mi
 80102ec:	2320      	movmi	r3, #32
 80102ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102f2:	0713      	lsls	r3, r2, #28
 80102f4:	bf44      	itt	mi
 80102f6:	232b      	movmi	r3, #43	@ 0x2b
 80102f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80102fc:	f89a 3000 	ldrb.w	r3, [sl]
 8010300:	2b2a      	cmp	r3, #42	@ 0x2a
 8010302:	d015      	beq.n	8010330 <_vfiprintf_r+0x120>
 8010304:	9a07      	ldr	r2, [sp, #28]
 8010306:	4654      	mov	r4, sl
 8010308:	2000      	movs	r0, #0
 801030a:	f04f 0c0a 	mov.w	ip, #10
 801030e:	4621      	mov	r1, r4
 8010310:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010314:	3b30      	subs	r3, #48	@ 0x30
 8010316:	2b09      	cmp	r3, #9
 8010318:	d94b      	bls.n	80103b2 <_vfiprintf_r+0x1a2>
 801031a:	b1b0      	cbz	r0, 801034a <_vfiprintf_r+0x13a>
 801031c:	9207      	str	r2, [sp, #28]
 801031e:	e014      	b.n	801034a <_vfiprintf_r+0x13a>
 8010320:	eba0 0308 	sub.w	r3, r0, r8
 8010324:	fa09 f303 	lsl.w	r3, r9, r3
 8010328:	4313      	orrs	r3, r2
 801032a:	9304      	str	r3, [sp, #16]
 801032c:	46a2      	mov	sl, r4
 801032e:	e7d2      	b.n	80102d6 <_vfiprintf_r+0xc6>
 8010330:	9b03      	ldr	r3, [sp, #12]
 8010332:	1d19      	adds	r1, r3, #4
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	9103      	str	r1, [sp, #12]
 8010338:	2b00      	cmp	r3, #0
 801033a:	bfbb      	ittet	lt
 801033c:	425b      	neglt	r3, r3
 801033e:	f042 0202 	orrlt.w	r2, r2, #2
 8010342:	9307      	strge	r3, [sp, #28]
 8010344:	9307      	strlt	r3, [sp, #28]
 8010346:	bfb8      	it	lt
 8010348:	9204      	strlt	r2, [sp, #16]
 801034a:	7823      	ldrb	r3, [r4, #0]
 801034c:	2b2e      	cmp	r3, #46	@ 0x2e
 801034e:	d10a      	bne.n	8010366 <_vfiprintf_r+0x156>
 8010350:	7863      	ldrb	r3, [r4, #1]
 8010352:	2b2a      	cmp	r3, #42	@ 0x2a
 8010354:	d132      	bne.n	80103bc <_vfiprintf_r+0x1ac>
 8010356:	9b03      	ldr	r3, [sp, #12]
 8010358:	1d1a      	adds	r2, r3, #4
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	9203      	str	r2, [sp, #12]
 801035e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010362:	3402      	adds	r4, #2
 8010364:	9305      	str	r3, [sp, #20]
 8010366:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801043c <_vfiprintf_r+0x22c>
 801036a:	7821      	ldrb	r1, [r4, #0]
 801036c:	2203      	movs	r2, #3
 801036e:	4650      	mov	r0, sl
 8010370:	f7ef ff36 	bl	80001e0 <memchr>
 8010374:	b138      	cbz	r0, 8010386 <_vfiprintf_r+0x176>
 8010376:	9b04      	ldr	r3, [sp, #16]
 8010378:	eba0 000a 	sub.w	r0, r0, sl
 801037c:	2240      	movs	r2, #64	@ 0x40
 801037e:	4082      	lsls	r2, r0
 8010380:	4313      	orrs	r3, r2
 8010382:	3401      	adds	r4, #1
 8010384:	9304      	str	r3, [sp, #16]
 8010386:	f814 1b01 	ldrb.w	r1, [r4], #1
 801038a:	4829      	ldr	r0, [pc, #164]	@ (8010430 <_vfiprintf_r+0x220>)
 801038c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010390:	2206      	movs	r2, #6
 8010392:	f7ef ff25 	bl	80001e0 <memchr>
 8010396:	2800      	cmp	r0, #0
 8010398:	d03f      	beq.n	801041a <_vfiprintf_r+0x20a>
 801039a:	4b26      	ldr	r3, [pc, #152]	@ (8010434 <_vfiprintf_r+0x224>)
 801039c:	bb1b      	cbnz	r3, 80103e6 <_vfiprintf_r+0x1d6>
 801039e:	9b03      	ldr	r3, [sp, #12]
 80103a0:	3307      	adds	r3, #7
 80103a2:	f023 0307 	bic.w	r3, r3, #7
 80103a6:	3308      	adds	r3, #8
 80103a8:	9303      	str	r3, [sp, #12]
 80103aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103ac:	443b      	add	r3, r7
 80103ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80103b0:	e76a      	b.n	8010288 <_vfiprintf_r+0x78>
 80103b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80103b6:	460c      	mov	r4, r1
 80103b8:	2001      	movs	r0, #1
 80103ba:	e7a8      	b.n	801030e <_vfiprintf_r+0xfe>
 80103bc:	2300      	movs	r3, #0
 80103be:	3401      	adds	r4, #1
 80103c0:	9305      	str	r3, [sp, #20]
 80103c2:	4619      	mov	r1, r3
 80103c4:	f04f 0c0a 	mov.w	ip, #10
 80103c8:	4620      	mov	r0, r4
 80103ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103ce:	3a30      	subs	r2, #48	@ 0x30
 80103d0:	2a09      	cmp	r2, #9
 80103d2:	d903      	bls.n	80103dc <_vfiprintf_r+0x1cc>
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d0c6      	beq.n	8010366 <_vfiprintf_r+0x156>
 80103d8:	9105      	str	r1, [sp, #20]
 80103da:	e7c4      	b.n	8010366 <_vfiprintf_r+0x156>
 80103dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80103e0:	4604      	mov	r4, r0
 80103e2:	2301      	movs	r3, #1
 80103e4:	e7f0      	b.n	80103c8 <_vfiprintf_r+0x1b8>
 80103e6:	ab03      	add	r3, sp, #12
 80103e8:	9300      	str	r3, [sp, #0]
 80103ea:	462a      	mov	r2, r5
 80103ec:	4b12      	ldr	r3, [pc, #72]	@ (8010438 <_vfiprintf_r+0x228>)
 80103ee:	a904      	add	r1, sp, #16
 80103f0:	4630      	mov	r0, r6
 80103f2:	f3af 8000 	nop.w
 80103f6:	4607      	mov	r7, r0
 80103f8:	1c78      	adds	r0, r7, #1
 80103fa:	d1d6      	bne.n	80103aa <_vfiprintf_r+0x19a>
 80103fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80103fe:	07d9      	lsls	r1, r3, #31
 8010400:	d405      	bmi.n	801040e <_vfiprintf_r+0x1fe>
 8010402:	89ab      	ldrh	r3, [r5, #12]
 8010404:	059a      	lsls	r2, r3, #22
 8010406:	d402      	bmi.n	801040e <_vfiprintf_r+0x1fe>
 8010408:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801040a:	f7ff fc69 	bl	800fce0 <__retarget_lock_release_recursive>
 801040e:	89ab      	ldrh	r3, [r5, #12]
 8010410:	065b      	lsls	r3, r3, #25
 8010412:	f53f af1f 	bmi.w	8010254 <_vfiprintf_r+0x44>
 8010416:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010418:	e71e      	b.n	8010258 <_vfiprintf_r+0x48>
 801041a:	ab03      	add	r3, sp, #12
 801041c:	9300      	str	r3, [sp, #0]
 801041e:	462a      	mov	r2, r5
 8010420:	4b05      	ldr	r3, [pc, #20]	@ (8010438 <_vfiprintf_r+0x228>)
 8010422:	a904      	add	r1, sp, #16
 8010424:	4630      	mov	r0, r6
 8010426:	f000 f879 	bl	801051c <_printf_i>
 801042a:	e7e4      	b.n	80103f6 <_vfiprintf_r+0x1e6>
 801042c:	08012540 	.word	0x08012540
 8010430:	0801254a 	.word	0x0801254a
 8010434:	00000000 	.word	0x00000000
 8010438:	080101eb 	.word	0x080101eb
 801043c:	08012546 	.word	0x08012546

08010440 <_printf_common>:
 8010440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010444:	4616      	mov	r6, r2
 8010446:	4698      	mov	r8, r3
 8010448:	688a      	ldr	r2, [r1, #8]
 801044a:	690b      	ldr	r3, [r1, #16]
 801044c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010450:	4293      	cmp	r3, r2
 8010452:	bfb8      	it	lt
 8010454:	4613      	movlt	r3, r2
 8010456:	6033      	str	r3, [r6, #0]
 8010458:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801045c:	4607      	mov	r7, r0
 801045e:	460c      	mov	r4, r1
 8010460:	b10a      	cbz	r2, 8010466 <_printf_common+0x26>
 8010462:	3301      	adds	r3, #1
 8010464:	6033      	str	r3, [r6, #0]
 8010466:	6823      	ldr	r3, [r4, #0]
 8010468:	0699      	lsls	r1, r3, #26
 801046a:	bf42      	ittt	mi
 801046c:	6833      	ldrmi	r3, [r6, #0]
 801046e:	3302      	addmi	r3, #2
 8010470:	6033      	strmi	r3, [r6, #0]
 8010472:	6825      	ldr	r5, [r4, #0]
 8010474:	f015 0506 	ands.w	r5, r5, #6
 8010478:	d106      	bne.n	8010488 <_printf_common+0x48>
 801047a:	f104 0a19 	add.w	sl, r4, #25
 801047e:	68e3      	ldr	r3, [r4, #12]
 8010480:	6832      	ldr	r2, [r6, #0]
 8010482:	1a9b      	subs	r3, r3, r2
 8010484:	42ab      	cmp	r3, r5
 8010486:	dc26      	bgt.n	80104d6 <_printf_common+0x96>
 8010488:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801048c:	6822      	ldr	r2, [r4, #0]
 801048e:	3b00      	subs	r3, #0
 8010490:	bf18      	it	ne
 8010492:	2301      	movne	r3, #1
 8010494:	0692      	lsls	r2, r2, #26
 8010496:	d42b      	bmi.n	80104f0 <_printf_common+0xb0>
 8010498:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801049c:	4641      	mov	r1, r8
 801049e:	4638      	mov	r0, r7
 80104a0:	47c8      	blx	r9
 80104a2:	3001      	adds	r0, #1
 80104a4:	d01e      	beq.n	80104e4 <_printf_common+0xa4>
 80104a6:	6823      	ldr	r3, [r4, #0]
 80104a8:	6922      	ldr	r2, [r4, #16]
 80104aa:	f003 0306 	and.w	r3, r3, #6
 80104ae:	2b04      	cmp	r3, #4
 80104b0:	bf02      	ittt	eq
 80104b2:	68e5      	ldreq	r5, [r4, #12]
 80104b4:	6833      	ldreq	r3, [r6, #0]
 80104b6:	1aed      	subeq	r5, r5, r3
 80104b8:	68a3      	ldr	r3, [r4, #8]
 80104ba:	bf0c      	ite	eq
 80104bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80104c0:	2500      	movne	r5, #0
 80104c2:	4293      	cmp	r3, r2
 80104c4:	bfc4      	itt	gt
 80104c6:	1a9b      	subgt	r3, r3, r2
 80104c8:	18ed      	addgt	r5, r5, r3
 80104ca:	2600      	movs	r6, #0
 80104cc:	341a      	adds	r4, #26
 80104ce:	42b5      	cmp	r5, r6
 80104d0:	d11a      	bne.n	8010508 <_printf_common+0xc8>
 80104d2:	2000      	movs	r0, #0
 80104d4:	e008      	b.n	80104e8 <_printf_common+0xa8>
 80104d6:	2301      	movs	r3, #1
 80104d8:	4652      	mov	r2, sl
 80104da:	4641      	mov	r1, r8
 80104dc:	4638      	mov	r0, r7
 80104de:	47c8      	blx	r9
 80104e0:	3001      	adds	r0, #1
 80104e2:	d103      	bne.n	80104ec <_printf_common+0xac>
 80104e4:	f04f 30ff 	mov.w	r0, #4294967295
 80104e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104ec:	3501      	adds	r5, #1
 80104ee:	e7c6      	b.n	801047e <_printf_common+0x3e>
 80104f0:	18e1      	adds	r1, r4, r3
 80104f2:	1c5a      	adds	r2, r3, #1
 80104f4:	2030      	movs	r0, #48	@ 0x30
 80104f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80104fa:	4422      	add	r2, r4
 80104fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010500:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010504:	3302      	adds	r3, #2
 8010506:	e7c7      	b.n	8010498 <_printf_common+0x58>
 8010508:	2301      	movs	r3, #1
 801050a:	4622      	mov	r2, r4
 801050c:	4641      	mov	r1, r8
 801050e:	4638      	mov	r0, r7
 8010510:	47c8      	blx	r9
 8010512:	3001      	adds	r0, #1
 8010514:	d0e6      	beq.n	80104e4 <_printf_common+0xa4>
 8010516:	3601      	adds	r6, #1
 8010518:	e7d9      	b.n	80104ce <_printf_common+0x8e>
	...

0801051c <_printf_i>:
 801051c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010520:	7e0f      	ldrb	r7, [r1, #24]
 8010522:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010524:	2f78      	cmp	r7, #120	@ 0x78
 8010526:	4691      	mov	r9, r2
 8010528:	4680      	mov	r8, r0
 801052a:	460c      	mov	r4, r1
 801052c:	469a      	mov	sl, r3
 801052e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010532:	d807      	bhi.n	8010544 <_printf_i+0x28>
 8010534:	2f62      	cmp	r7, #98	@ 0x62
 8010536:	d80a      	bhi.n	801054e <_printf_i+0x32>
 8010538:	2f00      	cmp	r7, #0
 801053a:	f000 80d1 	beq.w	80106e0 <_printf_i+0x1c4>
 801053e:	2f58      	cmp	r7, #88	@ 0x58
 8010540:	f000 80b8 	beq.w	80106b4 <_printf_i+0x198>
 8010544:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010548:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801054c:	e03a      	b.n	80105c4 <_printf_i+0xa8>
 801054e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010552:	2b15      	cmp	r3, #21
 8010554:	d8f6      	bhi.n	8010544 <_printf_i+0x28>
 8010556:	a101      	add	r1, pc, #4	@ (adr r1, 801055c <_printf_i+0x40>)
 8010558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801055c:	080105b5 	.word	0x080105b5
 8010560:	080105c9 	.word	0x080105c9
 8010564:	08010545 	.word	0x08010545
 8010568:	08010545 	.word	0x08010545
 801056c:	08010545 	.word	0x08010545
 8010570:	08010545 	.word	0x08010545
 8010574:	080105c9 	.word	0x080105c9
 8010578:	08010545 	.word	0x08010545
 801057c:	08010545 	.word	0x08010545
 8010580:	08010545 	.word	0x08010545
 8010584:	08010545 	.word	0x08010545
 8010588:	080106c7 	.word	0x080106c7
 801058c:	080105f3 	.word	0x080105f3
 8010590:	08010681 	.word	0x08010681
 8010594:	08010545 	.word	0x08010545
 8010598:	08010545 	.word	0x08010545
 801059c:	080106e9 	.word	0x080106e9
 80105a0:	08010545 	.word	0x08010545
 80105a4:	080105f3 	.word	0x080105f3
 80105a8:	08010545 	.word	0x08010545
 80105ac:	08010545 	.word	0x08010545
 80105b0:	08010689 	.word	0x08010689
 80105b4:	6833      	ldr	r3, [r6, #0]
 80105b6:	1d1a      	adds	r2, r3, #4
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	6032      	str	r2, [r6, #0]
 80105bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80105c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80105c4:	2301      	movs	r3, #1
 80105c6:	e09c      	b.n	8010702 <_printf_i+0x1e6>
 80105c8:	6833      	ldr	r3, [r6, #0]
 80105ca:	6820      	ldr	r0, [r4, #0]
 80105cc:	1d19      	adds	r1, r3, #4
 80105ce:	6031      	str	r1, [r6, #0]
 80105d0:	0606      	lsls	r6, r0, #24
 80105d2:	d501      	bpl.n	80105d8 <_printf_i+0xbc>
 80105d4:	681d      	ldr	r5, [r3, #0]
 80105d6:	e003      	b.n	80105e0 <_printf_i+0xc4>
 80105d8:	0645      	lsls	r5, r0, #25
 80105da:	d5fb      	bpl.n	80105d4 <_printf_i+0xb8>
 80105dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80105e0:	2d00      	cmp	r5, #0
 80105e2:	da03      	bge.n	80105ec <_printf_i+0xd0>
 80105e4:	232d      	movs	r3, #45	@ 0x2d
 80105e6:	426d      	negs	r5, r5
 80105e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80105ec:	4858      	ldr	r0, [pc, #352]	@ (8010750 <_printf_i+0x234>)
 80105ee:	230a      	movs	r3, #10
 80105f0:	e011      	b.n	8010616 <_printf_i+0xfa>
 80105f2:	6821      	ldr	r1, [r4, #0]
 80105f4:	6833      	ldr	r3, [r6, #0]
 80105f6:	0608      	lsls	r0, r1, #24
 80105f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80105fc:	d402      	bmi.n	8010604 <_printf_i+0xe8>
 80105fe:	0649      	lsls	r1, r1, #25
 8010600:	bf48      	it	mi
 8010602:	b2ad      	uxthmi	r5, r5
 8010604:	2f6f      	cmp	r7, #111	@ 0x6f
 8010606:	4852      	ldr	r0, [pc, #328]	@ (8010750 <_printf_i+0x234>)
 8010608:	6033      	str	r3, [r6, #0]
 801060a:	bf14      	ite	ne
 801060c:	230a      	movne	r3, #10
 801060e:	2308      	moveq	r3, #8
 8010610:	2100      	movs	r1, #0
 8010612:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010616:	6866      	ldr	r6, [r4, #4]
 8010618:	60a6      	str	r6, [r4, #8]
 801061a:	2e00      	cmp	r6, #0
 801061c:	db05      	blt.n	801062a <_printf_i+0x10e>
 801061e:	6821      	ldr	r1, [r4, #0]
 8010620:	432e      	orrs	r6, r5
 8010622:	f021 0104 	bic.w	r1, r1, #4
 8010626:	6021      	str	r1, [r4, #0]
 8010628:	d04b      	beq.n	80106c2 <_printf_i+0x1a6>
 801062a:	4616      	mov	r6, r2
 801062c:	fbb5 f1f3 	udiv	r1, r5, r3
 8010630:	fb03 5711 	mls	r7, r3, r1, r5
 8010634:	5dc7      	ldrb	r7, [r0, r7]
 8010636:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801063a:	462f      	mov	r7, r5
 801063c:	42bb      	cmp	r3, r7
 801063e:	460d      	mov	r5, r1
 8010640:	d9f4      	bls.n	801062c <_printf_i+0x110>
 8010642:	2b08      	cmp	r3, #8
 8010644:	d10b      	bne.n	801065e <_printf_i+0x142>
 8010646:	6823      	ldr	r3, [r4, #0]
 8010648:	07df      	lsls	r7, r3, #31
 801064a:	d508      	bpl.n	801065e <_printf_i+0x142>
 801064c:	6923      	ldr	r3, [r4, #16]
 801064e:	6861      	ldr	r1, [r4, #4]
 8010650:	4299      	cmp	r1, r3
 8010652:	bfde      	ittt	le
 8010654:	2330      	movle	r3, #48	@ 0x30
 8010656:	f806 3c01 	strble.w	r3, [r6, #-1]
 801065a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801065e:	1b92      	subs	r2, r2, r6
 8010660:	6122      	str	r2, [r4, #16]
 8010662:	f8cd a000 	str.w	sl, [sp]
 8010666:	464b      	mov	r3, r9
 8010668:	aa03      	add	r2, sp, #12
 801066a:	4621      	mov	r1, r4
 801066c:	4640      	mov	r0, r8
 801066e:	f7ff fee7 	bl	8010440 <_printf_common>
 8010672:	3001      	adds	r0, #1
 8010674:	d14a      	bne.n	801070c <_printf_i+0x1f0>
 8010676:	f04f 30ff 	mov.w	r0, #4294967295
 801067a:	b004      	add	sp, #16
 801067c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010680:	6823      	ldr	r3, [r4, #0]
 8010682:	f043 0320 	orr.w	r3, r3, #32
 8010686:	6023      	str	r3, [r4, #0]
 8010688:	4832      	ldr	r0, [pc, #200]	@ (8010754 <_printf_i+0x238>)
 801068a:	2778      	movs	r7, #120	@ 0x78
 801068c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010690:	6823      	ldr	r3, [r4, #0]
 8010692:	6831      	ldr	r1, [r6, #0]
 8010694:	061f      	lsls	r7, r3, #24
 8010696:	f851 5b04 	ldr.w	r5, [r1], #4
 801069a:	d402      	bmi.n	80106a2 <_printf_i+0x186>
 801069c:	065f      	lsls	r7, r3, #25
 801069e:	bf48      	it	mi
 80106a0:	b2ad      	uxthmi	r5, r5
 80106a2:	6031      	str	r1, [r6, #0]
 80106a4:	07d9      	lsls	r1, r3, #31
 80106a6:	bf44      	itt	mi
 80106a8:	f043 0320 	orrmi.w	r3, r3, #32
 80106ac:	6023      	strmi	r3, [r4, #0]
 80106ae:	b11d      	cbz	r5, 80106b8 <_printf_i+0x19c>
 80106b0:	2310      	movs	r3, #16
 80106b2:	e7ad      	b.n	8010610 <_printf_i+0xf4>
 80106b4:	4826      	ldr	r0, [pc, #152]	@ (8010750 <_printf_i+0x234>)
 80106b6:	e7e9      	b.n	801068c <_printf_i+0x170>
 80106b8:	6823      	ldr	r3, [r4, #0]
 80106ba:	f023 0320 	bic.w	r3, r3, #32
 80106be:	6023      	str	r3, [r4, #0]
 80106c0:	e7f6      	b.n	80106b0 <_printf_i+0x194>
 80106c2:	4616      	mov	r6, r2
 80106c4:	e7bd      	b.n	8010642 <_printf_i+0x126>
 80106c6:	6833      	ldr	r3, [r6, #0]
 80106c8:	6825      	ldr	r5, [r4, #0]
 80106ca:	6961      	ldr	r1, [r4, #20]
 80106cc:	1d18      	adds	r0, r3, #4
 80106ce:	6030      	str	r0, [r6, #0]
 80106d0:	062e      	lsls	r6, r5, #24
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	d501      	bpl.n	80106da <_printf_i+0x1be>
 80106d6:	6019      	str	r1, [r3, #0]
 80106d8:	e002      	b.n	80106e0 <_printf_i+0x1c4>
 80106da:	0668      	lsls	r0, r5, #25
 80106dc:	d5fb      	bpl.n	80106d6 <_printf_i+0x1ba>
 80106de:	8019      	strh	r1, [r3, #0]
 80106e0:	2300      	movs	r3, #0
 80106e2:	6123      	str	r3, [r4, #16]
 80106e4:	4616      	mov	r6, r2
 80106e6:	e7bc      	b.n	8010662 <_printf_i+0x146>
 80106e8:	6833      	ldr	r3, [r6, #0]
 80106ea:	1d1a      	adds	r2, r3, #4
 80106ec:	6032      	str	r2, [r6, #0]
 80106ee:	681e      	ldr	r6, [r3, #0]
 80106f0:	6862      	ldr	r2, [r4, #4]
 80106f2:	2100      	movs	r1, #0
 80106f4:	4630      	mov	r0, r6
 80106f6:	f7ef fd73 	bl	80001e0 <memchr>
 80106fa:	b108      	cbz	r0, 8010700 <_printf_i+0x1e4>
 80106fc:	1b80      	subs	r0, r0, r6
 80106fe:	6060      	str	r0, [r4, #4]
 8010700:	6863      	ldr	r3, [r4, #4]
 8010702:	6123      	str	r3, [r4, #16]
 8010704:	2300      	movs	r3, #0
 8010706:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801070a:	e7aa      	b.n	8010662 <_printf_i+0x146>
 801070c:	6923      	ldr	r3, [r4, #16]
 801070e:	4632      	mov	r2, r6
 8010710:	4649      	mov	r1, r9
 8010712:	4640      	mov	r0, r8
 8010714:	47d0      	blx	sl
 8010716:	3001      	adds	r0, #1
 8010718:	d0ad      	beq.n	8010676 <_printf_i+0x15a>
 801071a:	6823      	ldr	r3, [r4, #0]
 801071c:	079b      	lsls	r3, r3, #30
 801071e:	d413      	bmi.n	8010748 <_printf_i+0x22c>
 8010720:	68e0      	ldr	r0, [r4, #12]
 8010722:	9b03      	ldr	r3, [sp, #12]
 8010724:	4298      	cmp	r0, r3
 8010726:	bfb8      	it	lt
 8010728:	4618      	movlt	r0, r3
 801072a:	e7a6      	b.n	801067a <_printf_i+0x15e>
 801072c:	2301      	movs	r3, #1
 801072e:	4632      	mov	r2, r6
 8010730:	4649      	mov	r1, r9
 8010732:	4640      	mov	r0, r8
 8010734:	47d0      	blx	sl
 8010736:	3001      	adds	r0, #1
 8010738:	d09d      	beq.n	8010676 <_printf_i+0x15a>
 801073a:	3501      	adds	r5, #1
 801073c:	68e3      	ldr	r3, [r4, #12]
 801073e:	9903      	ldr	r1, [sp, #12]
 8010740:	1a5b      	subs	r3, r3, r1
 8010742:	42ab      	cmp	r3, r5
 8010744:	dcf2      	bgt.n	801072c <_printf_i+0x210>
 8010746:	e7eb      	b.n	8010720 <_printf_i+0x204>
 8010748:	2500      	movs	r5, #0
 801074a:	f104 0619 	add.w	r6, r4, #25
 801074e:	e7f5      	b.n	801073c <_printf_i+0x220>
 8010750:	08012551 	.word	0x08012551
 8010754:	08012562 	.word	0x08012562

08010758 <__sflush_r>:
 8010758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801075c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010760:	0716      	lsls	r6, r2, #28
 8010762:	4605      	mov	r5, r0
 8010764:	460c      	mov	r4, r1
 8010766:	d454      	bmi.n	8010812 <__sflush_r+0xba>
 8010768:	684b      	ldr	r3, [r1, #4]
 801076a:	2b00      	cmp	r3, #0
 801076c:	dc02      	bgt.n	8010774 <__sflush_r+0x1c>
 801076e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010770:	2b00      	cmp	r3, #0
 8010772:	dd48      	ble.n	8010806 <__sflush_r+0xae>
 8010774:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010776:	2e00      	cmp	r6, #0
 8010778:	d045      	beq.n	8010806 <__sflush_r+0xae>
 801077a:	2300      	movs	r3, #0
 801077c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010780:	682f      	ldr	r7, [r5, #0]
 8010782:	6a21      	ldr	r1, [r4, #32]
 8010784:	602b      	str	r3, [r5, #0]
 8010786:	d030      	beq.n	80107ea <__sflush_r+0x92>
 8010788:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801078a:	89a3      	ldrh	r3, [r4, #12]
 801078c:	0759      	lsls	r1, r3, #29
 801078e:	d505      	bpl.n	801079c <__sflush_r+0x44>
 8010790:	6863      	ldr	r3, [r4, #4]
 8010792:	1ad2      	subs	r2, r2, r3
 8010794:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010796:	b10b      	cbz	r3, 801079c <__sflush_r+0x44>
 8010798:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801079a:	1ad2      	subs	r2, r2, r3
 801079c:	2300      	movs	r3, #0
 801079e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80107a0:	6a21      	ldr	r1, [r4, #32]
 80107a2:	4628      	mov	r0, r5
 80107a4:	47b0      	blx	r6
 80107a6:	1c43      	adds	r3, r0, #1
 80107a8:	89a3      	ldrh	r3, [r4, #12]
 80107aa:	d106      	bne.n	80107ba <__sflush_r+0x62>
 80107ac:	6829      	ldr	r1, [r5, #0]
 80107ae:	291d      	cmp	r1, #29
 80107b0:	d82b      	bhi.n	801080a <__sflush_r+0xb2>
 80107b2:	4a2a      	ldr	r2, [pc, #168]	@ (801085c <__sflush_r+0x104>)
 80107b4:	40ca      	lsrs	r2, r1
 80107b6:	07d6      	lsls	r6, r2, #31
 80107b8:	d527      	bpl.n	801080a <__sflush_r+0xb2>
 80107ba:	2200      	movs	r2, #0
 80107bc:	6062      	str	r2, [r4, #4]
 80107be:	04d9      	lsls	r1, r3, #19
 80107c0:	6922      	ldr	r2, [r4, #16]
 80107c2:	6022      	str	r2, [r4, #0]
 80107c4:	d504      	bpl.n	80107d0 <__sflush_r+0x78>
 80107c6:	1c42      	adds	r2, r0, #1
 80107c8:	d101      	bne.n	80107ce <__sflush_r+0x76>
 80107ca:	682b      	ldr	r3, [r5, #0]
 80107cc:	b903      	cbnz	r3, 80107d0 <__sflush_r+0x78>
 80107ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80107d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80107d2:	602f      	str	r7, [r5, #0]
 80107d4:	b1b9      	cbz	r1, 8010806 <__sflush_r+0xae>
 80107d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80107da:	4299      	cmp	r1, r3
 80107dc:	d002      	beq.n	80107e4 <__sflush_r+0x8c>
 80107de:	4628      	mov	r0, r5
 80107e0:	f7ff fa94 	bl	800fd0c <_free_r>
 80107e4:	2300      	movs	r3, #0
 80107e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80107e8:	e00d      	b.n	8010806 <__sflush_r+0xae>
 80107ea:	2301      	movs	r3, #1
 80107ec:	4628      	mov	r0, r5
 80107ee:	47b0      	blx	r6
 80107f0:	4602      	mov	r2, r0
 80107f2:	1c50      	adds	r0, r2, #1
 80107f4:	d1c9      	bne.n	801078a <__sflush_r+0x32>
 80107f6:	682b      	ldr	r3, [r5, #0]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d0c6      	beq.n	801078a <__sflush_r+0x32>
 80107fc:	2b1d      	cmp	r3, #29
 80107fe:	d001      	beq.n	8010804 <__sflush_r+0xac>
 8010800:	2b16      	cmp	r3, #22
 8010802:	d11e      	bne.n	8010842 <__sflush_r+0xea>
 8010804:	602f      	str	r7, [r5, #0]
 8010806:	2000      	movs	r0, #0
 8010808:	e022      	b.n	8010850 <__sflush_r+0xf8>
 801080a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801080e:	b21b      	sxth	r3, r3
 8010810:	e01b      	b.n	801084a <__sflush_r+0xf2>
 8010812:	690f      	ldr	r7, [r1, #16]
 8010814:	2f00      	cmp	r7, #0
 8010816:	d0f6      	beq.n	8010806 <__sflush_r+0xae>
 8010818:	0793      	lsls	r3, r2, #30
 801081a:	680e      	ldr	r6, [r1, #0]
 801081c:	bf08      	it	eq
 801081e:	694b      	ldreq	r3, [r1, #20]
 8010820:	600f      	str	r7, [r1, #0]
 8010822:	bf18      	it	ne
 8010824:	2300      	movne	r3, #0
 8010826:	eba6 0807 	sub.w	r8, r6, r7
 801082a:	608b      	str	r3, [r1, #8]
 801082c:	f1b8 0f00 	cmp.w	r8, #0
 8010830:	dde9      	ble.n	8010806 <__sflush_r+0xae>
 8010832:	6a21      	ldr	r1, [r4, #32]
 8010834:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010836:	4643      	mov	r3, r8
 8010838:	463a      	mov	r2, r7
 801083a:	4628      	mov	r0, r5
 801083c:	47b0      	blx	r6
 801083e:	2800      	cmp	r0, #0
 8010840:	dc08      	bgt.n	8010854 <__sflush_r+0xfc>
 8010842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801084a:	81a3      	strh	r3, [r4, #12]
 801084c:	f04f 30ff 	mov.w	r0, #4294967295
 8010850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010854:	4407      	add	r7, r0
 8010856:	eba8 0800 	sub.w	r8, r8, r0
 801085a:	e7e7      	b.n	801082c <__sflush_r+0xd4>
 801085c:	20400001 	.word	0x20400001

08010860 <_fflush_r>:
 8010860:	b538      	push	{r3, r4, r5, lr}
 8010862:	690b      	ldr	r3, [r1, #16]
 8010864:	4605      	mov	r5, r0
 8010866:	460c      	mov	r4, r1
 8010868:	b913      	cbnz	r3, 8010870 <_fflush_r+0x10>
 801086a:	2500      	movs	r5, #0
 801086c:	4628      	mov	r0, r5
 801086e:	bd38      	pop	{r3, r4, r5, pc}
 8010870:	b118      	cbz	r0, 801087a <_fflush_r+0x1a>
 8010872:	6a03      	ldr	r3, [r0, #32]
 8010874:	b90b      	cbnz	r3, 801087a <_fflush_r+0x1a>
 8010876:	f7fe fef9 	bl	800f66c <__sinit>
 801087a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d0f3      	beq.n	801086a <_fflush_r+0xa>
 8010882:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010884:	07d0      	lsls	r0, r2, #31
 8010886:	d404      	bmi.n	8010892 <_fflush_r+0x32>
 8010888:	0599      	lsls	r1, r3, #22
 801088a:	d402      	bmi.n	8010892 <_fflush_r+0x32>
 801088c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801088e:	f7ff fa26 	bl	800fcde <__retarget_lock_acquire_recursive>
 8010892:	4628      	mov	r0, r5
 8010894:	4621      	mov	r1, r4
 8010896:	f7ff ff5f 	bl	8010758 <__sflush_r>
 801089a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801089c:	07da      	lsls	r2, r3, #31
 801089e:	4605      	mov	r5, r0
 80108a0:	d4e4      	bmi.n	801086c <_fflush_r+0xc>
 80108a2:	89a3      	ldrh	r3, [r4, #12]
 80108a4:	059b      	lsls	r3, r3, #22
 80108a6:	d4e1      	bmi.n	801086c <_fflush_r+0xc>
 80108a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80108aa:	f7ff fa19 	bl	800fce0 <__retarget_lock_release_recursive>
 80108ae:	e7dd      	b.n	801086c <_fflush_r+0xc>

080108b0 <__swhatbuf_r>:
 80108b0:	b570      	push	{r4, r5, r6, lr}
 80108b2:	460c      	mov	r4, r1
 80108b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108b8:	2900      	cmp	r1, #0
 80108ba:	b096      	sub	sp, #88	@ 0x58
 80108bc:	4615      	mov	r5, r2
 80108be:	461e      	mov	r6, r3
 80108c0:	da0d      	bge.n	80108de <__swhatbuf_r+0x2e>
 80108c2:	89a3      	ldrh	r3, [r4, #12]
 80108c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80108c8:	f04f 0100 	mov.w	r1, #0
 80108cc:	bf14      	ite	ne
 80108ce:	2340      	movne	r3, #64	@ 0x40
 80108d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80108d4:	2000      	movs	r0, #0
 80108d6:	6031      	str	r1, [r6, #0]
 80108d8:	602b      	str	r3, [r5, #0]
 80108da:	b016      	add	sp, #88	@ 0x58
 80108dc:	bd70      	pop	{r4, r5, r6, pc}
 80108de:	466a      	mov	r2, sp
 80108e0:	f000 f878 	bl	80109d4 <_fstat_r>
 80108e4:	2800      	cmp	r0, #0
 80108e6:	dbec      	blt.n	80108c2 <__swhatbuf_r+0x12>
 80108e8:	9901      	ldr	r1, [sp, #4]
 80108ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80108ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80108f2:	4259      	negs	r1, r3
 80108f4:	4159      	adcs	r1, r3
 80108f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80108fa:	e7eb      	b.n	80108d4 <__swhatbuf_r+0x24>

080108fc <__smakebuf_r>:
 80108fc:	898b      	ldrh	r3, [r1, #12]
 80108fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010900:	079d      	lsls	r5, r3, #30
 8010902:	4606      	mov	r6, r0
 8010904:	460c      	mov	r4, r1
 8010906:	d507      	bpl.n	8010918 <__smakebuf_r+0x1c>
 8010908:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801090c:	6023      	str	r3, [r4, #0]
 801090e:	6123      	str	r3, [r4, #16]
 8010910:	2301      	movs	r3, #1
 8010912:	6163      	str	r3, [r4, #20]
 8010914:	b003      	add	sp, #12
 8010916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010918:	ab01      	add	r3, sp, #4
 801091a:	466a      	mov	r2, sp
 801091c:	f7ff ffc8 	bl	80108b0 <__swhatbuf_r>
 8010920:	9f00      	ldr	r7, [sp, #0]
 8010922:	4605      	mov	r5, r0
 8010924:	4639      	mov	r1, r7
 8010926:	4630      	mov	r0, r6
 8010928:	f7ff fa64 	bl	800fdf4 <_malloc_r>
 801092c:	b948      	cbnz	r0, 8010942 <__smakebuf_r+0x46>
 801092e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010932:	059a      	lsls	r2, r3, #22
 8010934:	d4ee      	bmi.n	8010914 <__smakebuf_r+0x18>
 8010936:	f023 0303 	bic.w	r3, r3, #3
 801093a:	f043 0302 	orr.w	r3, r3, #2
 801093e:	81a3      	strh	r3, [r4, #12]
 8010940:	e7e2      	b.n	8010908 <__smakebuf_r+0xc>
 8010942:	89a3      	ldrh	r3, [r4, #12]
 8010944:	6020      	str	r0, [r4, #0]
 8010946:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801094a:	81a3      	strh	r3, [r4, #12]
 801094c:	9b01      	ldr	r3, [sp, #4]
 801094e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010952:	b15b      	cbz	r3, 801096c <__smakebuf_r+0x70>
 8010954:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010958:	4630      	mov	r0, r6
 801095a:	f000 f84d 	bl	80109f8 <_isatty_r>
 801095e:	b128      	cbz	r0, 801096c <__smakebuf_r+0x70>
 8010960:	89a3      	ldrh	r3, [r4, #12]
 8010962:	f023 0303 	bic.w	r3, r3, #3
 8010966:	f043 0301 	orr.w	r3, r3, #1
 801096a:	81a3      	strh	r3, [r4, #12]
 801096c:	89a3      	ldrh	r3, [r4, #12]
 801096e:	431d      	orrs	r5, r3
 8010970:	81a5      	strh	r5, [r4, #12]
 8010972:	e7cf      	b.n	8010914 <__smakebuf_r+0x18>

08010974 <_raise_r>:
 8010974:	291f      	cmp	r1, #31
 8010976:	b538      	push	{r3, r4, r5, lr}
 8010978:	4605      	mov	r5, r0
 801097a:	460c      	mov	r4, r1
 801097c:	d904      	bls.n	8010988 <_raise_r+0x14>
 801097e:	2316      	movs	r3, #22
 8010980:	6003      	str	r3, [r0, #0]
 8010982:	f04f 30ff 	mov.w	r0, #4294967295
 8010986:	bd38      	pop	{r3, r4, r5, pc}
 8010988:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801098a:	b112      	cbz	r2, 8010992 <_raise_r+0x1e>
 801098c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010990:	b94b      	cbnz	r3, 80109a6 <_raise_r+0x32>
 8010992:	4628      	mov	r0, r5
 8010994:	f000 f852 	bl	8010a3c <_getpid_r>
 8010998:	4622      	mov	r2, r4
 801099a:	4601      	mov	r1, r0
 801099c:	4628      	mov	r0, r5
 801099e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109a2:	f000 b839 	b.w	8010a18 <_kill_r>
 80109a6:	2b01      	cmp	r3, #1
 80109a8:	d00a      	beq.n	80109c0 <_raise_r+0x4c>
 80109aa:	1c59      	adds	r1, r3, #1
 80109ac:	d103      	bne.n	80109b6 <_raise_r+0x42>
 80109ae:	2316      	movs	r3, #22
 80109b0:	6003      	str	r3, [r0, #0]
 80109b2:	2001      	movs	r0, #1
 80109b4:	e7e7      	b.n	8010986 <_raise_r+0x12>
 80109b6:	2100      	movs	r1, #0
 80109b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80109bc:	4620      	mov	r0, r4
 80109be:	4798      	blx	r3
 80109c0:	2000      	movs	r0, #0
 80109c2:	e7e0      	b.n	8010986 <_raise_r+0x12>

080109c4 <raise>:
 80109c4:	4b02      	ldr	r3, [pc, #8]	@ (80109d0 <raise+0xc>)
 80109c6:	4601      	mov	r1, r0
 80109c8:	6818      	ldr	r0, [r3, #0]
 80109ca:	f7ff bfd3 	b.w	8010974 <_raise_r>
 80109ce:	bf00      	nop
 80109d0:	20000028 	.word	0x20000028

080109d4 <_fstat_r>:
 80109d4:	b538      	push	{r3, r4, r5, lr}
 80109d6:	4d07      	ldr	r5, [pc, #28]	@ (80109f4 <_fstat_r+0x20>)
 80109d8:	2300      	movs	r3, #0
 80109da:	4604      	mov	r4, r0
 80109dc:	4608      	mov	r0, r1
 80109de:	4611      	mov	r1, r2
 80109e0:	602b      	str	r3, [r5, #0]
 80109e2:	f7f1 f9bf 	bl	8001d64 <_fstat>
 80109e6:	1c43      	adds	r3, r0, #1
 80109e8:	d102      	bne.n	80109f0 <_fstat_r+0x1c>
 80109ea:	682b      	ldr	r3, [r5, #0]
 80109ec:	b103      	cbz	r3, 80109f0 <_fstat_r+0x1c>
 80109ee:	6023      	str	r3, [r4, #0]
 80109f0:	bd38      	pop	{r3, r4, r5, pc}
 80109f2:	bf00      	nop
 80109f4:	20006104 	.word	0x20006104

080109f8 <_isatty_r>:
 80109f8:	b538      	push	{r3, r4, r5, lr}
 80109fa:	4d06      	ldr	r5, [pc, #24]	@ (8010a14 <_isatty_r+0x1c>)
 80109fc:	2300      	movs	r3, #0
 80109fe:	4604      	mov	r4, r0
 8010a00:	4608      	mov	r0, r1
 8010a02:	602b      	str	r3, [r5, #0]
 8010a04:	f7f1 f9be 	bl	8001d84 <_isatty>
 8010a08:	1c43      	adds	r3, r0, #1
 8010a0a:	d102      	bne.n	8010a12 <_isatty_r+0x1a>
 8010a0c:	682b      	ldr	r3, [r5, #0]
 8010a0e:	b103      	cbz	r3, 8010a12 <_isatty_r+0x1a>
 8010a10:	6023      	str	r3, [r4, #0]
 8010a12:	bd38      	pop	{r3, r4, r5, pc}
 8010a14:	20006104 	.word	0x20006104

08010a18 <_kill_r>:
 8010a18:	b538      	push	{r3, r4, r5, lr}
 8010a1a:	4d07      	ldr	r5, [pc, #28]	@ (8010a38 <_kill_r+0x20>)
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	4604      	mov	r4, r0
 8010a20:	4608      	mov	r0, r1
 8010a22:	4611      	mov	r1, r2
 8010a24:	602b      	str	r3, [r5, #0]
 8010a26:	f7f1 f959 	bl	8001cdc <_kill>
 8010a2a:	1c43      	adds	r3, r0, #1
 8010a2c:	d102      	bne.n	8010a34 <_kill_r+0x1c>
 8010a2e:	682b      	ldr	r3, [r5, #0]
 8010a30:	b103      	cbz	r3, 8010a34 <_kill_r+0x1c>
 8010a32:	6023      	str	r3, [r4, #0]
 8010a34:	bd38      	pop	{r3, r4, r5, pc}
 8010a36:	bf00      	nop
 8010a38:	20006104 	.word	0x20006104

08010a3c <_getpid_r>:
 8010a3c:	f7f1 b946 	b.w	8001ccc <_getpid>

08010a40 <_sbrk_r>:
 8010a40:	b538      	push	{r3, r4, r5, lr}
 8010a42:	4d06      	ldr	r5, [pc, #24]	@ (8010a5c <_sbrk_r+0x1c>)
 8010a44:	2300      	movs	r3, #0
 8010a46:	4604      	mov	r4, r0
 8010a48:	4608      	mov	r0, r1
 8010a4a:	602b      	str	r3, [r5, #0]
 8010a4c:	f7f1 f9b2 	bl	8001db4 <_sbrk>
 8010a50:	1c43      	adds	r3, r0, #1
 8010a52:	d102      	bne.n	8010a5a <_sbrk_r+0x1a>
 8010a54:	682b      	ldr	r3, [r5, #0]
 8010a56:	b103      	cbz	r3, 8010a5a <_sbrk_r+0x1a>
 8010a58:	6023      	str	r3, [r4, #0]
 8010a5a:	bd38      	pop	{r3, r4, r5, pc}
 8010a5c:	20006104 	.word	0x20006104

08010a60 <_realloc_r>:
 8010a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a64:	4607      	mov	r7, r0
 8010a66:	4614      	mov	r4, r2
 8010a68:	460d      	mov	r5, r1
 8010a6a:	b921      	cbnz	r1, 8010a76 <_realloc_r+0x16>
 8010a6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010a70:	4611      	mov	r1, r2
 8010a72:	f7ff b9bf 	b.w	800fdf4 <_malloc_r>
 8010a76:	b92a      	cbnz	r2, 8010a84 <_realloc_r+0x24>
 8010a78:	f7ff f948 	bl	800fd0c <_free_r>
 8010a7c:	4625      	mov	r5, r4
 8010a7e:	4628      	mov	r0, r5
 8010a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a84:	f000 f81a 	bl	8010abc <_malloc_usable_size_r>
 8010a88:	4284      	cmp	r4, r0
 8010a8a:	4606      	mov	r6, r0
 8010a8c:	d802      	bhi.n	8010a94 <_realloc_r+0x34>
 8010a8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010a92:	d8f4      	bhi.n	8010a7e <_realloc_r+0x1e>
 8010a94:	4621      	mov	r1, r4
 8010a96:	4638      	mov	r0, r7
 8010a98:	f7ff f9ac 	bl	800fdf4 <_malloc_r>
 8010a9c:	4680      	mov	r8, r0
 8010a9e:	b908      	cbnz	r0, 8010aa4 <_realloc_r+0x44>
 8010aa0:	4645      	mov	r5, r8
 8010aa2:	e7ec      	b.n	8010a7e <_realloc_r+0x1e>
 8010aa4:	42b4      	cmp	r4, r6
 8010aa6:	4622      	mov	r2, r4
 8010aa8:	4629      	mov	r1, r5
 8010aaa:	bf28      	it	cs
 8010aac:	4632      	movcs	r2, r6
 8010aae:	f7ff f918 	bl	800fce2 <memcpy>
 8010ab2:	4629      	mov	r1, r5
 8010ab4:	4638      	mov	r0, r7
 8010ab6:	f7ff f929 	bl	800fd0c <_free_r>
 8010aba:	e7f1      	b.n	8010aa0 <_realloc_r+0x40>

08010abc <_malloc_usable_size_r>:
 8010abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ac0:	1f18      	subs	r0, r3, #4
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	bfbc      	itt	lt
 8010ac6:	580b      	ldrlt	r3, [r1, r0]
 8010ac8:	18c0      	addlt	r0, r0, r3
 8010aca:	4770      	bx	lr

08010acc <_init>:
 8010acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ace:	bf00      	nop
 8010ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ad2:	bc08      	pop	{r3}
 8010ad4:	469e      	mov	lr, r3
 8010ad6:	4770      	bx	lr

08010ad8 <_fini>:
 8010ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ada:	bf00      	nop
 8010adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ade:	bc08      	pop	{r3}
 8010ae0:	469e      	mov	lr, r3
 8010ae2:	4770      	bx	lr
