
---------- Begin Simulation Statistics ----------
final_tick                                29668075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    451                       # Simulator instruction rate (inst/s)
host_mem_usage                               13196880                       # Number of bytes of host memory used
host_op_rate                                      461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64646.06                       # Real time elapsed on the host
host_tick_rate                                 232767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29125376                       # Number of instructions simulated
sim_ops                                      29812145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015047                       # Number of seconds simulated
sim_ticks                                 15047466875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.123742                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1098825                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1131366                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 61                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8974                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1117056                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8748                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10816                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2068                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1191402                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19741                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3063                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6991933                       # Number of instructions committed
system.cpu.committedOps                       7085298                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.408846                       # CPI: cycles per instruction
system.cpu.discardedOps                         31737                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3575398                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            247305                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2162298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7572775                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293354                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       32                       # number of quiesce instructions executed
system.cpu.numCycles                         23834423                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        32                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4628165     65.32%     65.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3190      0.05%     65.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                 253539      3.58%     68.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2200404     31.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7085298                       # Class of committed instruction
system.cpu.quiesceCycles                       241524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16261648                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2034989                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              687552                       # Transaction distribution
system.membus.trans_dist::ReadResp             688840                       # Transaction distribution
system.membus.trans_dist::WriteReq             342944                       # Transaction distribution
system.membus.trans_dist::WriteResp            342944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          897                       # Transaction distribution
system.membus.trans_dist::CleanEvict              705                       # Transaction distribution
system.membus.trans_dist::ReadExReq               478                       # Transaction distribution
system.membus.trans_dist::ReadExResp              479                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1100                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1015808                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1015808                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2036312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2065728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2031616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2031616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4097743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       157376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       202624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     65011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     65011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65226368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3064527                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000006                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002424                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3064509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3064527                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5051807122                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29699000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              365828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5918125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           24765585                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4133498731                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             944500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     11075584                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     18939904                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       346112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2312192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    940741463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    348422764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1289164227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    522634146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    736043089                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1258677235                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1463375609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1084465853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2547841462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     19464192                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     11010048                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     18874368                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3704832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       344064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2310144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    940741463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    352778049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1293519511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    522634146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    731687804                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1254321950                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1463375609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1084465853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2547841462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1383904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1383904                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3444                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1007616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1007616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4086720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     65044096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7031460250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   5638657785                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3362272000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       686080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       686080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       329728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       329728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       503808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2031616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     65011712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1542154                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1542154    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1542154                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3106563750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3760128000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         25.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11010048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18874368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       344064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2310144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    940741463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    348422764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1289164227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    522634146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    731687804                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1254321950                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1463375609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1080110568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2543486177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     19464192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     10813440                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     18677760                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3704832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       337920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2304000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    940741463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    352778049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1293519511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    522634146                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    718621951                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1241256097                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1463375609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1071399999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2534775608                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       799603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72305                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         871908                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       799603                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       799603                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       799603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72305                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        871908                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11010048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     10813440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     11075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     11010048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          99968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44009088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        57408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21160000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       168960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       173056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       172032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              687642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             330625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    731687804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    718621951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    736043089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    731687804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6643510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2924684159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3815127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    348422764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    352778049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    348422764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    352778049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1406216752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3815127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1080110568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1071399999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1084465853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1084465853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6643510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4330900911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    253828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    251858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    254881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    254868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647114250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2207                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2207                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1259985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      687641                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     330625                       # Number of write requests accepted
system.mem_ctrls.readBursts                    687641                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   330625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22176775425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3436335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40217534175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32268.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58518.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       644                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   640965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                687641                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               330625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  602108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   29600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.117518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.847023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.484035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1602      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1868      2.69%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          914      1.32%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1200      1.73%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      1.59%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1190      1.72%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          822      1.18%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1394      2.01%     14.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59272     85.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     311.405075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1166.477601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1979     89.67%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.18%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           46      2.08%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.05%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.32%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           75      3.40%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            8      0.36%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           32      1.45%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.05%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           17      0.77%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.05%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.09%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.05%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            8      0.36%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            9      0.41%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.05%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8960-9215            2      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12544-12799            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13567            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2207                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     149.807884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    102.956977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    146.826725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            294     13.32%     13.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            84      3.81%     17.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           730     33.08%     50.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          451     20.43%     70.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           44      1.99%     72.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           40      1.81%     74.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           46      2.08%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           70      3.17%     79.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          134      6.07%     85.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           91      4.12%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           68      3.08%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           19      0.86%     93.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           32      1.45%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            9      0.41%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           16      0.72%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            5      0.23%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.18%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            5      0.23%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            7      0.32%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            9      0.41%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           12      0.54%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            8      0.36%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           10      0.45%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.14%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.09%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            4      0.18%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2207                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43985088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21160064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44009024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21160000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2923.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1406.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2924.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1406.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15047316250                       # Total gap between requests
system.mem_ctrls.avgGap                      14777.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11002112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     10810496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     11069504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     11003136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        99840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        58432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      5308416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5307456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 731160406.691375374794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 718426303.231187582016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 735639034.261040687561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 731228458.012471914291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6635003.806911520660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3883178.510070652701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 348422764.014225482941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 352778048.564403295517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 348422764.014225482941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 352714250.450875282288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       172032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       168960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       173056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       172032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          897                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10054249255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   9872355215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  10104905525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  10068614890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117409290                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31269846330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  87696250640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  59265268200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  66078458250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  71204276245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58444.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58430.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58390.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58527.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75214.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34860475.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1070510.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    714521.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    806621.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    858462.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2936950510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    813960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11297324490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  64                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            32                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4717683.593750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2081648.836139                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1328500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7330000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              32                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     29517109125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    150965875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3697791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3697791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3697791                       # number of overall hits
system.cpu.icache.overall_hits::total         3697791                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8165625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8165625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8165625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8165625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3697979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3697979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3697979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3697979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43434.175532                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43434.175532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43434.175532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43434.175532                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7870375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7870375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7870375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7870375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.696809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.696809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.696809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.696809                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3697791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3697791                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8165625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8165625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3697979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3697979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43434.175532                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43434.175532                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7870375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7870375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.696809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.696809                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.918558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2426299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                23                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          105491.260870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.918558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.613122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.613122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7396146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7396146                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       402730                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           402730                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       402730                       # number of overall hits
system.cpu.dcache.overall_hits::total          402730                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2048                       # number of overall misses
system.cpu.dcache.overall_misses::total          2048                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    227168750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    227168750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    227168750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    227168750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       404778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       404778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       404778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       404778                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 110922.241211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110922.241211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 110922.241211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110922.241211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          897                       # number of writebacks
system.cpu.dcache.writebacks::total               897                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          470                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1578                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    170340625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    170340625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    170340625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    170340625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     32083000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     32083000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003898                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003898                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003898                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003898                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107947.164132                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107947.164132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107947.164132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107947.164132                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.300109                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.300109                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1579                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       250062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          250062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    120928750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    120928750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       251187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       251187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 107492.222222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107492.222222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1472                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1472                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    116863250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    116863250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     32083000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     32083000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106239.318182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106239.318182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21795.516304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21795.516304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       152668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         152668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 115102.925244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 115102.925244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53477375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53477375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111877.353556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111877.353556                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1015808                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1015808                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  10704420625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  10704420625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10537.838474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10537.838474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       306644                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       306644                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       709164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       709164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10447344372                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10447344372                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14731.915850                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14731.915850                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               30822                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1579                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.519949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9747155                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9747155                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29668075000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29668213125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    451                       # Simulator instruction rate (inst/s)
host_mem_usage                               13197012                       # Number of bytes of host memory used
host_op_rate                                      461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64646.16                       # Real time elapsed on the host
host_tick_rate                                 232769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29125385                       # Number of instructions simulated
sim_ops                                      29812160                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015048                       # Number of seconds simulated
sim_ticks                                 15047605000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.123230                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1098826                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1131373                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 62                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8976                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1117056                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8748                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10816                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2068                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1191411                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19743                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3063                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     6991942                       # Number of instructions committed
system.cpu.committedOps                       7085313                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.408873                       # CPI: cycles per instruction
system.cpu.discardedOps                         31742                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3575420                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            247305                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2162298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7572946                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293352                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       32                       # number of quiesce instructions executed
system.cpu.numCycles                         23834644                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        32                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4628173     65.32%     65.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3190      0.05%     65.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.37% # Class of committed instruction
system.cpu.op_class_0::MemRead                 253545      3.58%     68.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2200404     31.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7085313                       # Class of committed instruction
system.cpu.quiesceCycles                       241524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16261698                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2034995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              687552                       # Transaction distribution
system.membus.trans_dist::ReadResp             688843                       # Transaction distribution
system.membus.trans_dist::WriteReq             342944                       # Transaction distribution
system.membus.trans_dist::WriteResp            342944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          899                       # Transaction distribution
system.membus.trans_dist::CleanEvict              706                       # Transaction distribution
system.membus.trans_dist::ReadExReq               478                       # Transaction distribution
system.membus.trans_dist::ReadExResp              479                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1102                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1015808                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1015808                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2036318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2065734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2031616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2031616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4097752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       157632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       202880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     65011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     65011712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65226688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3064530                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000006                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002424                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3064512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3064530                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5051821247                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29699000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              369078                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5918125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           24776960                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4133498731                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             949500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     11075584                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     18939904                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       346112                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2312192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    940732828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    348419566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1289152393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    522629349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    736036333                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1258665681                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1463362176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1084455898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2547818075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     19464192                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     11010048                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     18874368                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      3704832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       344064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2310144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    940732828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    352774810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1293507638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    522629349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    731681088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1254310437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1463362176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1084455898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2547818075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1383904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1383904                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         3444                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         3486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         3486                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1007616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1007616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1019904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4086720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5478                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     65044096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7031460250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   5638657785                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3362272000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       686080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       686080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       329728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       329728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       507904                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       503808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       509952                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2031616                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     16121856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     16318464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     65011712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1542154                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1542154    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1542154                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3106563750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3760128000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         25.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11010048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18874368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       344064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2310144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    940732828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    348419566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1289152393                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    522629349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    731681088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1254310437                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1463362176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1080100654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2543462830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      5308416                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     19464192                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     10813440                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     18677760                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       165888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      3704832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       337920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2304000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    940732828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    352774810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1293507638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    522629349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    718615354                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1241244703                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1463362176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1071390165                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2534752341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        13184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          189                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          206                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       803849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72304                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         876153                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       803849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       803849                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       803849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72304                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        876153                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11010048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     10813440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     11075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     11010048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         100096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44009216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        57536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5308416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21160128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       168960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       173056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       172032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              687644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        82944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             330627                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    731681088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    718615354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    736036333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    731681088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6651956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2924665819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3823599                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    348419566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    352774810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    348419566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    352774810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1406212351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3823599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1080100654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1071390165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1084455898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1084455898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6651956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4330878170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    253828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    251858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    254881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    254868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647114250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2207                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2207                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1259991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      687643                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     330627                       # Number of write requests accepted
system.mem_ctrls.readBursts                    687643                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   330627                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            42943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22176783550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3436345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             40217594800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       644                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   640967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                687643                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               330627                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  602108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   29600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.117518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.847023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.484035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1602      2.31%      2.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1868      2.69%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          914      1.32%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1200      1.73%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      1.59%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1190      1.72%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          822      1.18%     12.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1394      2.01%     14.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59272     85.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     311.405075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1166.477601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1979     89.67%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.18%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           46      2.08%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.05%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.32%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           75      3.40%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            8      0.36%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           32      1.45%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.05%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           17      0.77%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.05%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.09%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.05%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            8      0.36%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            9      0.41%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            1      0.05%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8960-9215            2      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10496-10751            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12544-12799            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13567            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2207                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     149.807884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    102.956977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    146.826725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            294     13.32%     13.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            84      3.81%     17.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           730     33.08%     50.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          451     20.43%     70.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           44      1.99%     72.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           40      1.81%     74.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           46      2.08%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           70      3.17%     79.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          134      6.07%     85.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           91      4.12%     89.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           68      3.08%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           19      0.86%     93.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           32      1.45%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            9      0.41%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           16      0.72%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            5      0.23%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.18%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            5      0.23%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            7      0.32%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            9      0.41%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           12      0.54%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            8      0.36%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           10      0.45%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.14%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.09%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            4      0.18%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            8      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2207                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43985216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21160064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44009152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21160128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2923.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1406.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2924.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1406.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15047588750                       # Total gap between requests
system.mem_ctrls.avgGap                      14777.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11002112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     10810496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     11069504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     11003136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        99968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        58432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      5308416                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5307456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 731153695.222595214844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 718419708.651310324669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 735632281.682035088539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 731221745.919034957886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6643449.239928878844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3883142.865592231974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 348419565.771430075169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 352774810.343572914600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 348419565.771430075169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 352711012.815660715103                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       172032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       168960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       173056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       172032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        82944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10054249255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   9872355215                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  10104905525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  10068614890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117469915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31269846330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  87696250640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  59265268200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  66078458250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  71204276245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58444.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58430.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58390.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58527.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     75156.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34782921.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1070510.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    714521.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    806621.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma    858462.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2936950510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    813960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11297462615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  64                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            32                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4717683.593750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2081648.836139                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1328500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7330000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              32                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     29517247250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    150965875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3697801                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3697801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3697801                       # number of overall hits
system.cpu.icache.overall_hits::total         3697801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          189                       # number of overall misses
system.cpu.icache.overall_misses::total           189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8209375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8209375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8209375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8209375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3697990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3697990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3697990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3697990                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.846561                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.846561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.846561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.846561                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7912500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7912500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7912500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41865.079365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41865.079365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41865.079365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41865.079365                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3697801                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3697801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8209375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8209375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3697990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3697990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.846561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.846561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7912500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41865.079365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41865.079365                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.918586                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10526540                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30869.618768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.918586                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.613122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.613122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7396169                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7396169                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       402734                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           402734                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       402734                       # number of overall hits
system.cpu.dcache.overall_hits::total          402734                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2050                       # number of overall misses
system.cpu.dcache.overall_misses::total          2050                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    227298125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    227298125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    227298125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    227298125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       404784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       404784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       404784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       404784                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005064                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005064                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005064                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005064                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 110877.134146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110877.134146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 110877.134146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110877.134146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          899                       # number of writebacks
system.cpu.dcache.writebacks::total               899                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          470                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14688                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    170467250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    170467250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    170467250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    170467250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     32083000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     32083000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003903                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107890.664557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107890.664557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107890.664557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107890.664557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2184.300109                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2184.300109                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1581                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       250066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          250066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1127                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    121058125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    121058125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       251193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       251193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 107416.259982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107416.259982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1472                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1472                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    116989875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    116989875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     32083000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     32083000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106161.411071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106161.411071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21795.516304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21795.516304                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       152668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         152668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106240000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 115102.925244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 115102.925244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        13216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        13216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53477375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53477375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111877.353556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111877.353556                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1015808                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1015808                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  10704420625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  10704420625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10537.838474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10537.838474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       306644                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       306644                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       709164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       709164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10447344372                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10447344372                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14731.915850                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14731.915850                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              405775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2093                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            193.872432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9747181                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9747181                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29668213125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
