<!DOCTYPE html><html><head><meta charSet="utf-8"/><meta name="viewport" content="width=device-width"/><meta name="next-head-count" content="2"/><link rel="preload" href="./_next/static/css/b69170313f70ce04.css" as="style"/><link rel="stylesheet" href="./_next/static/css/b69170313f70ce04.css" data-n-g=""/><noscript data-n-css=""></noscript><script defer="" nomodule="" src="./_next/static/chunks/polyfills-5cd94c89d3acac5f.js"></script><script src="./_next/static/chunks/webpack-50abab046c6c9054.js" defer=""></script><script src="./_next/static/chunks/framework-5f4595e5518b5600.js" defer=""></script><script src="./_next/static/chunks/main-b4cdd9636ac3694c.js" defer=""></script><script src="./_next/static/chunks/pages/_app-05247cedb61ad0d1.js" defer=""></script><script src="./_next/static/chunks/325-847486fb1af7fb45.js" defer=""></script><script src="./_next/static/chunks/pages/components/publication-101a31b0e8698278.js" defer=""></script><script src="./_next/static/MOX-sQtbPWGgyeE2WMQd1/_buildManifest.js" defer=""></script><script src="./_next/static/MOX-sQtbPWGgyeE2WMQd1/_ssgManifest.js" defer=""></script><script src="./_next/static/MOX-sQtbPWGgyeE2WMQd1/_middlewareManifest.js" defer=""></script></head><body><div id="__next" data-reactroot=""><div id="Publication" class="container"><br/><br/><br/><h2>Publication</h2><div><p><strong>[Recent publications]</strong></p><p><strong>Books:</strong></p><ol><li>「6小時從零到一: 高科技創業入門」蔡仁松著,2020, 奇智出版</li><li>「6小時從零到一: 高科技創業入門教師手冊」蔡仁松著,2021, 清大出版</li><li>「 高科技創業與營運」蔡仁松著,2021.</li><li>「高科技創業與營運教師手冊」蔡仁松著,2021, 清大出版</li><li>「道在人間」蔡仁松著,2019, 台灣佳美協會出版</li><li><strong>「</strong>天問旅程<strong>」</strong>蔡仁松著,2017, 台灣佳美協會出版</li></ol><p><strong>Journal Papers:</strong></p><ol><li>Hsin-I Wu, Da-Yi Guo, and Ren-Song Tsay, “A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Inter-Component Interactions,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020</li><li>Jyun-Hao Chang, Hsin-I Wu,  Hsien-Lun Pai, Ren-Song Tsay, Wai-Kei Mak, “Highly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore  Instruction-Set Simulations.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34.11 (2015): 1822-1835.</li><li>Chang, F-Y., R-S. Tsay, W-K.  Mak, and S-H. Chen. “MANA: A Shortest Path Maze Algorithm Under Separation and Minimum Length NAnometer Rules.” IEEE Transactions on  Computer-Aided Design of Integrated Circuits and Systems, 32, no. 10      (2013): 1557-1568.</li><li>Chen-Kang Lo, Mao-Lin Li, Jen-Chieh Yeh, Ren-Song Tsay, “Automatic Generation of High-speed Accurate  TLM Models for Out-of-Order Pipelined Bus,” ACM Transactions on Embedded Computing Systems, 2013.</li><li>Meng-Huan Wu, Cheng-Yang Fu, Peng-Chih Wang, Ren-Song Tsay, “A Distributed Timing Synchronization  Technique for Parallel Multi-Core Instruction-Set Simulation,” ACM Transactions on Embedded Computing Systems, Feb. 2013.</li><li>Meng-Huan Wu, Peng-Chih Wang, Cheng-Yang Fu, and Ren-Song Tsay, “An Extended SystemC Framework for Efficient and Reliable HW/SW Co-Simulation,” ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 17 Issue 2, April 2012</li><li>Ching-Te Chiu , Tsun-Hsien  Wang , Wei-Ming Ke , Chen-Yu Chuang , Jhih-Siao Huang , Wei-Su Wong ,  Ren-Song Tsay, and Cyuan-Jhe Wu, “Real-Time Tone-Mapping Processor with Integrated Photographic and Gradient Compression using 0.13 μm Technology on an Arm Soc Platform,” Journal of Signal Processing Systems, Springer,      June 2010.</li></ol><p><strong>International Conference Papers:</strong></p><ol><li>Kuo-Cheng Chin, Ren-Song Tsay, and Hsin-I Wu, “A Heuristic Region-based Concurrency Bug Testing Approach,” the 19th International Conference on Ubiquitous Computing and Communications (IUCC-2020)</li><li>Yin-Chun Ling, Hsu-Hsun Chin, Hsin-I Wu and Ren-Song Tsay, “Designing A Compact Convolutional Neural Network Processor on Embedded FPGAs,” 2020 IEEE GCAIoT</li><li>Hsin-I Wu, Fong-Yuan Chang, Ren-Song Tsay,<strong> </strong>“CORONA: A <em>k</em>-COnnected RObust Interconnection Network Generation Algorithm,<strong>”</strong> VLSI-DAT 2020</li><li>Hsin-I Wu, Da-Yi Guo, Ren-Song Tsay, and Hsu-Hsun Chin, “A Pipeline-Based Scheduler for Optimizing Latency of Convolution Neural Network Inference over Heterogeneous Multicore Systems,” The 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2020)</li></ol><ol><li>Kuo-Cheng Chin, Ren-Song Tsay, and Hsin-I Wu, “A Heuristic Region-based Concurrency Bug Testing Approach,” the 19th International Conference on Ubiquitous Computing and Communications (IUCC-2020)</li><li>Yin-Chun Ling, Hsu-Hsun Chin, Hsin-I Wu and Ren-Song Tsay, “Designing A Compact Convolutional Neural Network Processor on Embedded FPGAs,” 2020 IEEE GCAIoT<br/>Hsin-I Wu, Fong-Yuan Chang, Ren-Song Tsay,“CORONA: A <em>k</em>-COnnected RObust Interconnection Network Generation Algorithm,<strong>”</strong> VLSI-DAT 2020</li><li>Hsin-I Wu, Da-Yi Guo, Ren-Song Tsay, and Hsu-Hsun Chin, “A Pipeline-Based Scheduler for Optimizing Latency of Convolution Neural Network Inference over Heterogeneous Multicore Systems,” The 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS 2020)</li><li>Hsin-I Wu, Ren-Song Tsay and Hsu-Hsun Chin, “VIRA: A Virtualization Assisted Deterministic System-Level Simulations,” The 35th ACM/SIGAPP Symposium on Applied Computing (SAC 2020)</li><li>Asheen Lateilla Richards and Ren-Song Tsay, “An optimal slack-based course scheduling algorithm for personalised study plans,” 2020 9th International Conference on Educational and Information Technology (ICEIT 2020)</li><li>Chi-Kang Chen, Hsin-I Wu,      Cheng-Lin Tsai and Ren-Song Tsay, “A Reuse-Distance Based Approach for      Early-Stage Multi-level Cache Design Optimization,” SASIMI 2018</li><li>Hsin-I Wu, Chi-Kang Chen,      Da-Yi Guo, and Ren-Song Tsay, “A Highly Efficient Virtualization-Assisted      Approach for Full-System Virtual Prototypes,” SASIMI 2018. Best Paper      Award.</li><li>Hsin-I Wu, Chi-Kang Chen,      Tsung-Ying Lu, and Ren-Song Tsay, “A Highly Efficient Full-System Virtual      Prototype Based on Virtualization-Assisted Approach,” DATE 2018</li><li>Chi-Kang Chen, Hsin-I Wu,      Chi-Ting Hsiao, Ren-Song Tsay, “A Data Effect Aware Microcomponent-Based      Estimation Approach for Accurate System-Level Memory Device Power      Evaluation,” SASIMI 2016, Outstanding Paper Award.</li><li>Hsuan-Man Chen, Chi-Kang Chen,      Hsin-I Wu, Ren-Song Tsay, “An Accurate Crowdsourcing-based Adaptive Fall      Detection Approach Using Smart Devices,” ICHI 2016</li><li>Chi-Kang Chen, Hsin-I Wu,      Chi-Ting Hsiao, and Ren-Song Tsay, “An Accurate and Flexible Early Memory      System Power Evaluation Approach Using a Microcomponent Method,”      CODES+ISSS 2016</li><li>Chi-Kang Chen, Zih-Ci Huang,      Ren-Song Tsay, “An Accurate Processor Power Estimation Approach based on      Microcomponent Structure Analysis,” SASIMI 2015</li><li>Hsin-I Wu, Li-chun Chen,      Ren-Song Tsay, “An Effective Timing-Coherent Transactor Generation      Approach for Mixed-level System Simulations,” SASIMI 2015</li><li>Zih-Ci Huang, Chi-Kang Chen,      Ren-Song Tsay, “AROMA: A Highly Accurate Microcomponent-based Approach for      Embedded Processor Power Analysis,” ASPDAC 2015</li><li>Li-chun Chen, Hsin-I Wu, Ren-Song      Tsay, “Automatic Timing-Coherent Transactor Generation for Mixed-level      Simulations,” ASPDAC 2015</li><li>Shu-Yung Chen, Chien-Hao Chen      and Ren-Song Tsay, “An Activity-Sensitive Contention Delay Model for      Highly Efficient Deterministic Full-System Simulations”, DATE, 2014</li><li>Chien-Min Lee, Chi-Kang Chen      and Ren-Song Tsay, “A Basic-block Power Annotation Approach for Fast and      Accurate Embedded Software Power Estimation,” VLSI-SoC 2013, pp.121~126</li><li>Pei-Chia Patty Lin, Evason Du,      Ren-Song Tsay, “A Fast and Accurate Instruction-Oriented Processor      Simulation Approach,” VLSI-DAT 2013</li><li>Mao-Lin Li, Chen-Kang Lo,      Li-Chun Chen, Jen-Chieh Yeh, Ren-Song Tsay, “A Cycle Count Accurate TLM      Bus Modeling Approach,” VLSI-DAT 2013</li><li>Fan-Wei Yu, Bo-Han Zeng,      Yu-Hung Huang, Hsin-I Wu, Che-Rung Lee, and Ren-Song Tsay, “A      Critical-Section-Level Timing Synchronization Approach for Deterministic      Multi-Core Instruction-Set Simulations,” DATE 2013</li><li>Bo-Han Zeng, Ren-Song Tsay,      and Ting-Chi Wang, “An Efficient Hybrid Synchronization Technique for Scalable      Multi-Core Instruction Set Simulations,” ASPDAC 2013</li><li>Fong-Yuan Chang, Ren-Song      Tsay,  Wai-Kei Mak, and Sheng-Hsiung Chen, “A Separation and Minimum      Wire Length Constrained Maze Routing Algorithm Under Nanometer Wiring      Rules,“ ASPDAC 2013</li><li>Chen-Kang Lo, Mao-Lin Li,      Jen-Chieh Yeh, Ren-Song Tsay, “Automatic TLM Model Generation for      Cycle-Count-Accurate Bus Simulation,” the 2012 DAC Work-In-Progress      Session</li><li>Yu-Hung Huang, Hsin-I Wu,      Ren-Song Tsay, “A Non-Intrusive Timing Synchronization Interface for Hardware-Assisted      HW/SW Co-Simulation,” DAC 2012</li><li>Mao-Lin Li, Chen-Kang Lo,      Li-Chun Chen, Hong-Jie Huang, Jen-Chieh Yeh, Ren-Song Tsay, “A Formal Full      Bus TLM Modeling for Fast and Accurate Contention Analysis,” The 17th      Workshop on Synthesis And System Integration of Mixed Information      technologies (SASIMI 2012) <strong>Outstanding Paper Award</strong></li><li>Meng-Huan Wu, Cheng-Yang Fu,      Peng-Chih Wang, Ren-Song Tsay,”A High-Parallelism Distributed      Scheduling Mechanism for Multi-Core Instruction-Set Simulation,” DAC      2011</li><li>Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_ispd2011.pdf">From Academic Ideas to      Practical Physical Design Tools</a>,” International Symposium on      Physical Design (ISPD), pp. 9~12, 2011.</li><li>Chen Kang Lo, and Ren-Song      Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_DATE_Lo.pdf">Cycle-Count-Accurate Processor      Modeling for Fast and Accurate System-Level Simulation</a>,” Design,      Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), pp.      341, 346, 2011</li><li>Cheng-Yang Fu, Meng-Huan Wu,      and Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_DATE_Fu.pdf">A Shared-Variable-Based      Synchronization Approach to Efficient Cache Coherence Simulation for      Multi-Core Systems</a>,” Design, Automation &amp; Test in Europe      Conference &amp; Exhibition (DATE), pp. 347~352, 2011</li><li>Peng-Chih Wang, Meng-Huan Wu,      and Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1103_DATE_Wang.pdf">DOM: A      Data-dependency-Oriented Modeling Approach for Efficient Simulation of OS      Preemptive Scheduling</a>,” Design, Automation &amp; Test in Europe      Conference &amp; Exhibition (DATE), pp. 335~340, 2011</li><li>Fong-Yuan Chang, Ren-Song      Tsay, Wai-Kei Mak, Sheng-Hsiung Chen, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1102_daniel_aspdac.pdf">Cut-Demand Based Routing      Resource Allocation and Consolidation for Routability Enhancement</a>,” ASPDAC 2011</li><li>Meng-Huan Wu, Fan-Wei Yu,      Cheng-Yang Fu, Peng-Chih Wang, Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1010_jeff_sasimi.pdf">A Novel Timing Synchronization      Method for Fast and Accurate Multi-Core Instruction-Set Simulators</a>,” The 16th      Workshop on Synthesis And System Integration of Mixed Information      technologies (SASIMI 2010)</li><li>Meng-Huan Wu, Yi-Shan Lu,      Wen-Chuan Lee, Chen-Yu Chuang, Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1010_shinsan_swtlm_sasimi.pdf">Automatic Generation for      Efficient Software TLM at Multiple Abstraction Layers</a>,” The 16th      Workshop on Synthesis And System Integration of Mixed Information      technologies (SASIMI 2010)</li><li>Meng-Huan Wu, Wen-Chuan Lee,      Chen-Yu Chuang, and Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1003_DATE.pdf">Automatic Generation of      Software TLM in Multiple Abstraction Layers for Efficient HW/SW      Co-simulation</a>,”      Design, Automation &amp; Test in Europe Conference &amp; Exhibition      (DATE), pp. 1177~1184, 2010</li><li>Kai-Li Lin, Chen-Kang Lo, and      Ren-Song Tsay, “ <a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/p235_3C_3.pdf">Source-Level Timing Annotation      for Fast and Accurate TLM Computation Model Generation</a>,” ASPDAC 2010, pp.      235~240</li><li>Fongyuan Chang, Ren-Song Tsay,      and Wai Kei Mak, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/09_iccad_paper_48.pdf">How to Consider Shorts and      Guarantee Yield Rate Improvement for Redundant Wire Insertion</a>,” Proceedings of      the 2009 International Conference on Computer-Aided Design, pp. 33~38,      2009</li><li>Meng-Huan Wu, Cheng-Yang Fu,      Peng-Chih Wang, and Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/09_emsoft026-wu.pdf">An Effective Synchronization      Approach for Fast and Accurate Multi-core Instruction-set Simulation</a>,” Proceedings of      the seventh ACM international conference on Embedded software, 197~204,      2009, Grenoble, France</li><li>Yi-Len Lo, Mao-Lin Li, and      Ren-Song Tsay, ” <a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/09_codes+isss12_lo.pdf">Cycle Count Accurate Memory      Modeling in System Level Design,</a>” <em>CODES+ISSS’09</em>,      Proceedings of the 7th IEEE/ACM international conference on      Hardware/software codesign and system synthesis, October 11-16, 287~293,      2009, Grenoble, France</li><li>Chen Kang Lo, and Ren Song      Tsay, “ <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=4796539&amp;isnumber=4796414">Automatic Generation of Cycle      Accurate and Cycle Count Accurate Transaction Level Bus Models from a      Formal Model</a>,”      in <em>Proceedings of </em>ASPDAC, pp.558-563, 2009</li><li>Ching-Te Chiu, Tsun-Hsien      Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Siao Huang, Wei-Su Wong, and      Ren-Song Tsay, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=04671732">A 100mhz Real-Time Tone      Mapping Processor With Integrated Photographic and Gradient Compression in      0.13 Um Technolgy</a>,” IEEE Workshop on Signal Processing Systems,      25~30, 2008.</li><li>Ching-Te Chiu, Tsun-Hsien      Wang, Wei-Ming Ke, Chen-Yu Chuang, Jhih-Rong Chen, Rong Yang, and Ren-Song      Tsay, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=4712026&amp;isnumber=4711669">Design Optimization Of a      Global/Local Tone Mapping Processor on Arm Soc Platform for Real-Time High      Dynamic Range Video</a>,”, 15th IEEE International Conference on Image  Processing, pp. 1400~1403, 2008</li></ol><p> 42. Ren-Song Tsay, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=4231451&amp;isnumber=4231412">An Entrepreneurship Emulation Platform</a>,” International Conference on Microelectronic Systems Education, 63~64, 2007 </p><p><strong>Domestic Conference Papers:</strong></p><ol><li>Hsin-I Wu, Da-Yi Guo, Hsu-Hsun Chin, Ren-Song Tsay, Zheng-Xun Jiang, “A Title: A Pipeline-Based Scheduler for Optimizing Latency of Convolution Neural Network Inference over Heterogeneous Multicore Systems, “ 31st VLSI Design/CAD Symposium, Taiwan, August 2020</li><li>Hsin-I Wu, Da-Yi Guo, Ren-Song Tsay and Guan-Shiue Li, “A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Inter-Component Interactions, “ 30th VLSI Design/CAD Symposium, Taiwan, August 2019</li><li>Chia-Chi Lee, Hsin-Yu Ho, Hsin-I Wu and Ren-Song Tsay, “An Effective Early Multi-core System Shared Cache Design Method Based on Reuse-distance Analysis,” 29th VLSI Design/CAD Symposium, Taiwan, August 2018</li><li>Yin-Chun Ling, Hsin-I Wu, Chi-Kang Chen, Da-Yi Guo and Ren-Song Tsay, “A Virtualization-Assisted Approach for Highly Efficient Full-System Virtual Prototypes,” 29th VLSI Design/CAD Symposium, Taiwan, August 2018</li><li>Tzu-Yun Huang , Chien-Hao Chen, Hsin-I Wu , Chi-Kang Chen , Ren-Song Tsay, “Analytical Process Scheduling Optimization Using Scaling Factor for Heterogeneous Multi-core Systems”, 28th VLSI Design/CAD Symposium, Taiwan, August 2017</li><li>Bo-Yu Huang, Hsin-I Wu, Chi-Kang Chen, Ren-Song Tsay, “VIRA: A Virtualization-Assisted Approach for Highly Efficient and Accurate Full-System Simulations”, 28th VLSI Design/CAD Symposium, Taiwan, August 2017.</li><li>Kuo-Cheng Chin, Hsuan-Man Chen, Chi-Kang Chen, Hsin-I Wu, Ren-Song Tsay, “A Highly Reliable Fall Detection Approach Using Smart Devices on Real User Self-Adaptive Crowdsourcing-Based Framework,” 27th VLSI Design/CAD Symposium, Taiwan, August 2016</li><li>Da-Yi Guo, Chi-Ting Hsiao, Chi-Kang Chen, Ren-Song Tsay, “A Microcomponent-based Approach for Accurate System-Level Memory Power Estimation,” 27th VLSI Design/CAD Symposium, Taiwan, August 2016</li><li>Hsuan-Man Chen, Chi-Kang Chen, Hsin-I Wu, Ren-Song Tsay, “A Highly Accurate Fall Detection Approach Based on Crowdsourcing of Smart Devices,” Symposium on Digital Life Technologies 2016</li><li>Wei-Hsin Chang, Zih-Ci Huang, Chi-Kang Chen, Ren-Song Tsay, “AROMA: A Microcomponent-based Methodology for Accurate Embedded Processor Power Analysis,” 26th VLSI Design/CAD Symposium, Taiwan, August 2015</li><li>Yun Chang, Jyun-Hao Chang, Hsin-I Wu, Hsien-Lun Pai, Ren-Song Tsay, Wai-Kei Mak “An Efficient Approach for Synchronization-Function-Level Parallel Multi-Core Instruction-Set Simulations,” 26th VLSI Design/CAD Symposium, Taiwan, August 2015</li><li>Yu-Kang Hu, Chen-Kang Lo, Mao-Lin Li, Li-Chun Chen, Yi-Shan Lu, Ren-Song Tsay, Hsu-Yao Huang, Jen-Chieh Yeh, “Automatic Generation of Fast and Accurate TLM Models for Out-of-Order Pipelined Bus”, 26th VLSI Design/CAD Symposium, Taiwan, August 2015</li><li>Hsiang-Yi Wu, Li-Chun Chen, Hsin-I Wu, Ren-Song Tsay, “An Automatic Timing-Coherent-Based Transactor Generation Approach for Mixed-level Simulations,” 26th VLSI Design/CAD Symposium, Taiwan, August 2015</li><li>Pei-Chia Patty Lin, Hsuan-Yi Lin, Evason Du, Ren-Song Tsay “An Instruction-Oriented Approach for Fast and Accurate Processor Simulation,” 25th VLSI Design/CAD Symposium, Taiwan, August 2014</li><li>Shu-Yung Chen, Chien-Hao Chen, Cheng-Lin Tsai, and Ren-Song Tsay, “An Efficient Deterministic Full-System Simulations with Activity-Sensitive Contention Delay Model,” 25th VLSI Design/CAD Symposium, Taiwan, August 2014</li><li>Chien-Min Lee, Shin-yu Ho, and Ren-Song Tsay,”Fast and Accurate Embedded Software Power Estimation With A Basic-block Power Annotation,” 25th VLSI Design/CAD Symposium, Taiwan, August 2014</li><li>Chen-Kang Lo, Kuan-Hsin Lee,  Mao-Lin Li, Ren-Song Tsay, Hsu-Yao Huang, Jen-ChiehYeh, “FSM Based Models for Fast and Accurate Out-of-Order Pipelined Bus Simulation,” 24th VLSI Design/CAD Symposium, Taiwan, August 2013</li><li>Fan-Wei Yu, Wen-Jui Lee, Bo-Han Zeng, Yu-Hung Huang, Hsin-I Wu, Ren-Song Tsay, “A Novel Timing Synchronization Approach for Deterministic Multi-Core Instruction-Set Simulations,” 24th VLSI Design/CAD Symposium, Taiwan, August 2013</li><li>Bo-Han Zeng, Chien-Hao Chen, Ren-Song Tsay, “An Efficient and Scalable Hybrid Synchronization Techniques for Multi-Core Instruction Set Simulations,” 24th VLSI Design/CAD Symposium, Taiwan, August 2013</li><li>Yu-Hung Huang, Ching-Yu Chen, Yi-Shan Lu, Hsin-I Wu, and Ren-Song Tsay, “A Non-Intrusive Timing Synchronization Interface for Hardware-Assisted HW/SW Co-Simulation,” 23rd VLSI Design/CAD Symposium, Taiwan, August 2012</li><li>Mao-Lin Li, Shu-Yung Chen, Chen-Kang Lo, Li-Chun Chen, Ren-Song Tsay, Hong-Jie Huang, and Jen-Chieh Yeh, “An FSM-based modeling approach for fast and accurate bus contention simulation,“ 23rd VLSI Design/CAD Symposium, Taiwan, August 20</li><li>Cheng-Yang Fu, Hsien-Lun Pai, Meng-Huan Wu, and Ren-Song Tsay, ”A Fast and Accurate Cache Coherence Simulation for Multi-Core Systems,” 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp.49~52</li><li>Chen Kang Lo, Zih-Ci Huang, Li-Chun Chen, Meng-Huan Wu, and Ren-Song Tsay, ”An Efficient and Cycle-Count-Accurate Processor for System-Level Simulation,” 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp. 53~56</li><li>Peng-Chih Wang, Meng-Huan Wu, and Ren-Song Tsay, “A Data-dependency-Oriented Modeling Approach for Fast and Accurate Simulation of OS Preemptive Scheduling,” 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp.57~60</li><li>Fong-Yuan Chang, Chi-Kang Chen, Ren-Song Tsay, Wai-Kei Mak, Sheng-Hsiung Chen,” Early-Stage Routability Improvement,” 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp. 256~259</li><li>Meng-Huan Wu, Hsin-I Wu, Peng-Chih Wang, Cheng-Yang Fu, and Ren-Song Tsay, “Distributed Scheduling for Parallel Instruction-Set Simulation of Multi-Core Systems,” 22nd VLSI Design/CAD Symposium, Taiwan, August 2011, pp. 585~588</li><li>Meng-Huan Wu, Yu-Hung Huang, Cheng-Yang Fu, Peng-Chih Wang, and Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1008_vlsicad_wu.pdf">A Novel Synchronization Technique for Fast and Accurate Multi-core Instruction-set Simulation</a>,” 21th VLSI Design/CAD Symposium, Kaohsiung, Taiwan, August 2010 (Best paper nomination, 選為國科會優良論文)</li><li>Kai-Li Lin, Pei-Jia Lin, Cheng-Kang Lo, and Ren-Song Tsay , “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1008_vlsicad_kelly.pdf">Fast and Accurate TLM Computation Model Generation Using Source-Level Timing Annotation</a>,” 21st VLSI Design/CAD Symposium, Kaohsiung, Taiwan, August 2010 (選為國科會優良論文)</li><li>Yi-Len Lo, Li-Chun Chen, Mao-Lin Li, and Ren-Song Tsay, “<a href="http://logos.cs.nthu.edu.tw/blog/rstsay/paper/1008_vlsicad_lo.pdf">A Cycle Count Accurate Timing Model for Fast Memory Simulation</a>,” 21st VLSI Design/CAD Symposium, Kaohsiung, Taiwan, August 2010</li></ol><p><strong>Patents</strong>:</p><p>  Taiwan –</p><ol><li>中華民國專利I507989, 黃子齊, 蔡仁松, 資源導向之嵌入式系統功率消耗分析方法METHOD OF RESOURCE-ORIENTED POWER ANALYSIS FOR EMBEDDED SYSTEM</li><li>中華民國專利I507990, 吳孟寰, 蔡仁松, 「多核心指令集模擬之高平行化同步方法」A HIGH-PARALLELISM      SYNCHRONIZATION APPROACH FOR MULTI-CORE INSTRUCTION-SET SIMULATION</li><li>中華民國專利I378356, 吳孟寰, 傅正陽, 王鵬智, 蔡仁松, “多核心指令集之模擬方法與裝置,” METHOD AND DEVICE FOR MULTI-CORE INSTRUCTION-SET SIMULATION</li><li>中華民國專利, 利茂霖, 羅振綱, 陳立君, 黃鴻杰, 葉人傑, 蔡仁松,「全匯流排之交易層級模擬方法以快速與精確的爭用分析/A Full Bus      Transaction Level Modeling Approach for Fast and Accurate Contention      Analysis」2011. (pending)</li><li>中華民國專利, 王鵬智, 吳孟寰, 蔡仁松, 「資料相依導向模型以有效率模擬作業系統先佔式排程之方法」, 2011. (pending)</li><li>中華民國專利, 吳孟寰, 蔡仁松, 「用以產生軟體交易層級模型之方法、系統及電腦可讀媒體」, 2010. (pending)</li><li>中華民國專利, 李建旻, 羅振綱, 吳孟寰, 蔡仁松, 「模擬處理器功率消耗之系統及其方法」, 2010. (pending)</li></ol><p>United States –</p><ol><li>US Patent 9195788, Tzu-Chi Huang, Ren-Song, “Resource-oriented method of power analysis for embedded system.” U.S. Patent Application No. 14/016,305</li><li>US Patent 8875081, Fong-Yuan Chang, Sheng-Hsiung Chen, Tung-Chieh Chen, Ren-Song Tsay, Wai-Kei Mak, “Systems and methods for designing and making integrated circuits with consideration of wiring demand ration.” U.S. Patent Application No. 14/486,723.</li><li>US Patent 8549468 20110197174, Meng-Huan Wu and Ren-Song Tsay, “Method, System, and Computer Readable Medium for Generating Software Transaction-Level Modeling (TLM) Model,” U.S. Patent Application No. 12/701,810</li><li>US Patent 8423343, Meng-Huan Wu and Ren-Song Tsay, “A High-Parallelism Synchronization Approach for Multi-Core Instruction-Set Simulation,” 2013.3.7</li><li>US Patent 8,407,647, Fong-Yuan Chang, Sheng-Hsiung Chen, Tung-Chieh Chen, Ren-Song Tsay, Wai-Kei Mak, “Systems and methods for designing and making integrated circuits with consideration of wiring demand ration.”</li><li>US Patent 8352924, Meng-Huan Wu, Wen-Chuan Lee, Chen-Yu Chuang, and Ren-Song Tsay, “Method and Device for Multi-Core Instruction-Set Simulation,” 10/21/2010</li><li>US Patent 8336001, Fong-Yuan Chang, Wai-Kei Mak, and Ren-Song Tsay, ”Method For Improving Yield Rate Using Redundant Wire Insertion,” 05/05/2011</li><li>US Patent 5461576 “Electronic Design Automation Tool for the Design of a Semiconductor Integrated Circuit Chip,” Oct. 24, 1995 (58 citations)</li><li>US Patent 6009256 “Simulation/Emulation System and Method,” Dec. 28, 1999 (24 citations)</li><li>US Patent 6134516 “Simulation Server System and Method,” Oct. 17, 2000 (13 citations)</li><li>US Patent, Fong-Yuan Chang, Sheng-Hsiung Chen, Ren-Song Tsay, Wai-Kei Mak, “Separation and minimum wire length constrained maze routing method and system.” U.S. Patent Application No. 14/496,420.</li><li>US Patent 20120233410, Cheng-Yang Fu, Meng-Huan Wu, and Ren-Song Tsay, “Shared-Variable-Based (SVB) Synchronization Approach for Multi-Core Simulation,” 9/13/2012.</li><li>US Patent, Peng-Chih Wang, Meng-Huan Wu, and Ren-Song Tsay, “Data-dependency-Oriented Modeling  Approach for Efficient Simulation of OS Preemptive Scheduling,” 2011. (pending)</li><li>US Patent, Chien-Min Lee, Chen-Kang Lo, Meng-Huan Wu, and Ren-Song Tsay, “System for Simulating Processor Power Consumption and Method of the Same,” 2010. (pending)</li><li>US Patent 20100269103, Trent Lo, and Ren-Song Tsay, “Method, System and Computer Readable Medium for Generating Software Transaction-Level Modeling (TLM) Model,” 10/21/2010.</li></ol><p><strong>Publications before 2005:</strong></p><ol><li>Tsay, Ren-Song, “Exact Zero Skew”, in <em>The Best of ICCAD – 20 Years of Excellence in Computer-Aided Design</em>, Kluwer Academic Publishers, 2003.</li><li>Tsay, Ren-Song, “TUTORIAL: Interconnect-Driven Performance Optimization for Deep Submicron Layout Systems” DAC, 1997.</li><li>Kenneth D. Boese, Andrew B. Kahng, Ren-Song Tsay, “Scan Chain Optimization: Heuristic and Optimal Solutions”, Research Report UCLA (1994) (7 citations)</li><li>Ho, J.-M., M. T. Ko and Ren-Song Tsay, “Assignment of Clock Driver”, <em>Schloss Dagstuhl Seminar on Combinatorial Methods for VLSI/CAD</em>, Oct. 1993 Germany.</li><li>Chang, C.-C., J. Lee, M. Stabenfeldt and Ren-Song Tsay, “A Practical All-Path Timing-Driven Place and Route Design System”, <em>Proc. Asia-Pacific Conf. on</em> <em>Circuits and Systems</em>, 1994, pp. 560-563. (8 citations)</li><li>Tsay, Ren-Song. <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00205004">An      exact zero-skew clock routing algorithm</a>. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 12(2):2.42-249, 1993. (Best Paper Award) (274 citations)</li><li>Shih, M., E.S. Kuh, and Ren-Song Tsay, “Timing-Driven System Partitioning by Constraints Decoupling Method,” <em>Proc. 1993 IEEE Multichip Module Conf.</em>, pp. 164-169, March 1993. (5 citations)</li><li>Shih, M., E.S. Kuh, and Ren-Song Tsay, “Integer Programming Techniques for Multiway System Partitioning Under Timing and Capacity Constraints,” <em>Proc. EDAC-Euroasic Conf.,</em> February 1993. (4 citations)</li><li>Tsay, Ren-Song and I. Lin, “Robin Hood: A System Timing Verifier for Multi-Phase Level-Sensitive Clock Designs,” <em>Proceedings of IEEE</em> <em>International Conference on ASICs</em>, pp. 516-519, September 1992.</li><li>Ho, J.-M. and Ren-Song Tsay, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=218345&amp;isnumber=5731">Clock      Tree Regeneration</a>, ” <em>Prof. IEEE GLS-VLSI’92</em>, Feb. 1992.</li><li>Tsay, Ren-Song and S. C. Chang, “Early Wirability Checking and 2-D Congestion-Driven Circuit Placement.” In <em>International Conference on ASIC</em>, pp. 50–53, 1992. (14 citations)</li><li>Shih, M., E.S. Kuh, and Ren-Song Tsay, “<a href="http://portal.acm.org/ft_gateway.cfm?id=110432&amp;type=pdf&amp;coll=GUIDE&amp;dl=GUIDE&amp;CFID=68222606&amp;CFTOKEN=54821527">Performance-Driven      Partitioning on Multi-Chip Modules</a>,” <em>Proc. Design Automation      Conference,</em> pp. 53-56, June 1992. (37 citations)</li><li>Shih, M., E.S. Kuh, and Ren-Song Tsay, “System Partitioning for Multi-Chip Modules Under Timing and Capacity Constraints,” <em>Proc. IEEE Multi-Chip Module Conference,</em> pp. 123-126, March 1992. (2 citations)</li><li>Vijayan, G. and Ren-Song Tsay. “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00103499">A      new method for floorplanning using topological constraint reduction</a>,”      IEEE. Trans. on CAD, 10(12):1494-1501, December 1991. (28 citations)</li><li>Tsay, Ren-Song and J Koehl, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=979788&amp;isnumber=21105">An      analytic net weighting approach for performance optimization in circuit      placement</a>”, In Proc. ACM/IEEE Design Automation Conf., 1991, pp.      620-625. (53 citations)</li><li>Tsay, Ren-Song, “Exact Zero Skew”, Proc. of International Conference on Computer Aided Design, pp. 336–339(1991). (159 citations)</li><li>Tsay, Ren-Song and Ichiang Lin, “A system timing verifier for multiple-phase level-sensitive clock design,” Research Report RC 17272, IBM Yorktown, 1991.</li><li>Shih, M., E.S. Kuh, and Ren-Song Tsay, “Performance-Driven System Partitioning on Multi-Chip Modules,” IBM Research Division Research Report RC 17315 (#76556), October 1991.</li><li>Tsay, Ren-Song and Ernest Kuh, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00076488">A      Unified Approach to Partitioning and Placement</a>,” <em>IEEE Trans. on Circuits and Systems,</em> Vol. CAS-38, No. 5, pp. 521-533, May 1991. (58 citations)</li><li>Tsay, Ren-Song, and E.S. Kuh, “A Unified Approach to Partitioning and Placement,” IBM Research Report RC-15482 (#68859), February 9, 1990.</li><li>Vijayan, G. and Ren-Song Tsay, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00129853">Floorplanning      by Topological Constraint Reduction</a>”, ICCAD 1990: 106-109. 1989. (28      citations)</li><li>Parng, T. and Ren-Song Tsay, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00076903">A New      Approach to Sea-of-gates Global Routing</a>,” <em>Proc. IEEE  International Conference on Computer-Aided Design</em>, Nov. 1989, pp. 52-55. (18 citations)</li><li>Daijavad, S., E. Polak, and S. Tsay, “A Combined Deterministic And Random Optimization Algorithm For The Placement Of Macro-Cells,” in International Workshop on Placement and Routing, Research Triangle Park, North Carolina, 1988.</li><li>Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=9271&amp;isnumber=476">PROUD:      A Sea-Of-Gates Placement Algorithm</a>,” <em>IEEE Design and Test of  Computers,</em> pp. 44-56, December 1988. (141 citations)</li><li>Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, “<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=00103499">Module      Placement for Large Chips Based on Sparse Linear Equations</a>,” <em>International Journal of Circuit Theory and Applications,</em> vol. 16, pp. 411-423, October 1988. (19 citations)</li><li>Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, “PROUD: A Fast Sea-of-Gates Placement Algorithm,” <em>Proceedings of 25th Design Automation Conference,</em> pp. 318-323, June 1988. (135 citations)</li><li>Daijavad, S., E Polak, and Ren-Song Tsay,” A combined deterministic and random optimization algorithm for the placement of macro-cells”, Technical Report No. UCB/ERL M87/86, 1987.</li><li>Tsay, Ren-Song, E.S. Kuh, and C-P. Hsu, “PROUD: A Fast Sea-of-Gates Placement Algorithm,” UCB/ERL Memorandum M87/79, November 1987.</li><li>Tsay, Ren-Song and E.S. Kuh, “A Unified Approach to Circuit Partitioning and Placement,” <em>Proc. Princeton Conference on Information Sciences &amp; Systems,</em> pp. 155-160, March 1986. (6 citations)</li></ol></div></div></div><script id="__NEXT_DATA__" type="application/json">{"props":{"pageProps":{}},"page":"/components/publication","query":{},"buildId":"MOX-sQtbPWGgyeE2WMQd1","assetPrefix":".","nextExport":true,"autoExport":true,"isFallback":false,"scriptLoader":[]}</script></body></html>