# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim .\reg_file. 
# Start time: 16:05:53 on Nov 04,2022
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 16:05:54 on Nov 04,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.fp_adder_tb
# vsim work.fp_adder_tb 
# Start time: 16:06:28 on Nov 04,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fp_adder_tb(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80dffffe and 015fffff and Output 00e00000 and overflow status 0 , underflow status 0
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(103)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break at fp_adder_tb.v line 103
vsim work.fp_adder_tb -voptargs=+acc
# End time: 16:07:47 on Nov 04,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim work.fp_adder_tb -voptargs="+acc" 
# Start time: 16:07:47 on Nov 04,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
add wave -position insertpoint  \
sim:/fp_adder_tb/A \
sim:/fp_adder_tb/B \
sim:/fp_adder_tb/FailureCounter \
sim:/fp_adder_tb/overflow \
sim:/fp_adder_tb/SuccessCounter \
sim:/fp_adder_tb/Sum \
sim:/fp_adder_tb/T \
sim:/fp_adder_tb/TestsCounter \
sim:/fp_adder_tb/underflow
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aatta  Hostname: MYLOLY  ProcessID: 31360
#           Attempting to use alternate WLF file "./wlft4zci48".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4zci48
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80dffffe and 015fffff and Output 00e00000 and overflow status 0 , underflow status 0
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(103)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 103
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 75800000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(103)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 103
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 75800000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input c0933333 and 40933333 and Output 34800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(112)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 112
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 75800000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input 3f800000 and bf800000 and Output b3800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(112)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 112
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input 3f800000 and bf800000 and Output b3800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(112)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 112
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# Time                   80: TestCase# 7 : failed with input 00040001 and 80100001 and Output 80400000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input 3f800000 and bf800000 and Output b3800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=6 || Failure Cases=4 
# ** Note: $stop    : fp_adder_tb.v(112)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 112
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(103)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 103
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input c0933333 and c0933333 and Output c0a66666 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(117)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 117
run
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input c0933333 and 40933333 and Output 34800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(118)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 118
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/sum_signal
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/num_leading_zeros
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/exp_Sum
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/diff_signs
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/Sum
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input c0933333 and 40933333 and Output 34800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(118)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 118
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/Mant_sum
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f9ffffe and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input c0933333 and 40933333 and Output 34800000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(118)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 118
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(125)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 125
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f3ffffd and overflow status 0 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# Time                   90: TestCase# 8 : failed with input c0933333 and 40b9999a and Output bf99999c and overflow status 0 , underflow status 0
# Total Tests: 9 || Success Cases=6 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(125)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 125
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f3ffffd and overflow status 0 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Total Tests: 9 || Success Cases=7 || Failure Cases=2 
# ** Note: $stop    : fp_adder_tb.v(125)
#    Time: 90 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 125
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f3ffffd and overflow status 0 , underflow status 0
# Time                   60: TestCase# 5 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# TestCase# 6 : success
# TestCase# 7 : success
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input c0933333 and 40933333 and Output 00000000 and overflow status 0 , underflow status 0
# Total Tests: 10 || Success Cases=7 || Failure Cases=3 
# ** Note: $stop    : fp_adder_tb.v(125)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 125
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f3ffffd and overflow status 0 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff3ffffd and overflow status 0 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# TestCase# 9 : success
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 0
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 0
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 008a0001 and overflow status 0 , underflow status 0
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 00200002 and overflow status 0 , underflow status 0
run
# Time                  110: TestCase# 10 : failed with input c0933333 and 40b9999a and Output b4800000 and overflow status 0 , underflow status 0
# Time                  120: TestCase# 11 : failed with input c0933333 and 40933333 and Output b4800000 and overflow status 0 , underflow status 0
# Total Tests: 12 || Success Cases=5 || Failure Cases=7 
# ** Note: $stop    : fp_adder_tb.v(144)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 144
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run -all
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 00200002 and overflow status 0 , underflow status 0
# Time                  110: TestCase# 10 : failed with input c0933333 and 40b9999a and Output b4800000 and overflow status 0 , underflow status 0
# Time                  120: TestCase# 11 : failed with input c0933333 and 40933333 and Output b4800000 and overflow status 0 , underflow status 0
# Total Tests: 12 || Success Cases=5 || Failure Cases=7 
# ** Note: $stop    : fp_adder_tb.v(144)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 144
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run -all
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f3ffffd and overflow status 0 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff3ffffd and overflow status 0 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# TestCase# 9 : success
# TestCase# 10 : success
# Time                  120: TestCase# 11 : failed with input c0933333 and 40933333 and Output 00000000 and overflow status 0 , underflow status 0
# Total Tests: 12 || Success Cases=7 || Failure Cases=5 
# ** Note: $stop    : fp_adder_tb.v(144)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 144
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/mant_A
add wave -position end  sim:/fp_adder_tb/fp_adder_dut/mant_B
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f3ffffd and overflow status 0 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff3ffffd and overflow status 0 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# TestCase# 9 : success
run
# TestCase# 10 : success
# Time                  120: TestCase# 11 : failed with input c0933333 and 40933333 and Output 00000000 and overflow status 0 , underflow status 0
# Total Tests: 12 || Success Cases=7 || Failure Cases=5 
# ** Note: $stop    : fp_adder_tb.v(144)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 144
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 008a0001 and overflow status 0 , underflow status 0
run
# TestCase# 10 : success
# Time                  120: TestCase# 11 : failed with input c0933333 and 40933333 and Output 00000000 and overflow status 0 , underflow status 0
# Total Tests: 12 || Success Cases=5 || Failure Cases=7 
# ** Note: $stop    : fp_adder_tb.v(144)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 144
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Causality operation skipped due to absence of debug database file
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 008a0001 and overflow status 0 , underflow status 0
run
# TestCase# 10 : success
# Time                  120: TestCase# 11 : failed with input c0933333 and 40933333 and Output 00000000 and overflow status 0 , underflow status 0
# Total Tests: 12 || Success Cases=5 || Failure Cases=7 
# ** Note: $stop    : fp_adder_tb.v(144)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 144
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 008a0001 and overflow status 0 , underflow status 0
run
# TestCase# 10 : success
# TestCase# 11 : success
# Total Tests: 12 || Success Cases=6 || Failure Cases=6 
# ** Note: $stop    : fp_adder_tb.v(136)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 136
# A time value could not be extracted from the current line
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run -all
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# Time                  100: TestCase# 9 : failed with input 00040001 and 00100001 and Output 008a0001 and overflow status 0 , underflow status 0
# TestCase# 10 : success
# TestCase# 11 : success
# Total Tests: 12 || Success Cases=6 || Failure Cases=6 
# ** Note: $stop    : fp_adder_tb.v(136)
#    Time: 120 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 136
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# TestCase# 9 : success
run
# TestCase# 10 : success
# Total Tests: 11 || Success Cases=6 || Failure Cases=5 
# ** Note: $stop    : fp_adder_tb.v(125)
#    Time: 110 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 125
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run -all
# Time                   10: TestCase# 0 : failed with input 3f800000 and 3f000000 and Output 40600000 and overflow status 0 , underflow status 0
# Time                   20: TestCase# 1 : failed with input be800000 and be000000 and Output bf600000 and overflow status 0 , underflow status 0
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# TestCase# 9 : success
# TestCase# 10 : success
# Total Tests: 11 || Success Cases=5 || Failure Cases=6 
# ** Note: $stop    : fp_adder_tb.v(130)
#    Time: 110 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 130
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run -all
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# Time                   90: TestCase# 8 : failed with input 00000001 and 00000001 and Output 00800001 and overflow status 0 , underflow status 0
# TestCase# 9 : success
# TestCase# 10 : success
# Total Tests: 11 || Success Cases=6 || Failure Cases=5 
# ** Note: $stop    : fp_adder_tb.v(130)
#    Time: 110 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 130
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fp_adder_tb(fast)
# Loading work.fp_adder(fast)
# Loading work.CLA(fast)
# Loading work.CLA_4bit(fast)
# Loading work.count_leading_zeros(fast)
run -all
# TestCase# 0 : success
# TestCase# 1 : success
# TestCase# 2 : success
# TestCase# 3 : success
# Time                   50: TestCase# 4 : failed with input 7f5ffffe and 7f5fffff and Output 7f800000 and overflow status 1 , underflow status 0
# Time                   60: TestCase# 5 : failed with input ff5ffffe and ff5fffff and Output ff800000 and overflow status 1 , underflow status 0
# Time                   70: TestCase# 6 : failed with input 80800000 and 01400001 and Output 00000000 and overflow status 0 , underflow status 1
# Time                   80: TestCase# 7 : failed with input 00800000 and 81400001 and Output 80000000 and overflow status 0 , underflow status 1
# TestCase# 8 : success
# TestCase# 9 : success
# Total Tests: 10 || Success Cases=6 || Failure Cases=4 
# ** Note: $stop    : fp_adder_tb.v(121)
#    Time: 100 ns  Iteration: 0  Instance: /fp_adder_tb
# Break in Module fp_adder_tb at fp_adder_tb.v line 121
