// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module depthwise_conv2d_fix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] input_r_address1;
output   input_r_ce1;
input  [15:0] input_r_q1;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] input_r_address0;
reg input_r_ce0;
reg[13:0] input_r_address1;
reg input_r_ce1;
reg[13:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[15:0] output_r_d0;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] SeparableConv2D_0_w_s_address0;
reg    SeparableConv2D_0_w_s_ce0;
wire   [14:0] SeparableConv2D_0_w_s_q0;
reg   [3:0] SeparableConv2D_0_w_s_address1;
reg    SeparableConv2D_0_w_s_ce1;
wire   [14:0] SeparableConv2D_0_w_s_q1;
reg   [3:0] SeparableConv2D_0_w_s_address2;
reg    SeparableConv2D_0_w_s_ce2;
wire   [14:0] SeparableConv2D_0_w_s_q2;
reg   [3:0] SeparableConv2D_0_w_s_address3;
reg    SeparableConv2D_0_w_s_ce3;
wire   [14:0] SeparableConv2D_0_w_s_q3;
reg   [3:0] SeparableConv2D_0_w_s_address4;
reg    SeparableConv2D_0_w_s_ce4;
wire   [14:0] SeparableConv2D_0_w_s_q4;
reg   [3:0] SeparableConv2D_0_w_s_address5;
reg    SeparableConv2D_0_w_s_ce5;
wire   [14:0] SeparableConv2D_0_w_s_q5;
reg   [3:0] SeparableConv2D_0_w_s_address6;
reg    SeparableConv2D_0_w_s_ce6;
wire   [14:0] SeparableConv2D_0_w_s_q6;
reg   [3:0] SeparableConv2D_0_w_s_address7;
reg    SeparableConv2D_0_w_s_ce7;
wire   [14:0] SeparableConv2D_0_w_s_q7;
reg   [3:0] SeparableConv2D_0_w_s_address8;
reg    SeparableConv2D_0_w_s_ce8;
wire   [14:0] SeparableConv2D_0_w_s_q8;
reg  signed [15:0] reg_529;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg  signed [15:0] reg_534;
wire   [0:0] icmp_ln23_fu_539_p2;
reg   [0:0] icmp_ln23_reg_2386;
wire    ap_CS_fsm_state2;
wire  signed [29:0] sext_ln28_fu_660_p1;
reg  signed [29:0] sext_ln28_reg_2435;
wire    ap_CS_fsm_state3;
wire  signed [29:0] sext_ln28_1_fu_664_p1;
reg  signed [29:0] sext_ln28_1_reg_2440;
wire  signed [29:0] sext_ln28_2_fu_668_p1;
reg  signed [29:0] sext_ln28_2_reg_2445;
wire  signed [29:0] sext_ln28_3_fu_672_p1;
reg  signed [29:0] sext_ln28_3_reg_2450;
wire  signed [29:0] sext_ln28_4_fu_676_p1;
reg  signed [29:0] sext_ln28_4_reg_2455;
wire  signed [29:0] sext_ln28_5_fu_680_p1;
reg  signed [29:0] sext_ln28_5_reg_2460;
wire  signed [29:0] sext_ln28_6_fu_684_p1;
reg  signed [29:0] sext_ln28_6_reg_2465;
wire  signed [29:0] sext_ln28_7_fu_688_p1;
reg  signed [29:0] sext_ln28_7_reg_2470;
wire  signed [29:0] sext_ln43_fu_692_p1;
reg  signed [29:0] sext_ln43_reg_2475;
wire   [21:0] sub_ln43_fu_720_p2;
reg   [21:0] sub_ln43_reg_2480;
wire   [21:0] sub_ln52_fu_738_p2;
reg   [21:0] sub_ln52_reg_2486;
wire   [27:0] tmp12_0_1_0_fu_813_p2;
reg   [27:0] tmp12_0_1_0_reg_2492;
wire    ap_CS_fsm_state4;
wire   [27:0] tmp12_0_2_0_fu_849_p2;
reg   [27:0] tmp12_0_2_0_reg_2497;
wire   [27:0] tmp14_0_fu_884_p2;
reg   [27:0] tmp14_0_reg_2502;
wire   [9:0] add_ln33_6_fu_896_p2;
reg   [9:0] add_ln33_6_reg_2510;
wire   [0:0] icmp_ln3414_fu_908_p2;
reg   [0:0] icmp_ln3414_reg_2515;
wire   [0:0] icmp_ln33_fu_890_p2;
wire   [21:0] tmp_0_0_0_mid1_fu_918_p2;
reg   [21:0] tmp_0_0_0_mid1_reg_2523;
wire   [27:0] tmp12_0_0_0_mid2_fu_953_p3;
reg   [27:0] tmp12_0_0_0_mid2_reg_2529;
wire   [21:0] tmp13_0_mid1_fu_961_p2;
reg   [21:0] tmp13_0_mid1_reg_2536;
wire   [4:0] select_ln33_fu_966_p3;
reg   [4:0] select_ln33_reg_2542;
wire   [15:0] or_ln23_fu_974_p2;
reg   [15:0] or_ln23_reg_2547;
wire   [0:0] icmp_ln23_1_fu_980_p2;
wire   [4:0] out_w_0_0_mid2_fu_1101_p3;
reg   [4:0] out_w_0_0_mid2_reg_2602;
wire    ap_CS_fsm_state5;
wire   [27:0] tmp12_0_1_0_mid2_fu_1143_p3;
reg   [27:0] tmp12_0_1_0_mid2_reg_2607;
wire   [27:0] tmp12_0_2_0_mid2_fu_1184_p3;
reg   [27:0] tmp12_0_2_0_mid2_reg_2614;
wire   [27:0] zext_ln41_fu_1224_p1;
reg   [27:0] zext_ln41_reg_2621;
wire   [4:0] add_ln43_2_fu_1242_p2;
reg   [4:0] add_ln43_2_reg_2632;
wire   [27:0] zext_ln43_22_fu_1248_p1;
reg   [27:0] zext_ln43_22_reg_2637;
wire   [27:0] add_ln52_9_fu_1266_p2;
reg   [27:0] add_ln52_9_reg_2648;
wire   [27:0] zext_ln43_23_fu_1277_p1;
reg   [27:0] zext_ln43_23_reg_2653;
reg   [15:0] trunc_ln_reg_2669;
reg   [15:0] trunc_ln52_1_reg_2674;
wire   [27:0] add_ln43_9_fu_1360_p2;
reg   [27:0] add_ln43_9_reg_2689;
wire   [27:0] add_ln43_10_fu_1364_p2;
reg   [27:0] add_ln43_10_reg_2694;
wire   [27:0] add_ln43_11_fu_1368_p2;
reg   [27:0] add_ln43_11_reg_2699;
reg   [15:0] trunc_ln52_2_reg_2704;
reg   [15:0] trunc_ln52_3_reg_2709;
wire   [15:0] add_ln52_fu_1414_p2;
reg   [15:0] add_ln52_reg_2724;
reg   [15:0] trunc_ln52_4_reg_2729;
reg   [15:0] trunc_ln52_5_reg_2734;
wire   [15:0] add_ln52_3_fu_1456_p2;
reg   [15:0] add_ln52_3_reg_2744;
reg   [15:0] trunc_ln52_6_reg_2749;
reg   [15:0] trunc_ln52_7_reg_2754;
wire   [15:0] add_ln52_4_fu_1487_p2;
reg   [15:0] add_ln52_4_reg_2759;
reg   [15:0] trunc_ln52_8_reg_2764;
wire    ap_CS_fsm_state11;
wire   [15:0] add_ln52_8_fu_1518_p2;
reg   [15:0] add_ln52_8_reg_2769;
wire    ap_CS_fsm_state12;
wire  signed [29:0] sext_ln28_8_fu_1531_p1;
reg  signed [29:0] sext_ln28_8_reg_2774;
wire    ap_CS_fsm_state14;
wire  signed [29:0] sext_ln28_9_fu_1535_p1;
reg  signed [29:0] sext_ln28_9_reg_2779;
wire  signed [29:0] sext_ln28_10_fu_1539_p1;
reg  signed [29:0] sext_ln28_10_reg_2784;
wire  signed [29:0] sext_ln28_11_fu_1543_p1;
reg  signed [29:0] sext_ln28_11_reg_2789;
wire  signed [29:0] sext_ln28_12_fu_1547_p1;
reg  signed [29:0] sext_ln28_12_reg_2794;
wire  signed [29:0] sext_ln28_13_fu_1551_p1;
reg  signed [29:0] sext_ln28_13_reg_2799;
wire  signed [29:0] sext_ln28_14_fu_1555_p1;
reg  signed [29:0] sext_ln28_14_reg_2804;
wire  signed [29:0] sext_ln28_15_fu_1559_p1;
reg  signed [29:0] sext_ln28_15_reg_2809;
wire  signed [29:0] sext_ln43_1_fu_1563_p1;
reg  signed [29:0] sext_ln43_1_reg_2814;
wire   [21:0] sub_ln43_1_fu_1589_p2;
reg   [21:0] sub_ln43_1_reg_2819;
wire   [21:0] sub_ln52_1_fu_1606_p2;
reg   [21:0] sub_ln52_1_reg_2825;
wire   [27:0] tmp12_1_1_0_fu_1681_p2;
reg   [27:0] tmp12_1_1_0_reg_2831;
wire    ap_CS_fsm_state15;
wire   [27:0] tmp12_1_2_0_fu_1717_p2;
reg   [27:0] tmp12_1_2_0_reg_2836;
wire   [27:0] tmp14_1_fu_1752_p2;
reg   [27:0] tmp14_1_reg_2841;
wire   [9:0] add_ln33_7_fu_1764_p2;
reg   [9:0] add_ln33_7_reg_2849;
wire   [0:0] icmp_ln34_fu_1776_p2;
reg   [0:0] icmp_ln34_reg_2854;
wire   [0:0] icmp_ln33_3_fu_1758_p2;
wire   [21:0] tmp_1_0_0_mid1_fu_1786_p2;
reg   [21:0] tmp_1_0_0_mid1_reg_2862;
wire   [27:0] tmp12_1_0_0_mid2_fu_1821_p3;
reg   [27:0] tmp12_1_0_0_mid2_reg_2868;
wire   [21:0] tmp13_1_mid1_fu_1829_p2;
reg   [21:0] tmp13_1_mid1_reg_2875;
wire   [4:0] select_ln33_1_fu_1834_p3;
reg   [4:0] select_ln33_1_reg_2881;
wire   [15:0] add_ln23_fu_1842_p2;
wire   [4:0] out_w_0_1_mid2_fu_1848_p3;
reg   [4:0] out_w_0_1_mid2_reg_2891;
wire    ap_CS_fsm_state16;
wire   [27:0] tmp12_1_1_0_mid2_fu_1890_p3;
reg   [27:0] tmp12_1_1_0_mid2_reg_2896;
wire   [27:0] tmp12_1_2_0_mid2_fu_1931_p3;
reg   [27:0] tmp12_1_2_0_mid2_reg_2903;
wire   [27:0] zext_ln41_1_fu_1971_p1;
reg   [27:0] zext_ln41_1_reg_2910;
wire   [4:0] add_ln43_13_fu_1989_p2;
reg   [4:0] add_ln43_13_reg_2921;
wire   [27:0] zext_ln43_24_fu_1995_p1;
reg   [27:0] zext_ln43_24_reg_2926;
wire   [27:0] add_ln52_1_fu_2013_p2;
reg   [27:0] add_ln52_1_reg_2937;
wire   [27:0] zext_ln43_25_fu_2024_p1;
reg   [27:0] zext_ln43_25_reg_2942;
reg   [15:0] trunc_ln52_9_reg_2958;
reg   [15:0] trunc_ln52_10_reg_2963;
wire   [27:0] add_ln43_20_fu_2107_p2;
reg   [27:0] add_ln43_20_reg_2978;
wire   [27:0] add_ln43_21_fu_2111_p2;
reg   [27:0] add_ln43_21_reg_2983;
wire   [27:0] add_ln43_22_fu_2115_p2;
reg   [27:0] add_ln43_22_reg_2988;
reg   [15:0] trunc_ln52_11_reg_2993;
reg   [15:0] trunc_ln52_12_reg_2998;
wire   [15:0] add_ln52_10_fu_2161_p2;
reg   [15:0] add_ln52_10_reg_3013;
reg   [15:0] trunc_ln52_13_reg_3018;
reg   [15:0] trunc_ln52_14_reg_3023;
wire   [15:0] add_ln52_12_fu_2203_p2;
reg   [15:0] add_ln52_12_reg_3033;
reg   [15:0] trunc_ln52_15_reg_3038;
reg   [15:0] trunc_ln52_16_reg_3043;
wire   [15:0] add_ln52_13_fu_2234_p2;
reg   [15:0] add_ln52_13_reg_3048;
reg   [15:0] trunc_ln52_17_reg_3053;
wire    ap_CS_fsm_state22;
wire   [15:0] add_ln52_17_fu_2265_p2;
reg   [15:0] add_ln52_17_reg_3058;
wire    ap_CS_fsm_state23;
reg   [15:0] out_d_0_0_reg_449;
reg   [9:0] indvar_flatten_reg_461;
wire    ap_CS_fsm_state13;
reg   [4:0] out_h_0_0_reg_472;
reg   [4:0] out_w_0_0_reg_483;
reg   [9:0] indvar_flatten6_reg_495;
wire    ap_CS_fsm_state24;
reg   [4:0] out_h_0_1_reg_506;
reg   [4:0] out_w_0_1_reg_517;
wire   [63:0] zext_ln28_1_fu_567_p1;
wire   [63:0] zext_ln28_2_fu_578_p1;
wire   [63:0] zext_ln28_3_fu_589_p1;
wire   [63:0] zext_ln28_4_fu_600_p1;
wire   [63:0] zext_ln28_5_fu_611_p1;
wire   [63:0] zext_ln28_6_fu_622_p1;
wire   [63:0] zext_ln28_7_fu_633_p1;
wire   [63:0] zext_ln28_8_fu_644_p1;
wire   [63:0] zext_ln28_9_fu_655_p1;
wire   [63:0] zext_ln28_11_fu_1008_p1;
wire   [63:0] zext_ln28_12_fu_1019_p1;
wire   [63:0] zext_ln28_13_fu_1030_p1;
wire   [63:0] zext_ln28_14_fu_1041_p1;
wire   [63:0] zext_ln28_15_fu_1052_p1;
wire   [63:0] zext_ln28_16_fu_1063_p1;
wire   [63:0] zext_ln28_17_fu_1074_p1;
wire   [63:0] zext_ln28_18_fu_1085_p1;
wire   [63:0] zext_ln28_19_fu_1096_p1;
wire   [63:0] zext_ln43_4_fu_1237_p1;
wire   [63:0] zext_ln43_5_fu_1261_p1;
wire   [63:0] zext_ln43_6_fu_1290_p1;
wire   [63:0] zext_ln43_7_fu_1303_p1;
wire   [63:0] zext_ln43_8_fu_1342_p1;
wire   [63:0] zext_ln43_9_fu_1355_p1;
wire   [63:0] zext_ln43_10_fu_1401_p1;
wire   [63:0] zext_ln43_11_fu_1409_p1;
wire   [63:0] zext_ln43_12_fu_1447_p1;
wire   [63:0] zext_ln52_fu_1526_p1;
wire   [63:0] zext_ln43_13_fu_1984_p1;
wire   [63:0] zext_ln43_14_fu_2008_p1;
wire   [63:0] zext_ln43_15_fu_2037_p1;
wire   [63:0] zext_ln43_16_fu_2050_p1;
wire   [63:0] zext_ln43_17_fu_2089_p1;
wire   [63:0] zext_ln43_18_fu_2102_p1;
wire   [63:0] zext_ln43_19_fu_2148_p1;
wire   [63:0] zext_ln43_20_fu_2156_p1;
wire   [63:0] zext_ln43_21_fu_2194_p1;
wire   [63:0] zext_ln52_1_fu_2273_p1;
wire   [18:0] shl_ln_fu_549_p3;
wire   [19:0] zext_ln28_fu_545_p1;
wire   [19:0] zext_ln28_23_fu_557_p1;
wire   [19:0] add_ln28_fu_561_p2;
wire   [19:0] or_ln28_fu_572_p2;
wire   [19:0] add_ln28_1_fu_583_p2;
wire   [19:0] add_ln28_2_fu_594_p2;
wire   [19:0] add_ln28_3_fu_605_p2;
wire   [19:0] add_ln28_4_fu_616_p2;
wire   [19:0] add_ln28_5_fu_627_p2;
wire   [19:0] add_ln28_6_fu_638_p2;
wire   [19:0] add_ln28_7_fu_649_p2;
wire   [20:0] shl_ln4_fu_696_p3;
wire   [16:0] shl_ln43_1_fu_708_p3;
wire   [21:0] zext_ln43_fu_704_p1;
wire   [21:0] zext_ln43_1_fu_716_p1;
wire   [17:0] shl_ln5_fu_726_p3;
wire   [21:0] zext_ln52_2_fu_734_p1;
wire   [21:0] zext_ln43_cast_fu_744_p1;
wire   [21:0] tmp_0_0_0_fu_748_p2;
wire   [26:0] p_shl_fu_753_p3;
wire   [22:0] p_shl1_fu_765_p3;
wire  signed [27:0] p_shl28_cast_fu_761_p1;
wire  signed [27:0] p_shl29_cast_fu_773_p1;
wire   [21:0] tmp_0_1_0_fu_783_p2;
wire   [26:0] p_shl2_fu_789_p3;
wire   [22:0] p_shl3_fu_801_p3;
wire  signed [27:0] p_shl26_cast_fu_797_p1;
wire  signed [27:0] p_shl27_cast_fu_809_p1;
wire   [21:0] tmp_0_2_0_fu_819_p2;
wire   [26:0] p_shl4_fu_825_p3;
wire   [22:0] p_shl5_fu_837_p3;
wire  signed [27:0] p_shl24_cast_fu_833_p1;
wire  signed [27:0] p_shl25_cast_fu_845_p1;
wire   [21:0] tmp13_0_fu_855_p2;
wire   [26:0] p_shl6_fu_860_p3;
wire   [23:0] p_shl7_fu_872_p3;
wire  signed [27:0] p_shl22_cast_fu_868_p1;
wire  signed [27:0] p_shl23_cast_fu_880_p1;
wire   [4:0] add_ln33_fu_902_p2;
wire   [21:0] zext_ln43_cast_mid1_fu_914_p1;
wire   [26:0] p_shl28_mid1_fu_923_p3;
wire   [22:0] p_shl29_mid1_fu_935_p3;
wire  signed [27:0] p_shl28_cast_mid1_fu_931_p1;
wire  signed [27:0] p_shl29_cast_mid1_fu_943_p1;
wire   [27:0] tmp12_0_0_0_mid1_fu_947_p2;
wire   [27:0] tmp12_0_0_0_fu_777_p2;
wire   [18:0] shl_ln28_1_fu_990_p3;
wire   [19:0] zext_ln28_24_fu_986_p1;
wire   [19:0] zext_ln28_29_fu_998_p1;
wire   [19:0] add_ln28_8_fu_1002_p2;
wire   [19:0] add_ln28_9_fu_1013_p2;
wire   [19:0] add_ln28_10_fu_1024_p2;
wire   [19:0] add_ln28_11_fu_1035_p2;
wire   [19:0] add_ln28_12_fu_1046_p2;
wire   [19:0] add_ln28_13_fu_1057_p2;
wire   [19:0] add_ln28_14_fu_1068_p2;
wire   [19:0] add_ln28_15_fu_1079_p2;
wire   [19:0] add_ln28_16_fu_1090_p2;
wire   [21:0] tmp_0_1_0_mid1_fu_1108_p2;
wire   [26:0] p_shl26_mid1_fu_1113_p3;
wire   [22:0] p_shl27_mid1_fu_1125_p3;
wire  signed [27:0] p_shl26_cast_mid1_fu_1121_p1;
wire  signed [27:0] p_shl27_cast_mid1_fu_1133_p1;
wire   [27:0] tmp12_0_1_0_mid1_fu_1137_p2;
wire   [21:0] tmp_0_2_0_mid1_fu_1149_p2;
wire   [26:0] p_shl24_mid1_fu_1154_p3;
wire   [22:0] p_shl25_mid1_fu_1166_p3;
wire  signed [27:0] p_shl24_cast_mid1_fu_1162_p1;
wire  signed [27:0] p_shl25_cast_mid1_fu_1174_p1;
wire   [27:0] tmp12_0_2_0_mid1_fu_1178_p2;
wire   [26:0] p_shl22_mid1_fu_1190_p3;
wire   [23:0] p_shl23_mid1_fu_1201_p3;
wire  signed [27:0] p_shl22_cast_mid1_fu_1197_p1;
wire  signed [27:0] p_shl23_cast_mid1_fu_1208_p1;
wire   [27:0] tmp14_0_mid1_fu_1212_p2;
wire   [27:0] add_ln43_fu_1228_p2;
wire  signed [31:0] sext_ln43_2_fu_1233_p1;
wire   [27:0] add_ln43_3_fu_1252_p2;
wire  signed [31:0] sext_ln43_4_fu_1257_p1;
wire   [27:0] tmp14_0_mid2_fu_1218_p3;
wire   [4:0] add_ln43_4_fu_1272_p2;
wire   [27:0] add_ln43_5_fu_1281_p2;
wire  signed [31:0] sext_ln43_6_fu_1286_p1;
wire   [27:0] add_ln43_6_fu_1295_p2;
wire  signed [31:0] sext_ln43_8_fu_1299_p1;
wire  signed [29:0] mul_ln43_fu_2278_p2;
wire  signed [29:0] mul_ln43_1_fu_2284_p2;
wire   [27:0] add_ln43_7_fu_1334_p2;
wire  signed [31:0] sext_ln43_10_fu_1338_p1;
wire   [27:0] add_ln43_8_fu_1347_p2;
wire  signed [31:0] sext_ln43_12_fu_1351_p1;
wire  signed [29:0] mul_ln43_2_fu_2290_p2;
wire  signed [29:0] mul_ln43_3_fu_2296_p2;
wire  signed [31:0] sext_ln43_14_fu_1398_p1;
wire  signed [31:0] sext_ln43_16_fu_1406_p1;
wire  signed [29:0] mul_ln43_4_fu_2302_p2;
wire  signed [29:0] mul_ln43_5_fu_2308_p2;
wire  signed [31:0] sext_ln43_18_fu_1444_p1;
wire   [15:0] add_ln52_2_fu_1452_p2;
wire  signed [29:0] mul_ln43_6_fu_2314_p2;
wire  signed [29:0] mul_ln43_7_fu_2320_p2;
wire  signed [29:0] mul_ln43_8_fu_2326_p2;
wire   [15:0] add_ln52_5_fu_1504_p2;
wire   [15:0] add_ln52_6_fu_1508_p2;
wire   [15:0] add_ln52_7_fu_1513_p2;
wire  signed [31:0] sext_ln52_fu_1523_p1;
wire   [20:0] shl_ln43_2_fu_1567_p3;
wire   [16:0] shl_ln43_3_fu_1578_p3;
wire   [21:0] zext_ln43_2_fu_1574_p1;
wire   [21:0] zext_ln43_3_fu_1585_p1;
wire   [17:0] shl_ln52_1_fu_1595_p3;
wire   [21:0] zext_ln52_3_fu_1602_p1;
wire   [21:0] zext_ln43_2_cast_fu_1612_p1;
wire   [21:0] tmp_1_0_0_fu_1616_p2;
wire   [26:0] p_shl8_fu_1621_p3;
wire   [22:0] p_shl9_fu_1633_p3;
wire  signed [27:0] p_shl40_cast_fu_1629_p1;
wire  signed [27:0] p_shl41_cast_fu_1641_p1;
wire   [21:0] tmp_1_1_0_fu_1651_p2;
wire   [26:0] p_shl10_fu_1657_p3;
wire   [22:0] p_shl11_fu_1669_p3;
wire  signed [27:0] p_shl38_cast_fu_1665_p1;
wire  signed [27:0] p_shl39_cast_fu_1677_p1;
wire   [21:0] tmp_1_2_0_fu_1687_p2;
wire   [26:0] p_shl12_fu_1693_p3;
wire   [22:0] p_shl13_fu_1705_p3;
wire  signed [27:0] p_shl36_cast_fu_1701_p1;
wire  signed [27:0] p_shl37_cast_fu_1713_p1;
wire   [21:0] tmp13_1_fu_1723_p2;
wire   [26:0] p_shl14_fu_1728_p3;
wire   [23:0] p_shl15_fu_1740_p3;
wire  signed [27:0] p_shl34_cast_fu_1736_p1;
wire  signed [27:0] p_shl35_cast_fu_1748_p1;
wire   [4:0] add_ln33_1_fu_1770_p2;
wire   [21:0] zext_ln43_2_cast_mid_fu_1782_p1;
wire   [26:0] p_shl40_mid1_fu_1791_p3;
wire   [22:0] p_shl41_mid1_fu_1803_p3;
wire  signed [27:0] p_shl40_cast_mid1_fu_1799_p1;
wire  signed [27:0] p_shl41_cast_mid1_fu_1811_p1;
wire   [27:0] tmp12_1_0_0_mid1_fu_1815_p2;
wire   [27:0] tmp12_1_0_0_fu_1645_p2;
wire   [21:0] tmp_1_1_0_mid1_fu_1855_p2;
wire   [26:0] p_shl38_mid1_fu_1860_p3;
wire   [22:0] p_shl39_mid1_fu_1872_p3;
wire  signed [27:0] p_shl38_cast_mid1_fu_1868_p1;
wire  signed [27:0] p_shl39_cast_mid1_fu_1880_p1;
wire   [27:0] tmp12_1_1_0_mid1_fu_1884_p2;
wire   [21:0] tmp_1_2_0_mid1_fu_1896_p2;
wire   [26:0] p_shl36_mid1_fu_1901_p3;
wire   [22:0] p_shl37_mid1_fu_1913_p3;
wire  signed [27:0] p_shl36_cast_mid1_fu_1909_p1;
wire  signed [27:0] p_shl37_cast_mid1_fu_1921_p1;
wire   [27:0] tmp12_1_2_0_mid1_fu_1925_p2;
wire   [26:0] p_shl34_mid1_fu_1937_p3;
wire   [23:0] p_shl35_mid1_fu_1948_p3;
wire  signed [27:0] p_shl34_cast_mid1_fu_1944_p1;
wire  signed [27:0] p_shl35_cast_mid1_fu_1955_p1;
wire   [27:0] tmp14_1_mid1_fu_1959_p2;
wire   [27:0] add_ln43_12_fu_1975_p2;
wire  signed [31:0] sext_ln43_20_fu_1980_p1;
wire   [27:0] add_ln43_14_fu_1999_p2;
wire  signed [31:0] sext_ln43_22_fu_2004_p1;
wire   [27:0] tmp14_1_mid2_fu_1965_p3;
wire   [4:0] add_ln43_15_fu_2019_p2;
wire   [27:0] add_ln43_16_fu_2028_p2;
wire  signed [31:0] sext_ln43_24_fu_2033_p1;
wire   [27:0] add_ln43_17_fu_2042_p2;
wire  signed [31:0] sext_ln43_26_fu_2046_p1;
wire  signed [29:0] mul_ln43_9_fu_2332_p2;
wire  signed [29:0] mul_ln43_10_fu_2338_p2;
wire   [27:0] add_ln43_18_fu_2081_p2;
wire  signed [31:0] sext_ln43_28_fu_2085_p1;
wire   [27:0] add_ln43_19_fu_2094_p2;
wire  signed [31:0] sext_ln43_30_fu_2098_p1;
wire  signed [29:0] mul_ln43_11_fu_2344_p2;
wire  signed [29:0] mul_ln43_12_fu_2350_p2;
wire  signed [31:0] sext_ln43_32_fu_2145_p1;
wire  signed [31:0] sext_ln43_34_fu_2153_p1;
wire  signed [29:0] mul_ln43_13_fu_2356_p2;
wire  signed [29:0] mul_ln43_14_fu_2362_p2;
wire  signed [31:0] sext_ln43_36_fu_2191_p1;
wire   [15:0] add_ln52_11_fu_2199_p2;
wire  signed [29:0] mul_ln43_15_fu_2368_p2;
wire  signed [29:0] mul_ln43_16_fu_2374_p2;
wire  signed [29:0] mul_ln43_17_fu_2380_p2;
wire   [15:0] add_ln52_14_fu_2251_p2;
wire   [15:0] add_ln52_15_fu_2255_p2;
wire   [15:0] add_ln52_16_fu_2260_p2;
wire  signed [31:0] sext_ln52_1_fu_2270_p1;
wire  signed [14:0] mul_ln43_fu_2278_p1;
wire  signed [14:0] mul_ln43_1_fu_2284_p1;
wire  signed [14:0] mul_ln43_2_fu_2290_p1;
wire  signed [14:0] mul_ln43_3_fu_2296_p1;
wire  signed [14:0] mul_ln43_4_fu_2302_p1;
wire  signed [14:0] mul_ln43_5_fu_2308_p1;
wire  signed [14:0] mul_ln43_6_fu_2314_p1;
wire  signed [14:0] mul_ln43_7_fu_2320_p1;
wire  signed [14:0] mul_ln43_8_fu_2326_p1;
wire  signed [14:0] mul_ln43_9_fu_2332_p1;
wire  signed [14:0] mul_ln43_10_fu_2338_p1;
wire  signed [14:0] mul_ln43_11_fu_2344_p1;
wire  signed [14:0] mul_ln43_12_fu_2350_p1;
wire  signed [14:0] mul_ln43_13_fu_2356_p1;
wire  signed [14:0] mul_ln43_14_fu_2362_p1;
wire  signed [14:0] mul_ln43_15_fu_2368_p1;
wire  signed [14:0] mul_ln43_16_fu_2374_p1;
wire  signed [14:0] mul_ln43_17_fu_2380_p1;
reg   [23:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
end

depthwise_conv2d_fix_SeparableConv2D_0_w_s #(
    .DataWidth( 15 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
SeparableConv2D_0_w_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_0_w_s_address0),
    .ce0(SeparableConv2D_0_w_s_ce0),
    .q0(SeparableConv2D_0_w_s_q0),
    .address1(SeparableConv2D_0_w_s_address1),
    .ce1(SeparableConv2D_0_w_s_ce1),
    .q1(SeparableConv2D_0_w_s_q1),
    .address2(SeparableConv2D_0_w_s_address2),
    .ce2(SeparableConv2D_0_w_s_ce2),
    .q2(SeparableConv2D_0_w_s_q2),
    .address3(SeparableConv2D_0_w_s_address3),
    .ce3(SeparableConv2D_0_w_s_ce3),
    .q3(SeparableConv2D_0_w_s_q3),
    .address4(SeparableConv2D_0_w_s_address4),
    .ce4(SeparableConv2D_0_w_s_ce4),
    .q4(SeparableConv2D_0_w_s_q4),
    .address5(SeparableConv2D_0_w_s_address5),
    .ce5(SeparableConv2D_0_w_s_ce5),
    .q5(SeparableConv2D_0_w_s_q5),
    .address6(SeparableConv2D_0_w_s_address6),
    .ce6(SeparableConv2D_0_w_s_ce6),
    .q6(SeparableConv2D_0_w_s_q6),
    .address7(SeparableConv2D_0_w_s_address7),
    .ce7(SeparableConv2D_0_w_s_ce7),
    .q7(SeparableConv2D_0_w_s_q7),
    .address8(SeparableConv2D_0_w_s_address8),
    .ce8(SeparableConv2D_0_w_s_ce8),
    .q8(SeparableConv2D_0_w_s_q8)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U6(
    .din0(reg_529),
    .din1(mul_ln43_fu_2278_p1),
    .dout(mul_ln43_fu_2278_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U7(
    .din0(reg_534),
    .din1(mul_ln43_1_fu_2284_p1),
    .dout(mul_ln43_1_fu_2284_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U8(
    .din0(reg_529),
    .din1(mul_ln43_2_fu_2290_p1),
    .dout(mul_ln43_2_fu_2290_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U9(
    .din0(reg_534),
    .din1(mul_ln43_3_fu_2296_p1),
    .dout(mul_ln43_3_fu_2296_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U10(
    .din0(reg_529),
    .din1(mul_ln43_4_fu_2302_p1),
    .dout(mul_ln43_4_fu_2302_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U11(
    .din0(reg_534),
    .din1(mul_ln43_5_fu_2308_p1),
    .dout(mul_ln43_5_fu_2308_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U12(
    .din0(reg_529),
    .din1(mul_ln43_6_fu_2314_p1),
    .dout(mul_ln43_6_fu_2314_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U13(
    .din0(reg_534),
    .din1(mul_ln43_7_fu_2320_p1),
    .dout(mul_ln43_7_fu_2320_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U14(
    .din0(reg_529),
    .din1(mul_ln43_8_fu_2326_p1),
    .dout(mul_ln43_8_fu_2326_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U15(
    .din0(reg_529),
    .din1(mul_ln43_9_fu_2332_p1),
    .dout(mul_ln43_9_fu_2332_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U16(
    .din0(reg_534),
    .din1(mul_ln43_10_fu_2338_p1),
    .dout(mul_ln43_10_fu_2338_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U17(
    .din0(reg_529),
    .din1(mul_ln43_11_fu_2344_p1),
    .dout(mul_ln43_11_fu_2344_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U18(
    .din0(reg_534),
    .din1(mul_ln43_12_fu_2350_p1),
    .dout(mul_ln43_12_fu_2350_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U19(
    .din0(reg_529),
    .din1(mul_ln43_13_fu_2356_p1),
    .dout(mul_ln43_13_fu_2356_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U20(
    .din0(reg_534),
    .din1(mul_ln43_14_fu_2362_p1),
    .dout(mul_ln43_14_fu_2362_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U21(
    .din0(reg_529),
    .din1(mul_ln43_15_fu_2368_p1),
    .dout(mul_ln43_15_fu_2368_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U22(
    .din0(reg_534),
    .din1(mul_ln43_16_fu_2374_p1),
    .dout(mul_ln43_16_fu_2374_p2)
);

network_mul_mul_16s_15s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_mul_16s_15s_30_1_1_U23(
    .din0(reg_529),
    .din1(mul_ln43_17_fu_2380_p1),
    .dout(mul_ln43_17_fu_2380_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        indvar_flatten6_reg_495 <= add_ln33_7_reg_2849;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten6_reg_495 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        indvar_flatten_reg_461 <= add_ln33_6_reg_2510;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_461 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_3_fu_1758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        out_d_0_0_reg_449 <= add_ln23_fu_1842_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_d_0_0_reg_449 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_h_0_0_reg_472 <= select_ln33_reg_2542;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_0_0_reg_472 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out_h_0_1_reg_506 <= select_ln33_1_reg_2881;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_h_0_1_reg_506 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_w_0_0_reg_483 <= add_ln43_2_reg_2632;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_w_0_0_reg_483 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out_w_0_1_reg_517 <= add_ln43_13_reg_2921;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_w_0_1_reg_517 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_529 <= input_r_q1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_529 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_534 <= input_r_q0;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_534 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln23_reg_2386 == 1'd0))) begin
        add_ln33_6_reg_2510 <= add_ln33_6_fu_896_p2;
        tmp12_0_1_0_reg_2492[27 : 1] <= tmp12_0_1_0_fu_813_p2[27 : 1];
        tmp12_0_2_0_reg_2497[27 : 1] <= tmp12_0_2_0_fu_849_p2[27 : 1];
        tmp14_0_reg_2502[27 : 2] <= tmp14_0_fu_884_p2[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln33_7_reg_2849 <= add_ln33_7_fu_1764_p2;
        tmp12_1_1_0_reg_2831[27 : 1] <= tmp12_1_1_0_fu_1681_p2[27 : 1];
        tmp12_1_2_0_reg_2836[27 : 1] <= tmp12_1_2_0_fu_1717_p2[27 : 1];
        tmp14_1_reg_2841[27 : 2] <= tmp14_1_fu_1752_p2[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln43_10_reg_2694 <= add_ln43_10_fu_1364_p2;
        add_ln43_11_reg_2699 <= add_ln43_11_fu_1368_p2;
        add_ln43_9_reg_2689 <= add_ln43_9_fu_1360_p2;
        trunc_ln52_1_reg_2674 <= {{mul_ln43_1_fu_2284_p2[29:14]}};
        trunc_ln_reg_2669 <= {{mul_ln43_fu_2278_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln43_13_reg_2921 <= add_ln43_13_fu_1989_p2;
        add_ln52_1_reg_2937 <= add_ln52_1_fu_2013_p2;
        out_w_0_1_mid2_reg_2891 <= out_w_0_1_mid2_fu_1848_p3;
        tmp12_1_1_0_mid2_reg_2896[27 : 1] <= tmp12_1_1_0_mid2_fu_1890_p3[27 : 1];
        tmp12_1_2_0_mid2_reg_2903[27 : 1] <= tmp12_1_2_0_mid2_fu_1931_p3[27 : 1];
        zext_ln41_1_reg_2910[4 : 0] <= zext_ln41_1_fu_1971_p1[4 : 0];
        zext_ln43_24_reg_2926[4 : 0] <= zext_ln43_24_fu_1995_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln43_20_reg_2978 <= add_ln43_20_fu_2107_p2;
        add_ln43_21_reg_2983 <= add_ln43_21_fu_2111_p2;
        add_ln43_22_reg_2988 <= add_ln43_22_fu_2115_p2;
        trunc_ln52_10_reg_2963 <= {{mul_ln43_10_fu_2338_p2[29:14]}};
        trunc_ln52_9_reg_2958 <= {{mul_ln43_9_fu_2332_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln43_2_reg_2632 <= add_ln43_2_fu_1242_p2;
        add_ln52_9_reg_2648 <= add_ln52_9_fu_1266_p2;
        out_w_0_0_mid2_reg_2602 <= out_w_0_0_mid2_fu_1101_p3;
        tmp12_0_1_0_mid2_reg_2607[27 : 1] <= tmp12_0_1_0_mid2_fu_1143_p3[27 : 1];
        tmp12_0_2_0_mid2_reg_2614[27 : 1] <= tmp12_0_2_0_mid2_fu_1184_p3[27 : 1];
        zext_ln41_reg_2621[4 : 0] <= zext_ln41_fu_1224_p1[4 : 0];
        zext_ln43_22_reg_2637[4 : 0] <= zext_ln43_22_fu_1248_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln52_10_reg_3013 <= add_ln52_10_fu_2161_p2;
        trunc_ln52_11_reg_2993 <= {{mul_ln43_11_fu_2344_p2[29:14]}};
        trunc_ln52_12_reg_2998 <= {{mul_ln43_12_fu_2350_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln52_12_reg_3033 <= add_ln52_12_fu_2203_p2;
        trunc_ln52_13_reg_3018 <= {{mul_ln43_13_fu_2356_p2[29:14]}};
        trunc_ln52_14_reg_3023 <= {{mul_ln43_14_fu_2362_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln52_13_reg_3048 <= add_ln52_13_fu_2234_p2;
        trunc_ln52_15_reg_3038 <= {{mul_ln43_15_fu_2368_p2[29:14]}};
        trunc_ln52_16_reg_3043 <= {{mul_ln43_16_fu_2374_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln52_17_reg_3058 <= add_ln52_17_fu_2265_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln52_3_reg_2744 <= add_ln52_3_fu_1456_p2;
        trunc_ln52_4_reg_2729 <= {{mul_ln43_4_fu_2302_p2[29:14]}};
        trunc_ln52_5_reg_2734 <= {{mul_ln43_5_fu_2308_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln52_4_reg_2759 <= add_ln52_4_fu_1487_p2;
        trunc_ln52_6_reg_2749 <= {{mul_ln43_6_fu_2314_p2[29:14]}};
        trunc_ln52_7_reg_2754 <= {{mul_ln43_7_fu_2320_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln52_8_reg_2769 <= add_ln52_8_fu_1518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln52_reg_2724 <= add_ln52_fu_1414_p2;
        trunc_ln52_2_reg_2704 <= {{mul_ln43_2_fu_2290_p2[29:14]}};
        trunc_ln52_3_reg_2709 <= {{mul_ln43_3_fu_2296_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln23_reg_2386 <= icmp_ln23_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln33_fu_890_p2 == 1'd0) & (icmp_ln23_reg_2386 == 1'd0))) begin
        icmp_ln3414_reg_2515 <= icmp_ln3414_fu_908_p2;
        select_ln33_reg_2542 <= select_ln33_fu_966_p3;
        tmp12_0_0_0_mid2_reg_2529[27 : 1] <= tmp12_0_0_0_mid2_fu_953_p3[27 : 1];
        tmp13_0_mid1_reg_2536 <= tmp13_0_mid1_fu_961_p2;
        tmp_0_0_0_mid1_reg_2523 <= tmp_0_0_0_mid1_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln33_3_fu_1758_p2 == 1'd0))) begin
        icmp_ln34_reg_2854 <= icmp_ln34_fu_1776_p2;
        select_ln33_1_reg_2881 <= select_ln33_1_fu_1834_p3;
        tmp12_1_0_0_mid2_reg_2868[27 : 1] <= tmp12_1_0_0_mid2_fu_1821_p3[27 : 1];
        tmp13_1_mid1_reg_2875 <= tmp13_1_mid1_fu_1829_p2;
        tmp_1_0_0_mid1_reg_2862 <= tmp_1_0_0_mid1_fu_1786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln23_reg_2386 == 1'd0))) begin
        or_ln23_reg_2547[15 : 1] <= or_ln23_fu_974_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sext_ln28_10_reg_2784 <= sext_ln28_10_fu_1539_p1;
        sext_ln28_11_reg_2789 <= sext_ln28_11_fu_1543_p1;
        sext_ln28_12_reg_2794 <= sext_ln28_12_fu_1547_p1;
        sext_ln28_13_reg_2799 <= sext_ln28_13_fu_1551_p1;
        sext_ln28_14_reg_2804 <= sext_ln28_14_fu_1555_p1;
        sext_ln28_15_reg_2809 <= sext_ln28_15_fu_1559_p1;
        sext_ln28_8_reg_2774 <= sext_ln28_8_fu_1531_p1;
        sext_ln28_9_reg_2779 <= sext_ln28_9_fu_1535_p1;
        sext_ln43_1_reg_2814 <= sext_ln43_1_fu_1563_p1;
        sub_ln43_1_reg_2819[21 : 2] <= sub_ln43_1_fu_1589_p2[21 : 2];
        sub_ln52_1_reg_2825[21 : 3] <= sub_ln52_1_fu_1606_p2[21 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln28_1_reg_2440 <= sext_ln28_1_fu_664_p1;
        sext_ln28_2_reg_2445 <= sext_ln28_2_fu_668_p1;
        sext_ln28_3_reg_2450 <= sext_ln28_3_fu_672_p1;
        sext_ln28_4_reg_2455 <= sext_ln28_4_fu_676_p1;
        sext_ln28_5_reg_2460 <= sext_ln28_5_fu_680_p1;
        sext_ln28_6_reg_2465 <= sext_ln28_6_fu_684_p1;
        sext_ln28_7_reg_2470 <= sext_ln28_7_fu_688_p1;
        sext_ln28_reg_2435 <= sext_ln28_fu_660_p1;
        sext_ln43_reg_2475 <= sext_ln43_fu_692_p1;
        sub_ln43_reg_2480[21 : 1] <= sub_ln43_fu_720_p2[21 : 1];
        sub_ln52_reg_2486[21 : 2] <= sub_ln52_fu_738_p2[21 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        trunc_ln52_17_reg_3053 <= {{mul_ln43_17_fu_2380_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln52_8_reg_2764 <= {{mul_ln43_8_fu_2326_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        zext_ln43_23_reg_2653[4 : 0] <= zext_ln43_23_fu_1277_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        zext_ln43_25_reg_2942[4 : 0] <= zext_ln43_25_fu_2024_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address0 = zext_ln28_11_fu_1008_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address0 = zext_ln28_1_fu_567_p1;
    end else begin
        SeparableConv2D_0_w_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address1 = zext_ln28_12_fu_1019_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address1 = zext_ln28_2_fu_578_p1;
    end else begin
        SeparableConv2D_0_w_s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address2 = zext_ln28_13_fu_1030_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address2 = zext_ln28_3_fu_589_p1;
    end else begin
        SeparableConv2D_0_w_s_address2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address3 = zext_ln28_14_fu_1041_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address3 = zext_ln28_4_fu_600_p1;
    end else begin
        SeparableConv2D_0_w_s_address3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address4 = zext_ln28_15_fu_1052_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address4 = zext_ln28_5_fu_611_p1;
    end else begin
        SeparableConv2D_0_w_s_address4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address5 = zext_ln28_16_fu_1063_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address5 = zext_ln28_6_fu_622_p1;
    end else begin
        SeparableConv2D_0_w_s_address5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address6 = zext_ln28_17_fu_1074_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address6 = zext_ln28_7_fu_633_p1;
    end else begin
        SeparableConv2D_0_w_s_address6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address7 = zext_ln28_18_fu_1085_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address7 = zext_ln28_8_fu_644_p1;
    end else begin
        SeparableConv2D_0_w_s_address7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        SeparableConv2D_0_w_s_address8 = zext_ln28_19_fu_1096_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_0_w_s_address8 = zext_ln28_9_fu_655_p1;
    end else begin
        SeparableConv2D_0_w_s_address8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce1 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce2 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce3 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce4 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce5 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce6 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce7 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        SeparableConv2D_0_w_s_ce8 = 1'b1;
    end else begin
        SeparableConv2D_0_w_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state4) & ((icmp_ln23_reg_2386 == 1'd1) | ((icmp_ln23_1_fu_980_p2 == 1'd1) & (icmp_ln33_fu_890_p2 == 1'd1)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln23_reg_2386 == 1'd1) | ((icmp_ln23_1_fu_980_p2 == 1'd1) & (icmp_ln33_fu_890_p2 == 1'd1))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        input_r_address0 = zext_ln43_20_fu_2156_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        input_r_address0 = zext_ln43_18_fu_2102_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_r_address0 = zext_ln43_16_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_r_address0 = zext_ln43_14_fu_2008_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address0 = zext_ln43_12_fu_1447_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_r_address0 = zext_ln43_10_fu_1401_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address0 = zext_ln43_8_fu_1342_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address0 = zext_ln43_6_fu_1290_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_address0 = zext_ln43_4_fu_1237_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        input_r_address1 = zext_ln43_21_fu_2194_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        input_r_address1 = zext_ln43_19_fu_2148_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        input_r_address1 = zext_ln43_17_fu_2089_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_r_address1 = zext_ln43_15_fu_2037_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_r_address1 = zext_ln43_13_fu_1984_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_r_address1 = zext_ln43_11_fu_1409_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address1 = zext_ln43_9_fu_1355_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address1 = zext_ln43_7_fu_1303_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_r_address1 = zext_ln43_5_fu_1261_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        output_r_address0 = zext_ln52_1_fu_2273_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_address0 = zext_ln52_fu_1526_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        output_r_d0 = add_ln52_17_reg_3058;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        output_r_d0 = add_ln52_8_reg_2769;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_539_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln23_reg_2386 == 1'd1) | ((icmp_ln23_1_fu_980_p2 == 1'd1) & (icmp_ln33_fu_890_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln33_fu_890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln23_1_fu_980_p2 == 1'd0) & (icmp_ln23_reg_2386 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln33_3_fu_1758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln23_fu_1842_p2 = (out_d_0_0_reg_449 + 16'd2);

assign add_ln28_10_fu_1024_p2 = (add_ln28_8_fu_1002_p2 + 20'd2);

assign add_ln28_11_fu_1035_p2 = (add_ln28_8_fu_1002_p2 + 20'd3);

assign add_ln28_12_fu_1046_p2 = (add_ln28_8_fu_1002_p2 + 20'd4);

assign add_ln28_13_fu_1057_p2 = (add_ln28_8_fu_1002_p2 + 20'd5);

assign add_ln28_14_fu_1068_p2 = (add_ln28_8_fu_1002_p2 + 20'd6);

assign add_ln28_15_fu_1079_p2 = (add_ln28_8_fu_1002_p2 + 20'd7);

assign add_ln28_16_fu_1090_p2 = (add_ln28_8_fu_1002_p2 + 20'd8);

assign add_ln28_1_fu_583_p2 = (add_ln28_fu_561_p2 + 20'd2);

assign add_ln28_2_fu_594_p2 = (add_ln28_fu_561_p2 + 20'd3);

assign add_ln28_3_fu_605_p2 = (add_ln28_fu_561_p2 + 20'd4);

assign add_ln28_4_fu_616_p2 = (add_ln28_fu_561_p2 + 20'd5);

assign add_ln28_5_fu_627_p2 = (add_ln28_fu_561_p2 + 20'd6);

assign add_ln28_6_fu_638_p2 = (add_ln28_fu_561_p2 + 20'd7);

assign add_ln28_7_fu_649_p2 = (add_ln28_fu_561_p2 + 20'd8);

assign add_ln28_8_fu_1002_p2 = (zext_ln28_24_fu_986_p1 + zext_ln28_29_fu_998_p1);

assign add_ln28_9_fu_1013_p2 = (add_ln28_8_fu_1002_p2 + 20'd1);

assign add_ln28_fu_561_p2 = (zext_ln28_fu_545_p1 + zext_ln28_23_fu_557_p1);

assign add_ln33_1_fu_1770_p2 = (out_h_0_1_reg_506 + 5'd1);

assign add_ln33_6_fu_896_p2 = (indvar_flatten_reg_461 + 10'd1);

assign add_ln33_7_fu_1764_p2 = (indvar_flatten6_reg_495 + 10'd1);

assign add_ln33_fu_902_p2 = (out_h_0_0_reg_472 + 5'd1);

assign add_ln43_10_fu_1364_p2 = (tmp12_0_2_0_mid2_reg_2614 + zext_ln43_22_reg_2637);

assign add_ln43_11_fu_1368_p2 = (tmp12_0_2_0_mid2_reg_2614 + zext_ln43_23_reg_2653);

assign add_ln43_12_fu_1975_p2 = (zext_ln41_1_fu_1971_p1 + tmp12_1_0_0_mid2_reg_2868);

assign add_ln43_13_fu_1989_p2 = (out_w_0_1_mid2_fu_1848_p3 + 5'd1);

assign add_ln43_14_fu_1999_p2 = (tmp12_1_0_0_mid2_reg_2868 + zext_ln43_24_fu_1995_p1);

assign add_ln43_15_fu_2019_p2 = (out_w_0_1_mid2_reg_2891 + 5'd2);

assign add_ln43_16_fu_2028_p2 = (tmp12_1_0_0_mid2_reg_2868 + zext_ln43_25_fu_2024_p1);

assign add_ln43_17_fu_2042_p2 = (zext_ln41_1_reg_2910 + tmp12_1_1_0_mid2_reg_2896);

assign add_ln43_18_fu_2081_p2 = (tmp12_1_1_0_mid2_reg_2896 + zext_ln43_24_reg_2926);

assign add_ln43_19_fu_2094_p2 = (tmp12_1_1_0_mid2_reg_2896 + zext_ln43_25_reg_2942);

assign add_ln43_20_fu_2107_p2 = (zext_ln41_1_reg_2910 + tmp12_1_2_0_mid2_reg_2903);

assign add_ln43_21_fu_2111_p2 = (tmp12_1_2_0_mid2_reg_2903 + zext_ln43_24_reg_2926);

assign add_ln43_22_fu_2115_p2 = (tmp12_1_2_0_mid2_reg_2903 + zext_ln43_25_reg_2942);

assign add_ln43_2_fu_1242_p2 = (out_w_0_0_mid2_fu_1101_p3 + 5'd1);

assign add_ln43_3_fu_1252_p2 = (tmp12_0_0_0_mid2_reg_2529 + zext_ln43_22_fu_1248_p1);

assign add_ln43_4_fu_1272_p2 = (out_w_0_0_mid2_reg_2602 + 5'd2);

assign add_ln43_5_fu_1281_p2 = (tmp12_0_0_0_mid2_reg_2529 + zext_ln43_23_fu_1277_p1);

assign add_ln43_6_fu_1295_p2 = (zext_ln41_reg_2621 + tmp12_0_1_0_mid2_reg_2607);

assign add_ln43_7_fu_1334_p2 = (tmp12_0_1_0_mid2_reg_2607 + zext_ln43_22_reg_2637);

assign add_ln43_8_fu_1347_p2 = (tmp12_0_1_0_mid2_reg_2607 + zext_ln43_23_reg_2653);

assign add_ln43_9_fu_1360_p2 = (zext_ln41_reg_2621 + tmp12_0_2_0_mid2_reg_2614);

assign add_ln43_fu_1228_p2 = (zext_ln41_fu_1224_p1 + tmp12_0_0_0_mid2_reg_2529);

assign add_ln52_10_fu_2161_p2 = (trunc_ln52_9_reg_2958 + trunc_ln52_10_reg_2963);

assign add_ln52_11_fu_2199_p2 = (trunc_ln52_12_reg_2998 + trunc_ln52_11_reg_2993);

assign add_ln52_12_fu_2203_p2 = (add_ln52_10_reg_3013 + add_ln52_11_fu_2199_p2);

assign add_ln52_13_fu_2234_p2 = (trunc_ln52_14_reg_3023 + trunc_ln52_13_reg_3018);

assign add_ln52_14_fu_2251_p2 = (trunc_ln52_17_reg_3053 + trunc_ln52_16_reg_3043);

assign add_ln52_15_fu_2255_p2 = (trunc_ln52_15_reg_3038 + add_ln52_14_fu_2251_p2);

assign add_ln52_16_fu_2260_p2 = (add_ln52_13_reg_3048 + add_ln52_15_fu_2255_p2);

assign add_ln52_17_fu_2265_p2 = (add_ln52_12_reg_3033 + add_ln52_16_fu_2260_p2);

assign add_ln52_1_fu_2013_p2 = (zext_ln41_1_fu_1971_p1 + tmp14_1_mid2_fu_1965_p3);

assign add_ln52_2_fu_1452_p2 = (trunc_ln52_3_reg_2709 + trunc_ln52_2_reg_2704);

assign add_ln52_3_fu_1456_p2 = (add_ln52_reg_2724 + add_ln52_2_fu_1452_p2);

assign add_ln52_4_fu_1487_p2 = (trunc_ln52_5_reg_2734 + trunc_ln52_4_reg_2729);

assign add_ln52_5_fu_1504_p2 = (trunc_ln52_8_reg_2764 + trunc_ln52_7_reg_2754);

assign add_ln52_6_fu_1508_p2 = (trunc_ln52_6_reg_2749 + add_ln52_5_fu_1504_p2);

assign add_ln52_7_fu_1513_p2 = (add_ln52_4_reg_2759 + add_ln52_6_fu_1508_p2);

assign add_ln52_8_fu_1518_p2 = (add_ln52_3_reg_2744 + add_ln52_7_fu_1513_p2);

assign add_ln52_9_fu_1266_p2 = (zext_ln41_fu_1224_p1 + tmp14_0_mid2_fu_1218_p3);

assign add_ln52_fu_1414_p2 = (trunc_ln_reg_2669 + trunc_ln52_1_reg_2674);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign icmp_ln23_1_fu_980_p2 = ((or_ln23_fu_974_p2 == 16'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_539_p2 = ((out_d_0_0_reg_449 == 16'd1) ? 1'b1 : 1'b0);

assign icmp_ln33_3_fu_1758_p2 = ((indvar_flatten6_reg_495 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_890_p2 = ((indvar_flatten_reg_461 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln3414_fu_908_p2 = ((out_w_0_0_reg_483 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_1776_p2 = ((out_w_0_1_reg_517 == 5'd28) ? 1'b1 : 1'b0);

assign mul_ln43_10_fu_2338_p1 = sext_ln28_9_reg_2779;

assign mul_ln43_11_fu_2344_p1 = sext_ln28_10_reg_2784;

assign mul_ln43_12_fu_2350_p1 = sext_ln28_11_reg_2789;

assign mul_ln43_13_fu_2356_p1 = sext_ln28_12_reg_2794;

assign mul_ln43_14_fu_2362_p1 = sext_ln28_13_reg_2799;

assign mul_ln43_15_fu_2368_p1 = sext_ln28_14_reg_2804;

assign mul_ln43_16_fu_2374_p1 = sext_ln28_15_reg_2809;

assign mul_ln43_17_fu_2380_p1 = sext_ln43_1_reg_2814;

assign mul_ln43_1_fu_2284_p1 = sext_ln28_1_reg_2440;

assign mul_ln43_2_fu_2290_p1 = sext_ln28_2_reg_2445;

assign mul_ln43_3_fu_2296_p1 = sext_ln28_3_reg_2450;

assign mul_ln43_4_fu_2302_p1 = sext_ln28_4_reg_2455;

assign mul_ln43_5_fu_2308_p1 = sext_ln28_5_reg_2460;

assign mul_ln43_6_fu_2314_p1 = sext_ln28_6_reg_2465;

assign mul_ln43_7_fu_2320_p1 = sext_ln28_7_reg_2470;

assign mul_ln43_8_fu_2326_p1 = sext_ln43_reg_2475;

assign mul_ln43_9_fu_2332_p1 = sext_ln28_8_reg_2774;

assign mul_ln43_fu_2278_p1 = sext_ln28_reg_2435;

assign or_ln23_fu_974_p2 = (out_d_0_0_reg_449 | 16'd1);

assign or_ln28_fu_572_p2 = (20'd1 | add_ln28_fu_561_p2);

assign out_w_0_0_mid2_fu_1101_p3 = ((icmp_ln3414_reg_2515[0:0] === 1'b1) ? 5'd0 : out_w_0_0_reg_483);

assign out_w_0_1_mid2_fu_1848_p3 = ((icmp_ln34_reg_2854[0:0] === 1'b1) ? 5'd0 : out_w_0_1_reg_517);

assign p_shl10_fu_1657_p3 = {{tmp_1_1_0_fu_1651_p2}, {5'd0}};

assign p_shl11_fu_1669_p3 = {{tmp_1_1_0_fu_1651_p2}, {1'd0}};

assign p_shl12_fu_1693_p3 = {{tmp_1_2_0_fu_1687_p2}, {5'd0}};

assign p_shl13_fu_1705_p3 = {{tmp_1_2_0_fu_1687_p2}, {1'd0}};

assign p_shl14_fu_1728_p3 = {{tmp13_1_fu_1723_p2}, {5'd0}};

assign p_shl15_fu_1740_p3 = {{tmp13_1_fu_1723_p2}, {2'd0}};

assign p_shl1_fu_765_p3 = {{tmp_0_0_0_fu_748_p2}, {1'd0}};

assign p_shl22_cast_fu_868_p1 = $signed(p_shl6_fu_860_p3);

assign p_shl22_cast_mid1_fu_1197_p1 = $signed(p_shl22_mid1_fu_1190_p3);

assign p_shl22_mid1_fu_1190_p3 = {{tmp13_0_mid1_reg_2536}, {5'd0}};

assign p_shl23_cast_fu_880_p1 = $signed(p_shl7_fu_872_p3);

assign p_shl23_cast_mid1_fu_1208_p1 = $signed(p_shl23_mid1_fu_1201_p3);

assign p_shl23_mid1_fu_1201_p3 = {{tmp13_0_mid1_reg_2536}, {2'd0}};

assign p_shl24_cast_fu_833_p1 = $signed(p_shl4_fu_825_p3);

assign p_shl24_cast_mid1_fu_1162_p1 = $signed(p_shl24_mid1_fu_1154_p3);

assign p_shl24_mid1_fu_1154_p3 = {{tmp_0_2_0_mid1_fu_1149_p2}, {5'd0}};

assign p_shl25_cast_fu_845_p1 = $signed(p_shl5_fu_837_p3);

assign p_shl25_cast_mid1_fu_1174_p1 = $signed(p_shl25_mid1_fu_1166_p3);

assign p_shl25_mid1_fu_1166_p3 = {{tmp_0_2_0_mid1_fu_1149_p2}, {1'd0}};

assign p_shl26_cast_fu_797_p1 = $signed(p_shl2_fu_789_p3);

assign p_shl26_cast_mid1_fu_1121_p1 = $signed(p_shl26_mid1_fu_1113_p3);

assign p_shl26_mid1_fu_1113_p3 = {{tmp_0_1_0_mid1_fu_1108_p2}, {5'd0}};

assign p_shl27_cast_fu_809_p1 = $signed(p_shl3_fu_801_p3);

assign p_shl27_cast_mid1_fu_1133_p1 = $signed(p_shl27_mid1_fu_1125_p3);

assign p_shl27_mid1_fu_1125_p3 = {{tmp_0_1_0_mid1_fu_1108_p2}, {1'd0}};

assign p_shl28_cast_fu_761_p1 = $signed(p_shl_fu_753_p3);

assign p_shl28_cast_mid1_fu_931_p1 = $signed(p_shl28_mid1_fu_923_p3);

assign p_shl28_mid1_fu_923_p3 = {{tmp_0_0_0_mid1_fu_918_p2}, {5'd0}};

assign p_shl29_cast_fu_773_p1 = $signed(p_shl1_fu_765_p3);

assign p_shl29_cast_mid1_fu_943_p1 = $signed(p_shl29_mid1_fu_935_p3);

assign p_shl29_mid1_fu_935_p3 = {{tmp_0_0_0_mid1_fu_918_p2}, {1'd0}};

assign p_shl2_fu_789_p3 = {{tmp_0_1_0_fu_783_p2}, {5'd0}};

assign p_shl34_cast_fu_1736_p1 = $signed(p_shl14_fu_1728_p3);

assign p_shl34_cast_mid1_fu_1944_p1 = $signed(p_shl34_mid1_fu_1937_p3);

assign p_shl34_mid1_fu_1937_p3 = {{tmp13_1_mid1_reg_2875}, {5'd0}};

assign p_shl35_cast_fu_1748_p1 = $signed(p_shl15_fu_1740_p3);

assign p_shl35_cast_mid1_fu_1955_p1 = $signed(p_shl35_mid1_fu_1948_p3);

assign p_shl35_mid1_fu_1948_p3 = {{tmp13_1_mid1_reg_2875}, {2'd0}};

assign p_shl36_cast_fu_1701_p1 = $signed(p_shl12_fu_1693_p3);

assign p_shl36_cast_mid1_fu_1909_p1 = $signed(p_shl36_mid1_fu_1901_p3);

assign p_shl36_mid1_fu_1901_p3 = {{tmp_1_2_0_mid1_fu_1896_p2}, {5'd0}};

assign p_shl37_cast_fu_1713_p1 = $signed(p_shl13_fu_1705_p3);

assign p_shl37_cast_mid1_fu_1921_p1 = $signed(p_shl37_mid1_fu_1913_p3);

assign p_shl37_mid1_fu_1913_p3 = {{tmp_1_2_0_mid1_fu_1896_p2}, {1'd0}};

assign p_shl38_cast_fu_1665_p1 = $signed(p_shl10_fu_1657_p3);

assign p_shl38_cast_mid1_fu_1868_p1 = $signed(p_shl38_mid1_fu_1860_p3);

assign p_shl38_mid1_fu_1860_p3 = {{tmp_1_1_0_mid1_fu_1855_p2}, {5'd0}};

assign p_shl39_cast_fu_1677_p1 = $signed(p_shl11_fu_1669_p3);

assign p_shl39_cast_mid1_fu_1880_p1 = $signed(p_shl39_mid1_fu_1872_p3);

assign p_shl39_mid1_fu_1872_p3 = {{tmp_1_1_0_mid1_fu_1855_p2}, {1'd0}};

assign p_shl3_fu_801_p3 = {{tmp_0_1_0_fu_783_p2}, {1'd0}};

assign p_shl40_cast_fu_1629_p1 = $signed(p_shl8_fu_1621_p3);

assign p_shl40_cast_mid1_fu_1799_p1 = $signed(p_shl40_mid1_fu_1791_p3);

assign p_shl40_mid1_fu_1791_p3 = {{tmp_1_0_0_mid1_fu_1786_p2}, {5'd0}};

assign p_shl41_cast_fu_1641_p1 = $signed(p_shl9_fu_1633_p3);

assign p_shl41_cast_mid1_fu_1811_p1 = $signed(p_shl41_mid1_fu_1803_p3);

assign p_shl41_mid1_fu_1803_p3 = {{tmp_1_0_0_mid1_fu_1786_p2}, {1'd0}};

assign p_shl4_fu_825_p3 = {{tmp_0_2_0_fu_819_p2}, {5'd0}};

assign p_shl5_fu_837_p3 = {{tmp_0_2_0_fu_819_p2}, {1'd0}};

assign p_shl6_fu_860_p3 = {{tmp13_0_fu_855_p2}, {5'd0}};

assign p_shl7_fu_872_p3 = {{tmp13_0_fu_855_p2}, {2'd0}};

assign p_shl8_fu_1621_p3 = {{tmp_1_0_0_fu_1616_p2}, {5'd0}};

assign p_shl9_fu_1633_p3 = {{tmp_1_0_0_fu_1616_p2}, {1'd0}};

assign p_shl_fu_753_p3 = {{tmp_0_0_0_fu_748_p2}, {5'd0}};

assign select_ln33_1_fu_1834_p3 = ((icmp_ln34_fu_1776_p2[0:0] === 1'b1) ? add_ln33_1_fu_1770_p2 : out_h_0_1_reg_506);

assign select_ln33_fu_966_p3 = ((icmp_ln3414_fu_908_p2[0:0] === 1'b1) ? add_ln33_fu_902_p2 : out_h_0_0_reg_472);

assign sext_ln28_10_fu_1539_p1 = $signed(SeparableConv2D_0_w_s_q2);

assign sext_ln28_11_fu_1543_p1 = $signed(SeparableConv2D_0_w_s_q3);

assign sext_ln28_12_fu_1547_p1 = $signed(SeparableConv2D_0_w_s_q4);

assign sext_ln28_13_fu_1551_p1 = $signed(SeparableConv2D_0_w_s_q5);

assign sext_ln28_14_fu_1555_p1 = $signed(SeparableConv2D_0_w_s_q6);

assign sext_ln28_15_fu_1559_p1 = $signed(SeparableConv2D_0_w_s_q7);

assign sext_ln28_1_fu_664_p1 = $signed(SeparableConv2D_0_w_s_q1);

assign sext_ln28_2_fu_668_p1 = $signed(SeparableConv2D_0_w_s_q2);

assign sext_ln28_3_fu_672_p1 = $signed(SeparableConv2D_0_w_s_q3);

assign sext_ln28_4_fu_676_p1 = $signed(SeparableConv2D_0_w_s_q4);

assign sext_ln28_5_fu_680_p1 = $signed(SeparableConv2D_0_w_s_q5);

assign sext_ln28_6_fu_684_p1 = $signed(SeparableConv2D_0_w_s_q6);

assign sext_ln28_7_fu_688_p1 = $signed(SeparableConv2D_0_w_s_q7);

assign sext_ln28_8_fu_1531_p1 = $signed(SeparableConv2D_0_w_s_q0);

assign sext_ln28_9_fu_1535_p1 = $signed(SeparableConv2D_0_w_s_q1);

assign sext_ln28_fu_660_p1 = $signed(SeparableConv2D_0_w_s_q0);

assign sext_ln43_10_fu_1338_p1 = $signed(add_ln43_7_fu_1334_p2);

assign sext_ln43_12_fu_1351_p1 = $signed(add_ln43_8_fu_1347_p2);

assign sext_ln43_14_fu_1398_p1 = $signed(add_ln43_9_reg_2689);

assign sext_ln43_16_fu_1406_p1 = $signed(add_ln43_10_reg_2694);

assign sext_ln43_18_fu_1444_p1 = $signed(add_ln43_11_reg_2699);

assign sext_ln43_1_fu_1563_p1 = $signed(SeparableConv2D_0_w_s_q8);

assign sext_ln43_20_fu_1980_p1 = $signed(add_ln43_12_fu_1975_p2);

assign sext_ln43_22_fu_2004_p1 = $signed(add_ln43_14_fu_1999_p2);

assign sext_ln43_24_fu_2033_p1 = $signed(add_ln43_16_fu_2028_p2);

assign sext_ln43_26_fu_2046_p1 = $signed(add_ln43_17_fu_2042_p2);

assign sext_ln43_28_fu_2085_p1 = $signed(add_ln43_18_fu_2081_p2);

assign sext_ln43_2_fu_1233_p1 = $signed(add_ln43_fu_1228_p2);

assign sext_ln43_30_fu_2098_p1 = $signed(add_ln43_19_fu_2094_p2);

assign sext_ln43_32_fu_2145_p1 = $signed(add_ln43_20_reg_2978);

assign sext_ln43_34_fu_2153_p1 = $signed(add_ln43_21_reg_2983);

assign sext_ln43_36_fu_2191_p1 = $signed(add_ln43_22_reg_2988);

assign sext_ln43_4_fu_1257_p1 = $signed(add_ln43_3_fu_1252_p2);

assign sext_ln43_6_fu_1286_p1 = $signed(add_ln43_5_fu_1281_p2);

assign sext_ln43_8_fu_1299_p1 = $signed(add_ln43_6_fu_1295_p2);

assign sext_ln43_fu_692_p1 = $signed(SeparableConv2D_0_w_s_q8);

assign sext_ln52_1_fu_2270_p1 = $signed(add_ln52_1_reg_2937);

assign sext_ln52_fu_1523_p1 = $signed(add_ln52_9_reg_2648);

assign shl_ln28_1_fu_990_p3 = {{or_ln23_fu_974_p2}, {3'd0}};

assign shl_ln43_1_fu_708_p3 = {{out_d_0_0_reg_449}, {1'd0}};

assign shl_ln43_2_fu_1567_p3 = {{or_ln23_reg_2547}, {5'd0}};

assign shl_ln43_3_fu_1578_p3 = {{or_ln23_reg_2547}, {1'd0}};

assign shl_ln4_fu_696_p3 = {{out_d_0_0_reg_449}, {5'd0}};

assign shl_ln52_1_fu_1595_p3 = {{or_ln23_reg_2547}, {2'd0}};

assign shl_ln5_fu_726_p3 = {{out_d_0_0_reg_449}, {2'd0}};

assign shl_ln_fu_549_p3 = {{out_d_0_0_reg_449}, {3'd0}};

assign sub_ln43_1_fu_1589_p2 = (zext_ln43_2_fu_1574_p1 - zext_ln43_3_fu_1585_p1);

assign sub_ln43_fu_720_p2 = (zext_ln43_fu_704_p1 - zext_ln43_1_fu_716_p1);

assign sub_ln52_1_fu_1606_p2 = (zext_ln43_2_fu_1574_p1 - zext_ln52_3_fu_1602_p1);

assign sub_ln52_fu_738_p2 = (zext_ln43_fu_704_p1 - zext_ln52_2_fu_734_p1);

assign tmp12_0_0_0_fu_777_p2 = ($signed(p_shl28_cast_fu_761_p1) - $signed(p_shl29_cast_fu_773_p1));

assign tmp12_0_0_0_mid1_fu_947_p2 = ($signed(p_shl28_cast_mid1_fu_931_p1) - $signed(p_shl29_cast_mid1_fu_943_p1));

assign tmp12_0_0_0_mid2_fu_953_p3 = ((icmp_ln3414_fu_908_p2[0:0] === 1'b1) ? tmp12_0_0_0_mid1_fu_947_p2 : tmp12_0_0_0_fu_777_p2);

assign tmp12_0_1_0_fu_813_p2 = ($signed(p_shl26_cast_fu_797_p1) - $signed(p_shl27_cast_fu_809_p1));

assign tmp12_0_1_0_mid1_fu_1137_p2 = ($signed(p_shl26_cast_mid1_fu_1121_p1) - $signed(p_shl27_cast_mid1_fu_1133_p1));

assign tmp12_0_1_0_mid2_fu_1143_p3 = ((icmp_ln3414_reg_2515[0:0] === 1'b1) ? tmp12_0_1_0_mid1_fu_1137_p2 : tmp12_0_1_0_reg_2492);

assign tmp12_0_2_0_fu_849_p2 = ($signed(p_shl24_cast_fu_833_p1) - $signed(p_shl25_cast_fu_845_p1));

assign tmp12_0_2_0_mid1_fu_1178_p2 = ($signed(p_shl24_cast_mid1_fu_1162_p1) - $signed(p_shl25_cast_mid1_fu_1174_p1));

assign tmp12_0_2_0_mid2_fu_1184_p3 = ((icmp_ln3414_reg_2515[0:0] === 1'b1) ? tmp12_0_2_0_mid1_fu_1178_p2 : tmp12_0_2_0_reg_2497);

assign tmp12_1_0_0_fu_1645_p2 = ($signed(p_shl40_cast_fu_1629_p1) - $signed(p_shl41_cast_fu_1641_p1));

assign tmp12_1_0_0_mid1_fu_1815_p2 = ($signed(p_shl40_cast_mid1_fu_1799_p1) - $signed(p_shl41_cast_mid1_fu_1811_p1));

assign tmp12_1_0_0_mid2_fu_1821_p3 = ((icmp_ln34_fu_1776_p2[0:0] === 1'b1) ? tmp12_1_0_0_mid1_fu_1815_p2 : tmp12_1_0_0_fu_1645_p2);

assign tmp12_1_1_0_fu_1681_p2 = ($signed(p_shl38_cast_fu_1665_p1) - $signed(p_shl39_cast_fu_1677_p1));

assign tmp12_1_1_0_mid1_fu_1884_p2 = ($signed(p_shl38_cast_mid1_fu_1868_p1) - $signed(p_shl39_cast_mid1_fu_1880_p1));

assign tmp12_1_1_0_mid2_fu_1890_p3 = ((icmp_ln34_reg_2854[0:0] === 1'b1) ? tmp12_1_1_0_mid1_fu_1884_p2 : tmp12_1_1_0_reg_2831);

assign tmp12_1_2_0_fu_1717_p2 = ($signed(p_shl36_cast_fu_1701_p1) - $signed(p_shl37_cast_fu_1713_p1));

assign tmp12_1_2_0_mid1_fu_1925_p2 = ($signed(p_shl36_cast_mid1_fu_1909_p1) - $signed(p_shl37_cast_mid1_fu_1921_p1));

assign tmp12_1_2_0_mid2_fu_1931_p3 = ((icmp_ln34_reg_2854[0:0] === 1'b1) ? tmp12_1_2_0_mid1_fu_1925_p2 : tmp12_1_2_0_reg_2836);

assign tmp13_0_fu_855_p2 = (zext_ln43_cast_fu_744_p1 + sub_ln52_reg_2486);

assign tmp13_0_mid1_fu_961_p2 = (zext_ln43_cast_mid1_fu_914_p1 + sub_ln52_reg_2486);

assign tmp13_1_fu_1723_p2 = (zext_ln43_2_cast_fu_1612_p1 + sub_ln52_1_reg_2825);

assign tmp13_1_mid1_fu_1829_p2 = (zext_ln43_2_cast_mid_fu_1782_p1 + sub_ln52_1_reg_2825);

assign tmp14_0_fu_884_p2 = ($signed(p_shl22_cast_fu_868_p1) - $signed(p_shl23_cast_fu_880_p1));

assign tmp14_0_mid1_fu_1212_p2 = ($signed(p_shl22_cast_mid1_fu_1197_p1) - $signed(p_shl23_cast_mid1_fu_1208_p1));

assign tmp14_0_mid2_fu_1218_p3 = ((icmp_ln3414_reg_2515[0:0] === 1'b1) ? tmp14_0_mid1_fu_1212_p2 : tmp14_0_reg_2502);

assign tmp14_1_fu_1752_p2 = ($signed(p_shl34_cast_fu_1736_p1) - $signed(p_shl35_cast_fu_1748_p1));

assign tmp14_1_mid1_fu_1959_p2 = ($signed(p_shl34_cast_mid1_fu_1944_p1) - $signed(p_shl35_cast_mid1_fu_1955_p1));

assign tmp14_1_mid2_fu_1965_p3 = ((icmp_ln34_reg_2854[0:0] === 1'b1) ? tmp14_1_mid1_fu_1959_p2 : tmp14_1_reg_2841);

assign tmp_0_0_0_fu_748_p2 = (zext_ln43_cast_fu_744_p1 + sub_ln43_reg_2480);

assign tmp_0_0_0_mid1_fu_918_p2 = (zext_ln43_cast_mid1_fu_914_p1 + sub_ln43_reg_2480);

assign tmp_0_1_0_fu_783_p2 = (tmp_0_0_0_fu_748_p2 + 22'd1);

assign tmp_0_1_0_mid1_fu_1108_p2 = (tmp_0_0_0_mid1_reg_2523 + 22'd1);

assign tmp_0_2_0_fu_819_p2 = (tmp_0_0_0_fu_748_p2 + 22'd2);

assign tmp_0_2_0_mid1_fu_1149_p2 = (tmp_0_0_0_mid1_reg_2523 + 22'd2);

assign tmp_1_0_0_fu_1616_p2 = (zext_ln43_2_cast_fu_1612_p1 + sub_ln43_1_reg_2819);

assign tmp_1_0_0_mid1_fu_1786_p2 = (zext_ln43_2_cast_mid_fu_1782_p1 + sub_ln43_1_reg_2819);

assign tmp_1_1_0_fu_1651_p2 = (tmp_1_0_0_fu_1616_p2 + 22'd1);

assign tmp_1_1_0_mid1_fu_1855_p2 = (tmp_1_0_0_mid1_reg_2862 + 22'd1);

assign tmp_1_2_0_fu_1687_p2 = (tmp_1_0_0_fu_1616_p2 + 22'd2);

assign tmp_1_2_0_mid1_fu_1896_p2 = (tmp_1_0_0_mid1_reg_2862 + 22'd2);

assign zext_ln28_11_fu_1008_p1 = add_ln28_8_fu_1002_p2;

assign zext_ln28_12_fu_1019_p1 = add_ln28_9_fu_1013_p2;

assign zext_ln28_13_fu_1030_p1 = add_ln28_10_fu_1024_p2;

assign zext_ln28_14_fu_1041_p1 = add_ln28_11_fu_1035_p2;

assign zext_ln28_15_fu_1052_p1 = add_ln28_12_fu_1046_p2;

assign zext_ln28_16_fu_1063_p1 = add_ln28_13_fu_1057_p2;

assign zext_ln28_17_fu_1074_p1 = add_ln28_14_fu_1068_p2;

assign zext_ln28_18_fu_1085_p1 = add_ln28_15_fu_1079_p2;

assign zext_ln28_19_fu_1096_p1 = add_ln28_16_fu_1090_p2;

assign zext_ln28_1_fu_567_p1 = add_ln28_fu_561_p2;

assign zext_ln28_23_fu_557_p1 = shl_ln_fu_549_p3;

assign zext_ln28_24_fu_986_p1 = or_ln23_fu_974_p2;

assign zext_ln28_29_fu_998_p1 = shl_ln28_1_fu_990_p3;

assign zext_ln28_2_fu_578_p1 = or_ln28_fu_572_p2;

assign zext_ln28_3_fu_589_p1 = add_ln28_1_fu_583_p2;

assign zext_ln28_4_fu_600_p1 = add_ln28_2_fu_594_p2;

assign zext_ln28_5_fu_611_p1 = add_ln28_3_fu_605_p2;

assign zext_ln28_6_fu_622_p1 = add_ln28_4_fu_616_p2;

assign zext_ln28_7_fu_633_p1 = add_ln28_5_fu_627_p2;

assign zext_ln28_8_fu_644_p1 = add_ln28_6_fu_638_p2;

assign zext_ln28_9_fu_655_p1 = add_ln28_7_fu_649_p2;

assign zext_ln28_fu_545_p1 = out_d_0_0_reg_449;

assign zext_ln41_1_fu_1971_p1 = out_w_0_1_mid2_fu_1848_p3;

assign zext_ln41_fu_1224_p1 = out_w_0_0_mid2_fu_1101_p3;

assign zext_ln43_10_fu_1401_p1 = $unsigned(sext_ln43_14_fu_1398_p1);

assign zext_ln43_11_fu_1409_p1 = $unsigned(sext_ln43_16_fu_1406_p1);

assign zext_ln43_12_fu_1447_p1 = $unsigned(sext_ln43_18_fu_1444_p1);

assign zext_ln43_13_fu_1984_p1 = $unsigned(sext_ln43_20_fu_1980_p1);

assign zext_ln43_14_fu_2008_p1 = $unsigned(sext_ln43_22_fu_2004_p1);

assign zext_ln43_15_fu_2037_p1 = $unsigned(sext_ln43_24_fu_2033_p1);

assign zext_ln43_16_fu_2050_p1 = $unsigned(sext_ln43_26_fu_2046_p1);

assign zext_ln43_17_fu_2089_p1 = $unsigned(sext_ln43_28_fu_2085_p1);

assign zext_ln43_18_fu_2102_p1 = $unsigned(sext_ln43_30_fu_2098_p1);

assign zext_ln43_19_fu_2148_p1 = $unsigned(sext_ln43_32_fu_2145_p1);

assign zext_ln43_1_fu_716_p1 = shl_ln43_1_fu_708_p3;

assign zext_ln43_20_fu_2156_p1 = $unsigned(sext_ln43_34_fu_2153_p1);

assign zext_ln43_21_fu_2194_p1 = $unsigned(sext_ln43_36_fu_2191_p1);

assign zext_ln43_22_fu_1248_p1 = add_ln43_2_fu_1242_p2;

assign zext_ln43_23_fu_1277_p1 = add_ln43_4_fu_1272_p2;

assign zext_ln43_24_fu_1995_p1 = add_ln43_13_fu_1989_p2;

assign zext_ln43_25_fu_2024_p1 = add_ln43_15_fu_2019_p2;

assign zext_ln43_2_cast_fu_1612_p1 = out_h_0_1_reg_506;

assign zext_ln43_2_cast_mid_fu_1782_p1 = add_ln33_1_fu_1770_p2;

assign zext_ln43_2_fu_1574_p1 = shl_ln43_2_fu_1567_p3;

assign zext_ln43_3_fu_1585_p1 = shl_ln43_3_fu_1578_p3;

assign zext_ln43_4_fu_1237_p1 = $unsigned(sext_ln43_2_fu_1233_p1);

assign zext_ln43_5_fu_1261_p1 = $unsigned(sext_ln43_4_fu_1257_p1);

assign zext_ln43_6_fu_1290_p1 = $unsigned(sext_ln43_6_fu_1286_p1);

assign zext_ln43_7_fu_1303_p1 = $unsigned(sext_ln43_8_fu_1299_p1);

assign zext_ln43_8_fu_1342_p1 = $unsigned(sext_ln43_10_fu_1338_p1);

assign zext_ln43_9_fu_1355_p1 = $unsigned(sext_ln43_12_fu_1351_p1);

assign zext_ln43_cast_fu_744_p1 = out_h_0_0_reg_472;

assign zext_ln43_cast_mid1_fu_914_p1 = add_ln33_fu_902_p2;

assign zext_ln43_fu_704_p1 = shl_ln4_fu_696_p3;

assign zext_ln52_1_fu_2273_p1 = $unsigned(sext_ln52_1_fu_2270_p1);

assign zext_ln52_2_fu_734_p1 = shl_ln5_fu_726_p3;

assign zext_ln52_3_fu_1602_p1 = shl_ln52_1_fu_1595_p3;

assign zext_ln52_fu_1526_p1 = $unsigned(sext_ln52_fu_1523_p1);

always @ (posedge ap_clk) begin
    sub_ln43_reg_2480[0] <= 1'b0;
    sub_ln52_reg_2486[1:0] <= 2'b00;
    tmp12_0_1_0_reg_2492[0] <= 1'b0;
    tmp12_0_2_0_reg_2497[0] <= 1'b0;
    tmp14_0_reg_2502[1:0] <= 2'b00;
    tmp12_0_0_0_mid2_reg_2529[0] <= 1'b0;
    or_ln23_reg_2547[0] <= 1'b1;
    tmp12_0_1_0_mid2_reg_2607[0] <= 1'b0;
    tmp12_0_2_0_mid2_reg_2614[0] <= 1'b0;
    zext_ln41_reg_2621[27:5] <= 23'b00000000000000000000000;
    zext_ln43_22_reg_2637[27:5] <= 23'b00000000000000000000000;
    zext_ln43_23_reg_2653[27:5] <= 23'b00000000000000000000000;
    sub_ln43_1_reg_2819[1:0] <= 2'b10;
    sub_ln52_1_reg_2825[2:0] <= 3'b100;
    tmp12_1_1_0_reg_2831[0] <= 1'b0;
    tmp12_1_2_0_reg_2836[0] <= 1'b0;
    tmp14_1_reg_2841[1:0] <= 2'b00;
    tmp12_1_0_0_mid2_reg_2868[0] <= 1'b0;
    tmp12_1_1_0_mid2_reg_2896[0] <= 1'b0;
    tmp12_1_2_0_mid2_reg_2903[0] <= 1'b0;
    zext_ln41_1_reg_2910[27:5] <= 23'b00000000000000000000000;
    zext_ln43_24_reg_2926[27:5] <= 23'b00000000000000000000000;
    zext_ln43_25_reg_2942[27:5] <= 23'b00000000000000000000000;
end

endmodule //depthwise_conv2d_fix
