$date
	Wed Apr 10 21:14:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_reset_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#2
0!
1"
#3
1#
1$
#4
0"
#6
1"
0#
#8
0"
#10
1"
#12
0"
#14
1"
#15
1#
#16
0"
#18
1"
#20
0"
#21
0$
#22
1!
1"
#24
0!
0"
0#
1$
#26
1"
#28
0"
#30
1"
1#
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
#42
1"
