ARM GAS  /tmp/ccKXluYv.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccKXluYv.s 			page 2


  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins
  36:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  37:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  38:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  39:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  28              		.loc 1 42 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8DB0     		sub	sp, sp, #52
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 64
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 44 3 view .LVU1
  42              		.loc 1 44 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0794     		str	r4, [sp, #28]
  45 0008 0894     		str	r4, [sp, #32]
  46 000a 0994     		str	r4, [sp, #36]
  47 000c 0A94     		str	r4, [sp, #40]
  48 000e 0B94     		str	r4, [sp, #44]
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  49              		.loc 1 47 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 47 3 view .LVU4
  52              		.loc 1 47 3 view .LVU5
  53 0010 2D4B     		ldr	r3, .L3
  54 0012 D3F8E020 		ldr	r2, [r3, #224]
  55 0016 42F01002 		orr	r2, r2, #16
  56 001a C3F8E020 		str	r2, [r3, #224]
  57              		.loc 1 47 3 view .LVU6
  58 001e D3F8E020 		ldr	r2, [r3, #224]
  59 0022 02F01002 		and	r2, r2, #16
  60 0026 0192     		str	r2, [sp, #4]
  61              		.loc 1 47 3 view .LVU7
  62 0028 019A     		ldr	r2, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 47 3 view .LVU8
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  65              		.loc 1 48 3 view .LVU9
  66              	.LBB3:
  67              		.loc 1 48 3 view .LVU10
ARM GAS  /tmp/ccKXluYv.s 			page 3


  68              		.loc 1 48 3 view .LVU11
  69 002a D3F8E020 		ldr	r2, [r3, #224]
  70 002e 42F00402 		orr	r2, r2, #4
  71 0032 C3F8E020 		str	r2, [r3, #224]
  72              		.loc 1 48 3 view .LVU12
  73 0036 D3F8E020 		ldr	r2, [r3, #224]
  74 003a 02F00402 		and	r2, r2, #4
  75 003e 0292     		str	r2, [sp, #8]
  76              		.loc 1 48 3 view .LVU13
  77 0040 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  79              		.loc 1 48 3 view .LVU14
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  80              		.loc 1 49 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 49 3 view .LVU16
  83              		.loc 1 49 3 view .LVU17
  84 0042 D3F8E020 		ldr	r2, [r3, #224]
  85 0046 42F08002 		orr	r2, r2, #128
  86 004a C3F8E020 		str	r2, [r3, #224]
  87              		.loc 1 49 3 view .LVU18
  88 004e D3F8E020 		ldr	r2, [r3, #224]
  89 0052 02F08002 		and	r2, r2, #128
  90 0056 0392     		str	r2, [sp, #12]
  91              		.loc 1 49 3 view .LVU19
  92 0058 039A     		ldr	r2, [sp, #12]
  93              	.LBE4:
  94              		.loc 1 49 3 view .LVU20
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  95              		.loc 1 50 3 view .LVU21
  96              	.LBB5:
  97              		.loc 1 50 3 view .LVU22
  98              		.loc 1 50 3 view .LVU23
  99 005a D3F8E020 		ldr	r2, [r3, #224]
 100 005e 42F04002 		orr	r2, r2, #64
 101 0062 C3F8E020 		str	r2, [r3, #224]
 102              		.loc 1 50 3 view .LVU24
 103 0066 D3F8E020 		ldr	r2, [r3, #224]
 104 006a 02F04002 		and	r2, r2, #64
 105 006e 0492     		str	r2, [sp, #16]
 106              		.loc 1 50 3 view .LVU25
 107 0070 049A     		ldr	r2, [sp, #16]
 108              	.LBE5:
 109              		.loc 1 50 3 view .LVU26
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 110              		.loc 1 51 3 view .LVU27
 111              	.LBB6:
 112              		.loc 1 51 3 view .LVU28
 113              		.loc 1 51 3 view .LVU29
 114 0072 D3F8E020 		ldr	r2, [r3, #224]
 115 0076 42F02002 		orr	r2, r2, #32
 116 007a C3F8E020 		str	r2, [r3, #224]
 117              		.loc 1 51 3 view .LVU30
 118 007e D3F8E020 		ldr	r2, [r3, #224]
 119 0082 02F02002 		and	r2, r2, #32
 120 0086 0592     		str	r2, [sp, #20]
 121              		.loc 1 51 3 view .LVU31
ARM GAS  /tmp/ccKXluYv.s 			page 4


 122 0088 059A     		ldr	r2, [sp, #20]
 123              	.LBE6:
 124              		.loc 1 51 3 view .LVU32
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 125              		.loc 1 52 3 view .LVU33
 126              	.LBB7:
 127              		.loc 1 52 3 view .LVU34
 128              		.loc 1 52 3 view .LVU35
 129 008a D3F8E020 		ldr	r2, [r3, #224]
 130 008e 42F00802 		orr	r2, r2, #8
 131 0092 C3F8E020 		str	r2, [r3, #224]
 132              		.loc 1 52 3 view .LVU36
 133 0096 D3F8E030 		ldr	r3, [r3, #224]
 134 009a 03F00803 		and	r3, r3, #8
 135 009e 0693     		str	r3, [sp, #24]
 136              		.loc 1 52 3 view .LVU37
 137 00a0 069B     		ldr	r3, [sp, #24]
 138              	.LBE7:
 139              		.loc 1 52 3 view .LVU38
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 140              		.loc 1 55 3 view .LVU39
 141 00a2 0A4D     		ldr	r5, .L3+4
 142 00a4 2246     		mov	r2, r4
 143 00a6 3821     		movs	r1, #56
 144 00a8 2846     		mov	r0, r5
 145 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 146              	.LVL0:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pins : PE3 PE4 PE5 */
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 147              		.loc 1 58 3 view .LVU40
 148              		.loc 1 58 23 is_stmt 0 view .LVU41
 149 00ae 3823     		movs	r3, #56
 150 00b0 0793     		str	r3, [sp, #28]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 151              		.loc 1 59 3 is_stmt 1 view .LVU42
 152              		.loc 1 59 24 is_stmt 0 view .LVU43
 153 00b2 0123     		movs	r3, #1
 154 00b4 0893     		str	r3, [sp, #32]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 155              		.loc 1 60 3 is_stmt 1 view .LVU44
 156              		.loc 1 60 24 is_stmt 0 view .LVU45
 157 00b6 0994     		str	r4, [sp, #36]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158              		.loc 1 61 3 is_stmt 1 view .LVU46
 159              		.loc 1 61 25 is_stmt 0 view .LVU47
 160 00b8 0A94     		str	r4, [sp, #40]
  62:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 161              		.loc 1 62 3 is_stmt 1 view .LVU48
 162 00ba 07A9     		add	r1, sp, #28
 163 00bc 2846     		mov	r0, r5
 164 00be FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL1:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c **** }
ARM GAS  /tmp/ccKXluYv.s 			page 5


 166              		.loc 1 64 1 is_stmt 0 view .LVU49
 167 00c2 0DB0     		add	sp, sp, #52
 168              	.LCFI2:
 169              		.cfi_def_cfa_offset 12
 170              		@ sp needed
 171 00c4 30BD     		pop	{r4, r5, pc}
 172              	.L4:
 173 00c6 00BF     		.align	2
 174              	.L3:
 175 00c8 00440258 		.word	1476543488
 176 00cc 00100258 		.word	1476530176
 177              		.cfi_endproc
 178              	.LFE144:
 180              		.text
 181              	.Letext0:
 182              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 183              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 184              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 185              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 186              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 187              		.file 7 "/opt/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 188              		.file 8 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_types.h"
 189              		.file 9 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/reent.h"
 190              		.file 10 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/lock.h"
 191              		.file 11 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/math.h"
 192              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 193              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 194              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 195              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccKXluYv.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccKXluYv.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccKXluYv.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccKXluYv.s:175    .text.MX_GPIO_Init:00000000000000c8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
