<stg><name>(anonymous namespace)postProcess<float, 2u, unsigned int></name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:2 %l_pad3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:4 %l_pad3_read_61 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_61"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
.split.0:3 %bitcast_ln145 = bitcast i32 %l_pad3_read

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
.split.0:5 %bitcast_ln145_61 = bitcast i32 %l_pad3_read_61

]]></Node>
<StgValue><ssdm name="bitcast_ln145_61"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:6 %l_pad3_read_62 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_62"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:11 %add_i2_i = fadd i32 %bitcast_ln145_61, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add_i2_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:8 %l_pad3_read_63 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_63"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:11 %add_i2_i = fadd i32 %bitcast_ln145_61, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add_i2_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
.split.0:7 %bitcast_ln145_62 = bitcast i32 %l_pad3_read_62

]]></Node>
<StgValue><ssdm name="bitcast_ln145_62"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
.split.0:9 %bitcast_ln145_63 = bitcast i32 %l_pad3_read_63

]]></Node>
<StgValue><ssdm name="bitcast_ln145_63"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %add_i_i = fadd i32 %bitcast_ln145_63, i32 %bitcast_ln145_62

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:11 %add_i2_i = fadd i32 %bitcast_ln145_61, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add_i2_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %add_i_i = fadd i32 %bitcast_ln145_63, i32 %bitcast_ln145_62

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:11 %add_i2_i = fadd i32 %bitcast_ln145_61, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add_i2_i"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:14 %l_pad3_read_64 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_64"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %add_i_i = fadd i32 %bitcast_ln145_63, i32 %bitcast_ln145_62

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:11 %add_i2_i = fadd i32 %bitcast_ln145_61, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="add_i2_i"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:16 %l_pad3_read_65 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_65"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %add_i_i = fadd i32 %bitcast_ln145_63, i32 %bitcast_ln145_62

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
.split.0:15 %bitcast_ln145_64 = bitcast i32 %l_pad3_read_64

]]></Node>
<StgValue><ssdm name="bitcast_ln145_64"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
.split.0:17 %bitcast_ln145_65 = bitcast i32 %l_pad3_read_65

]]></Node>
<StgValue><ssdm name="bitcast_ln145_65"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:18 %l_pad3_read_66 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_66"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:23 %add_i2_i_1 = fadd i32 %bitcast_ln145_65, i32 %bitcast_ln145_64

]]></Node>
<StgValue><ssdm name="add_i2_i_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:10 %add_i_i = fadd i32 %bitcast_ln145_63, i32 %bitcast_ln145_62

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:20 %l_pad3_read_67 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_67"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:23 %add_i2_i_1 = fadd i32 %bitcast_ln145_65, i32 %bitcast_ln145_64

]]></Node>
<StgValue><ssdm name="add_i2_i_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add_i = fadd i32 %add_i_i, i32 %add_i2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
.split.0:19 %bitcast_ln145_66 = bitcast i32 %l_pad3_read_66

]]></Node>
<StgValue><ssdm name="bitcast_ln145_66"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
.split.0:21 %bitcast_ln145_67 = bitcast i32 %l_pad3_read_67

]]></Node>
<StgValue><ssdm name="bitcast_ln145_67"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:22 %add_i_i_1 = fadd i32 %bitcast_ln145_67, i32 %bitcast_ln145_66

]]></Node>
<StgValue><ssdm name="add_i_i_1"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:23 %add_i2_i_1 = fadd i32 %bitcast_ln145_65, i32 %bitcast_ln145_64

]]></Node>
<StgValue><ssdm name="add_i2_i_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add_i = fadd i32 %add_i_i, i32 %add_i2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:22 %add_i_i_1 = fadd i32 %bitcast_ln145_67, i32 %bitcast_ln145_66

]]></Node>
<StgValue><ssdm name="add_i_i_1"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:23 %add_i2_i_1 = fadd i32 %bitcast_ln145_65, i32 %bitcast_ln145_64

]]></Node>
<StgValue><ssdm name="add_i2_i_1"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:26 %l_pad3_read_68 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_68"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add_i = fadd i32 %add_i_i, i32 %add_i2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:22 %add_i_i_1 = fadd i32 %bitcast_ln145_67, i32 %bitcast_ln145_66

]]></Node>
<StgValue><ssdm name="add_i_i_1"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:23 %add_i2_i_1 = fadd i32 %bitcast_ln145_65, i32 %bitcast_ln145_64

]]></Node>
<StgValue><ssdm name="add_i2_i_1"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:28 %l_pad3_read_69 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_69"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add_i = fadd i32 %add_i_i, i32 %add_i2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:22 %add_i_i_1 = fadd i32 %bitcast_ln145_67, i32 %bitcast_ln145_66

]]></Node>
<StgValue><ssdm name="add_i_i_1"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
.split.0:27 %bitcast_ln145_68 = bitcast i32 %l_pad3_read_68

]]></Node>
<StgValue><ssdm name="bitcast_ln145_68"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
.split.0:29 %bitcast_ln145_69 = bitcast i32 %l_pad3_read_69

]]></Node>
<StgValue><ssdm name="bitcast_ln145_69"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:30 %l_pad3_read_70 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_70"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:35 %add_i2_i_2 = fadd i32 %bitcast_ln145_69, i32 %bitcast_ln145_68

]]></Node>
<StgValue><ssdm name="add_i2_i_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:12 %add_i = fadd i32 %add_i_i, i32 %add_i2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:22 %add_i_i_1 = fadd i32 %bitcast_ln145_67, i32 %bitcast_ln145_66

]]></Node>
<StgValue><ssdm name="add_i_i_1"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:32 %l_pad3_read_71 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_71"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:35 %add_i2_i_2 = fadd i32 %bitcast_ln145_69, i32 %bitcast_ln145_68

]]></Node>
<StgValue><ssdm name="add_i2_i_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="85" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:13 %add7 = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:24 %add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
.split.0:31 %bitcast_ln145_70 = bitcast i32 %l_pad3_read_70

]]></Node>
<StgValue><ssdm name="bitcast_ln145_70"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
.split.0:33 %bitcast_ln145_71 = bitcast i32 %l_pad3_read_71

]]></Node>
<StgValue><ssdm name="bitcast_ln145_71"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:34 %add_i_i_2 = fadd i32 %bitcast_ln145_71, i32 %bitcast_ln145_70

]]></Node>
<StgValue><ssdm name="add_i_i_2"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:35 %add_i2_i_2 = fadd i32 %bitcast_ln145_69, i32 %bitcast_ln145_68

]]></Node>
<StgValue><ssdm name="add_i2_i_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="91" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:13 %add7 = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:24 %add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:34 %add_i_i_2 = fadd i32 %bitcast_ln145_71, i32 %bitcast_ln145_70

]]></Node>
<StgValue><ssdm name="add_i_i_2"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:35 %add_i2_i_2 = fadd i32 %bitcast_ln145_69, i32 %bitcast_ln145_68

]]></Node>
<StgValue><ssdm name="add_i2_i_2"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:38 %l_pad3_read_72 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_72"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="96" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:13 %add7 = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:24 %add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:34 %add_i_i_2 = fadd i32 %bitcast_ln145_71, i32 %bitcast_ln145_70

]]></Node>
<StgValue><ssdm name="add_i_i_2"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:35 %add_i2_i_2 = fadd i32 %bitcast_ln145_69, i32 %bitcast_ln145_68

]]></Node>
<StgValue><ssdm name="add_i2_i_2"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:40 %l_pad3_read_73 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_73"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:13 %add7 = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:24 %add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:34 %add_i_i_2 = fadd i32 %bitcast_ln145_71, i32 %bitcast_ln145_70

]]></Node>
<StgValue><ssdm name="add_i_i_2"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.split.0:39 %bitcast_ln145_72 = bitcast i32 %l_pad3_read_72

]]></Node>
<StgValue><ssdm name="bitcast_ln145_72"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
.split.0:41 %bitcast_ln145_73 = bitcast i32 %l_pad3_read_73

]]></Node>
<StgValue><ssdm name="bitcast_ln145_73"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:42 %l_pad3_read_74 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_74"/></StgValue>
</operation>

<operation id="107" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:47 %add_i2_i_3 = fadd i32 %bitcast_ln145_73, i32 %bitcast_ln145_72

]]></Node>
<StgValue><ssdm name="add_i2_i_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:13 %add7 = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:24 %add_i_1 = fadd i32 %add_i_i_1, i32 %add_i2_i_1

]]></Node>
<StgValue><ssdm name="add_i_1"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:34 %add_i_i_2 = fadd i32 %bitcast_ln145_71, i32 %bitcast_ln145_70

]]></Node>
<StgValue><ssdm name="add_i_i_2"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split.0:44 %l_pad3_read_75 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %l_pad3

]]></Node>
<StgValue><ssdm name="l_pad3_read_75"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:47 %add_i2_i_3 = fadd i32 %bitcast_ln145_73, i32 %bitcast_ln145_72

]]></Node>
<StgValue><ssdm name="add_i2_i_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="113" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:25 %add7_1 = fadd i32 %add7, i32 %add_i_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:36 %add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
.split.0:43 %bitcast_ln145_74 = bitcast i32 %l_pad3_read_74

]]></Node>
<StgValue><ssdm name="bitcast_ln145_74"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.split.0:45 %bitcast_ln145_75 = bitcast i32 %l_pad3_read_75

]]></Node>
<StgValue><ssdm name="bitcast_ln145_75"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:46 %add_i_i_3 = fadd i32 %bitcast_ln145_75, i32 %bitcast_ln145_74

]]></Node>
<StgValue><ssdm name="add_i_i_3"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:47 %add_i2_i_3 = fadd i32 %bitcast_ln145_73, i32 %bitcast_ln145_72

]]></Node>
<StgValue><ssdm name="add_i2_i_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="119" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:25 %add7_1 = fadd i32 %add7, i32 %add_i_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:36 %add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:46 %add_i_i_3 = fadd i32 %bitcast_ln145_75, i32 %bitcast_ln145_74

]]></Node>
<StgValue><ssdm name="add_i_i_3"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:47 %add_i2_i_3 = fadd i32 %bitcast_ln145_73, i32 %bitcast_ln145_72

]]></Node>
<StgValue><ssdm name="add_i2_i_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:25 %add7_1 = fadd i32 %add7, i32 %add_i_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:36 %add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:46 %add_i_i_3 = fadd i32 %bitcast_ln145_75, i32 %bitcast_ln145_74

]]></Node>
<StgValue><ssdm name="add_i_i_3"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:47 %add_i2_i_3 = fadd i32 %bitcast_ln145_73, i32 %bitcast_ln145_72

]]></Node>
<StgValue><ssdm name="add_i2_i_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="127" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:25 %add7_1 = fadd i32 %add7, i32 %add_i_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:36 %add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:46 %add_i_i_3 = fadd i32 %bitcast_ln145_75, i32 %bitcast_ln145_74

]]></Node>
<StgValue><ssdm name="add_i_i_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="130" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:25 %add7_1 = fadd i32 %add7, i32 %add_i_1

]]></Node>
<StgValue><ssdm name="add7_1"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:36 %add_i_2 = fadd i32 %add_i_i_2, i32 %add_i2_i_2

]]></Node>
<StgValue><ssdm name="add_i_2"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:46 %add_i_i_3 = fadd i32 %bitcast_ln145_75, i32 %bitcast_ln145_74

]]></Node>
<StgValue><ssdm name="add_i_i_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="133" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:37 %add7_2 = fadd i32 %add7_1, i32 %add_i_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:48 %add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="135" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:37 %add7_2 = fadd i32 %add7_1, i32 %add_i_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="136" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:48 %add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="137" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:37 %add7_2 = fadd i32 %add7_1, i32 %add_i_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:48 %add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:37 %add7_2 = fadd i32 %add7_1, i32 %add_i_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:48 %add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="141" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:37 %add7_2 = fadd i32 %add7_1, i32 %add_i_2

]]></Node>
<StgValue><ssdm name="add7_2"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:48 %add_i_3 = fadd i32 %add_i_i_3, i32 %add_i2_i_3

]]></Node>
<StgValue><ssdm name="add_i_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="143" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:49 %add7_3 = fadd i32 %add7_2, i32 %add_i_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="144" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:49 %add7_3 = fadd i32 %add7_2, i32 %add_i_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="145" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:49 %add7_3 = fadd i32 %add7_2, i32 %add_i_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="146" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:49 %add7_3 = fadd i32 %add7_2, i32 %add_i_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="147" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:49 %add7_3 = fadd i32 %add7_2, i32 %add_i_3

]]></Node>
<StgValue><ssdm name="add7_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split.0:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_pad3, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split.0:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_dot2, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
.split.0:50 %bitcast_ln79 = bitcast i32 %add7_3

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="151" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.0:51 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %l_dot2, i32 %bitcast_ln79

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="152" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
.split.0:52 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
