<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.2.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/media/icon.ico">
  <link rel="icon" type="image/png" sizes="32x32" href="/media/icon.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/media/icon.ico">
  <link rel="mask-icon" href="/media/icon.ico" color="#222">
  <meta name="google-site-verification" content="TdeO_1sptDt1finCK96f1d4ZglWFqiiHdGv8OXZbgr4">
  <meta name="baidu-site-verification" content="faTBtBSd5jpgJQ64">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"www.zi-c.wang","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":"mac"},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="linux内核如何检查存在CPU features支持elixir code 代码所在地址 arch&#x2F;x86&#x2F;include&#x2F;asm&#x2F;cpufeatures.h">
<meta property="og:type" content="article">
<meta property="og:title" content="内核如何检测CPU features支持">
<meta property="og:url" content="https://www.zi-c.wang/2021/04/23/%E5%86%85%E6%A0%B8%E5%A6%82%E4%BD%95%E6%A3%80%E6%B5%8BCPU-features%E6%94%AF%E6%8C%81/index.html">
<meta property="og:site_name" content="purplewall1206 blog">
<meta property="og:description" content="linux内核如何检查存在CPU features支持elixir code 代码所在地址 arch&#x2F;x86&#x2F;include&#x2F;asm&#x2F;cpufeatures.h">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2021-04-23T08:23:53.000Z">
<meta property="article:modified_time" content="2021-04-23T08:24:47.641Z">
<meta property="article:author" content="purplewall1206">
<meta property="article:tag" content="kernel">
<meta property="article:tag" content="cpu">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="https://www.zi-c.wang/2021/04/23/%E5%86%85%E6%A0%B8%E5%A6%82%E4%BD%95%E6%A3%80%E6%B5%8BCPU-features%E6%94%AF%E6%8C%81/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>内核如何检测CPU features支持 | purplewall1206 blog</title>
  


  <script>
    var _hmt = _hmt || [];
    (function() {
      var hm = document.createElement("script");
      hm.src = "https://hm.baidu.com/hm.js?468b5e05c899b3e2f97b65ef421b820d";
      var s = document.getElementsByTagName("script")[0];
      s.parentNode.insertBefore(hm, s);
    })();
  </script>




  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<link rel="alternate" href="/atom.xml" title="purplewall1206 blog" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">purplewall1206 blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
        <li class="menu-item menu-item-commonweal">

    <a href="/404/" rel="section"><i class="fa fa-heartbeat fa-fw"></i>公益 404</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://www.zi-c.wang/2021/04/23/%E5%86%85%E6%A0%B8%E5%A6%82%E4%BD%95%E6%A3%80%E6%B5%8BCPU-features%E6%94%AF%E6%8C%81/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/media/icon.ico">
      <meta itemprop="name" content="purplewall1206">
      <meta itemprop="description" content="something about kernel & programming">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="purplewall1206 blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          内核如何检测CPU features支持
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>
              

              <time title="创建时间：2021-04-23 16:23:53 / 修改时间：16:24:47" itemprop="dateCreated datePublished" datetime="2021-04-23T16:23:53+08:00">2021-04-23</time>
            </span>

          
            <span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">阅读次数：</span>
              <span id="busuanzi_value_page_pv"></span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="linux内核如何检查存在CPU-features支持"><a href="#linux内核如何检查存在CPU-features支持" class="headerlink" title="linux内核如何检查存在CPU features支持"></a>linux内核如何检查存在CPU features支持</h1><p><a target="_blank" rel="noopener" href="https://elixir.bootlin.com/linux/v5.10.25/source/arch/x86/include/asm/cpufeatures.h">elixir code</a></p>
<p>代码所在地址 <code>arch/x86/include/asm/cpufeatures.h</code></p>
<a id="more"></a>

<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br></pre></td><td class="code"><pre><span class="line">#ifndef _ASM_X86_CPUFEATURES_H</span><br><span class="line">#define _ASM_X86_CPUFEATURES_H</span><br><span class="line"></span><br><span class="line">#ifndef _ASM_X86_REQUIRED_FEATURES_H</span><br><span class="line">#include &lt;asm&#x2F;required-features.h&gt;</span><br><span class="line">#endif</span><br><span class="line"></span><br><span class="line">#ifndef _ASM_X86_DISABLED_FEATURES_H</span><br><span class="line">#include &lt;asm&#x2F;disabled-features.h&gt;</span><br><span class="line">#endif</span><br><span class="line"></span><br><span class="line">&#x2F;*</span><br><span class="line"> * Defines x86 CPU feature bits</span><br><span class="line"> *&#x2F;</span><br><span class="line">#define NCAPINTS			19	   &#x2F;* N 32-bit words worth of info *&#x2F;</span><br><span class="line">#define NBUGINTS			1	   &#x2F;* N 32-bit bug flags *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;*</span><br><span class="line"> * Note: If the comment begins with a quoted string, that string is used</span><br><span class="line"> * in &#x2F;proc&#x2F;cpuinfo instead of the macro name.  If the string is &quot;&quot;,</span><br><span class="line"> * this feature bit is not displayed in &#x2F;proc&#x2F;cpuinfo at all.</span><br><span class="line"> *</span><br><span class="line"> * When adding new features here that depend on other features,</span><br><span class="line"> * please update the table in kernel&#x2F;cpu&#x2F;cpuid-deps.c as well.</span><br><span class="line"> *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Intel-defined CPU features, CPUID level 0x00000001 (EDX), word 0 *&#x2F;</span><br><span class="line">#define X86_FEATURE_FPU			( 0*32+ 0) &#x2F;* Onboard FPU *&#x2F;</span><br><span class="line">#define X86_FEATURE_VME			( 0*32+ 1) &#x2F;* Virtual Mode Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_DE			( 0*32+ 2) &#x2F;* Debugging Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_PSE			( 0*32+ 3) &#x2F;* Page Size Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSC			( 0*32+ 4) &#x2F;* Time Stamp Counter *&#x2F;</span><br><span class="line">#define X86_FEATURE_MSR			( 0*32+ 5) &#x2F;* Model-Specific Registers *&#x2F;</span><br><span class="line">#define X86_FEATURE_PAE			( 0*32+ 6) &#x2F;* Physical Address Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_MCE			( 0*32+ 7) &#x2F;* Machine Check Exception *&#x2F;</span><br><span class="line">#define X86_FEATURE_CX8			( 0*32+ 8) &#x2F;* CMPXCHG8 instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_APIC		( 0*32+ 9) &#x2F;* Onboard APIC *&#x2F;</span><br><span class="line">#define X86_FEATURE_SEP			( 0*32+11) &#x2F;* SYSENTER&#x2F;SYSEXIT *&#x2F;</span><br><span class="line">#define X86_FEATURE_MTRR		( 0*32+12) &#x2F;* Memory Type Range Registers *&#x2F;</span><br><span class="line">#define X86_FEATURE_PGE			( 0*32+13) &#x2F;* Page Global Enable *&#x2F;</span><br><span class="line">#define X86_FEATURE_MCA			( 0*32+14) &#x2F;* Machine Check Architecture *&#x2F;</span><br><span class="line">#define X86_FEATURE_CMOV		( 0*32+15) &#x2F;* CMOV instructions (plus FCMOVcc, FCOMI with FPU) *&#x2F;</span><br><span class="line">#define X86_FEATURE_PAT			( 0*32+16) &#x2F;* Page Attribute Table *&#x2F;</span><br><span class="line">#define X86_FEATURE_PSE36		( 0*32+17) &#x2F;* 36-bit PSEs *&#x2F;</span><br><span class="line">#define X86_FEATURE_PN			( 0*32+18) &#x2F;* Processor serial number *&#x2F;</span><br><span class="line">#define X86_FEATURE_CLFLUSH		( 0*32+19) &#x2F;* CLFLUSH instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_DS			( 0*32+21) &#x2F;* &quot;dts&quot; Debug Store *&#x2F;</span><br><span class="line">#define X86_FEATURE_ACPI		( 0*32+22) &#x2F;* ACPI via MSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_MMX			( 0*32+23) &#x2F;* Multimedia Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_FXSR		( 0*32+24) &#x2F;* FXSAVE&#x2F;FXRSTOR, CR4.OSFXSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_XMM			( 0*32+25) &#x2F;* &quot;sse&quot; *&#x2F;</span><br><span class="line">#define X86_FEATURE_XMM2		( 0*32+26) &#x2F;* &quot;sse2&quot; *&#x2F;</span><br><span class="line">#define X86_FEATURE_SELFSNOOP		( 0*32+27) &#x2F;* &quot;ss&quot; CPU self snoop *&#x2F;</span><br><span class="line">#define X86_FEATURE_HT			( 0*32+28) &#x2F;* Hyper-Threading *&#x2F;</span><br><span class="line">#define X86_FEATURE_ACC			( 0*32+29) &#x2F;* &quot;tm&quot; Automatic clock control *&#x2F;</span><br><span class="line">#define X86_FEATURE_IA64		( 0*32+30) &#x2F;* IA-64 processor *&#x2F;</span><br><span class="line">#define X86_FEATURE_PBE			( 0*32+31) &#x2F;* Pending Break Enable *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* AMD-defined CPU features, CPUID level 0x80000001, word 1 *&#x2F;</span><br><span class="line">&#x2F;* Don&#39;t duplicate feature flags which are redundant with Intel! *&#x2F;</span><br><span class="line">#define X86_FEATURE_SYSCALL		( 1*32+11) &#x2F;* SYSCALL&#x2F;SYSRET *&#x2F;</span><br><span class="line">#define X86_FEATURE_MP			( 1*32+19) &#x2F;* MP Capable *&#x2F;</span><br><span class="line">#define X86_FEATURE_NX			( 1*32+20) &#x2F;* Execute Disable *&#x2F;</span><br><span class="line">#define X86_FEATURE_MMXEXT		( 1*32+22) &#x2F;* AMD MMX extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_FXSR_OPT		( 1*32+25) &#x2F;* FXSAVE&#x2F;FXRSTOR optimizations *&#x2F;</span><br><span class="line">#define X86_FEATURE_GBPAGES		( 1*32+26) &#x2F;* &quot;pdpe1gb&quot; GB pages *&#x2F;</span><br><span class="line">#define X86_FEATURE_RDTSCP		( 1*32+27) &#x2F;* RDTSCP *&#x2F;</span><br><span class="line">#define X86_FEATURE_LM			( 1*32+29) &#x2F;* Long Mode (x86-64, 64-bit support) *&#x2F;</span><br><span class="line">#define X86_FEATURE_3DNOWEXT		( 1*32+30) &#x2F;* AMD 3DNow extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_3DNOW		( 1*32+31) &#x2F;* 3DNow *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Transmeta-defined CPU features, CPUID level 0x80860001, word 2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_RECOVERY		( 2*32+ 0) &#x2F;* CPU in recovery mode *&#x2F;</span><br><span class="line">#define X86_FEATURE_LONGRUN		( 2*32+ 1) &#x2F;* Longrun power control *&#x2F;</span><br><span class="line">#define X86_FEATURE_LRTI		( 2*32+ 3) &#x2F;* LongRun table interface *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Other features, Linux-defined mapping, word 3 *&#x2F;</span><br><span class="line">&#x2F;* This range is used for feature bits which conflict or are synthesized *&#x2F;</span><br><span class="line">#define X86_FEATURE_CXMMX		( 3*32+ 0) &#x2F;* Cyrix MMX extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_K6_MTRR		( 3*32+ 1) &#x2F;* AMD K6 nonstandard MTRRs *&#x2F;</span><br><span class="line">#define X86_FEATURE_CYRIX_ARR		( 3*32+ 2) &#x2F;* Cyrix ARRs (&#x3D; MTRRs) *&#x2F;</span><br><span class="line">#define X86_FEATURE_CENTAUR_MCR		( 3*32+ 3) &#x2F;* Centaur MCRs (&#x3D; MTRRs) *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* CPU types for specific tunings: *&#x2F;</span><br><span class="line">#define X86_FEATURE_K8			( 3*32+ 4) &#x2F;* &quot;&quot; Opteron, Athlon64 *&#x2F;</span><br><span class="line">#define X86_FEATURE_K7			( 3*32+ 5) &#x2F;* &quot;&quot; Athlon *&#x2F;</span><br><span class="line">#define X86_FEATURE_P3			( 3*32+ 6) &#x2F;* &quot;&quot; P3 *&#x2F;</span><br><span class="line">#define X86_FEATURE_P4			( 3*32+ 7) &#x2F;* &quot;&quot; P4 *&#x2F;</span><br><span class="line">#define X86_FEATURE_CONSTANT_TSC	( 3*32+ 8) &#x2F;* TSC ticks at a constant rate *&#x2F;</span><br><span class="line">#define X86_FEATURE_UP			( 3*32+ 9) &#x2F;* SMP kernel running on UP *&#x2F;</span><br><span class="line">#define X86_FEATURE_ART			( 3*32+10) &#x2F;* Always running timer (ART) *&#x2F;</span><br><span class="line">#define X86_FEATURE_ARCH_PERFMON	( 3*32+11) &#x2F;* Intel Architectural PerfMon *&#x2F;</span><br><span class="line">#define X86_FEATURE_PEBS		( 3*32+12) &#x2F;* Precise-Event Based Sampling *&#x2F;</span><br><span class="line">#define X86_FEATURE_BTS			( 3*32+13) &#x2F;* Branch Trace Store *&#x2F;</span><br><span class="line">#define X86_FEATURE_SYSCALL32		( 3*32+14) &#x2F;* &quot;&quot; syscall in IA32 userspace *&#x2F;</span><br><span class="line">#define X86_FEATURE_SYSENTER32		( 3*32+15) &#x2F;* &quot;&quot; sysenter in IA32 userspace *&#x2F;</span><br><span class="line">#define X86_FEATURE_REP_GOOD		( 3*32+16) &#x2F;* REP microcode works well *&#x2F;</span><br><span class="line">#define X86_FEATURE_SME_COHERENT	( 3*32+17) &#x2F;* &quot;&quot; AMD hardware-enforced cache coherency *&#x2F;</span><br><span class="line">#define X86_FEATURE_LFENCE_RDTSC	( 3*32+18) &#x2F;* &quot;&quot; LFENCE synchronizes RDTSC *&#x2F;</span><br><span class="line">#define X86_FEATURE_ACC_POWER		( 3*32+19) &#x2F;* AMD Accumulated Power Mechanism *&#x2F;</span><br><span class="line">#define X86_FEATURE_NOPL		( 3*32+20) &#x2F;* The NOPL (0F 1F) instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_ALWAYS		( 3*32+21) &#x2F;* &quot;&quot; Always-present feature *&#x2F;</span><br><span class="line">#define X86_FEATURE_XTOPOLOGY		( 3*32+22) &#x2F;* CPU topology enum extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSC_RELIABLE	( 3*32+23) &#x2F;* TSC is known to be reliable *&#x2F;</span><br><span class="line">#define X86_FEATURE_NONSTOP_TSC		( 3*32+24) &#x2F;* TSC does not stop in C states *&#x2F;</span><br><span class="line">#define X86_FEATURE_CPUID		( 3*32+25) &#x2F;* CPU has CPUID instruction itself *&#x2F;</span><br><span class="line">#define X86_FEATURE_EXTD_APICID		( 3*32+26) &#x2F;* Extended APICID (8 bits) *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_DCM		( 3*32+27) &#x2F;* AMD multi-node processor *&#x2F;</span><br><span class="line">#define X86_FEATURE_APERFMPERF		( 3*32+28) &#x2F;* P-State hardware coordination feedback capability (APERF&#x2F;MPERF MSRs) *&#x2F;</span><br><span class="line">&#x2F;* free					( 3*32+29) *&#x2F;</span><br><span class="line">#define X86_FEATURE_NONSTOP_TSC_S3	( 3*32+30) &#x2F;* TSC doesn&#39;t stop in S3 state *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSC_KNOWN_FREQ	( 3*32+31) &#x2F;* TSC has known frequency *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Intel-defined CPU features, CPUID level 0x00000001 (ECX), word 4 *&#x2F;</span><br><span class="line">#define X86_FEATURE_XMM3		( 4*32+ 0) &#x2F;* &quot;pni&quot; SSE-3 *&#x2F;</span><br><span class="line">#define X86_FEATURE_PCLMULQDQ		( 4*32+ 1) &#x2F;* PCLMULQDQ instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_DTES64		( 4*32+ 2) &#x2F;* 64-bit Debug Store *&#x2F;</span><br><span class="line">#define X86_FEATURE_MWAIT		( 4*32+ 3) &#x2F;* &quot;monitor&quot; MONITOR&#x2F;MWAIT support *&#x2F;</span><br><span class="line">#define X86_FEATURE_DSCPL		( 4*32+ 4) &#x2F;* &quot;ds_cpl&quot; CPL-qualified (filtered) Debug Store *&#x2F;</span><br><span class="line">#define X86_FEATURE_VMX			( 4*32+ 5) &#x2F;* Hardware virtualization *&#x2F;</span><br><span class="line">#define X86_FEATURE_SMX			( 4*32+ 6) &#x2F;* Safer Mode eXtensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_EST			( 4*32+ 7) &#x2F;* Enhanced SpeedStep *&#x2F;</span><br><span class="line">#define X86_FEATURE_TM2			( 4*32+ 8) &#x2F;* Thermal Monitor 2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_SSSE3		( 4*32+ 9) &#x2F;* Supplemental SSE-3 *&#x2F;</span><br><span class="line">#define X86_FEATURE_CID			( 4*32+10) &#x2F;* Context ID *&#x2F;</span><br><span class="line">#define X86_FEATURE_SDBG		( 4*32+11) &#x2F;* Silicon Debug *&#x2F;</span><br><span class="line">#define X86_FEATURE_FMA			( 4*32+12) &#x2F;* Fused multiply-add *&#x2F;</span><br><span class="line">#define X86_FEATURE_CX16		( 4*32+13) &#x2F;* CMPXCHG16B instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_XTPR		( 4*32+14) &#x2F;* Send Task Priority Messages *&#x2F;</span><br><span class="line">#define X86_FEATURE_PDCM		( 4*32+15) &#x2F;* Perf&#x2F;Debug Capabilities MSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_PCID		( 4*32+17) &#x2F;* Process Context Identifiers *&#x2F;</span><br><span class="line">#define X86_FEATURE_DCA			( 4*32+18) &#x2F;* Direct Cache Access *&#x2F;</span><br><span class="line">#define X86_FEATURE_XMM4_1		( 4*32+19) &#x2F;* &quot;sse4_1&quot; SSE-4.1 *&#x2F;</span><br><span class="line">#define X86_FEATURE_XMM4_2		( 4*32+20) &#x2F;* &quot;sse4_2&quot; SSE-4.2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_X2APIC		( 4*32+21) &#x2F;* X2APIC *&#x2F;</span><br><span class="line">#define X86_FEATURE_MOVBE		( 4*32+22) &#x2F;* MOVBE instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_POPCNT		( 4*32+23) &#x2F;* POPCNT instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSC_DEADLINE_TIMER	( 4*32+24) &#x2F;* TSC deadline timer *&#x2F;</span><br><span class="line">#define X86_FEATURE_AES			( 4*32+25) &#x2F;* AES instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSAVE		( 4*32+26) &#x2F;* XSAVE&#x2F;XRSTOR&#x2F;XSETBV&#x2F;XGETBV instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_OSXSAVE		( 4*32+27) &#x2F;* &quot;&quot; XSAVE instruction enabled in the OS *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX			( 4*32+28) &#x2F;* Advanced Vector Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_F16C		( 4*32+29) &#x2F;* 16-bit FP conversions *&#x2F;</span><br><span class="line">#define X86_FEATURE_RDRAND		( 4*32+30) &#x2F;* RDRAND instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_HYPERVISOR		( 4*32+31) &#x2F;* Running on a hypervisor *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* VIA&#x2F;Cyrix&#x2F;Centaur-defined CPU features, CPUID level 0xC0000001, word 5 *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSTORE		( 5*32+ 2) &#x2F;* &quot;rng&quot; RNG present (xstore) *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSTORE_EN		( 5*32+ 3) &#x2F;* &quot;rng_en&quot; RNG enabled *&#x2F;</span><br><span class="line">#define X86_FEATURE_XCRYPT		( 5*32+ 6) &#x2F;* &quot;ace&quot; on-CPU crypto (xcrypt) *&#x2F;</span><br><span class="line">#define X86_FEATURE_XCRYPT_EN		( 5*32+ 7) &#x2F;* &quot;ace_en&quot; on-CPU crypto enabled *&#x2F;</span><br><span class="line">#define X86_FEATURE_ACE2		( 5*32+ 8) &#x2F;* Advanced Cryptography Engine v2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_ACE2_EN		( 5*32+ 9) &#x2F;* ACE v2 enabled *&#x2F;</span><br><span class="line">#define X86_FEATURE_PHE			( 5*32+10) &#x2F;* PadLock Hash Engine *&#x2F;</span><br><span class="line">#define X86_FEATURE_PHE_EN		( 5*32+11) &#x2F;* PHE enabled *&#x2F;</span><br><span class="line">#define X86_FEATURE_PMM			( 5*32+12) &#x2F;* PadLock Montgomery Multiplier *&#x2F;</span><br><span class="line">#define X86_FEATURE_PMM_EN		( 5*32+13) &#x2F;* PMM enabled *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* More extended AMD flags: CPUID level 0x80000001, ECX, word 6 *&#x2F;</span><br><span class="line">#define X86_FEATURE_LAHF_LM		( 6*32+ 0) &#x2F;* LAHF&#x2F;SAHF in long mode *&#x2F;</span><br><span class="line">#define X86_FEATURE_CMP_LEGACY		( 6*32+ 1) &#x2F;* If yes HyperThreading not valid *&#x2F;</span><br><span class="line">#define X86_FEATURE_SVM			( 6*32+ 2) &#x2F;* Secure Virtual Machine *&#x2F;</span><br><span class="line">#define X86_FEATURE_EXTAPIC		( 6*32+ 3) &#x2F;* Extended APIC space *&#x2F;</span><br><span class="line">#define X86_FEATURE_CR8_LEGACY		( 6*32+ 4) &#x2F;* CR8 in 32-bit mode *&#x2F;</span><br><span class="line">#define X86_FEATURE_ABM			( 6*32+ 5) &#x2F;* Advanced bit manipulation *&#x2F;</span><br><span class="line">#define X86_FEATURE_SSE4A		( 6*32+ 6) &#x2F;* SSE-4A *&#x2F;</span><br><span class="line">#define X86_FEATURE_MISALIGNSSE		( 6*32+ 7) &#x2F;* Misaligned SSE mode *&#x2F;</span><br><span class="line">#define X86_FEATURE_3DNOWPREFETCH	( 6*32+ 8) &#x2F;* 3DNow prefetch instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_OSVW		( 6*32+ 9) &#x2F;* OS Visible Workaround *&#x2F;</span><br><span class="line">#define X86_FEATURE_IBS			( 6*32+10) &#x2F;* Instruction Based Sampling *&#x2F;</span><br><span class="line">#define X86_FEATURE_XOP			( 6*32+11) &#x2F;* extended AVX instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_SKINIT		( 6*32+12) &#x2F;* SKINIT&#x2F;STGI instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_WDT			( 6*32+13) &#x2F;* Watchdog timer *&#x2F;</span><br><span class="line">#define X86_FEATURE_LWP			( 6*32+15) &#x2F;* Light Weight Profiling *&#x2F;</span><br><span class="line">#define X86_FEATURE_FMA4		( 6*32+16) &#x2F;* 4 operands MAC instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_TCE			( 6*32+17) &#x2F;* Translation Cache Extension *&#x2F;</span><br><span class="line">#define X86_FEATURE_NODEID_MSR		( 6*32+19) &#x2F;* NodeId MSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_TBM			( 6*32+21) &#x2F;* Trailing Bit Manipulations *&#x2F;</span><br><span class="line">#define X86_FEATURE_TOPOEXT		( 6*32+22) &#x2F;* Topology extensions CPUID leafs *&#x2F;</span><br><span class="line">#define X86_FEATURE_PERFCTR_CORE	( 6*32+23) &#x2F;* Core performance counter extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_PERFCTR_NB		( 6*32+24) &#x2F;* NB performance counter extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_BPEXT		( 6*32+26) &#x2F;* Data breakpoint extension *&#x2F;</span><br><span class="line">#define X86_FEATURE_PTSC		( 6*32+27) &#x2F;* Performance time-stamp counter *&#x2F;</span><br><span class="line">#define X86_FEATURE_PERFCTR_LLC		( 6*32+28) &#x2F;* Last Level Cache performance counter extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_MWAITX		( 6*32+29) &#x2F;* MWAIT extension (MONITORX&#x2F;MWAITX instructions) *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;*</span><br><span class="line"> * Auxiliary flags: Linux defined - For features scattered in various</span><br><span class="line"> * CPUID levels like 0x6, 0xA etc, word 7.</span><br><span class="line"> *</span><br><span class="line"> * Reuse free bits when adding new feature flags!</span><br><span class="line"> *&#x2F;</span><br><span class="line">#define X86_FEATURE_RING3MWAIT		( 7*32+ 0) &#x2F;* Ring 3 MONITOR&#x2F;MWAIT instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_CPUID_FAULT		( 7*32+ 1) &#x2F;* Intel CPUID faulting *&#x2F;</span><br><span class="line">#define X86_FEATURE_CPB			( 7*32+ 2) &#x2F;* AMD Core Performance Boost *&#x2F;</span><br><span class="line">#define X86_FEATURE_EPB			( 7*32+ 3) &#x2F;* IA32_ENERGY_PERF_BIAS support *&#x2F;</span><br><span class="line">#define X86_FEATURE_CAT_L3		( 7*32+ 4) &#x2F;* Cache Allocation Technology L3 *&#x2F;</span><br><span class="line">#define X86_FEATURE_CAT_L2		( 7*32+ 5) &#x2F;* Cache Allocation Technology L2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_CDP_L3		( 7*32+ 6) &#x2F;* Code and Data Prioritization L3 *&#x2F;</span><br><span class="line">#define X86_FEATURE_INVPCID_SINGLE	( 7*32+ 7) &#x2F;* Effectively INVPCID &amp;&amp; CR4.PCIDE&#x3D;1 *&#x2F;</span><br><span class="line">#define X86_FEATURE_HW_PSTATE		( 7*32+ 8) &#x2F;* AMD HW-PState *&#x2F;</span><br><span class="line">#define X86_FEATURE_PROC_FEEDBACK	( 7*32+ 9) &#x2F;* AMD ProcFeedbackInterface *&#x2F;</span><br><span class="line">#define X86_FEATURE_SME			( 7*32+10) &#x2F;* AMD Secure Memory Encryption *&#x2F;</span><br><span class="line">#define X86_FEATURE_PTI			( 7*32+11) &#x2F;* Kernel Page Table Isolation enabled *&#x2F;</span><br><span class="line">#define X86_FEATURE_RETPOLINE		( 7*32+12) &#x2F;* &quot;&quot; Generic Retpoline mitigation for Spectre variant 2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_RETPOLINE_AMD	( 7*32+13) &#x2F;* &quot;&quot; AMD Retpoline mitigation for Spectre variant 2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_INTEL_PPIN		( 7*32+14) &#x2F;* Intel Processor Inventory Number *&#x2F;</span><br><span class="line">#define X86_FEATURE_CDP_L2		( 7*32+15) &#x2F;* Code and Data Prioritization L2 *&#x2F;</span><br><span class="line">#define X86_FEATURE_MSR_SPEC_CTRL	( 7*32+16) &#x2F;* &quot;&quot; MSR SPEC_CTRL is implemented *&#x2F;</span><br><span class="line">#define X86_FEATURE_SSBD		( 7*32+17) &#x2F;* Speculative Store Bypass Disable *&#x2F;</span><br><span class="line">#define X86_FEATURE_MBA			( 7*32+18) &#x2F;* Memory Bandwidth Allocation *&#x2F;</span><br><span class="line">#define X86_FEATURE_RSB_CTXSW		( 7*32+19) &#x2F;* &quot;&quot; Fill RSB on context switches *&#x2F;</span><br><span class="line">#define X86_FEATURE_SEV			( 7*32+20) &#x2F;* AMD Secure Encrypted Virtualization *&#x2F;</span><br><span class="line">#define X86_FEATURE_USE_IBPB		( 7*32+21) &#x2F;* &quot;&quot; Indirect Branch Prediction Barrier enabled *&#x2F;</span><br><span class="line">#define X86_FEATURE_USE_IBRS_FW		( 7*32+22) &#x2F;* &quot;&quot; Use IBRS during runtime firmware calls *&#x2F;</span><br><span class="line">#define X86_FEATURE_SPEC_STORE_BYPASS_DISABLE	( 7*32+23) &#x2F;* &quot;&quot; Disable Speculative Store Bypass. *&#x2F;</span><br><span class="line">#define X86_FEATURE_LS_CFG_SSBD		( 7*32+24)  &#x2F;* &quot;&quot; AMD SSBD implementation via LS_CFG MSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_IBRS		( 7*32+25) &#x2F;* Indirect Branch Restricted Speculation *&#x2F;</span><br><span class="line">#define X86_FEATURE_IBPB		( 7*32+26) &#x2F;* Indirect Branch Prediction Barrier *&#x2F;</span><br><span class="line">#define X86_FEATURE_STIBP		( 7*32+27) &#x2F;* Single Thread Indirect Branch Predictors *&#x2F;</span><br><span class="line">#define X86_FEATURE_ZEN			( 7*32+28) &#x2F;* &quot;&quot; CPU is AMD family 0x17 or above (Zen) *&#x2F;</span><br><span class="line">#define X86_FEATURE_L1TF_PTEINV		( 7*32+29) &#x2F;* &quot;&quot; L1TF workaround PTE inversion *&#x2F;</span><br><span class="line">#define X86_FEATURE_IBRS_ENHANCED	( 7*32+30) &#x2F;* Enhanced IBRS *&#x2F;</span><br><span class="line">#define X86_FEATURE_MSR_IA32_FEAT_CTL	( 7*32+31) &#x2F;* &quot;&quot; MSR IA32_FEAT_CTL configured *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Virtualization flags: Linux defined, word 8 *&#x2F;</span><br><span class="line">#define X86_FEATURE_TPR_SHADOW		( 8*32+ 0) &#x2F;* Intel TPR Shadow *&#x2F;</span><br><span class="line">#define X86_FEATURE_VNMI		( 8*32+ 1) &#x2F;* Intel Virtual NMI *&#x2F;</span><br><span class="line">#define X86_FEATURE_FLEXPRIORITY	( 8*32+ 2) &#x2F;* Intel FlexPriority *&#x2F;</span><br><span class="line">#define X86_FEATURE_EPT			( 8*32+ 3) &#x2F;* Intel Extended Page Table *&#x2F;</span><br><span class="line">#define X86_FEATURE_VPID		( 8*32+ 4) &#x2F;* Intel Virtual Processor ID *&#x2F;</span><br><span class="line"></span><br><span class="line">#define X86_FEATURE_VMMCALL		( 8*32+15) &#x2F;* Prefer VMMCALL to VMCALL *&#x2F;</span><br><span class="line">#define X86_FEATURE_XENPV		( 8*32+16) &#x2F;* &quot;&quot; Xen paravirtual guest *&#x2F;</span><br><span class="line">#define X86_FEATURE_EPT_AD		( 8*32+17) &#x2F;* Intel Extended Page Table access-dirty bit *&#x2F;</span><br><span class="line">#define X86_FEATURE_VMCALL		( 8*32+18) &#x2F;* &quot;&quot; Hypervisor supports the VMCALL instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_VMW_VMMCALL		( 8*32+19) &#x2F;* &quot;&quot; VMware prefers VMMCALL hypercall instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_SEV_ES		( 8*32+20) &#x2F;* AMD Secure Encrypted Virtualization - Encrypted State *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Intel-defined CPU features, CPUID level 0x00000007:0 (EBX), word 9 *&#x2F;</span><br><span class="line">#define X86_FEATURE_FSGSBASE		( 9*32+ 0) &#x2F;* RDFSBASE, WRFSBASE, RDGSBASE, WRGSBASE instructions*&#x2F;</span><br><span class="line">#define X86_FEATURE_TSC_ADJUST		( 9*32+ 1) &#x2F;* TSC adjustment MSR 0x3B *&#x2F;</span><br><span class="line">#define X86_FEATURE_BMI1		( 9*32+ 3) &#x2F;* 1st group bit manipulation extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_HLE			( 9*32+ 4) &#x2F;* Hardware Lock Elision *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX2		( 9*32+ 5) &#x2F;* AVX2 instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_FDP_EXCPTN_ONLY	( 9*32+ 6) &#x2F;* &quot;&quot; FPU data pointer updated only on x87 exceptions *&#x2F;</span><br><span class="line">#define X86_FEATURE_SMEP		( 9*32+ 7) &#x2F;* Supervisor Mode Execution Protection *&#x2F;</span><br><span class="line">#define X86_FEATURE_BMI2		( 9*32+ 8) &#x2F;* 2nd group bit manipulation extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_ERMS		( 9*32+ 9) &#x2F;* Enhanced REP MOVSB&#x2F;STOSB instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_INVPCID		( 9*32+10) &#x2F;* Invalidate Processor Context ID *&#x2F;</span><br><span class="line">#define X86_FEATURE_RTM			( 9*32+11) &#x2F;* Restricted Transactional Memory *&#x2F;</span><br><span class="line">#define X86_FEATURE_CQM			( 9*32+12) &#x2F;* Cache QoS Monitoring *&#x2F;</span><br><span class="line">#define X86_FEATURE_ZERO_FCS_FDS	( 9*32+13) &#x2F;* &quot;&quot; Zero out FPU CS and FPU DS *&#x2F;</span><br><span class="line">#define X86_FEATURE_MPX			( 9*32+14) &#x2F;* Memory Protection Extension *&#x2F;</span><br><span class="line">#define X86_FEATURE_RDT_A		( 9*32+15) &#x2F;* Resource Director Technology Allocation *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512F		( 9*32+16) &#x2F;* AVX-512 Foundation *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512DQ		( 9*32+17) &#x2F;* AVX-512 DQ (Double&#x2F;Quad granular) Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_RDSEED		( 9*32+18) &#x2F;* RDSEED instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_ADX			( 9*32+19) &#x2F;* ADCX and ADOX instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_SMAP		( 9*32+20) &#x2F;* Supervisor Mode Access Prevention *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512IFMA		( 9*32+21) &#x2F;* AVX-512 Integer Fused Multiply-Add instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_CLFLUSHOPT		( 9*32+23) &#x2F;* CLFLUSHOPT instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_CLWB		( 9*32+24) &#x2F;* CLWB instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_INTEL_PT		( 9*32+25) &#x2F;* Intel Processor Trace *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512PF		( 9*32+26) &#x2F;* AVX-512 Prefetch *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512ER		( 9*32+27) &#x2F;* AVX-512 Exponential and Reciprocal *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512CD		( 9*32+28) &#x2F;* AVX-512 Conflict Detection *&#x2F;</span><br><span class="line">#define X86_FEATURE_SHA_NI		( 9*32+29) &#x2F;* SHA1&#x2F;SHA256 Instruction Extensions *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512BW		( 9*32+30) &#x2F;* AVX-512 BW (Byte&#x2F;Word granular) Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512VL		( 9*32+31) &#x2F;* AVX-512 VL (128&#x2F;256 Vector Length) Extensions *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Extended state features, CPUID level 0x0000000d:1 (EAX), word 10 *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSAVEOPT		(10*32+ 0) &#x2F;* XSAVEOPT instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSAVEC		(10*32+ 1) &#x2F;* XSAVEC instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_XGETBV1		(10*32+ 2) &#x2F;* XGETBV with ECX &#x3D; 1 instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSAVES		(10*32+ 3) &#x2F;* XSAVES&#x2F;XRSTORS instructions *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;*</span><br><span class="line"> * Extended auxiliary flags: Linux defined - for features scattered in various</span><br><span class="line"> * CPUID levels like 0xf, etc.</span><br><span class="line"> *</span><br><span class="line"> * Reuse free bits when adding new feature flags!</span><br><span class="line"> *&#x2F;</span><br><span class="line">#define X86_FEATURE_CQM_LLC		(11*32+ 0) &#x2F;* LLC QoS if 1 *&#x2F;</span><br><span class="line">#define X86_FEATURE_CQM_OCCUP_LLC	(11*32+ 1) &#x2F;* LLC occupancy monitoring *&#x2F;</span><br><span class="line">#define X86_FEATURE_CQM_MBM_TOTAL	(11*32+ 2) &#x2F;* LLC Total MBM monitoring *&#x2F;</span><br><span class="line">#define X86_FEATURE_CQM_MBM_LOCAL	(11*32+ 3) &#x2F;* LLC Local MBM monitoring *&#x2F;</span><br><span class="line">#define X86_FEATURE_FENCE_SWAPGS_USER	(11*32+ 4) &#x2F;* &quot;&quot; LFENCE in user entry SWAPGS path *&#x2F;</span><br><span class="line">#define X86_FEATURE_FENCE_SWAPGS_KERNEL	(11*32+ 5) &#x2F;* &quot;&quot; LFENCE in kernel entry SWAPGS path *&#x2F;</span><br><span class="line">#define X86_FEATURE_SPLIT_LOCK_DETECT	(11*32+ 6) &#x2F;* #AC for split lock *&#x2F;</span><br><span class="line">#define X86_FEATURE_PER_THREAD_MBA	(11*32+ 7) &#x2F;* &quot;&quot; Per-thread Memory Bandwidth Allocation *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Intel-defined CPU features, CPUID level 0x00000007:1 (EAX), word 12 *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_BF16		(12*32+ 5) &#x2F;* AVX512 BFLOAT16 instructions *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* AMD-defined CPU features, CPUID level 0x80000008 (EBX), word 13 *&#x2F;</span><br><span class="line">#define X86_FEATURE_CLZERO		(13*32+ 0) &#x2F;* CLZERO instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_IRPERF		(13*32+ 1) &#x2F;* Instructions Retired Count *&#x2F;</span><br><span class="line">#define X86_FEATURE_XSAVEERPTR		(13*32+ 2) &#x2F;* Always save&#x2F;restore FP error pointers *&#x2F;</span><br><span class="line">#define X86_FEATURE_RDPRU		(13*32+ 4) &#x2F;* Read processor register at user level *&#x2F;</span><br><span class="line">#define X86_FEATURE_WBNOINVD		(13*32+ 9) &#x2F;* WBNOINVD instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_IBPB		(13*32+12) &#x2F;* &quot;&quot; Indirect Branch Prediction Barrier *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_IBRS		(13*32+14) &#x2F;* &quot;&quot; Indirect Branch Restricted Speculation *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_STIBP		(13*32+15) &#x2F;* &quot;&quot; Single Thread Indirect Branch Predictors *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_STIBP_ALWAYS_ON	(13*32+17) &#x2F;* &quot;&quot; Single Thread Indirect Branch Predictors always-on preferred *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_PPIN		(13*32+23) &#x2F;* Protected Processor Inventory Number *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_SSBD		(13*32+24) &#x2F;* &quot;&quot; Speculative Store Bypass Disable *&#x2F;</span><br><span class="line">#define X86_FEATURE_VIRT_SSBD		(13*32+25) &#x2F;* Virtualized Speculative Store Bypass Disable *&#x2F;</span><br><span class="line">#define X86_FEATURE_AMD_SSB_NO		(13*32+26) &#x2F;* &quot;&quot; Speculative Store Bypass is fixed in hardware. *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Thermal and Power Management Leaf, CPUID level 0x00000006 (EAX), word 14 *&#x2F;</span><br><span class="line">#define X86_FEATURE_DTHERM		(14*32+ 0) &#x2F;* Digital Thermal Sensor *&#x2F;</span><br><span class="line">#define X86_FEATURE_IDA			(14*32+ 1) &#x2F;* Intel Dynamic Acceleration *&#x2F;</span><br><span class="line">#define X86_FEATURE_ARAT		(14*32+ 2) &#x2F;* Always Running APIC Timer *&#x2F;</span><br><span class="line">#define X86_FEATURE_PLN			(14*32+ 4) &#x2F;* Intel Power Limit Notification *&#x2F;</span><br><span class="line">#define X86_FEATURE_PTS			(14*32+ 6) &#x2F;* Intel Package Thermal Status *&#x2F;</span><br><span class="line">#define X86_FEATURE_HWP			(14*32+ 7) &#x2F;* Intel Hardware P-states *&#x2F;</span><br><span class="line">#define X86_FEATURE_HWP_NOTIFY		(14*32+ 8) &#x2F;* HWP Notification *&#x2F;</span><br><span class="line">#define X86_FEATURE_HWP_ACT_WINDOW	(14*32+ 9) &#x2F;* HWP Activity Window *&#x2F;</span><br><span class="line">#define X86_FEATURE_HWP_EPP		(14*32+10) &#x2F;* HWP Energy Perf. Preference *&#x2F;</span><br><span class="line">#define X86_FEATURE_HWP_PKG_REQ		(14*32+11) &#x2F;* HWP Package Level Request *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* AMD SVM Feature Identification, CPUID level 0x8000000a (EDX), word 15 *&#x2F;</span><br><span class="line">#define X86_FEATURE_NPT			(15*32+ 0) &#x2F;* Nested Page Table support *&#x2F;</span><br><span class="line">#define X86_FEATURE_LBRV		(15*32+ 1) &#x2F;* LBR Virtualization support *&#x2F;</span><br><span class="line">#define X86_FEATURE_SVML		(15*32+ 2) &#x2F;* &quot;svm_lock&quot; SVM locking MSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_NRIPS		(15*32+ 3) &#x2F;* &quot;nrip_save&quot; SVM next_rip save *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSCRATEMSR		(15*32+ 4) &#x2F;* &quot;tsc_scale&quot; TSC scaling support *&#x2F;</span><br><span class="line">#define X86_FEATURE_VMCBCLEAN		(15*32+ 5) &#x2F;* &quot;vmcb_clean&quot; VMCB clean bits support *&#x2F;</span><br><span class="line">#define X86_FEATURE_FLUSHBYASID		(15*32+ 6) &#x2F;* flush-by-ASID support *&#x2F;</span><br><span class="line">#define X86_FEATURE_DECODEASSISTS	(15*32+ 7) &#x2F;* Decode Assists support *&#x2F;</span><br><span class="line">#define X86_FEATURE_PAUSEFILTER		(15*32+10) &#x2F;* filtered pause intercept *&#x2F;</span><br><span class="line">#define X86_FEATURE_PFTHRESHOLD		(15*32+12) &#x2F;* pause filter threshold *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVIC		(15*32+13) &#x2F;* Virtual Interrupt Controller *&#x2F;</span><br><span class="line">#define X86_FEATURE_V_VMSAVE_VMLOAD	(15*32+15) &#x2F;* Virtual VMSAVE VMLOAD *&#x2F;</span><br><span class="line">#define X86_FEATURE_VGIF		(15*32+16) &#x2F;* Virtual GIF *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Intel-defined CPU features, CPUID level 0x00000007:0 (ECX), word 16 *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512VBMI		(16*32+ 1) &#x2F;* AVX512 Vector Bit Manipulation instructions*&#x2F;</span><br><span class="line">#define X86_FEATURE_UMIP		(16*32+ 2) &#x2F;* User Mode Instruction Protection *&#x2F;</span><br><span class="line">#define X86_FEATURE_PKU			(16*32+ 3) &#x2F;* Protection Keys for Userspace *&#x2F;</span><br><span class="line">#define X86_FEATURE_OSPKE		(16*32+ 4) &#x2F;* OS Protection Keys Enable *&#x2F;</span><br><span class="line">#define X86_FEATURE_WAITPKG		(16*32+ 5) &#x2F;* UMONITOR&#x2F;UMWAIT&#x2F;TPAUSE Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_VBMI2	(16*32+ 6) &#x2F;* Additional AVX512 Vector Bit Manipulation Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_GFNI		(16*32+ 8) &#x2F;* Galois Field New Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_VAES		(16*32+ 9) &#x2F;* Vector AES *&#x2F;</span><br><span class="line">#define X86_FEATURE_VPCLMULQDQ		(16*32+10) &#x2F;* Carry-Less Multiplication Double Quadword *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_VNNI		(16*32+11) &#x2F;* Vector Neural Network Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_BITALG	(16*32+12) &#x2F;* Support for VPOPCNT[B,W] and VPSHUF-BITQMB instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_TME			(16*32+13) &#x2F;* Intel Total Memory Encryption *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_VPOPCNTDQ	(16*32+14) &#x2F;* POPCNT for vectors of DW&#x2F;QW *&#x2F;</span><br><span class="line">#define X86_FEATURE_LA57		(16*32+16) &#x2F;* 5-level page tables *&#x2F;</span><br><span class="line">#define X86_FEATURE_RDPID		(16*32+22) &#x2F;* RDPID instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_CLDEMOTE		(16*32+25) &#x2F;* CLDEMOTE instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_MOVDIRI		(16*32+27) &#x2F;* MOVDIRI instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_MOVDIR64B		(16*32+28) &#x2F;* MOVDIR64B instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_ENQCMD		(16*32+29) &#x2F;* ENQCMD and ENQCMDS instructions *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* AMD-defined CPU features, CPUID level 0x80000007 (EBX), word 17 *&#x2F;</span><br><span class="line">#define X86_FEATURE_OVERFLOW_RECOV	(17*32+ 0) &#x2F;* MCA overflow recovery support *&#x2F;</span><br><span class="line">#define X86_FEATURE_SUCCOR		(17*32+ 1) &#x2F;* Uncorrectable error containment and recovery *&#x2F;</span><br><span class="line">#define X86_FEATURE_SMCA		(17*32+ 3) &#x2F;* Scalable MCA *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;* Intel-defined CPU features, CPUID level 0x00000007:0 (EDX), word 18 *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_4VNNIW	(18*32+ 2) &#x2F;* AVX-512 Neural Network Instructions *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_4FMAPS	(18*32+ 3) &#x2F;* AVX-512 Multiply Accumulation Single precision *&#x2F;</span><br><span class="line">#define X86_FEATURE_FSRM		(18*32+ 4) &#x2F;* Fast Short Rep Mov *&#x2F;</span><br><span class="line">#define X86_FEATURE_AVX512_VP2INTERSECT (18*32+ 8) &#x2F;* AVX-512 Intersect for D&#x2F;Q *&#x2F;</span><br><span class="line">#define X86_FEATURE_SRBDS_CTRL		(18*32+ 9) &#x2F;* &quot;&quot; SRBDS mitigation MSR available *&#x2F;</span><br><span class="line">#define X86_FEATURE_MD_CLEAR		(18*32+10) &#x2F;* VERW clears CPU buffers *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSX_FORCE_ABORT	(18*32+13) &#x2F;* &quot;&quot; TSX_FORCE_ABORT *&#x2F;</span><br><span class="line">#define X86_FEATURE_SERIALIZE		(18*32+14) &#x2F;* SERIALIZE instruction *&#x2F;</span><br><span class="line">#define X86_FEATURE_TSXLDTRK		(18*32+16) &#x2F;* TSX Suspend Load Address Tracking *&#x2F;</span><br><span class="line">#define X86_FEATURE_PCONFIG		(18*32+18) &#x2F;* Intel PCONFIG *&#x2F;</span><br><span class="line">#define X86_FEATURE_ARCH_LBR		(18*32+19) &#x2F;* Intel ARCH LBR *&#x2F;</span><br><span class="line">#define X86_FEATURE_SPEC_CTRL		(18*32+26) &#x2F;* &quot;&quot; Speculation Control (IBRS + IBPB) *&#x2F;</span><br><span class="line">#define X86_FEATURE_INTEL_STIBP		(18*32+27) &#x2F;* &quot;&quot; Single Thread Indirect Branch Predictors *&#x2F;</span><br><span class="line">#define X86_FEATURE_FLUSH_L1D		(18*32+28) &#x2F;* Flush L1D cache *&#x2F;</span><br><span class="line">#define X86_FEATURE_ARCH_CAPABILITIES	(18*32+29) &#x2F;* IA32_ARCH_CAPABILITIES MSR (Intel) *&#x2F;</span><br><span class="line">#define X86_FEATURE_CORE_CAPABILITIES	(18*32+30) &#x2F;* &quot;&quot; IA32_CORE_CAPABILITIES MSR *&#x2F;</span><br><span class="line">#define X86_FEATURE_SPEC_CTRL_SSBD	(18*32+31) &#x2F;* &quot;&quot; Speculative Store Bypass Disable *&#x2F;</span><br><span class="line"></span><br><span class="line">&#x2F;*</span><br><span class="line"> * BUG word(s)</span><br><span class="line"> *&#x2F;</span><br><span class="line">#define X86_BUG(x)			(NCAPINTS*32 + (x))</span><br><span class="line"></span><br><span class="line">#define X86_BUG_F00F			X86_BUG(0) &#x2F;* Intel F00F *&#x2F;</span><br><span class="line">#define X86_BUG_FDIV			X86_BUG(1) &#x2F;* FPU FDIV *&#x2F;</span><br><span class="line">#define X86_BUG_COMA			X86_BUG(2) &#x2F;* Cyrix 6x86 coma *&#x2F;</span><br><span class="line">#define X86_BUG_AMD_TLB_MMATCH		X86_BUG(3) &#x2F;* &quot;tlb_mmatch&quot; AMD Erratum 383 *&#x2F;</span><br><span class="line">#define X86_BUG_AMD_APIC_C1E		X86_BUG(4) &#x2F;* &quot;apic_c1e&quot; AMD Erratum 400 *&#x2F;</span><br><span class="line">#define X86_BUG_11AP			X86_BUG(5) &#x2F;* Bad local APIC aka 11AP *&#x2F;</span><br><span class="line">#define X86_BUG_FXSAVE_LEAK		X86_BUG(6) &#x2F;* FXSAVE leaks FOP&#x2F;FIP&#x2F;FOP *&#x2F;</span><br><span class="line">#define X86_BUG_CLFLUSH_MONITOR		X86_BUG(7) &#x2F;* AAI65, CLFLUSH required before MONITOR *&#x2F;</span><br><span class="line">#define X86_BUG_SYSRET_SS_ATTRS		X86_BUG(8) &#x2F;* SYSRET doesn&#39;t fix up SS attrs *&#x2F;</span><br><span class="line">#ifdef CONFIG_X86_32</span><br><span class="line">&#x2F;*</span><br><span class="line"> * 64-bit kernels don&#39;t use X86_BUG_ESPFIX.  Make the define conditional</span><br><span class="line"> * to avoid confusion.</span><br><span class="line"> *&#x2F;</span><br><span class="line">#define X86_BUG_ESPFIX			X86_BUG(9) &#x2F;* &quot;&quot; IRET to 16-bit SS corrupts ESP&#x2F;RSP high bits *&#x2F;</span><br><span class="line">#endif</span><br><span class="line">#define X86_BUG_NULL_SEG		X86_BUG(10) &#x2F;* Nulling a selector preserves the base *&#x2F;</span><br><span class="line">#define X86_BUG_SWAPGS_FENCE		X86_BUG(11) &#x2F;* SWAPGS without input dep on GS *&#x2F;</span><br><span class="line">#define X86_BUG_MONITOR			X86_BUG(12) &#x2F;* IPI required to wake up remote CPU *&#x2F;</span><br><span class="line">#define X86_BUG_AMD_E400		X86_BUG(13) &#x2F;* CPU is among the affected by Erratum 400 *&#x2F;</span><br><span class="line">#define X86_BUG_CPU_MELTDOWN		X86_BUG(14) &#x2F;* CPU is affected by meltdown attack and needs kernel page table isolation *&#x2F;</span><br><span class="line">#define X86_BUG_SPECTRE_V1		X86_BUG(15) &#x2F;* CPU is affected by Spectre variant 1 attack with conditional branches *&#x2F;</span><br><span class="line">#define X86_BUG_SPECTRE_V2		X86_BUG(16) &#x2F;* CPU is affected by Spectre variant 2 attack with indirect branches *&#x2F;</span><br><span class="line">#define X86_BUG_SPEC_STORE_BYPASS	X86_BUG(17) &#x2F;* CPU is affected by speculative store bypass attack *&#x2F;</span><br><span class="line">#define X86_BUG_L1TF			X86_BUG(18) &#x2F;* CPU is affected by L1 Terminal Fault *&#x2F;</span><br><span class="line">#define X86_BUG_MDS			X86_BUG(19) &#x2F;* CPU is affected by Microarchitectural data sampling *&#x2F;</span><br><span class="line">#define X86_BUG_MSBDS_ONLY		X86_BUG(20) &#x2F;* CPU is only affected by the  MSDBS variant of BUG_MDS *&#x2F;</span><br><span class="line">#define X86_BUG_SWAPGS			X86_BUG(21) &#x2F;* CPU is affected by speculation through SWAPGS *&#x2F;</span><br><span class="line">#define X86_BUG_TAA			X86_BUG(22) &#x2F;* CPU is affected by TSX Async Abort(TAA) *&#x2F;</span><br><span class="line">#define X86_BUG_ITLB_MULTIHIT		X86_BUG(23) &#x2F;* CPU may incur MCE during certain page attribute changes *&#x2F;</span><br><span class="line">#define X86_BUG_SRBDS			X86_BUG(24) &#x2F;* CPU may leak RNG bits if not mitigated *&#x2F;</span><br></pre></td></tr></table></figure>

    </div>

    
    
    
      
  <div class="popular-posts-header">相关文章推荐</div>
  <ul class="popular-posts">
    <li class="popular-posts-item">
      <div class="popular-posts-title"><a href="/2020/11/28/Linux-User-mode-Driver/" rel="bookmark">Linux User-mode Driver</a></div>
    </li>
    <li class="popular-posts-item">
      <div class="popular-posts-title"><a href="/2020/11/16/Raspberry-Pi-内核编译/" rel="bookmark">Raspberry Pi 内核编译</a></div>
    </li>
    <li class="popular-posts-item">
      <div class="popular-posts-title"><a href="/2020/11/15/io-uring-系统性整理/" rel="bookmark">io_uring 系统性整理</a></div>
    </li>
    <li class="popular-posts-item">
      <div class="popular-posts-title"><a href="/2020/11/16/kernel-contribution-统计/" rel="bookmark">kernel contribution 统计</a></div>
    </li>
    <li class="popular-posts-item">
      <div class="popular-posts-title"><a href="/2020/11/28/kernel-exploit-vm搭建/" rel="bookmark">kernel-exploit-vm搭建</a></div>
    </li>
  </ul>

        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>purplewall1206
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="https://www.zi-c.wang/2021/04/23/%E5%86%85%E6%A0%B8%E5%A6%82%E4%BD%95%E6%A3%80%E6%B5%8BCPU-features%E6%94%AF%E6%8C%81/" title="内核如何检测CPU features支持">https://www.zi-c.wang/2021/04/23/内核如何检测CPU-features支持/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/zh-CN" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>

        

  <div class="followme">
    <p>欢迎关注我的其它发布渠道</p>

    <div class="social-list">

        <div class="social-item">
          <a target="_blank" class="social-link" href="/atom.xml">
            <span class="icon">
              <i class="fa fa-rss"></i>
            </span>

            <span class="label">RSS</span>
          </a>
        </div>
    </div>
  </div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/kernel/" rel="tag"># kernel</a>
              <a href="/tags/cpu/" rel="tag"># cpu</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2021/04/03/llvm-pass-build/" rel="prev" title="llvm-pass-build">
      <i class="fa fa-chevron-left"></i> llvm-pass-build
    </a></div>
      <div class="post-nav-item"></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#linux%E5%86%85%E6%A0%B8%E5%A6%82%E4%BD%95%E6%A3%80%E6%9F%A5%E5%AD%98%E5%9C%A8CPU-features%E6%94%AF%E6%8C%81"><span class="nav-number">1.</span> <span class="nav-text">linux内核如何检查存在CPU features支持</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="purplewall1206"
      src="/media/icon.ico">
  <p class="site-author-name" itemprop="name">purplewall1206</p>
  <div class="site-description" itemprop="description">something about kernel & programming</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">26</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">9</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">33</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/purplewall1206" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;purplewall1206" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="/atom.xml" title="RSS → &#x2F;atom.xml"><i class="fa fa-rss fa-fw"></i>RSS</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:wzc@smail.nju.edu.cn" title="E-Mail → mailto:wzc@smail.nju.edu.cn" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        
  <div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">吉ICP备15007680号-2 </a>
  </div>

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">purplewall1206</span>
</div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="总访客量">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="总访问量">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  

</body>
</html>
