# and.asm
#
# Expected output: 8

LDI R0,8
LDI R1,8
AND R0,R1
PRN R0
LDI R0,10
LDI R1,4
AND R0,R1
PRN R0
HLT