/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_gfg.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_GFG_
#define _NTHW_FPGA_REG_DEFS_GFG_

/* GFG */
#define NTHW_MOD_GFG (0xfc423807UL)
#define GFG_BURSTSIZE0 (0xd62af404UL)
#define GFG_BURSTSIZE0_VAL (0xa2e4d17eUL)
#define GFG_BURSTSIZE1 (0xa12dc492UL)
#define GFG_BURSTSIZE1_VAL (0x9f84f8ceUL)
#define GFG_BURSTSIZE2 (0x38249528UL)
#define GFG_BURSTSIZE2_VAL (0xd824821eUL)
#define GFG_BURSTSIZE3 (0x4f23a5beUL)
#define GFG_BURSTSIZE3_VAL (0xe544abaeUL)
#define GFG_BURSTSIZE4 (0xd147301dUL)
#define GFG_BURSTSIZE4_VAL (0x576477beUL)
#define GFG_BURSTSIZE5 (0xa640008bUL)
#define GFG_BURSTSIZE5_VAL (0x6a045e0eUL)
#define GFG_BURSTSIZE6 (0x3f495131UL)
#define GFG_BURSTSIZE6_VAL (0x2da424deUL)
#define GFG_BURSTSIZE7 (0x484e61a7UL)
#define GFG_BURSTSIZE7_VAL (0x10c40d6eUL)
#define GFG_CTRL0 (0xc3e26c0fUL)
#define GFG_CTRL0_ENABLE (0xfe65937UL)
#define GFG_CTRL0_MODE (0x81d94c52UL)
#define GFG_CTRL0_PRBS_EN (0xb43e6c6UL)
#define GFG_CTRL0_SIZE (0xe1d32f93UL)
#define GFG_CTRL1 (0xb4e55c99UL)
#define GFG_CTRL1_ENABLE (0xc34c59a9UL)
#define GFG_CTRL1_MODE (0x4a859ff7UL)
#define GFG_CTRL1_PRBS_EN (0x1c38f285UL)
#define GFG_CTRL1_SIZE (0x2a8ffc36UL)
#define GFG_CTRL2 (0x2dec0d23UL)
#define GFG_CTRL2_ENABLE (0x4dc35e4aUL)
#define GFG_CTRL2_MODE (0xcc11ed59UL)
#define GFG_CTRL2_PRBS_EN (0x25b5ce40UL)
#define GFG_CTRL2_SIZE (0xac1b8e98UL)
#define GFG_CTRL3 (0x5aeb3db5UL)
#define GFG_CTRL3_ENABLE (0x81695ed4UL)
#define GFG_CTRL3_MODE (0x74d3efcUL)
#define GFG_CTRL3_PRBS_EN (0x32ceda03UL)
#define GFG_CTRL3_SIZE (0x67475d3dUL)
#define GFG_CTRL4 (0xc48fa816UL)
#define GFG_CTRL4_ENABLE (0x8bac57cdUL)
#define GFG_CTRL4_MODE (0x1a480e44UL)
#define GFG_CTRL4_PRBS_EN (0x56afb7caUL)
#define GFG_CTRL4_SIZE (0x7a426d85UL)
#define GFG_CTRL5 (0xb3889880UL)
#define GFG_CTRL5_ENABLE (0x47065753UL)
#define GFG_CTRL5_MODE (0xd114dde1UL)
#define GFG_CTRL5_PRBS_EN (0x41d4a389UL)
#define GFG_CTRL5_SIZE (0xb11ebe20UL)
#define GFG_CTRL6 (0x2a81c93aUL)
#define GFG_CTRL6_ENABLE (0xc98950b0UL)
#define GFG_CTRL6_MODE (0x5780af4fUL)
#define GFG_CTRL6_PRBS_EN (0x78599f4cUL)
#define GFG_CTRL6_SIZE (0x378acc8eUL)
#define GFG_CTRL7 (0x5d86f9acUL)
#define GFG_CTRL7_ENABLE (0x523502eUL)
#define GFG_CTRL7_MODE (0x9cdc7ceaUL)
#define GFG_CTRL7_PRBS_EN (0x6f228b0fUL)
#define GFG_CTRL7_SIZE (0xfcd61f2bUL)
#define GFG_RUN0 (0xb72be46cUL)
#define GFG_RUN0_RUN (0xa457d3c8UL)
#define GFG_RUN1 (0xc02cd4faUL)
#define GFG_RUN1_RUN (0x9937fa78UL)
#define GFG_RUN2 (0x59258540UL)
#define GFG_RUN2_RUN (0xde9780a8UL)
#define GFG_RUN3 (0x2e22b5d6UL)
#define GFG_RUN3_RUN (0xe3f7a918UL)
#define GFG_RUN4 (0xb0462075UL)
#define GFG_RUN4_RUN (0x51d77508UL)
#define GFG_RUN5 (0xc74110e3UL)
#define GFG_RUN5_RUN (0x6cb75cb8UL)
#define GFG_RUN6 (0x5e484159UL)
#define GFG_RUN6_RUN (0x2b172668UL)
#define GFG_RUN7 (0x294f71cfUL)
#define GFG_RUN7_RUN (0x16770fd8UL)
#define GFG_SIZEMASK0 (0x7015abe3UL)
#define GFG_SIZEMASK0_VAL (0xe9c7ed93UL)
#define GFG_SIZEMASK1 (0x7129b75UL)
#define GFG_SIZEMASK1_VAL (0xd4a7c423UL)
#define GFG_SIZEMASK2 (0x9e1bcacfUL)
#define GFG_SIZEMASK2_VAL (0x9307bef3UL)
#define GFG_SIZEMASK3 (0xe91cfa59UL)
#define GFG_SIZEMASK3_VAL (0xae679743UL)
#define GFG_SIZEMASK4 (0x77786ffaUL)
#define GFG_SIZEMASK4_VAL (0x1c474b53UL)
#define GFG_SIZEMASK5 (0x7f5f6cUL)
#define GFG_SIZEMASK5_VAL (0x212762e3UL)
#define GFG_SIZEMASK6 (0x99760ed6UL)
#define GFG_SIZEMASK6_VAL (0x66871833UL)
#define GFG_SIZEMASK7 (0xee713e40UL)
#define GFG_SIZEMASK7_VAL (0x5be73183UL)
#define GFG_STREAMID0 (0xbd4ba9aeUL)
#define GFG_STREAMID0_VAL (0x42d077caUL)
#define GFG_STREAMID1 (0xca4c9938UL)
#define GFG_STREAMID1_VAL (0x7fb05e7aUL)
#define GFG_STREAMID2 (0x5345c882UL)
#define GFG_STREAMID2_VAL (0x381024aaUL)
#define GFG_STREAMID3 (0x2442f814UL)
#define GFG_STREAMID3_VAL (0x5700d1aUL)
#define GFG_STREAMID4 (0xba266db7UL)
#define GFG_STREAMID4_VAL (0xb750d10aUL)
#define GFG_STREAMID5 (0xcd215d21UL)
#define GFG_STREAMID5_VAL (0x8a30f8baUL)
#define GFG_STREAMID6 (0x54280c9bUL)
#define GFG_STREAMID6_VAL (0xcd90826aUL)
#define GFG_STREAMID7 (0x232f3c0dUL)
#define GFG_STREAMID7_VAL (0xf0f0abdaUL)

#endif	/* _NTHW_FPGA_REG_DEFS_GFG_ */
