timestamp 1730023573
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_3 1 0 281 0 1 -208
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_2 1 0 281 0 -1 45
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_1 1 0 81 0 1 107
use sky130_fd_pr__nfet_01v8_7XSGLL sky130_fd_pr__nfet_01v8_7XSGLL_0 1 0 81 0 -1 -270
port "RST" 1 51 -362 51 -362 m1
port "preout" 3 344 -205 344 -205 m1
port "drain2" 5 356 12 356 12 m1
port "drain1" 4 255 -73 255 -73 m1
port "VIN" 2 105 193 105 193 m1
port "DVSS" 0 181 -376 181 -376 m1
node "RST" 0 73.7584 51 -362 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3960 252 0 0 0 0 0 0 0 0 0 0
node "preout" 0 30.0804 344 -205 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1196 144 0 0 0 0 0 0 0 0 0 0
node "drain2" 1 158.095 356 12 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17158 838 0 0 0 0 0 0 0 0 0 0
node "drain1" 1 315.354 255 -73 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25692 1148 0 0 0 0 0 0 0 0 0 0
node "m1_102_34#" 0 97.947 102 34 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13272 484 0 0 0 0 0 0 0 0 0 0
node "VIN" 0 61.2994 105 193 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3960 252 0 0 0 0 0 0 0 0 0 0
substrate "DVSS" 0 0 181 -376 m1 0 0 0 0 0 0 0 0 0 0 78812 4636 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 78812 4636 33288 1336 28172 1182 0 0 0 0 0 0 0 0
cap "m1_102_34#" "VIN" 6.76923
cap "m1_102_34#" "drain1" 55.1746
cap "VIN" "drain1" 5.36134
cap "drain2" "preout" 24.6829
cap "m1_102_34#" "drain2" 28.875
cap "drain1" "RST" 8.86567
cap "drain1" "drain2" 73.3869
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" 33.0078
cap "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_15_n73#" 0.211222
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" -0.459531
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_15_n73#" 22.0414
cap "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" 4.98328
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" 6.78521
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" 36.0215
cap "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" 0.223624
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_15_n73#" 0.0230121
cap "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" 0.206048
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" 46.4122
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" 34.2246
cap "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" -28.7052
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" 3.61981
cap "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" -4.69991
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" -17.6771
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" 66.9252
cap "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" 7.71375
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n33_33#" -139.617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -923 -308 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n33_33#" "drain1"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n73_n73#" -126.135 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7728 -520 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_n73_n73#" "m1_102_34#"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" -308.763 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10488 -732 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n73_n73#"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n73_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_2/VSUBS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_3/VSUBS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/VSUBS" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n73_n73#"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n73_n73#" "DVSS"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_1/a_n33_33#" "VIN" -75.0261 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2668 -208 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_2/a_15_n73#" "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n33_33#" -151.629 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3508 -396 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_n33_33#" "drain2"
merge "sky130_fd_pr__nfet_01v8_7XSGLL_3/a_15_n73#" "preout" -48.8652 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1196 -144 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_7XSGLL_0/a_n33_33#" "RST" -76.0146 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2668 -208 0 0 0 0 0 0 0 0 0 0
