-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s is
port (
    ap_ready : OUT STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_fu_72_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_80_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_54_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_fu_84_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4849_fu_90_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_19_fu_64_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_351_fu_118_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_fu_134_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal carry_10_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4851_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_46_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_16_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_184_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1413_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1414_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_264_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln388_fu_272_p3 : STD_LOGIC_VECTOR (7 downto 0);


begin



    Range1_all_ones_fu_144_p2 <= "1" when (p_Result_2_fu_134_p4 = ap_const_lv4_F) else "0";
    Range1_all_zeros_fu_150_p2 <= "1" when (p_Result_2_fu_134_p4 = ap_const_lv4_0) else "0";
    Range2_all_ones_fu_128_p2 <= "1" when (p_Result_s_351_fu_118_p4 = ap_const_lv3_7) else "0";
    and_ln779_fu_178_p2 <= (xor_ln779_fu_172_p2 and Range2_all_ones_fu_128_p2);
    and_ln781_fu_192_p2 <= (carry_10_fu_104_p2 and Range1_all_ones_fu_144_p2);
    and_ln786_fu_222_p2 <= (p_Result_20_fu_110_p3 and deleted_ones_fu_184_p3);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln340_fu_264_p3 when (or_ln340_1414_fu_258_p2(0) = '1') else 
        select_ln388_fu_272_p3;
    carry_10_fu_104_p2 <= (xor_ln416_fu_98_p2 and p_Result_19_fu_64_p3);
    deleted_ones_fu_184_p3 <= 
        and_ln779_fu_178_p2 when (carry_10_fu_104_p2(0) = '1') else 
        Range1_all_ones_fu_144_p2;
    deleted_zeros_fu_156_p3 <= 
        Range1_all_ones_fu_144_p2 when (carry_10_fu_104_p2(0) = '1') else 
        Range1_all_zeros_fu_150_p2;
    or_ln340_1413_fu_252_p2 <= (xor_ln785_16_fu_210_p2 or and_ln786_fu_222_p2);
    or_ln340_1414_fu_258_p2 <= (or_ln340_1413_fu_252_p2 or and_ln781_fu_192_p2);
    or_ln340_fu_246_p2 <= (underflow_fu_240_p2 or overflow_fu_216_p2);
    or_ln785_fu_204_p2 <= (xor_ln785_fu_198_p2 or p_Result_20_fu_110_p3);
    or_ln786_fu_228_p2 <= (and_ln786_fu_222_p2 or and_ln781_fu_192_p2);
    overflow_fu_216_p2 <= (xor_ln785_16_fu_210_p2 and or_ln785_fu_204_p2);
    p_Result_19_fu_64_p3 <= x_V(11 downto 11);
    p_Result_20_fu_110_p3 <= p_Val2_10_fu_84_p2(7 downto 7);
    p_Result_2_fu_134_p4 <= x_V(15 downto 12);
    p_Result_s_351_fu_118_p4 <= x_V(15 downto 13);
    p_Result_s_fu_46_p3 <= x_V(15 downto 15);
    p_Val2_10_fu_84_p2 <= std_logic_vector(unsigned(zext_ln415_fu_80_p1) + unsigned(p_Val2_s_fu_54_p4));
    p_Val2_s_fu_54_p4 <= x_V(11 downto 4);
    select_ln340_fu_264_p3 <= 
        ap_const_lv8_7F when (or_ln340_fu_246_p2(0) = '1') else 
        p_Val2_10_fu_84_p2;
    select_ln388_fu_272_p3 <= 
        ap_const_lv8_80 when (underflow_fu_240_p2(0) = '1') else 
        p_Val2_10_fu_84_p2;
    tmp_4849_fu_90_p3 <= p_Val2_10_fu_84_p2(7 downto 7);
    tmp_4851_fu_164_p3 <= x_V(12 downto 12);
    tmp_fu_72_p3 <= x_V(3 downto 3);
    underflow_fu_240_p2 <= (xor_ln786_fu_234_p2 and p_Result_s_fu_46_p3);
    xor_ln416_fu_98_p2 <= (tmp_4849_fu_90_p3 xor ap_const_lv1_1);
    xor_ln779_fu_172_p2 <= (tmp_4851_fu_164_p3 xor ap_const_lv1_1);
    xor_ln785_16_fu_210_p2 <= (p_Result_s_fu_46_p3 xor ap_const_lv1_1);
    xor_ln785_fu_198_p2 <= (deleted_zeros_fu_156_p3 xor ap_const_lv1_1);
    xor_ln786_fu_234_p2 <= (or_ln786_fu_228_p2 xor ap_const_lv1_1);
    zext_ln415_fu_80_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_72_p3),8));
end behav;
