{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720185692137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720185692137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 15:21:31 2024 " "Processing started: Fri Jul 05 15:21:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720185692137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1720185692137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1720185692138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1720185693540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1720185693540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevator_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator_Controller-Behavioral " "Found design unit 1: elevator_Controller-Behavioral" {  } { { "elevator_Controller.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707121 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevator_Controller " "Found entity 1: elevator_Controller" {  } { { "elevator_Controller.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_detector_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequence_Detector_testbench-Behavioral " "Found design unit 1: Sequence_Detector_testbench-Behavioral" {  } { { "Sequence_Detector_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Sequence_Detector_testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector_testbench " "Found entity 1: Sequence_Detector_testbench" {  } { { "Sequence_Detector_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Sequence_Detector_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequence_Detector-Behavioral " "Found design unit 1: Sequence_Detector-Behavioral" {  } { { "Sequence_Detector.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Sequence_Detector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707130 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector " "Found entity 1: Sequence_Detector" {  } { { "Sequence_Detector.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/Sequence_Detector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light-Behavioral " "Found design unit 1: traffic_light-Behavioral" {  } { { "traffic_light.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707135 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "traffic_light.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_testbench-behavior " "Found design unit 1: traffic_light_testbench-behavior" {  } { { "traffic_light_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707139 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_testbench " "Found entity 1: traffic_light_testbench" {  } { { "traffic_light_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_pedes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_pedes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_pedes-Behavioral " "Found design unit 1: traffic_light_pedes-Behavioral" {  } { { "traffic_light_pedes.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_pedes.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707144 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_pedes " "Found entity 1: traffic_light_pedes" {  } { { "traffic_light_pedes.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/traffic_light_pedes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending_machine_testbench-Behavioral " "Found design unit 1: vending_machine_testbench-Behavioral" {  } { { "vending_machine_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/vending_machine_testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707148 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending_machine_testbench " "Found entity 1: vending_machine_testbench" {  } { { "vending_machine_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/vending_machine_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vending_machine-Behavioral " "Found design unit 1: vending_machine-Behavioral" {  } { { "vending_machine.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/vending_machine.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707153 ""} { "Info" "ISGN_ENTITY_NAME" "1 vending_machine " "Found entity 1: vending_machine" {  } { { "vending_machine.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/vending_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_controller_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevator_controller_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator_Controller_testbench-Behavioral " "Found design unit 1: elevator_Controller_testbench-Behavioral" {  } { { "elevator_Controller_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707158 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevator_Controller_testbench " "Found entity 1: elevator_Controller_testbench" {  } { { "elevator_Controller_testbench.vhd" "" { Text "D:/20_FPGA_Demo/05_Tuto_fsm/elevator_Controller_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720185707158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1720185707158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator_Controller " "Elaborating entity \"elevator_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1720185707223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720185707340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 05 15:21:47 2024 " "Processing ended: Fri Jul 05 15:21:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720185707340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720185707340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720185707340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1720185707340 ""}
