library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AddSub4bit is
    Port (
        A : 			in STD_LOGIC_VECTOR (3 downto 0);
        B : 			in STD_LOGIC_VECTOR (3 downto 0);
        Sel : 			in STD_LOGIC;  									-- 0 para adição, 1 para subtração
        Result : 		out STD_LOGIC_VECTOR (3 downto 0);
        Carry_Out : 	out STD_LOGIC
    );
end AddSub4bit;

architecture GateLevel of AddSub4bit is
    signal B_in : STD_LOGIC_VECTOR (3 downto 0);
    signal Carry : STD_LOGIC_VECTOR (2 downto 0);
begin
    -- Seleção de operação: B ou ~B+1 (complemento de 2 para subtração)
    B_in(0) <= B(0) XOR Sel;
    B_in(1) <= B(1) XOR Sel;
    B_in(2) <= B(2) XOR Sel;
    B_in(3) <= B(3) XOR Sel;

    -- Conectando os somadores completos
    FA0: entity work.FullAdder port map(A => A(0), B => B_in(0), Cin => Sel, Sum => Result(0), Carry => Carry(0));
    FA1: entity work.FullAdder port map(A => A(1), B => B_in(1), Cin => Carry(0), Sum => Result(1), Carry => Carry(1));
    FA2: entity work.FullAdder port map(A => A(2), B => B_in(2), Cin => Carry(1), Sum => Result(2), Carry => Carry(2));
    FA3: entity work.FullAdder port map(A => A(3), B => B_in(3), Cin => Carry(2), Sum => Result(3), Carry => Carry_Out);

end GateLevel;
