*----------------------------------------------------------------------------------------
*	First Encounter 08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
*	
*
* 	Date & Time:	2024-Oct-29 23:13:28 (2024-Oct-29 21:13:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SYS_TOP
*
*	Liberty Libraries used: 
*	        /home/ahesham/Projects/System_pnr/pnr/../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
*	        /home/ahesham/Projects/System_pnr/pnr/../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:       1.08 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:      0.8078      65.36%
Total Switching Power:     0.4113      33.28%
Total Leakage Power:      0.01677      1.357%
Total Power:                1.236 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5901      0.1164    0.005723      0.7121       57.62 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.2177      0.2949     0.01104      0.5237       42.38 
-----------------------------------------------------------------------------------------
Total                             0.8078      0.4113     0.01677       1.236         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08     0.8078      0.4113     0.01677       1.236         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ALU_CLK                                0           0           0           0           0 
UART_RX_CLK                     0.001074    0.003851   1.058e-05    0.004936      0.3994 
UART_TX_CLK                    0.0006484   0.0008871   6.231e-06    0.001542      0.1248 
SCAN_CLK                         0.01218      0.0502   0.0001166      0.0625       5.057 
UART_CLK                       0.0006314    0.002646   6.231e-06    0.003284      0.2657 
REF_CLK                        0.0005172    0.003397   1.058e-05    0.003924      0.3175 
-----------------------------------------------------------------------------------------
Total                            0.01505     0.06098   0.0001502     0.07619       6.165 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: U0_UART/U0_UART_TX/U0_MUX/U4 (CLKBUFX8M): 	    0.0171 
* 		Highest Leakage Power:                       U17 (CLKBUFX40M): 	 5.875e-05 
* 		Total Cap: 	2.53227e-11 F
* 		Total instances in design:  1931
* 		Total instances in design with no power:     7
*          Total instances in design with no activty:     7
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

