--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml memory.twx memory.ncd -o memory.twr memory.pcf

Design file:              memory.ncd
Physical constraint file: memory.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Mre         |    9.158(R)|   -0.938(R)|clock_BUFGP       |   0.000|
Mwe         |    9.143(R)|   -1.128(R)|clock_BUFGP       |   0.000|
address<0>  |    8.360(R)|    0.026(R)|clock_BUFGP       |   0.000|
address<1>  |    9.812(R)|   -0.456(R)|clock_BUFGP       |   0.000|
address<2>  |    8.969(R)|   -0.704(R)|clock_BUFGP       |   0.000|
address<3>  |    9.296(R)|    0.011(R)|clock_BUFGP       |   0.000|
address<4>  |    9.077(R)|    0.684(R)|clock_BUFGP       |   0.000|
data_in<0>  |    3.412(R)|    1.140(R)|clock_BUFGP       |   0.000|
data_in<1>  |    3.682(R)|    1.187(R)|clock_BUFGP       |   0.000|
data_in<2>  |    2.917(R)|    1.151(R)|clock_BUFGP       |   0.000|
data_in<3>  |    2.414(R)|    0.776(R)|clock_BUFGP       |   0.000|
data_in<4>  |    2.394(R)|    0.425(R)|clock_BUFGP       |   0.000|
data_in<5>  |    4.187(R)|    0.880(R)|clock_BUFGP       |   0.000|
data_in<6>  |    3.958(R)|    0.027(R)|clock_BUFGP       |   0.000|
data_in<7>  |    3.656(R)|    0.290(R)|clock_BUFGP       |   0.000|
data_in<8>  |    2.686(R)|    0.466(R)|clock_BUFGP       |   0.000|
data_in<9>  |    2.760(R)|    0.917(R)|clock_BUFGP       |   0.000|
data_in<10> |    3.340(R)|   -0.052(R)|clock_BUFGP       |   0.000|
data_in<11> |    3.855(R)|    0.518(R)|clock_BUFGP       |   0.000|
data_in<12> |    3.413(R)|    1.150(R)|clock_BUFGP       |   0.000|
data_in<13> |    3.236(R)|    0.528(R)|clock_BUFGP       |   0.000|
data_in<14> |    1.972(R)|    1.166(R)|clock_BUFGP       |   0.000|
data_in<15> |    1.790(R)|    1.190(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    9.058(R)|clock_BUFGP       |   0.000|
data_out<1> |    9.602(R)|clock_BUFGP       |   0.000|
data_out<2> |    8.812(R)|clock_BUFGP       |   0.000|
data_out<3> |    9.428(R)|clock_BUFGP       |   0.000|
data_out<4> |    9.394(R)|clock_BUFGP       |   0.000|
data_out<5> |    9.060(R)|clock_BUFGP       |   0.000|
data_out<6> |   10.052(R)|clock_BUFGP       |   0.000|
data_out<7> |   10.085(R)|clock_BUFGP       |   0.000|
data_out<8> |    8.725(R)|clock_BUFGP       |   0.000|
data_out<9> |    9.064(R)|clock_BUFGP       |   0.000|
data_out<10>|    9.259(R)|clock_BUFGP       |   0.000|
data_out<11>|    9.259(R)|clock_BUFGP       |   0.000|
data_out<12>|    9.258(R)|clock_BUFGP       |   0.000|
data_out<13>|    9.678(R)|clock_BUFGP       |   0.000|
data_out<14>|    8.725(R)|clock_BUFGP       |   0.000|
data_out<15>|    9.075(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.926|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 24 23:50:30 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 97 MB



