// Seed: 1246452038
module module_0 ();
  wire id_2 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wire id_11,
    output uwire id_12,
    output tri id_13,
    input supply1 id_14,
    input tri id_15,
    input tri0 id_16
);
  assign id_6 = id_14 == 1 & 1 & 1 & 1;
  wire id_18;
  module_0();
  tri1 id_19 = 1'b0;
endmodule
