// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module CSRFile(	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
  input         io_ungated_clock,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_mtip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_msip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_meip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_interrupts_seip,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_hartid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [11:0] io_rw_addr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [2:0]  io_rw_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [63:0] io_rw_rdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [63:0] io_rw_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_decode_0_inst,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_fp_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_vector_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_read_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_write_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_write_flush,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_0_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [31:0] io_decode_1_inst,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_1_fp_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_1_read_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_1_write_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_1_write_flush,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_decode_1_system_illegal,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_csr_stall,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_eret,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [3:0]  io_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [43:0] io_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [39:0] io_evec,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_exception,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [1:0]  io_retire,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [63:0] io_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [39:0] io_pc,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [39:0] io_tval,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [2:0]  io_fcsr_rm,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_fcsr_flags_valid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [4:0]  io_fcsr_flags_bits,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_set_fs_dirty,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_interrupt,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [63:0] io_interrupt_cause,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [10:0] io_vector_vconfig_vl,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_vector_vconfig_vtype_vill,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [54:0] io_vector_vconfig_vtype_reserved,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_vector_vconfig_vtype_vma,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_vector_vconfig_vtype_vta,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [2:0]  io_vector_vconfig_vtype_vsew,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output        io_vector_vconfig_vtype_vlmul_sign,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  output [1:0]  io_vector_vconfig_vtype_vlmul_mag,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vs_dirty,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vconfig_valid,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [10:0] io_vector_set_vconfig_bits_vl,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vconfig_bits_vtype_vill,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [54:0] io_vector_set_vconfig_bits_vtype_reserved,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vconfig_bits_vtype_vma,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vconfig_bits_vtype_vta,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [2:0]  io_vector_set_vconfig_bits_vtype_vsew,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vconfig_bits_vtype_vlmul_sign,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input  [1:0]  io_vector_set_vconfig_bits_vtype_vlmul_mag,	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
  input         io_vector_set_vstart_valid	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
);

  wire        set_vs_dirty;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1191:33, :1216:26, :1218:20, :1224:18, :1517:{40,55}, :1518:{40,55}, :1519:{40,55}, :1520:40, :1521:22, :1547:33, :1548:20]
  wire [63:0] _io_rw_rdata_WIRE;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  reg         io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1162:31]
  wire        _io_status_sd_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1003:58]
  wire        _io_singleStep_T_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1001:34]
  reg  [1:0]  reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_tsr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_tw;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_tvm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_sum;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mprv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg  [1:0]  reg_mstatus_fs;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg  [1:0]  reg_mstatus_vs;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_spp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_mstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
  reg         reg_dcsr_ebreakm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_ebreaks;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_ebreaku;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg  [2:0]  reg_dcsr_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_dcsr_step;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg  [1:0]  reg_dcsr_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25]
  reg         reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
  reg  [39:0] reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20]
  reg  [63:0] reg_dscratch0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26]
  reg         reg_singleStepped;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30]
  reg  [63:0] reg_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20]
  reg  [63:0] reg_mideleg;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:497:18]
  wire [8:0]  _GEN = reg_mideleg[9:1] & 9'h111;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:431:50, :497:18, :498:38]
  wire [15:0] _GEN_0 = {6'h0, _GEN, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :431:50, :498:38, :552:41, :915:94, :916:98, :1003:53]
  wire [63:0] _GEN_1 = {54'h0, _GEN, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :431:50, :498:38, :915:94, :916:98, :1003:53]
  reg  [63:0] reg_medeleg;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:501:18]
  wire [63:0] _GEN_2 = {48'h0, reg_medeleg[15:0] & 16'hB15D};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:498:38, :501:18, :502:38]
  reg         reg_mip_seip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20]
  reg         reg_mip_stip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20]
  reg         reg_mip_ssip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20]
  reg  [39:0] reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21]
  reg  [63:0] reg_mcause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
  reg  [39:0] reg_mtval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22]
  reg  [63:0] reg_mscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25]
  reg  [31:0] reg_mtvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31]
  reg         reg_menvcfg_fiom;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:525:28]
  reg         reg_senvcfg_fiom;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:526:28]
  reg  [31:0] reg_mcounteren;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:531:18]
  wire [31:0] _GEN_3 = {29'h0, reg_mcounteren[2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:531:18, :532:32]
  reg  [31:0] reg_scounteren;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:535:18]
  wire [31:0] _GEN_4 = {29'h0, reg_scounteren[2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:532:32, :535:18, :536:38]
  reg         reg_vsstatus_spp;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:25]
  reg  [39:0] reg_vsepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:564:22]
  reg  [39:0] reg_sepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21]
  reg  [63:0] reg_scause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:23]
  reg  [39:0] reg_stval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22]
  reg  [63:0] reg_sscratch;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:25]
  reg  [38:0] reg_stvec;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:22]
  reg  [3:0]  reg_satp_mode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21]
  reg  [43:0] reg_satp_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21]
  reg         reg_wfi;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54]
  reg  [4:0]  reg_fflags;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:577:23]
  reg  [2:0]  reg_frm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:578:20]
  reg  [10:0] reg_vconfig_vl;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg         reg_vconfig_vtype_vill;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg  [54:0] reg_vconfig_vtype_reserved;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg         reg_vconfig_vtype_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg         reg_vconfig_vtype_vta;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg  [2:0]  reg_vconfig_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg         reg_vconfig_vtype_vlmul_sign;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg  [1:0]  reg_vconfig_vtype_vlmul_mag;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
  reg  [9:0]  reg_vstart;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:580:42]
  reg         reg_vxsat;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:581:41]
  reg  [1:0]  reg_vxrm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:40]
  reg  [2:0]  reg_mcountinhibit;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34]
  reg  [5:0]  small_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] value = {large_0, small_0};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  reg  [5:0]  small_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
  reg  [57:0] large_1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] value_1 = {large_1, small_1};	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31, :55:30]
  wire [15:0] read_mip = {4'h0, io_interrupts_meip, 1'h0, reg_mip_seip | io_interrupts_seip, 1'h0, io_interrupts_mtip, 1'h0, reg_mip_stip, 1'h0, io_interrupts_msip, 1'h0, reg_mip_ssip, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :504:20, :606:57, :610:22, :915:94, :916:98, :1003:53, :1613:23]
  wire [15:0] _GEN_5 = reg_mie[15:0] & read_mip;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :610:22, :614:56]
  wire [15:0] m_interrupts = ~(reg_mstatus_prv[1]) | reg_mstatus_mie ? ~(~_GEN_5 | _GEN_0) : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :498:38, :614:56, :620:{25,51,62,83,85,105}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [15:0] s_interrupts = reg_mstatus_v | reg_mstatus_prv == 2'h0 | reg_mstatus_prv == 2'h1 & reg_mstatus_sie ? _GEN_5 & _GEN_0 : 16'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :498:38, :614:56, :621:{25,68,78,98,110,151}, :670:27, :1665:36, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [31:0] _read_mtvec_T_5 = reg_mtvec & {24'hFFFFFF, ~(reg_mtvec[0] ? 8'hFE : 8'h2)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:391:47, :512:31, :1666:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:132:20, :174:{35,37,41}]
  wire [38:0] _read_stvec_T_5 = reg_stvec & {31'h7FFFFFFF, ~(reg_stvec[0] ? 8'hFE : 8'h2)};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:22, :1613:23, :1666:{39,41}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37,41}]
  wire [39:0] _io_evec_T_20 = ~reg_mepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1665:28]
  wire [1:0]  _GEN_6 = _io_evec_T_20[1:0] | 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1665:{28,31,36}]
  wire [39:0] _read_mapping_T_6 = ~{_io_evec_T_20[39:2], _GEN_6};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1665:{26,28,31}]
  wire [39:0] _io_evec_T_10 = ~reg_dpc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1665:28]
  wire [1:0]  _GEN_7 = _io_evec_T_10[1:0] | 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1665:{28,31,36}]
  wire [39:0] _debug_csrs_T_4 = ~{_io_evec_T_10[39:2], _GEN_7};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1665:{26,28,31}]
  wire [39:0] _io_evec_T = ~reg_sepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :1665:28]
  wire [1:0]  _GEN_8 = _io_evec_T[1:0] | 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1665:{28,31,36}]
  wire [39:0] _GEN_9 = ~{_io_evec_T[39:2], _GEN_8};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1665:{26,28,31}]
  wire [11:0] decoded_addr_decoded_decoded_invInputs = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_1 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_2 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_3 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], io_rw_addr[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_4 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], io_rw_addr[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_5 = {io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], io_rw_addr[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_6 = {io_rw_addr[2], io_rw_addr[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_7 = {decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_8 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_9 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_10 = {io_rw_addr[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_11 = {io_rw_addr[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_12 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_13 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_14 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_15 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_16 = {io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_17 = {io_rw_addr[7], io_rw_addr[8], decoded_addr_decoded_decoded_invInputs[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_18 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_20 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_21 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_22 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_23 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_24 = {io_rw_addr[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_25 = {io_rw_addr[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_26 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_56 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_57 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_58 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_59 = {io_rw_addr[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _decoded_addr_decoded_decoded_andMatrixOutputs_T_60 = {io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], io_rw_addr[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_65 = {decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_66 = {io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_67 = {io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_addr_decoded_decoded_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [10:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_68 = {decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [11:0] _decoded_addr_decoded_decoded_andMatrixOutputs_T_69 = {decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [63:0] _wdata_T_2 = (io_rw_cmd[1] ? _io_rw_rdata_WIRE : 64'h0) | io_rw_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1643:{9,13,30}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [63:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1643:{41,45,49,55}]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:649:32, :876:31]
  wire [11:0] _GEN_10 = ~io_rw_addr;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_10[0], _GEN_10[1], _GEN_10[2], _GEN_10[3], _GEN_10[4], _GEN_10[5], _GEN_10[6], _GEN_10[7], _GEN_10[8], _GEN_10[9], _GEN_10[10], _GEN_10[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_10[1], _GEN_10[2], _GEN_10[3], _GEN_10[4], _GEN_10[5], _GEN_10[6], _GEN_10[7], _GEN_10[8], _GEN_10[9], _GEN_10[10], _GEN_10[11]});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        insn_ret = system_insn & (|{&{_GEN_10[2], _GEN_10[3], _GEN_10[4], _GEN_10[5], _GEN_10[6], _GEN_10[7], io_rw_addr[8], _GEN_10[10], _GEN_10[11]}, &{io_rw_addr[10], _GEN_10[11]}});	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  wire [29:0] decoded_invInputs_1 = ~(io_decode_0_inst[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [1:0]  _decoded_orMatrixOutputs_T_10 = {&{io_decode_0_inst[0], decoded_invInputs_1[20], decoded_invInputs_1[21], decoded_invInputs_1[22], decoded_invInputs_1[23], decoded_invInputs_1[24], decoded_invInputs_1[25], io_decode_0_inst[28], decoded_invInputs_1[28], decoded_invInputs_1[29]}, &{io_decode_0_inst[30], decoded_invInputs_1[29]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire        _allow_sfence_vma_T_14 = ~reg_mstatus_v & reg_mstatus_tvm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :907:77]
  wire        allow_sfence_vma = reg_mstatus_prv[1] | ~_allow_sfence_vma_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :906:61, :907:{70,73,77}]
  wire        _allow_sret_T_14 = ~reg_mstatus_v & reg_mstatus_tsr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :907:77, :910:79]
  wire [31:0] _GEN_11 = {27'h0, io_decode_0_inst[24:20]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :911:28, :912:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_3 = _GEN_3 >> _GEN_11;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:532:32, :912:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_11 = _GEN_4 >> _GEN_11;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:536:38, :912:70, :913:75]
  wire        _io_decode_1_fp_illegal_output = reg_mstatus_fs == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27, :915:39]
  wire        _io_decode_0_vector_illegal_output = reg_mstatus_vs == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27, :916:43]
  wire [8:0]  io_decode_0_fp_csr_invInputs = ~(io_decode_0_inst[31:23]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire        _io_decode_0_virtual_access_illegal_T_24 = io_decode_0_inst[31:20] == 12'h180;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :899:93]
  wire        csr_exists =
    io_decode_0_inst[31:20] == 12'h7A0 | io_decode_0_inst[31:20] == 12'h7A1 | io_decode_0_inst[31:20] == 12'h7A2 | io_decode_0_inst[31:20] == 12'h7A3 | io_decode_0_inst[31:20] == 12'h301 | io_decode_0_inst[31:20] == 12'h300 | io_decode_0_inst[31:20] == 12'h305 | io_decode_0_inst[31:20] == 12'h344 | io_decode_0_inst[31:20] == 12'h304 | io_decode_0_inst[31:20] == 12'h340 | io_decode_0_inst[31:20] == 12'h341 | io_decode_0_inst[31:20] == 12'h343 | io_decode_0_inst[31:20] == 12'h342 | io_decode_0_inst[31:20] == 12'hF14 | io_decode_0_inst[31:20] == 12'h7B0 | io_decode_0_inst[31:20] == 12'h7B1 | io_decode_0_inst[31:20] == 12'h7B2 | io_decode_0_inst[31:20] == 12'h1 | io_decode_0_inst[31:20] == 12'h2 | io_decode_0_inst[31:20] == 12'h3 | io_decode_0_inst[31:20] == 12'h9 | io_decode_0_inst[31:20] == 12'hA | io_decode_0_inst[31:20] == 12'hF | io_decode_0_inst[31:20] == 12'h8 | io_decode_0_inst[31:20] == 12'hC21 | io_decode_0_inst[31:20] == 12'hC20 | io_decode_0_inst[31:20] == 12'hC22 | io_decode_0_inst[31:20] == 12'h320 | io_decode_0_inst[31:20] == 12'hB00 | io_decode_0_inst[31:20] == 12'hB02 | io_decode_0_inst[31:20] == 12'h323 | io_decode_0_inst[31:20] == 12'hB03 | io_decode_0_inst[31:20] == 12'hC03 | io_decode_0_inst[31:20] == 12'h324 | io_decode_0_inst[31:20] == 12'hB04 | io_decode_0_inst[31:20] == 12'hC04 | io_decode_0_inst[31:20] == 12'h325 | io_decode_0_inst[31:20] == 12'hB05 | io_decode_0_inst[31:20] == 12'hC05 | io_decode_0_inst[31:20] == 12'h326 | io_decode_0_inst[31:20] == 12'hB06 | io_decode_0_inst[31:20] == 12'hC06 | io_decode_0_inst[31:20] == 12'h327 | io_decode_0_inst[31:20] == 12'hB07 | io_decode_0_inst[31:20] == 12'hC07 | io_decode_0_inst[31:20] == 12'h328 | io_decode_0_inst[31:20] == 12'hB08 | io_decode_0_inst[31:20] == 12'hC08 | io_decode_0_inst[31:20] == 12'h329 | io_decode_0_inst[31:20] == 12'hB09 | io_decode_0_inst[31:20] == 12'hC09 | io_decode_0_inst[31:20] == 12'h32A | io_decode_0_inst[31:20] == 12'hB0A | io_decode_0_inst[31:20] == 12'hC0A | io_decode_0_inst[31:20] == 12'h32B
    | io_decode_0_inst[31:20] == 12'hB0B | io_decode_0_inst[31:20] == 12'hC0B | io_decode_0_inst[31:20] == 12'h32C | io_decode_0_inst[31:20] == 12'hB0C | io_decode_0_inst[31:20] == 12'hC0C | io_decode_0_inst[31:20] == 12'h32D | io_decode_0_inst[31:20] == 12'hB0D | io_decode_0_inst[31:20] == 12'hC0D | io_decode_0_inst[31:20] == 12'h32E | io_decode_0_inst[31:20] == 12'hB0E | io_decode_0_inst[31:20] == 12'hC0E | io_decode_0_inst[31:20] == 12'h32F | io_decode_0_inst[31:20] == 12'hB0F | io_decode_0_inst[31:20] == 12'hC0F | io_decode_0_inst[31:20] == 12'h330 | io_decode_0_inst[31:20] == 12'hB10 | io_decode_0_inst[31:20] == 12'hC10 | io_decode_0_inst[31:20] == 12'h331 | io_decode_0_inst[31:20] == 12'hB11 | io_decode_0_inst[31:20] == 12'hC11 | io_decode_0_inst[31:20] == 12'h332 | io_decode_0_inst[31:20] == 12'hB12 | io_decode_0_inst[31:20] == 12'hC12 | io_decode_0_inst[31:20] == 12'h333 | io_decode_0_inst[31:20] == 12'hB13 | io_decode_0_inst[31:20] == 12'hC13 | io_decode_0_inst[31:20] == 12'h334 | io_decode_0_inst[31:20] == 12'hB14 | io_decode_0_inst[31:20] == 12'hC14 | io_decode_0_inst[31:20] == 12'h335 | io_decode_0_inst[31:20] == 12'hB15 | io_decode_0_inst[31:20] == 12'hC15 | io_decode_0_inst[31:20] == 12'h336 | io_decode_0_inst[31:20] == 12'hB16 | io_decode_0_inst[31:20] == 12'hC16 | io_decode_0_inst[31:20] == 12'h337 | io_decode_0_inst[31:20] == 12'hB17 | io_decode_0_inst[31:20] == 12'hC17 | io_decode_0_inst[31:20] == 12'h338 | io_decode_0_inst[31:20] == 12'hB18 | io_decode_0_inst[31:20] == 12'hC18 | io_decode_0_inst[31:20] == 12'h339 | io_decode_0_inst[31:20] == 12'hB19 | io_decode_0_inst[31:20] == 12'hC19 | io_decode_0_inst[31:20] == 12'h33A | io_decode_0_inst[31:20] == 12'hB1A | io_decode_0_inst[31:20] == 12'hC1A | io_decode_0_inst[31:20] == 12'h33B | io_decode_0_inst[31:20] == 12'hB1B | io_decode_0_inst[31:20] == 12'hC1B | io_decode_0_inst[31:20] == 12'h33C | io_decode_0_inst[31:20] == 12'hB1C | io_decode_0_inst[31:20] == 12'hC1C | io_decode_0_inst[31:20] == 12'h33D | io_decode_0_inst[31:20] == 12'hB1D
    | io_decode_0_inst[31:20] == 12'hC1D | io_decode_0_inst[31:20] == 12'h33E | io_decode_0_inst[31:20] == 12'hB1E | io_decode_0_inst[31:20] == 12'hC1E | io_decode_0_inst[31:20] == 12'h33F | io_decode_0_inst[31:20] == 12'hB1F | io_decode_0_inst[31:20] == 12'hC1F | io_decode_0_inst[31:20] == 12'h306 | io_decode_0_inst[31:20] == 12'hC00 | io_decode_0_inst[31:20] == 12'hC02 | io_decode_0_inst[31:20] == 12'h30A | io_decode_0_inst[31:20] == 12'h100 | io_decode_0_inst[31:20] == 12'h144 | io_decode_0_inst[31:20] == 12'h104 | io_decode_0_inst[31:20] == 12'h140 | io_decode_0_inst[31:20] == 12'h142 | io_decode_0_inst[31:20] == 12'h143 | _io_decode_0_virtual_access_illegal_T_24 | io_decode_0_inst[31:20] == 12'h141 | io_decode_0_inst[31:20] == 12'h105 | io_decode_0_inst[31:20] == 12'h106 | io_decode_0_inst[31:20] == 12'h303 | io_decode_0_inst[31:20] == 12'h302 | io_decode_0_inst[31:20] == 12'h10A | io_decode_0_inst[31:20] == 12'hF12 | io_decode_0_inst[31:20] == 12'hF13 | io_decode_0_inst[31:20] == 12'hF11 | io_decode_0_inst[31:20] == 12'hF15;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:799:50, :897:27, :899:{93,111}, generators/rocket-chip/src/main/scala/util/package.scala:213:{47,60}]
  wire        _io_decode_0_system_illegal_T = reg_mstatus_prv < io_decode_0_inst[29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :395:28, :897:27, :920:42]
  wire [5:0]  io_decode_0_read_illegal_invInputs = ~(io_decode_0_inst[31:26]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [7:0]  io_decode_0_read_illegal_invInputs_1 = ~(io_decode_0_inst[31:24]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] io_decode_0_write_flush_addr_m = {io_decode_0_inst[31:30], io_decode_0_inst[29:20] | 10'h300};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :899:93, :932:25]
  wire [29:0] decoded_invInputs_2 = ~(io_decode_1_inst[31:2]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [1:0]  _decoded_orMatrixOutputs_T_17 = {&{io_decode_1_inst[0], decoded_invInputs_2[20], decoded_invInputs_2[21], decoded_invInputs_2[22], decoded_invInputs_2[23], decoded_invInputs_2[24], decoded_invInputs_2[25], io_decode_1_inst[28], decoded_invInputs_2[28], decoded_invInputs_2[29]}, &{io_decode_1_inst[30], decoded_invInputs_2[29]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire        allow_sfence_vma_1 = reg_mstatus_prv[1] | ~_allow_sfence_vma_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :906:61, :907:{70,73,77}]
  wire [31:0] _GEN_12 = {27'h0, io_decode_1_inst[24:20]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :911:28, :912:70]
  wire [31:0] _io_decode_1_virtual_access_illegal_T_3 = _GEN_3 >> _GEN_12;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:532:32, :912:70]
  wire [31:0] _io_decode_1_virtual_access_illegal_T_11 = _GEN_4 >> _GEN_12;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:536:38, :912:70, :913:75]
  wire [8:0]  io_decode_1_fp_csr_invInputs = ~(io_decode_1_inst[31:23]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire        _io_decode_1_virtual_access_illegal_T_24 = io_decode_1_inst[31:20] == 12'h180;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :899:93]
  wire        csr_exists_1 =
    io_decode_1_inst[31:20] == 12'h7A0 | io_decode_1_inst[31:20] == 12'h7A1 | io_decode_1_inst[31:20] == 12'h7A2 | io_decode_1_inst[31:20] == 12'h7A3 | io_decode_1_inst[31:20] == 12'h301 | io_decode_1_inst[31:20] == 12'h300 | io_decode_1_inst[31:20] == 12'h305 | io_decode_1_inst[31:20] == 12'h344 | io_decode_1_inst[31:20] == 12'h304 | io_decode_1_inst[31:20] == 12'h340 | io_decode_1_inst[31:20] == 12'h341 | io_decode_1_inst[31:20] == 12'h343 | io_decode_1_inst[31:20] == 12'h342 | io_decode_1_inst[31:20] == 12'hF14 | io_decode_1_inst[31:20] == 12'h7B0 | io_decode_1_inst[31:20] == 12'h7B1 | io_decode_1_inst[31:20] == 12'h7B2 | io_decode_1_inst[31:20] == 12'h1 | io_decode_1_inst[31:20] == 12'h2 | io_decode_1_inst[31:20] == 12'h3 | io_decode_1_inst[31:20] == 12'h9 | io_decode_1_inst[31:20] == 12'hA | io_decode_1_inst[31:20] == 12'hF | io_decode_1_inst[31:20] == 12'h8 | io_decode_1_inst[31:20] == 12'hC21 | io_decode_1_inst[31:20] == 12'hC20 | io_decode_1_inst[31:20] == 12'hC22 | io_decode_1_inst[31:20] == 12'h320 | io_decode_1_inst[31:20] == 12'hB00 | io_decode_1_inst[31:20] == 12'hB02 | io_decode_1_inst[31:20] == 12'h323 | io_decode_1_inst[31:20] == 12'hB03 | io_decode_1_inst[31:20] == 12'hC03 | io_decode_1_inst[31:20] == 12'h324 | io_decode_1_inst[31:20] == 12'hB04 | io_decode_1_inst[31:20] == 12'hC04 | io_decode_1_inst[31:20] == 12'h325 | io_decode_1_inst[31:20] == 12'hB05 | io_decode_1_inst[31:20] == 12'hC05 | io_decode_1_inst[31:20] == 12'h326 | io_decode_1_inst[31:20] == 12'hB06 | io_decode_1_inst[31:20] == 12'hC06 | io_decode_1_inst[31:20] == 12'h327 | io_decode_1_inst[31:20] == 12'hB07 | io_decode_1_inst[31:20] == 12'hC07 | io_decode_1_inst[31:20] == 12'h328 | io_decode_1_inst[31:20] == 12'hB08 | io_decode_1_inst[31:20] == 12'hC08 | io_decode_1_inst[31:20] == 12'h329 | io_decode_1_inst[31:20] == 12'hB09 | io_decode_1_inst[31:20] == 12'hC09 | io_decode_1_inst[31:20] == 12'h32A | io_decode_1_inst[31:20] == 12'hB0A | io_decode_1_inst[31:20] == 12'hC0A | io_decode_1_inst[31:20] == 12'h32B
    | io_decode_1_inst[31:20] == 12'hB0B | io_decode_1_inst[31:20] == 12'hC0B | io_decode_1_inst[31:20] == 12'h32C | io_decode_1_inst[31:20] == 12'hB0C | io_decode_1_inst[31:20] == 12'hC0C | io_decode_1_inst[31:20] == 12'h32D | io_decode_1_inst[31:20] == 12'hB0D | io_decode_1_inst[31:20] == 12'hC0D | io_decode_1_inst[31:20] == 12'h32E | io_decode_1_inst[31:20] == 12'hB0E | io_decode_1_inst[31:20] == 12'hC0E | io_decode_1_inst[31:20] == 12'h32F | io_decode_1_inst[31:20] == 12'hB0F | io_decode_1_inst[31:20] == 12'hC0F | io_decode_1_inst[31:20] == 12'h330 | io_decode_1_inst[31:20] == 12'hB10 | io_decode_1_inst[31:20] == 12'hC10 | io_decode_1_inst[31:20] == 12'h331 | io_decode_1_inst[31:20] == 12'hB11 | io_decode_1_inst[31:20] == 12'hC11 | io_decode_1_inst[31:20] == 12'h332 | io_decode_1_inst[31:20] == 12'hB12 | io_decode_1_inst[31:20] == 12'hC12 | io_decode_1_inst[31:20] == 12'h333 | io_decode_1_inst[31:20] == 12'hB13 | io_decode_1_inst[31:20] == 12'hC13 | io_decode_1_inst[31:20] == 12'h334 | io_decode_1_inst[31:20] == 12'hB14 | io_decode_1_inst[31:20] == 12'hC14 | io_decode_1_inst[31:20] == 12'h335 | io_decode_1_inst[31:20] == 12'hB15 | io_decode_1_inst[31:20] == 12'hC15 | io_decode_1_inst[31:20] == 12'h336 | io_decode_1_inst[31:20] == 12'hB16 | io_decode_1_inst[31:20] == 12'hC16 | io_decode_1_inst[31:20] == 12'h337 | io_decode_1_inst[31:20] == 12'hB17 | io_decode_1_inst[31:20] == 12'hC17 | io_decode_1_inst[31:20] == 12'h338 | io_decode_1_inst[31:20] == 12'hB18 | io_decode_1_inst[31:20] == 12'hC18 | io_decode_1_inst[31:20] == 12'h339 | io_decode_1_inst[31:20] == 12'hB19 | io_decode_1_inst[31:20] == 12'hC19 | io_decode_1_inst[31:20] == 12'h33A | io_decode_1_inst[31:20] == 12'hB1A | io_decode_1_inst[31:20] == 12'hC1A | io_decode_1_inst[31:20] == 12'h33B | io_decode_1_inst[31:20] == 12'hB1B | io_decode_1_inst[31:20] == 12'hC1B | io_decode_1_inst[31:20] == 12'h33C | io_decode_1_inst[31:20] == 12'hB1C | io_decode_1_inst[31:20] == 12'hC1C | io_decode_1_inst[31:20] == 12'h33D | io_decode_1_inst[31:20] == 12'hB1D
    | io_decode_1_inst[31:20] == 12'hC1D | io_decode_1_inst[31:20] == 12'h33E | io_decode_1_inst[31:20] == 12'hB1E | io_decode_1_inst[31:20] == 12'hC1E | io_decode_1_inst[31:20] == 12'h33F | io_decode_1_inst[31:20] == 12'hB1F | io_decode_1_inst[31:20] == 12'hC1F | io_decode_1_inst[31:20] == 12'h306 | io_decode_1_inst[31:20] == 12'hC00 | io_decode_1_inst[31:20] == 12'hC02 | io_decode_1_inst[31:20] == 12'h30A | io_decode_1_inst[31:20] == 12'h100 | io_decode_1_inst[31:20] == 12'h144 | io_decode_1_inst[31:20] == 12'h104 | io_decode_1_inst[31:20] == 12'h140 | io_decode_1_inst[31:20] == 12'h142 | io_decode_1_inst[31:20] == 12'h143 | _io_decode_1_virtual_access_illegal_T_24 | io_decode_1_inst[31:20] == 12'h141 | io_decode_1_inst[31:20] == 12'h105 | io_decode_1_inst[31:20] == 12'h106 | io_decode_1_inst[31:20] == 12'h303 | io_decode_1_inst[31:20] == 12'h302 | io_decode_1_inst[31:20] == 12'h10A | io_decode_1_inst[31:20] == 12'hF12 | io_decode_1_inst[31:20] == 12'hF13 | io_decode_1_inst[31:20] == 12'hF11 | io_decode_1_inst[31:20] == 12'hF15;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:799:50, :897:27, :899:{93,111}, generators/rocket-chip/src/main/scala/util/package.scala:213:{47,60}]
  wire        _io_decode_1_system_illegal_T = reg_mstatus_prv < io_decode_1_inst[29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:190:36, :395:28, :897:27, :920:42]
  wire [5:0]  io_decode_1_read_illegal_invInputs = ~(io_decode_1_inst[31:26]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [7:0]  io_decode_1_read_illegal_invInputs_1 = ~(io_decode_1_inst[31:24]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [11:0] io_decode_1_write_flush_addr_m = {io_decode_1_inst[31:30], io_decode_1_inst[29:20] | 10'h300};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:897:27, :899:93, :932:25]
  wire [63:0] cause = insn_call ? {60'h0, {2'h0, reg_mstatus_prv[0] & reg_mstatus_v ? 2'h2 : reg_mstatus_prv} - 4'h8} : insn_break ? 64'h3 : io_cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :384:14, :395:28, :670:27, :893:83, :945:105, :959:{8,40,45,65}, :960:14]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :961:25, :963:53]
  wire        causeIsDebugInt = cause[63] & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[63]) & _causeIsDebugTrigger_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :963:{30,53}, :964:{29,44}]
  wire [3:0]  _causeIsDebugBreak_T_4 = {reg_dcsr_ebreakm, 1'h0, reg_dcsr_ebreaks, reg_dcsr_ebreaku} >> reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :403:25, :915:94, :916:98, :965:{62,134}, :1003:53]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[63]) & insn_break & _causeIsDebugBreak_T_4[0] | reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :486:30, :893:83, :959:8, :963:{30,39}, :964:44, :965:{27,56,134}, :966:119]
  wire [63:0] _GEN_13 = {58'h0, cause[5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:959:8, :962:31, :970:100, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
  wire [63:0] _delegate_T_3 = _GEN_1 >> _GEN_13;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:498:38, :970:100]
  wire [63:0] _delegate_T_5 = _GEN_2 >> _GEN_13;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:502:38, :970:{100,132}]
  wire        delegate = ~(reg_mstatus_prv[1]) & (cause[63] ? _delegate_T_3[0] : _delegate_T_5[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :620:51, :959:8, :963:30, :970:{66,72,100,132}]
  wire [63:0] _delegateVS_T_2 = 64'h0 >> _GEN_13;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :970:100, :971:80]
  wire [63:0] _delegateVS_T_4 = 64'h0 >> _GEN_13;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :970:100, :971:112]
  wire        delegateVS = reg_mstatus_v & delegate & (cause[63] ? _delegateVS_T_2[0] : _delegateVS_T_4[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :959:8, :963:30, :970:66, :971:{46,52,80,112}]
  wire [39:0] notDebugTVec_base = delegate ? (delegateVS ? 40'h0 : {reg_stvec[38], _read_stvec_T_5}) : {8'h0, _read_mtvec_T_5};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :506:27, :573:22, :970:66, :971:46, :978:{19,33}, generators/rocket-chip/src/main/scala/util/package.scala:132:{15,38}, :138:15, :174:35]
  wire        _exception_T = insn_call | insn_break;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1000:24]
  assign _io_singleStep_T_1 = reg_dcsr_step & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :482:26, :927:45, :1001:34]
  assign _io_status_sd_T_4 = (&reg_mstatus_fs) | (&reg_mstatus_vs);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1003:{32,58,74}]
  wire        exception = _exception_T | io_exception;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1000:24, :1020:43]
  wire        _GEN_14 = delegateVS | delegate;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :970:66, :971:46, :1056:37, :1065:35, :1081:23]
  wire [1:0]  _GEN_15 = {~_GEN_14, 1'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :395:28, :906:109, :919:93, :1056:37, :1064:15, :1065:35, :1078:15, :1081:23, :1091:15]
  wire [39:0] _io_evec_T_5 = ~reg_vsepc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:564:22, :1665:28]
  wire        _GEN_16 = io_rw_addr[10] & io_rw_addr[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1134:{43,48,61}]
  wire [1:0]  ret_prv = io_rw_addr[9] ? (_GEN_16 ? reg_dcsr_prv : reg_mstatus_mpp) : {1'h0, reg_mstatus_v ? reg_vsstatus_spp : reg_mstatus_spp};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :403:25, :562:25, :915:94, :916:98, :1003:53, :1117:{43,48}, :1118:29, :1122:17, :1130:17, :1134:{48,66}, :1135:15, :1139:65]
  wire        _io_csr_stall_output = reg_wfi | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:575:54, :1161:27, :1162:31]
  wire [63:0] _io_rw_rdata_T_143 = ((&{io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_addr_decoded_decoded_invInputs[10], decoded_addr_decoded_decoded_invInputs[11]}) ? 64'h800000000034112D : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_18) ? {_io_status_sd_T_4, 23'h0, reg_mstatus_mpv, reg_mstatus_gva, 15'h1400, reg_mstatus_tsr, reg_mstatus_tw, reg_mstatus_tvm, reg_mstatus_mxr, reg_mstatus_sum, reg_mstatus_mprv, 2'h0, reg_mstatus_fs, reg_mstatus_mpp, reg_mstatus_vs, reg_mstatus_spp, reg_mstatus_mpie, 1'h0, reg_mstatus_spie, 1'h0, reg_mstatus_mie, 1'h0, reg_mstatus_sie, 1'h0} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_23) ? {32'h0, _read_mtvec_T_5} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :391:47, :395:28, :506:27, :648:25, :649:32, :670:27, :915:94, :916:98, :1003:{53,58}, generators/rocket-chip/src/main/scala/util/package.scala:138:15, :163:13, :174:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [63:0] _io_rw_rdata_T_149 = {_io_rw_rdata_T_143[63:16], _io_rw_rdata_T_143[15:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_60) ? read_mip : 16'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_22) ? reg_mie : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_56) ? reg_mscratch : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_57) ? {{24{_read_mapping_T_6[39]}}, _read_mapping_T_6} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_59) ? {{24{reg_mtval[39]}}, reg_mtval} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_58) ? reg_mcause : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:495:20, :506:27, :507:22, :509:25, :610:22, :1665:26, generators/rocket-chip/src/main/scala/util/package.scala:132:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_153 = {_io_rw_rdata_T_149[63:32], {_io_rw_rdata_T_149[31:1], _io_rw_rdata_T_149[0] | (&{decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], io_rw_addr[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) & io_hartid} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_65) ? {16'h4000, reg_dcsr_ebreakm, 1'h0, reg_dcsr_ebreaks, reg_dcsr_ebreaku, 3'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, reg_dcsr_prv} : 32'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_66) ? {{24{_debug_csrs_T_4[39]}}, _debug_csrs_T_4} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_67) ? reg_dscratch0 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :391:47, :403:25, :484:26, :506:27, :670:27, :742:49, :780:49, :915:94, :916:98, :1003:53, :1665:26, generators/rocket-chip/src/main/scala/util/package.scala:132:{15,20,38}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [4:0]  _GEN_17 = _io_rw_rdata_T_153[4:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T) ? reg_fflags : 5'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:552:41, :577:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [7:0]  _GEN_18 = {_io_rw_rdata_T_153[7:5], _GEN_17[4:3], _GEN_17[2:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_1) ? reg_frm : 3'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2) ? {reg_frm, reg_fflags} : 8'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :577:23, :578:20, :689:22, :742:49, :780:49, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_161 = {_io_rw_rdata_T_153[63:10], {_io_rw_rdata_T_153[9:8], _GEN_18[7:3], {_GEN_18[2], {_GEN_18[1], _GEN_18[0] | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4) & reg_vxsat} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_5) ? reg_vxrm : 2'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_6) ? {reg_vxrm, reg_vxsat} : 3'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3) ? reg_vstart : 10'h0)} | ((&{io_rw_addr[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? {reg_vconfig_vtype_vill, reg_vconfig_vtype_reserved, reg_vconfig_vtype_vma, reg_vconfig_vtype_vta, reg_vconfig_vtype_vsew, reg_vconfig_vtype_vlmul_sign, reg_vconfig_vtype_vlmul_mag} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :384:14, :506:27, :579:43, :580:42, :581:41, :582:40, :670:27, :695:22, :701:41, :742:49, :780:49, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [10:0] _GEN_19 = _io_rw_rdata_T_161[10:0] | ((&{decoded_addr_decoded_decoded_invInputs[0], decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? reg_vconfig_vl : 11'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [7:0]  _GEN_20 = _GEN_19[7:0] | {&{io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], io_rw_addr[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}, 7'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire [63:0] _io_rw_rdata_T_253 = {_io_rw_rdata_T_161[63:11], _GEN_19[10:8], _GEN_20[7:3], _GEN_20[2:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_26) ? reg_mcountinhibit : 3'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_68) ? value_1 : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_69) ? value : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :590:34, :742:49, :780:49, generators/rocket-chip/src/main/scala/util/Counters.scala:55:30, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [63:0] _io_rw_rdata_T_266 =
    {_io_rw_rdata_T_253[63:32], _io_rw_rdata_T_253[31:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_24) ? _GEN_3 : 32'h0)} | ((&{decoded_addr_decoded_decoded_invInputs[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value_1 : 64'h0) | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], decoded_addr_decoded_decoded_invInputs[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], decoded_addr_decoded_decoded_invInputs[8], decoded_addr_decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_25) ? {63'h0, reg_menvcfg_fiom} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_7) ? {_io_status_sd_T_4, 43'h2000, reg_mstatus_mxr, reg_mstatus_sum, 3'h0, reg_mstatus_fs, 2'h0, reg_mstatus_vs, reg_mstatus_spp, 2'h0, reg_mstatus_spie, 3'h0, reg_mstatus_sie, 1'h0} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_16) ? {48'h0, read_mip & _GEN_0} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_8) ? {48'h0, reg_mie[15:0] & _GEN_0} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_12) ? reg_sscratch : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_14) ? reg_scause : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_15) ? {{24{reg_stval[39]}}, reg_stval} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_17) ? {reg_satp_mode, 16'h0, reg_satp_ppn} : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_13) ? {{24{_GEN_9[39]}}, _GEN_9} : 64'h0)
    | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_9) ? {{25{reg_stvec[38]}}, _read_stvec_T_5} : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :391:47, :395:28, :495:20, :498:38, :506:27, :525:28, :532:32, :570:23, :571:22, :572:25, :573:22, :574:21, :610:22, :614:56, :670:27, :742:49, :750:18, :753:28, :754:29, :768:{51,58}, :774:43, :780:49, :915:94, :916:98, :1003:{53,58}, :1665:26, generators/rocket-chip/src/main/scala/util/Counters.scala:55:30, generators/rocket-chip/src/main/scala/util/package.scala:132:{15,20,38}, :174:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign _io_rw_rdata_WIRE = {_io_rw_rdata_T_266[63:32], _io_rw_rdata_T_266[31:0] | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_10) ? _GEN_4 : 32'h0)} | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_21) ? _GEN_1 : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_20) ? _GEN_2 : 64'h0) | ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_11) ? {63'h0, reg_senvcfg_fiom} : 64'h0) | ((&{decoded_addr_decoded_decoded_invInputs[0], io_rw_addr[1], decoded_addr_decoded_decoded_invInputs[2], decoded_addr_decoded_decoded_invInputs[3], io_rw_addr[4], decoded_addr_decoded_decoded_invInputs[5], decoded_addr_decoded_decoded_invInputs[6], decoded_addr_decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) ? 64'h22 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:391:47, :498:38, :502:38, :506:27, :526:28, :536:38, :742:49, :780:49, :798:43, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  wire        _csr_wen_T_4 = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [5:0]  _GEN_21 = _wdata_T_2[5:0] & _wdata_T_6[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:67:11]
  wire        set_fs_dirty = _csr_wen_T_4 ? (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_1) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T) | io_fcsr_flags_valid | io_set_fs_dirty : io_fcsr_flags_valid | io_set_fs_dirty;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1200:33, :1210:30, :1212:18, :1224:18, :1312:{40,55}, :1313:{40,55}, :1314:38, :1315:22, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:9]
    wire [2:0] _GEN_22 = {1'h0, {1'h0, insn_ret} + {1'h0, insn_call}} + {1'h0, {1'h0, insn_break} + {1'h0, io_exception}};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :893:83, :915:94, :916:98, :1003:53, :1021:18]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:9]
      if (~reset & (|(_GEN_22[2:1]))) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:{9,18,79}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:9]
          $error("Assertion failed: these conditions must be mutually exclusive\n    at CSR.scala:1021 assert(PopCount(insn_ret :: insn_call :: insn_break :: io.exception :: Nil) <= 1.U, \"these conditions must be mutually exclusive\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1021:9]
      end
      if (~reset & ~(~_io_singleStep_T_1 | ~(io_retire[1]))) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:626:36, :1001:34, :1021:9, :1029:{9,25,38}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1029:9]
          $error("Assertion failed\n    at CSR.scala:1029 assert(!io.singleStep || io.retire <= 1.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1029:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1029:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1029:9]
      end
      if (~reset & ~(~reg_singleStepped | io_retire == 2'h0)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :486:30, :670:27, :1021:9, :1030:{9,10,29,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1030:9]
          $error("Assertion failed\n    at CSR.scala:1030 assert(!reg_singleStepped || io.retire === 0.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1030:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1030:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1030:9]
      end
      if (set_vs_dirty & ~reset & reg_mstatus_vs == 2'h0) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27, :1021:9, :1191:33, :1194:{13,29}, :1216:26, :1218:20, :1224:18, :1517:{40,55}, :1518:{40,55}, :1519:{40,55}, :1520:40, :1521:22, :1547:33, :1548:20]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1194:13]
          $error("Assertion failed\n    at CSR.scala:1194 assert(reg_mstatus.vs > 0.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1194:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1194:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1194:13]
      end
      if (set_fs_dirty & ~reset & reg_mstatus_fs == 2'h0) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27, :1021:9, :1203:{13,29}, :1210:30, :1224:18, :1314:38]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:13]
          $error("Assertion failed\n    at CSR.scala:1203 assert(reg_mstatus.fs > 0.U)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1203:13]
      end
      if (io_vector_set_vconfig_valid & ~reset & io_vector_set_vconfig_bits_vl > (11'h400 >> {1'h0, io_vector_set_vconfig_bits_vtype_vsew} + {1'h0, io_vector_set_vconfig_bits_vtype_vlmul_sign, ~io_vector_set_vconfig_bits_vtype_vlmul_mag} & 11'h7FE)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:365:{33,47,71}, :377:7, :915:94, :916:98, :1003:53, :1021:9, :1096:49, :1544:{13,38}, generators/rocket-chip/src/main/scala/util/package.scala:174:{35,37}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1544:13]
          $error("Assertion failed\n    at CSR.scala:1544 assert(vio.set_vconfig.bits.vl <= vio.set_vconfig.bits.vtype.vlMax)\n");	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1544:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1544:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1544:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign set_vs_dirty = io_vector_set_vstart_valid | _csr_wen_T_4 & ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_6) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_5) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3)) | io_vector_set_vs_dirty;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1191:33, :1216:26, :1218:20, :1224:18, :1517:{40,55}, :1518:{40,55}, :1519:{40,55}, :1520:40, :1521:22, :1547:33, :1548:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~_io_csr_stall_output};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :552:41, :594:56, :915:94, :916:98, :1003:53, :1161:27, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  always @(posedge io_ungated_clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :575:54, :915:94, :916:98, :1003:53]
      small_1 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:552:41, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_1 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
      reg_wfi <= ~((|{_GEN_5[11], _GEN_5[9], _GEN_5[7], _GEN_5[5], _GEN_5[3], _GEN_5[1]}) | io_interrupts_debug | exception) & (system_insn & (&{io_rw_addr[2], _GEN_10[3], _GEN_10[4], _GEN_10[5], _GEN_10[6], _GEN_10[7], io_rw_addr[8], _GEN_10[9], _GEN_10[10], _GEN_10[11]}) & ~_io_singleStep_T_1 & ~reg_debug | reg_wfi);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :575:54, :614:56, :626:36, :876:31, :927:45, :1001:34, :1020:43, :1023:{36,51,61}, :1024:{28,55,69,79}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_68)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1224:18, :1661:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        small_1 <= _GEN_21;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
        large_1 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1224:18, :1661:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[0]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:591:40]
          small_1 <= nextSmall_1[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall_1[6] & ~(reg_mcountinhibit[0]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :591:40, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
          large_1 <= large_1 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  wire [6:0]  nextSmall = {1'h0, small_0} + {5'h0, io_retire};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :552:41, :915:94, :916:98, :1003:53, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33]
  wire        _GEN_23 = insn_ret & ~(io_rw_addr[9]) & ~reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :906:94, :1035:20, :1115:19, :1117:{32,43,48}, :1118:29, :1119:25]
  wire        _GEN_24 = ~(io_rw_addr[9]) | _GEN_16;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1117:{32,43,48}, :1134:{48,66}, :1139:65]
  wire        _GEN_25 = ~insn_ret | _GEN_24;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1035:20, :1115:19, :1117:48, :1134:66, :1139:65]
  wire [15:0] _GEN_26 = _wdata_T_2[15:0] & _wdata_T_6[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1281:59, :1643:{30,39,41}]
  wire [63:0] _new_envcfg_WIRE_1 = _wdata_T_2 & _wdata_T_6;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{30,39,41}]
  wire [39:0] epc = {io_pc[39:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :384:14, :915:94, :916:98, :1003:53, :1664:31]
  wire [39:0] tval = insn_break ? epc : io_tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83, :1033:17, :1664:31]
  wire        _GEN_27 = exception & trapToDebug & ~reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :927:45, :966:119, :1020:43, :1035:20, :1036:24, :1037:25, :1039:19]
  wire        _GEN_28 = ~exception | trapToDebug | ~delegateVS;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:25, :966:119, :971:46, :1020:43, :1035:20, :1036:24, :1046:31]
  wire        _GEN_29 = ~exception | trapToDebug | delegateVS | ~delegate;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:25, :569:21, :966:119, :970:66, :971:46, :1020:43, :1035:20, :1036:24, :1046:31, :1056:37, :1065:35]
  wire        _GEN_30 = ~exception | trapToDebug | _GEN_14;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :562:25, :966:119, :1020:43, :1035:20, :1036:24, :1056:37, :1065:35, :1081:23]
  wire [8:0]  _new_mip_WIRE = ((io_rw_cmd[1] ? {reg_mip_seip, 3'h0, reg_mip_stip, 3'h0, reg_mip_ssip} : 9'h0) | io_rw_wdata[9:1]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[9:1] : 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :504:20, :742:49, :780:49, :1271:{59,88}, :1643:{9,13,30,39,41,45,49,55}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [39:0] _GEN_31 = {_new_envcfg_WIRE_1[39:1], 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :915:94, :916:98, :1003:53, :1282:51, :1643:39]
  wire [31:0] _new_dcsr_WIRE = _wdata_T_2[31:0] & _wdata_T_6[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1285:52, :1643:{30,39,41}]
  wire [39:0] _GEN_32 = _wdata_T_2[39:0] & _wdata_T_6[39:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1287:52, :1643:{30,39,41}]
  wire [2:0]  _GEN_33 = _wdata_T_2[2:0] & _wdata_T_6[2:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1306:{67,76}, :1643:{30,39,41}]
  wire        _GEN_34 = _csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_17) & (_new_envcfg_WIRE_1[63:60] == 4'h0 | _new_envcfg_WIRE_1[63:60] == 4'h8);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21, :1224:18, :1353:38, :1355:40, :1356:67, :1357:27, :1613:23, :1643:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire        _GEN_35 = _GEN_29 & reg_mstatus_sie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :569:21, :1035:20, :1036:24]
  wire        _GEN_36 = _GEN_23 | (_GEN_29 ? reg_mstatus_spie : reg_mstatus_sie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :569:21, :1035:20, :1036:24, :1115:19, :1117:48, :1118:29, :1119:25, :1120:26]
  wire        _GEN_37 = ~_GEN_23 & (_GEN_29 ? reg_mstatus_spp : reg_mstatus_prv[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :569:21, :1035:20, :1036:24, :1058:24, :1115:19, :1117:48, :1118:29, :1119:25, :1121:25]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_mstatus_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
      reg_mstatus_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_mpv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_gva <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_tsr <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_tw <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_tvm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_mxr <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_sum <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_mprv <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_fs <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27]
      reg_mstatus_mpp <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
      reg_mstatus_vs <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27]
      reg_mstatus_spp <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_mpie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_spie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_mie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_mstatus_sie <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :915:94, :916:98, :1003:53]
      reg_dcsr_ebreakm <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :915:94, :916:98, :1003:53]
      reg_dcsr_ebreaks <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :915:94, :916:98, :1003:53]
      reg_dcsr_ebreaku <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :915:94, :916:98, :1003:53]
      reg_dcsr_cause <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :742:49, :780:49]
      reg_dcsr_v <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :915:94, :916:98, :1003:53]
      reg_dcsr_step <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :915:94, :916:98, :1003:53]
      reg_dcsr_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :403:25]
      reg_debug <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :915:94, :916:98, :1003:53]
      reg_mcause <= 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27]
      reg_mtvec <= 32'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:391:47, :512:31]
      reg_menvcfg_fiom <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :525:28, :915:94, :916:98, :1003:53]
      reg_senvcfg_fiom <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :526:28, :915:94, :916:98, :1003:53]
      reg_satp_mode <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21, :1613:23]
      reg_vconfig_vl <= 11'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43, src/main/scala/chisel3/util/Mux.scala:30:73]
      reg_vconfig_vtype_vill <= 1'h1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :579:43, :906:109, :919:93]
      reg_vconfig_vtype_reserved <= 55'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43, :1557:44]
      reg_vconfig_vtype_vma <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43, :915:94, :916:98, :1003:53]
      reg_vconfig_vtype_vta <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43, :915:94, :916:98, :1003:53]
      reg_vconfig_vtype_vsew <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43, :742:49, :780:49]
      reg_vconfig_vtype_vlmul_sign <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43, :915:94, :916:98, :1003:53]
      reg_vconfig_vtype_vlmul_mag <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43, :670:27]
      reg_mcountinhibit <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :742:49, :780:49]
      small_0 <= 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:552:41, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
      large_0 <= 58'h0;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
      io_status_cease_r <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :915:94, :916:98, :1003:53, :1162:31]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      if ((insn_ret ? ret_prv : exception ? (trapToDebug ? (reg_debug ? reg_mstatus_prv : 2'h3) : _GEN_15) : reg_mstatus_prv) == 2'h2)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :392:21, :395:28, :397:28, :482:26, :893:83, :966:119, :1020:43, :1035:20, :1036:24, :1037:25, :1044:17, :1046:31, :1056:37, :1064:15, :1065:35, :1078:15, :1091:15, :1115:19, :1117:48, :1118:29, :1134:66, :1154:13, :1647:35]
        reg_mstatus_prv <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27]
      else if (insn_ret)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:893:83]
        reg_mstatus_prv <= ret_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1117:48, :1118:29, :1134:66]
      else if (exception) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1020:43]
        if (trapToDebug) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:966:119]
          if (reg_debug) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26]
            reg_mstatus_prv <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:966:119]
          reg_mstatus_prv <= _GEN_15;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1056:37, :1064:15, :1065:35, :1078:15, :1091:15]
      end
      reg_mstatus_v <= ~insn_ret & (exception ? (trapToDebug ? reg_debug & reg_mstatus_v : delegateVS) : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :482:26, :893:83, :966:119, :971:46, :1020:43, :1035:20, :1036:24, :1037:25, :1038:23, :1046:31, :1115:19, :1117:48]
      reg_mstatus_mpv <= _GEN_25 & (_GEN_30 ? reg_mstatus_mpv : reg_mstatus_v);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24, :1115:19, :1117:48]
      reg_mstatus_gva <= _GEN_30 & reg_mstatus_gva;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_18)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1115:19, :1224:18, :1228:39, :1230:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mstatus_tsr <= _new_envcfg_WIRE_1[22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        reg_mstatus_tw <= _new_envcfg_WIRE_1[21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        reg_mstatus_tvm <= _new_envcfg_WIRE_1[20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        reg_mstatus_mprv <= _new_envcfg_WIRE_1[17];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        if (_new_envcfg_WIRE_1[12:11] == 2'h2)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :1229:39, :1643:39, :1647:35]
          reg_mstatus_mpp <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1647:35]
          reg_mstatus_mpp <= _new_envcfg_WIRE_1[12:11];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        reg_mstatus_mpie <= _new_envcfg_WIRE_1[7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        reg_mstatus_mie <= _new_envcfg_WIRE_1[3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1115:19, :1224:18, :1228:39, :1230:23]
        reg_mstatus_mprv <= ~(insn_ret & ~(ret_prv[1])) & reg_mstatus_mprv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :1115:19, :1117:48, :1118:29, :1134:66, :1155:{34,46}, :1156:24]
        if (_GEN_25) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48]
          if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
          end
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
            reg_mstatus_mpp <= reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48]
          reg_mstatus_mpp <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :670:27]
        reg_mstatus_mpie <= insn_ret & ~_GEN_24 | (_GEN_30 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :893:83, :1035:20, :1036:24, :1115:19, :1117:48, :1134:66, :1139:65]
        if (_GEN_25)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48]
          reg_mstatus_mie <= _GEN_30 & reg_mstatus_mie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48]
          reg_mstatus_mie <= reg_mstatus_mpie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
      end
      if (_csr_wen_T_4) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_7) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          reg_mstatus_mxr <= _new_envcfg_WIRE_1[19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
          reg_mstatus_sum <= _new_envcfg_WIRE_1[18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
          reg_mstatus_fs <= _new_envcfg_WIRE_1[14:13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
          reg_mstatus_vs <= _new_envcfg_WIRE_1[10:9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
          reg_mstatus_spp <= _new_envcfg_WIRE_1[8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
          reg_mstatus_spie <= _new_envcfg_WIRE_1[5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
          reg_mstatus_sie <= _new_envcfg_WIRE_1[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1338:41, :1643:39]
        end
        else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_18) begin	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
          reg_mstatus_mxr <= _new_envcfg_WIRE_1[19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
          reg_mstatus_sum <= _new_envcfg_WIRE_1[18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
          reg_mstatus_fs <= _new_envcfg_WIRE_1[14:13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
          reg_mstatus_vs <= _new_envcfg_WIRE_1[10:9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
          reg_mstatus_spp <= _new_envcfg_WIRE_1[8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
          reg_mstatus_spie <= _new_envcfg_WIRE_1[5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
          reg_mstatus_sie <= _new_envcfg_WIRE_1[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1229:39, :1643:39]
        end
        else begin	// @[src/main/scala/chisel3/util/pla.scala:98:70]
          if (set_fs_dirty)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1210:30, :1224:18, :1314:38]
            reg_mstatus_fs <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
          if (set_vs_dirty)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1191:33, :1216:26, :1218:20, :1224:18, :1517:{40,55}, :1518:{40,55}, :1519:{40,55}, :1520:40, :1521:22, :1547:33, :1548:20]
            reg_mstatus_vs <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
          reg_mstatus_spp <= _GEN_37;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1115:19, :1117:48, :1118:29, :1121:25]
          reg_mstatus_spie <= _GEN_36;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1115:19, :1117:48, :1118:29, :1120:26]
          if (_GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48, :1118:29, :1119:25]
            reg_mstatus_sie <= reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
          else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48, :1118:29, :1119:25]
            reg_mstatus_sie <= _GEN_35;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
        end
      end
      else begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (set_fs_dirty)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1210:30, :1224:18, :1314:38]
          reg_mstatus_fs <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
        if (set_vs_dirty)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1191:33, :1216:26, :1218:20, :1224:18, :1517:{40,55}, :1518:{40,55}, :1519:{40,55}, :1520:40, :1521:22, :1547:33, :1548:20]
          reg_mstatus_vs <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:392:21, :395:28]
        reg_mstatus_spp <= _GEN_37;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1115:19, :1117:48, :1118:29, :1121:25]
        reg_mstatus_spie <= _GEN_36;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1115:19, :1117:48, :1118:29, :1120:26]
        if (_GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48, :1118:29, :1119:25]
          reg_mstatus_sie <= reg_mstatus_spie;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1115:19, :1117:48, :1118:29, :1119:25]
          reg_mstatus_sie <= _GEN_35;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :1035:20, :1036:24]
      end
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_65)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1224:18, :1321:38, :1323:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_dcsr_ebreakm <= _new_dcsr_WIRE[15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1285:52, :1322:38, :1643:39]
        reg_dcsr_ebreaks <= _new_dcsr_WIRE[13];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1285:52, :1322:38, :1643:39]
        reg_dcsr_ebreaku <= _new_dcsr_WIRE[12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1285:52, :1322:38, :1643:39]
        reg_dcsr_step <= _new_dcsr_WIRE[2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1285:52, :1322:38, :1643:39]
        if (_new_dcsr_WIRE[1:0] == 2'h2)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :1285:52, :1322:38, :1643:39, :1647:35]
          reg_dcsr_prv <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :670:27]
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1647:35]
          reg_dcsr_prv <= _new_dcsr_WIRE[1:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:403:25, :1285:52, :1322:38, :1643:39]
      end
      else if (_GEN_27)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
        reg_dcsr_prv <= reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :403:25]
      if (_GEN_27) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
        reg_dcsr_cause <= reg_singleStepped ? 3'h4 : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :384:14, :392:21, :403:25, :486:30, :649:32, :915:94, :916:98, :963:39, :964:44, :1003:53, :1041:{30,58,90}, :1665:36]
        reg_dcsr_v <= reg_mstatus_v;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :403:25]
      end
      reg_debug <= (~insn_ret | ~(io_rw_addr[9]) | ~_GEN_16) & (_GEN_27 | reg_debug);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :893:83, :1035:20, :1036:24, :1037:25, :1039:19, :1115:19, :1117:{43,48}, :1134:{48,66}, :1137:17]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_58))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1286:{40,53}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcause <= _new_envcfg_WIRE_1 & 64'h800000000000000F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1286:62, :1643:39]
      else if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :506:27, :1035:20, :1036:24]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :1035:20, :1036:24]
        reg_mcause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:506:27, :959:8]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_23))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1224:18, :1285:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mtvec <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:512:31, :1285:52, :1643:39]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_25))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:138:10, :525:28, :1224:18, :1452:44, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_menvcfg_fiom <= _new_envcfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:137:36, :525:28, :1643:39]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_11))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:138:10, :526:28, :1224:18, :1372:44, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_senvcfg_fiom <= _new_envcfg_WIRE_1[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:137:36, :526:28, :1643:39]
      if (_GEN_34)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21, :1224:18, :1353:38, :1356:67, :1357:27]
        reg_satp_mode <= {_new_envcfg_WIRE_1[63], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21, :742:49, :780:49, :1355:40, :1357:44, :1643:39]
      if (io_vector_set_vconfig_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14]
        reg_vconfig_vl <= io_vector_set_vconfig_bits_vl;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_vill <= io_vector_set_vconfig_bits_vtype_vill;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_reserved <= io_vector_set_vconfig_bits_vtype_reserved;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_vma <= io_vector_set_vconfig_bits_vtype_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_vta <= io_vector_set_vconfig_bits_vtype_vta;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_vsew <= io_vector_set_vconfig_bits_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_vlmul_sign <= io_vector_set_vconfig_bits_vtype_vlmul_sign;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
        reg_vconfig_vtype_vlmul_mag <= io_vector_set_vconfig_bits_vtype_vlmul_mag;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:579:43]
      end
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_26))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1224:18, :1306:{47,67}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mcountinhibit <= _GEN_33 & 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :1306:{67,76}, :1643:39, src/main/scala/chisel3/util/Mux.scala:50:70]
      if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_69)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1224:18, :1661:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        small_0 <= _GEN_21;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:39, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :67:11]
        large_0 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1643:{30,39,41}, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :68:28]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1224:18, :1661:31, generators/rocket-chip/src/main/scala/util/Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[2]) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75]
        end
        else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:592:75]
          small_0 <= nextSmall[5:0];	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall[6] & ~(reg_mcountinhibit[2]))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:590:34, :592:75, generators/rocket-chip/src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}]
          large_0 <= large_0 + 58'h1;	// @[generators/rocket-chip/src/main/scala/util/Counters.scala:50:31, :51:55]
      end
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_10[3], _GEN_10[4], _GEN_10[5], _GEN_10[6], _GEN_10[7], io_rw_addr[8], io_rw_addr[9], _GEN_10[10], _GEN_10[11]}) | io_status_cease_r;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:876:31, :893:83, :1162:31, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_66))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1330:{42,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dpc <= _GEN_31;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1282:51]
    else if (_GEN_27)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:482:26, :1035:20, :1036:24, :1037:25, :1039:19]
      reg_dpc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:483:20, :1664:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_67))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1224:18, :1331:{43,59}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_dscratch0 <= _new_envcfg_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:484:26, :1643:39]
    reg_singleStepped <= _io_singleStep_T_1 & (io_retire[0] | exception | reg_singleStepped);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:486:30, :1001:34, :1020:43, :1027:{18,36,56}, :1028:{25,45}]
    if (_csr_wen_T_4) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_8)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mie <= {reg_mie[63:16], reg_mie[15:0] & {6'h3F, ~_GEN, 1'h1} | _GEN_26 & _GEN_0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :431:50, :495:20, :498:38, :614:56, :750:18, :906:109, :919:93, :1281:59, :1363:{64,66,77,86}, :1643:39, src/main/scala/chisel3/util/pla.scala:78:21]
      else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_22)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mie <= {48'h0, _GEN_26 & 16'hAAA};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:431:10, :495:20, :498:38, :1281:59, :1643:39]
      if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_16)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mip_ssip <= ~(reg_mideleg[1]) & reg_mip_ssip | _GEN_26[1] & reg_mideleg[1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:431:50, :497:18, :498:38, :504:20, :1281:59, :1350:{34,36,51,60}, :1643:39]
      else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_60)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_mip_ssip <= _new_mip_WIRE[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20, :1271:88, :1643:39]
      if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_frm <= _wdata_T_2[7:5] & _wdata_T_6[7:5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:578:20, :1317:{17,26}, :1643:{30,39,41}]
      else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_1)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_frm <= _GEN_33;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:578:20, :1306:{67,76}, :1643:39]
      if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_6)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_vxrm <= _wdata_T_2[2:1] & _wdata_T_6[2:1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:40, :1523:{22,31}, :1643:{30,39,41}]
      else if (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_5)	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
        reg_vxrm <= _wdata_T_2[1:0] & _wdata_T_6[1:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:582:40, :1518:79, :1643:{30,39,41}]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_21))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:497:18, :1224:18, :1369:{42,56}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mideleg <= _new_envcfg_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:497:18, :1643:39]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_20))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:501:18, :1224:18, :1370:{42,56}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_medeleg <= _new_envcfg_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:501:18, :1643:39]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_60)) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20, :1224:18, :1266:35, :1274:22, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mip_seip <= _new_mip_WIRE[8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20, :1271:88, :1643:39]
      reg_mip_stip <= _new_mip_WIRE[4];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:504:20, :1271:88, :1643:39]
    end
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_57))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1282:{40,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mepc <= _GEN_31;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1282:51]
    else if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :505:21, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1035:20, :1036:24]
      reg_mepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:505:21, :1664:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_59))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1287:{40,52}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mtval <= _GEN_32;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1287:52, :1643:39]
    else if (_GEN_30) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :507:22, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1035:20, :1036:24]
      reg_mtval <= tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:507:22, :1033:17]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_56))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1224:18, :1283:{40,55}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mscratch <= _new_envcfg_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:509:25, :1643:39]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_24))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:531:18, :1224:18, :1451:{44,61}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_mcounteren <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:531:18, :1285:52, :1643:39]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_10))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:535:18, :1224:18, :1371:{44,61}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_scounteren <= _new_dcsr_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:535:18, :1285:52, :1643:39]
    reg_vsstatus_spp <= (~(insn_ret & ~(io_rw_addr[9])) | ~reg_mstatus_v) & (_GEN_28 ? reg_vsstatus_spp : reg_mstatus_prv[0]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:395:28, :562:25, :893:83, :906:94, :1035:20, :1036:24, :1058:24, :1115:19, :1117:{32,43,48}, :1118:29]
    if (_GEN_28) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:562:25, :564:22, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:564:22, :1035:20, :1036:24]
      reg_vsepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:564:22, :1664:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_13))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1365:{42,53}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_sepc <= _GEN_31;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :1282:51]
    else if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :1035:20, :1036:24]
      reg_sepc <= epc;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :1664:31]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_14))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1367:{42,55}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_scause <= _new_envcfg_WIRE_1 & 64'h800000000000001F;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:23, :1367:64, :1643:39]
    else if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :570:23, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:23, :1035:20, :1036:24]
      reg_scause <= cause;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:570:23, :959:8]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_15))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1035:20, :1224:18, :1368:{42,54}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_stval <= _GEN_32;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :1287:52, :1643:39]
    else if (_GEN_29) begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:569:21, :571:22, :1035:20, :1036:24]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :1035:20, :1036:24]
      reg_stval <= tval;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:571:22, :1033:17]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_12))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:25, :1224:18, :1364:{42,57}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_sscratch <= _new_envcfg_WIRE_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:572:25, :1643:39]
    if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_9))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:22, :1224:18, :1366:{42,54}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_stvec <= _wdata_T_2[38:0] & _wdata_T_6[38:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:573:22, :1366:54, :1643:{30,39,41}]
    if (_GEN_34)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21, :1224:18, :1353:38, :1356:67, :1357:27]
      reg_satp_ppn <= {24'h0, _new_envcfg_WIRE_1[19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:574:21, :1358:{26,41}, :1643:39, generators/rocket-chip/src/main/scala/util/package.scala:132:20]
    if (_csr_wen_T_4 & ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_2) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T)))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1210:30, :1224:18, :1312:40, :1314:38, :1316:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_fflags <= _wdata_T_2[4:0] & _wdata_T_6[4:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:577:23, :1312:77, :1643:{30,39,41}]
    else	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1210:30, :1224:18, :1314:38]
      reg_fflags <= {5{io_fcsr_flags_valid}} & io_fcsr_flags_bits | reg_fflags;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:577:23, :1210:30, :1211:16]
    if (_csr_wen_T_4 & ((&_decoded_addr_decoded_decoded_andMatrixOutputs_T_6) | (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_4)))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:1216:26, :1224:18, :1519:40, :1520:40, :1522:23, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_vxsat <= _wdata_T_2[0] & _wdata_T_6[0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:581:41, :1519:80, :1643:{30,39,41}]
    if (io_vector_set_vstart_valid)	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      reg_vstart <= 10'h0;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:384:14, :580:42]
    else if (_csr_wen_T_4 & (&_decoded_addr_decoded_decoded_andMatrixOutputs_T_3))	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:580:42, :1224:18, :1517:{40,81}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
      reg_vstart <= _wdata_T_2[9:0] & _wdata_T_6[9:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:580:42, :1517:81, :1643:{30,39,41}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:90];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        for (logic [6:0] i = 7'h0; i < 7'h5B; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
        reg_mstatus_prv = _RANDOM[7'h1][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_v = _RANDOM[7'h1][8];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mpv = _RANDOM[7'h2][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_gva = _RANDOM[7'h2][2];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_tsr = _RANDOM[7'h2][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_tw = _RANDOM[7'h2][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_tvm = _RANDOM[7'h2][20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mxr = _RANDOM[7'h2][21];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_sum = _RANDOM[7'h2][22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mprv = _RANDOM[7'h2][23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_fs = _RANDOM[7'h2][27:26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mpp = _RANDOM[7'h2][29:28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_vs = _RANDOM[7'h2][31:30];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_spp = _RANDOM[7'h3][0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mpie = _RANDOM[7'h3][1];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_spie = _RANDOM[7'h3][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_mie = _RANDOM[7'h3][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_mstatus_sie = _RANDOM[7'h3][7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
        reg_dcsr_ebreakm = _RANDOM[7'h3][25];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :403:25]
        reg_dcsr_ebreaks = _RANDOM[7'h3][27];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :403:25]
        reg_dcsr_ebreaku = _RANDOM[7'h3][28];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :403:25]
        reg_dcsr_cause = _RANDOM[7'h4][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_dcsr_v = _RANDOM[7'h4][3];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_dcsr_step = _RANDOM[7'h4][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_dcsr_prv = _RANDOM[7'h4][8:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25]
        reg_debug = _RANDOM[7'h4][9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :482:26]
        reg_dpc = {_RANDOM[7'h4][31:10], _RANDOM[7'h5][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :403:25, :483:20]
        reg_dscratch0 = {_RANDOM[7'h5][31:18], _RANDOM[7'h6], _RANDOM[7'h7][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :483:20, :484:26]
        reg_singleStepped = _RANDOM[7'h7][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :484:26, :486:30]
        reg_mie = {_RANDOM[7'h11][31:8], _RANDOM[7'h12], _RANDOM[7'h13][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :495:20]
        reg_mideleg = {_RANDOM[7'h13][31:8], _RANDOM[7'h14], _RANDOM[7'h15][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :495:20, :497:18]
        reg_medeleg = {_RANDOM[7'h15][31:8], _RANDOM[7'h16], _RANDOM[7'h17][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :497:18, :501:18]
        reg_mip_seip = _RANDOM[7'h17][14];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :501:18, :504:20]
        reg_mip_stip = _RANDOM[7'h17][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :501:18, :504:20]
        reg_mip_ssip = _RANDOM[7'h17][22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :501:18, :504:20]
        reg_mepc = {_RANDOM[7'h17][31:24], _RANDOM[7'h18]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :501:18, :505:21]
        reg_mcause = {_RANDOM[7'h19], _RANDOM[7'h1A]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :506:27]
        reg_mtval = {_RANDOM[7'h1B], _RANDOM[7'h1C][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :507:22]
        reg_mscratch = {_RANDOM[7'h1D][31:16], _RANDOM[7'h1E], _RANDOM[7'h1F][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :509:25]
        reg_mtvec = {_RANDOM[7'h1F][31:16], _RANDOM[7'h20][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :509:25, :512:31]
        reg_menvcfg_fiom = _RANDOM[7'h28][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :525:28]
        reg_senvcfg_fiom = _RANDOM[7'h2A][5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :526:28]
        reg_mcounteren = {_RANDOM[7'h2C][31:6], _RANDOM[7'h2D][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :531:18]
        reg_scounteren = {_RANDOM[7'h2D][31:6], _RANDOM[7'h2E][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :531:18, :535:18]
        reg_vsstatus_spp = _RANDOM[7'h3C][22];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :562:25]
        reg_vsepc = {_RANDOM[7'h3E][31], _RANDOM[7'h3F], _RANDOM[7'h40][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :564:22]
        reg_sepc = {_RANDOM[7'h45][31:15], _RANDOM[7'h46][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :569:21]
        reg_scause = {_RANDOM[7'h46][31:23], _RANDOM[7'h47], _RANDOM[7'h48][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :569:21, :570:23]
        reg_stval = {_RANDOM[7'h48][31:23], _RANDOM[7'h49][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :570:23, :571:22]
        reg_sscratch = {_RANDOM[7'h49][31], _RANDOM[7'h4A], _RANDOM[7'h4B][30:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :571:22, :572:25]
        reg_stvec = {_RANDOM[7'h4B][31], _RANDOM[7'h4C], _RANDOM[7'h4D][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :572:25, :573:22]
        reg_satp_mode = _RANDOM[7'h4D][9:6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :573:22, :574:21]
        reg_satp_ppn = {_RANDOM[7'h4D][31:26], _RANDOM[7'h4E], _RANDOM[7'h4F][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :573:22, :574:21]
        reg_wfi = _RANDOM[7'h4F][6];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21, :575:54]
        reg_fflags = _RANDOM[7'h4F][11:7];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21, :577:23]
        reg_frm = _RANDOM[7'h4F][14:12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21, :578:20]
        reg_vconfig_vl = _RANDOM[7'h4F][25:15];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21, :579:43]
        reg_vconfig_vtype_vill = _RANDOM[7'h4F][26];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21, :579:43]
        reg_vconfig_vtype_reserved = {_RANDOM[7'h4F][31:27], _RANDOM[7'h50], _RANDOM[7'h51][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21, :579:43]
        reg_vconfig_vtype_vma = _RANDOM[7'h51][18];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
        reg_vconfig_vtype_vta = _RANDOM[7'h51][19];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
        reg_vconfig_vtype_vsew = _RANDOM[7'h51][22:20];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
        reg_vconfig_vtype_vlmul_sign = _RANDOM[7'h51][23];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
        reg_vconfig_vtype_vlmul_mag = _RANDOM[7'h51][25:24];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
        reg_vstart = {_RANDOM[7'h51][31:26], _RANDOM[7'h52][3:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43, :580:42]
        reg_vxsat = _RANDOM[7'h52][4];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :580:42, :581:41]
        reg_vxrm = _RANDOM[7'h52][6:5];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :580:42, :582:40]
        reg_mcountinhibit = _RANDOM[7'h52][11:9];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :580:42, :590:34]
        small_0 = _RANDOM[7'h52][17:12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :580:42, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41]
        large_0 = {_RANDOM[7'h52][31:18], _RANDOM[7'h53], _RANDOM[7'h54][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :580:42, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        small_1 = _RANDOM[7'h54][17:12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:45:41, :50:31]
        large_1 = {_RANDOM[7'h54][31:18], _RANDOM[7'h55], _RANDOM[7'h56][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, generators/rocket-chip/src/main/scala/util/Counters.scala:50:31]
        io_status_cease_r = _RANDOM[7'h5A][12];	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1162:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rw_rdata = _io_rw_rdata_WIRE;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_decode_0_fp_illegal = _io_decode_1_fp_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :915:39]
  assign io_decode_0_vector_illegal = _io_decode_0_vector_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :916:43]
  assign io_decode_0_read_illegal = _io_decode_0_system_illegal_T | ~csr_exists | (_io_decode_0_virtual_access_illegal_T_24 | io_decode_0_inst[31:20] == 12'h680) & ~allow_sfence_vma | (io_decode_0_inst[31:20] > 12'hBFF & io_decode_0_inst[31:20] < 12'hC20 | io_decode_0_inst[31:20] > 12'hC7F & io_decode_0_inst[31:20] < 12'hCA0) & ~((reg_mstatus_prv[1] | _io_decode_0_virtual_access_illegal_T_3[0]) & ((|reg_mstatus_prv) | _io_decode_0_virtual_access_illegal_T_11[0])) | (&{io_decode_0_inst[24], io_decode_0_inst[25], io_decode_0_read_illegal_invInputs[0], io_decode_0_inst[27], io_decode_0_inst[28], io_decode_0_inst[29], io_decode_0_inst[30], io_decode_0_read_illegal_invInputs[5]}) & ~reg_debug | (|{&{io_decode_0_inst[23], io_decode_0_read_illegal_invInputs_1[0], io_decode_0_read_illegal_invInputs_1[1], io_decode_0_read_illegal_invInputs_1[2], io_decode_0_read_illegal_invInputs_1[3], io_decode_0_read_illegal_invInputs_1[4], io_decode_0_read_illegal_invInputs_1[5], io_decode_0_read_illegal_invInputs_1[6], io_decode_0_read_illegal_invInputs_1[7]}, &{io_decode_0_inst[25], io_decode_0_read_illegal_invInputs_1[2], io_decode_0_read_illegal_invInputs_1[3], io_decode_0_read_illegal_invInputs_1[4], io_decode_0_read_illegal_invInputs_1[5], io_decode_0_inst[30], io_decode_0_inst[31]}}) & _io_decode_0_vector_illegal_output | (&{io_decode_0_fp_csr_invInputs[0], io_decode_0_fp_csr_invInputs[1], io_decode_0_fp_csr_invInputs[2], io_decode_0_fp_csr_invInputs[3], io_decode_0_fp_csr_invInputs[4], io_decode_0_fp_csr_invInputs[5], io_decode_0_fp_csr_invInputs[6], io_decode_0_fp_csr_invInputs[7], io_decode_0_fp_csr_invInputs[8]}) & _io_decode_1_fp_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :482:26, :897:27, :899:{93,111}, :904:81, :906:61, :907:70, :908:88, :912:{52,70,86}, :913:{57,75}, :915:39, :916:43, :920:42, :924:7, :925:{30,38,56,59}, :926:{18,21}, :927:{42,45}, :928:{43,68}, :929:21, generators/rocket-chip/src/main/scala/util/package.scala:213:{47,55,60}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decode_0_write_illegal = &(io_decode_0_inst[31:30]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :897:27, :930:{33,41}]
  assign io_decode_0_write_flush = ~(io_decode_0_write_flush_addr_m > 12'h33F & io_decode_0_write_flush_addr_m < 12'h344);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :899:93, :932:25, :933:{7,16,35,45}]
  assign io_decode_0_system_illegal = _io_decode_0_system_illegal_T | (&{io_decode_0_inst[22], decoded_invInputs_1[21], decoded_invInputs_1[22], decoded_invInputs_1[23], decoded_invInputs_1[24], decoded_invInputs_1[25], io_decode_0_inst[28], decoded_invInputs_1[27], decoded_invInputs_1[28], decoded_invInputs_1[29]}) & ~(reg_mstatus_prv[1] | ~reg_mstatus_tw) | (|_decoded_orMatrixOutputs_T_10) & ~(reg_mstatus_prv[1] | ~_allow_sret_T_14) | (|_decoded_orMatrixOutputs_T_10) & io_decode_0_inst[30] & io_decode_0_inst[27] & ~reg_debug | (&{io_decode_0_inst[0], io_decode_0_inst[1], decoded_invInputs_1[0], decoded_invInputs_1[1], io_decode_0_inst[4], io_decode_0_inst[5], io_decode_0_inst[6], decoded_invInputs_1[5], decoded_invInputs_1[6], decoded_invInputs_1[7], io_decode_0_inst[25], decoded_invInputs_1[24], decoded_invInputs_1[25], io_decode_0_inst[28], decoded_invInputs_1[27], decoded_invInputs_1[28], decoded_invInputs_1[29]}) & ~allow_sfence_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :482:26, :897:27, :906:{61,71,74}, :907:70, :910:{72,75,79}, :920:42, :925:59, :927:45, :936:{14,17}, :937:{14,17}, :938:{21,33,37,51}, :939:37, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decode_1_fp_illegal = _io_decode_1_fp_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :915:39]
  assign io_decode_1_read_illegal = _io_decode_1_system_illegal_T | ~csr_exists_1 | (_io_decode_1_virtual_access_illegal_T_24 | io_decode_1_inst[31:20] == 12'h680) & ~allow_sfence_vma_1 | (io_decode_1_inst[31:20] > 12'hBFF & io_decode_1_inst[31:20] < 12'hC20 | io_decode_1_inst[31:20] > 12'hC7F & io_decode_1_inst[31:20] < 12'hCA0) & ~((reg_mstatus_prv[1] | _io_decode_1_virtual_access_illegal_T_3[0]) & ((|reg_mstatus_prv) | _io_decode_1_virtual_access_illegal_T_11[0])) | (&{io_decode_1_inst[24], io_decode_1_inst[25], io_decode_1_read_illegal_invInputs[0], io_decode_1_inst[27], io_decode_1_inst[28], io_decode_1_inst[29], io_decode_1_inst[30], io_decode_1_read_illegal_invInputs[5]}) & ~reg_debug | (|{&{io_decode_1_inst[23], io_decode_1_read_illegal_invInputs_1[0], io_decode_1_read_illegal_invInputs_1[1], io_decode_1_read_illegal_invInputs_1[2], io_decode_1_read_illegal_invInputs_1[3], io_decode_1_read_illegal_invInputs_1[4], io_decode_1_read_illegal_invInputs_1[5], io_decode_1_read_illegal_invInputs_1[6], io_decode_1_read_illegal_invInputs_1[7]}, &{io_decode_1_inst[25], io_decode_1_read_illegal_invInputs_1[2], io_decode_1_read_illegal_invInputs_1[3], io_decode_1_read_illegal_invInputs_1[4], io_decode_1_read_illegal_invInputs_1[5], io_decode_1_inst[30], io_decode_1_inst[31]}}) & _io_decode_0_vector_illegal_output | (&{io_decode_1_fp_csr_invInputs[0], io_decode_1_fp_csr_invInputs[1], io_decode_1_fp_csr_invInputs[2], io_decode_1_fp_csr_invInputs[3], io_decode_1_fp_csr_invInputs[4], io_decode_1_fp_csr_invInputs[5], io_decode_1_fp_csr_invInputs[6], io_decode_1_fp_csr_invInputs[7], io_decode_1_fp_csr_invInputs[8]}) & _io_decode_1_fp_illegal_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :482:26, :897:27, :899:{93,111}, :904:81, :906:61, :907:70, :908:88, :912:{52,70,86}, :913:{57,75}, :915:39, :916:43, :920:42, :924:7, :925:{30,38,56,59}, :926:{18,21}, :927:{42,45}, :928:{43,68}, :929:21, generators/rocket-chip/src/main/scala/util/package.scala:213:{47,55,60}, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_decode_1_write_illegal = &(io_decode_1_inst[31:30]);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :897:27, :930:{33,41}]
  assign io_decode_1_write_flush = ~(io_decode_1_write_flush_addr_m > 12'h33F & io_decode_1_write_flush_addr_m < 12'h344);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :899:93, :932:25, :933:{7,16,35,45}]
  assign io_decode_1_system_illegal = _io_decode_1_system_illegal_T | (&{io_decode_1_inst[22], decoded_invInputs_2[21], decoded_invInputs_2[22], decoded_invInputs_2[23], decoded_invInputs_2[24], decoded_invInputs_2[25], io_decode_1_inst[28], decoded_invInputs_2[27], decoded_invInputs_2[28], decoded_invInputs_2[29]}) & ~(reg_mstatus_prv[1] | ~reg_mstatus_tw) | (|_decoded_orMatrixOutputs_T_17) & ~(reg_mstatus_prv[1] | ~_allow_sret_T_14) | (|_decoded_orMatrixOutputs_T_17) & io_decode_1_inst[30] & io_decode_1_inst[27] & ~reg_debug | (&{io_decode_1_inst[0], io_decode_1_inst[1], decoded_invInputs_2[0], decoded_invInputs_2[1], io_decode_1_inst[4], io_decode_1_inst[5], io_decode_1_inst[6], decoded_invInputs_2[5], decoded_invInputs_2[6], decoded_invInputs_2[7], io_decode_1_inst[25], decoded_invInputs_2[24], decoded_invInputs_2[25], io_decode_1_inst[28], decoded_invInputs_2[27], decoded_invInputs_2[28], decoded_invInputs_2[29]}) & ~allow_sfence_vma_1;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :482:26, :897:27, :906:{61,71,74}, :907:70, :910:{72,75,79}, :920:42, :925:59, :927:45, :936:{14,17}, :937:{14,17}, :938:{21,33,37,51}, :939:37, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_csr_stall = _io_csr_stall_output;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :1161:27]
  assign io_eret = _exception_T | insn_ret;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :893:83, :1000:{24,38}]
  assign io_status_debug = reg_debug;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26]
  assign io_status_dprv = reg_mstatus_mprv & ~reg_debug ? reg_mstatus_mpp : reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :482:26, :927:45, :1008:{24,42}]
  assign io_status_prv = reg_mstatus_prv;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
  assign io_status_mxr = reg_mstatus_mxr;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
  assign io_status_sum = reg_mstatus_sum;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28]
  assign io_ptbr_mode = reg_satp_mode;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21]
  assign io_ptbr_ppn = reg_satp_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :574:21]
  assign io_evec = insn_ret ? (io_rw_addr[9] ? (_GEN_16 ? ~{_io_evec_T_10[39:2], _GEN_7} : ~{_io_evec_T_20[39:2], _GEN_6}) : reg_mstatus_v ? ~{_io_evec_T_5[39:2], _io_evec_T_5[1:0] | 2'h1} : ~{_io_evec_T[39:2], _GEN_8}) : trapToDebug ? {28'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {notDebugTVec_base[0] & cause[63] & cause[7:6] == 2'h0 ? {notDebugTVec_base[39:8], cause[5:0]} : notDebugTVec_base[39:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :395:28, :482:26, :670:27, :742:49, :780:49, :893:83, :959:8, :961:25, :962:31, :963:30, :966:119, :969:{22,37}, :978:19, :980:27, :981:{24,55,70,94}, :982:{8,38}, :995:17, :996:11, :1096:49, :1115:19, :1117:{43,48}, :1118:29, :1124:17, :1132:17, :1134:{48,66}, :1138:15, :1139:65, :1665:{26,28,31,36}]
  assign io_fcsr_rm = reg_frm;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :578:20]
  assign io_interrupt = ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13] | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7] | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10] | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0] | m_interrupts[4] | s_interrupts[15] | s_interrupts[14] | s_interrupts[13] | s_interrupts[12] | s_interrupts[11] | s_interrupts[3] | s_interrupts[7] | s_interrupts[9] | s_interrupts[1] | s_interrupts[5] | s_interrupts[10] | s_interrupts[2] | s_interrupts[6] | s_interrupts[8] | s_interrupts[0] | s_interrupts[4]) & ~_io_singleStep_T_1 | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :482:26, :486:30, :620:25, :621:25, :626:{33,36,51,73,76,88}, :1001:34, :1162:31, :1637:{76,90}]
  assign io_interrupt_cause = {60'h0, io_interrupts_debug ? 4'hE : m_interrupts[15] ? 4'hF : m_interrupts[14] ? 4'hE : m_interrupts[13] ? 4'hD : m_interrupts[12] ? 4'hC : m_interrupts[11] ? 4'hB : m_interrupts[3] ? 4'h3 : m_interrupts[7] ? 4'h7 : m_interrupts[9] ? 4'h9 : m_interrupts[1] ? 4'h1 : m_interrupts[5] ? 4'h5 : m_interrupts[10] ? 4'hA : m_interrupts[2] ? 4'h2 : m_interrupts[6] ? 4'h6 : m_interrupts[8] ? 4'h8 : m_interrupts[0] ? 4'h0 : m_interrupts[4] ? 4'h4 : s_interrupts[15] ? 4'hF : s_interrupts[14] ? 4'hE : s_interrupts[13] ? 4'hD : s_interrupts[12] ? 4'hC : s_interrupts[11] ? 4'hB : s_interrupts[3] ? 4'h3 : s_interrupts[7] ? 4'h7 : s_interrupts[9] ? 4'h9 : s_interrupts[1] ? 4'h1 : s_interrupts[5] ? 4'h5 : s_interrupts[10] ? 4'hA : s_interrupts[2] ? 4'h2 : s_interrupts[6] ? 4'h6 : s_interrupts[8] ? 4'h8 : {1'h0, ~(s_interrupts[0]), 2'h0}} - 64'h8000000000000000;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :620:25, :621:25, :625:63, :670:27, :915:94, :916:98, :959:8, :1003:53, :1613:23, :1637:76, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign io_vector_vconfig_vl = reg_vconfig_vl;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_vill = reg_vconfig_vtype_vill;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_reserved = reg_vconfig_vtype_reserved;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_vma = reg_vconfig_vtype_vma;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_vta = reg_vconfig_vtype_vta;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_vsew = reg_vconfig_vtype_vsew;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_vlmul_sign = reg_vconfig_vtype_vlmul_sign;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
  assign io_vector_vconfig_vtype_vlmul_mag = reg_vconfig_vtype_vlmul_mag;	// @[generators/rocket-chip/src/main/scala/rocket/CSR.scala:377:7, :579:43]
endmodule

