{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 29 19:24:34 2017 " "Info: Processing started: Sun Jan 29 19:24:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clp_simples -c clp_simples " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clp_simples -c clp_simples" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clp_simples.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clp_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clp_simples-clp " "Info: Found design unit 1: clp_simples-clp" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clp_simples " "Info: Found entity 1: clp_simples" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_programa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_programa-pc " "Info: Found design unit 1: contador_programa-pc" {  } { { "contador_programa.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/contador_programa.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador_programa " "Info: Found entity 1: contador_programa" {  } { { "contador_programa.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/contador_programa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_enderecamento.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_enderecamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_enderecamento-mar " "Info: Found design unit 1: registrador_enderecamento-mar" {  } { { "registrador_enderecamento.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_enderecamento.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_enderecamento " "Info: Found entity 1: registrador_enderecamento" {  } { { "registrador_enderecamento.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_enderecamento.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_instrucao.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_instrucao-ri " "Info: Found design unit 1: registrador_instrucao-ri" {  } { { "registrador_instrucao.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_instrucao.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_instrucao " "Info: Found entity 1: registrador_instrucao" {  } { { "registrador_instrucao.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_instrucao.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Info: Found design unit 1: single_port_ram-rtl" {  } { { "ram_256_16.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ram_256_16.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Info: Found entity 1: single_port_ram" {  } { { "ram_256_16.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ram_256_16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_escravo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlador_escravo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_escravo-slave_ctrl " "Info: Found design unit 1: controlador_escravo-slave_ctrl" {  } { { "controlador_escravo.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_escravo.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlador_escravo " "Info: Found entity 1: controlador_escravo" {  } { { "controlador_escravo.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_escravo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor_freq_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq_1hz-div_freq " "Info: Found design unit 1: divisor_freq_1hz-div_freq" {  } { { "divisor_freq_1hz.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/divisor_freq_1hz.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq_1hz " "Info: Found entity 1: divisor_freq_1hz" {  } { { "divisor_freq_1hz.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/divisor_freq_1hz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Info: Found design unit 1: Debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/debounce.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Info: Found entity 1: Debounce" {  } { { "debounce.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/debounce.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-rtl " "Info: Found design unit 1: display_7seg-rtl" {  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Info: Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escrita_LCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file escrita_LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_FPGA-LCD_ME " "Info: Found design unit 1: LCD_FPGA-LCD_ME" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_FPGA " "Info: Found entity 1: LCD_FPGA" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_temporario.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_temporario.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_temporario-reg_t " "Info: Found design unit 1: registrador_temporario-reg_t" {  } { { "registrador_temporario.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_temporario.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_temporario " "Info: Found entity 1: registrador_temporario" {  } { { "registrador_temporario.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_temporario.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_A-reg_temp " "Info: Found design unit 1: registrador_A-reg_temp" {  } { { "registrador_a.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_a.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 registrador_A " "Info: Found entity 1: registrador_A" {  } { { "registrador_a.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/registrador_a.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-logic " "Info: Found design unit 1: ULA-logic" {  } { { "ULA.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ULA.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/ULA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_ascii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conversor_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_ascii-conversor " "Info: Found design unit 1: conversor_ascii-conversor" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 conversor_ascii " "Info: Found entity 1: conversor_ascii" {  } { { "conversor_ascii.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/conversor_ascii.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_seletor1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip_seletor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_seletor-selec " "Info: Found design unit 1: chip_seletor-selec" {  } { { "chip_seletor1.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chip_seletor " "Info: Found entity 1: chip_seletor" {  } { { "chip_seletor1.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_seletor2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip_seletor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chip_seletor2-selec " "Info: Found design unit 1: chip_seletor2-selec" {  } { { "chip_seletor2.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor2.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 chip_seletor2 " "Info: Found entity 1: chip_seletor2" {  } { { "chip_seletor2.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/chip_seletor2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_mestre.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlador_mestre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_mestre-master_ctrl " "Info: Found design unit 1: controlador_mestre-master_ctrl" {  } { { "controlador_mestre.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_mestre.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlador_mestre " "Info: Found entity 1: controlador_mestre" {  } { { "controlador_mestre.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_mestre.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_es.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file porta_es.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_es-es " "Info: Found design unit 1: porta_es-es" {  } { { "porta_es.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/porta_es.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 porta_es " "Info: Found entity 1: porta_es" {  } { { "porta_es.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/porta_es.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scan_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_delay-delay " "Info: Found design unit 1: scan_delay-delay" {  } { { "scan_delay.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/scan_delay.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scan_delay " "Info: Found entity 1: scan_delay" {  } { { "scan_delay.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/scan_delay.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-Behavioral " "Info: Found design unit 1: D_FF-Behavioral" {  } { { "d_flipflop.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/d_flipflop.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "d_flipflop.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/d_flipflop.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "counter controlador_mestre.vhd(35) " "Error (10482): VHDL error at controlador_mestre.vhd(35): object \"counter\" is used but not declared" {  } { { "controlador_mestre.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/controlador_mestre.vhd" 35 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Error: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 29 19:24:36 2017 " "Error: Processing ended: Sun Jan 29 19:24:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
