<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SILoadStoreOptimizer.cpp source code [llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SILoadStoreOptimizer.cpp.html'>SILoadStoreOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SILoadStoreOptimizer.cpp -------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass tries to fuse DS instructions with close by immediate offsets.</i></td></tr>
<tr><th id="10">10</th><td><i>// This will fuse operations such as</i></td></tr>
<tr><th id="11">11</th><td><i>//  ds_read_b32 v0, v2 offset:16</i></td></tr>
<tr><th id="12">12</th><td><i>//  ds_read_b32 v1, v2 offset:32</i></td></tr>
<tr><th id="13">13</th><td><i>// ==&gt;</i></td></tr>
<tr><th id="14">14</th><td><i>//   ds_read2_b32 v[0:1], v2, offset0:4 offset1:8</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>// The same is done for certain SMEM and VMEM opcodes, e.g.:</i></td></tr>
<tr><th id="17">17</th><td><i>//  s_buffer_load_dword s4, s[0:3], 4</i></td></tr>
<tr><th id="18">18</th><td><i>//  s_buffer_load_dword s5, s[0:3], 8</i></td></tr>
<tr><th id="19">19</th><td><i>// ==&gt;</i></td></tr>
<tr><th id="20">20</th><td><i>//  s_buffer_load_dwordx2 s[4:5], s[0:3], 4</i></td></tr>
<tr><th id="21">21</th><td><i>//</i></td></tr>
<tr><th id="22">22</th><td><i>// This pass also tries to promote constant offset to the immediate by</i></td></tr>
<tr><th id="23">23</th><td><i>// adjusting the base. It tries to use a base from the nearby instructions that</i></td></tr>
<tr><th id="24">24</th><td><i>// allows it to have a 13bit constant offset and then promotes the 13bit offset</i></td></tr>
<tr><th id="25">25</th><td><i>// to the immediate.</i></td></tr>
<tr><th id="26">26</th><td><i>// E.g.</i></td></tr>
<tr><th id="27">27</th><td><i>//  s_movk_i32 s0, 0x1800</i></td></tr>
<tr><th id="28">28</th><td><i>//  v_add_co_u32_e32 v0, vcc, s0, v2</i></td></tr>
<tr><th id="29">29</th><td><i>//  v_addc_co_u32_e32 v1, vcc, 0, v6, vcc</i></td></tr>
<tr><th id="30">30</th><td><i>//</i></td></tr>
<tr><th id="31">31</th><td><i>//  s_movk_i32 s0, 0x1000</i></td></tr>
<tr><th id="32">32</th><td><i>//  v_add_co_u32_e32 v5, vcc, s0, v2</i></td></tr>
<tr><th id="33">33</th><td><i>//  v_addc_co_u32_e32 v6, vcc, 0, v6, vcc</i></td></tr>
<tr><th id="34">34</th><td><i>//  global_load_dwordx2 v[5:6], v[5:6], off</i></td></tr>
<tr><th id="35">35</th><td><i>//  global_load_dwordx2 v[0:1], v[0:1], off</i></td></tr>
<tr><th id="36">36</th><td><i>// =&gt;</i></td></tr>
<tr><th id="37">37</th><td><i>//  s_movk_i32 s0, 0x1000</i></td></tr>
<tr><th id="38">38</th><td><i>//  v_add_co_u32_e32 v5, vcc, s0, v2</i></td></tr>
<tr><th id="39">39</th><td><i>//  v_addc_co_u32_e32 v6, vcc, 0, v6, vcc</i></td></tr>
<tr><th id="40">40</th><td><i>//  global_load_dwordx2 v[5:6], v[5:6], off</i></td></tr>
<tr><th id="41">41</th><td><i>//  global_load_dwordx2 v[0:1], v[5:6], off offset:2048</i></td></tr>
<tr><th id="42">42</th><td><i>//</i></td></tr>
<tr><th id="43">43</th><td><i>// Future improvements:</i></td></tr>
<tr><th id="44">44</th><td><i>//</i></td></tr>
<tr><th id="45">45</th><td><i>// - This currently relies on the scheduler to place loads and stores next to</i></td></tr>
<tr><th id="46">46</th><td><i>//   each other, and then only merges adjacent pairs of instructions. It would</i></td></tr>
<tr><th id="47">47</th><td><i>//   be good to be more flexible with interleaved instructions, and possibly run</i></td></tr>
<tr><th id="48">48</th><td><i>//   before scheduling. It currently missing stores of constants because loading</i></td></tr>
<tr><th id="49">49</th><td><i>//   the constant into the data register is placed between the stores, although</i></td></tr>
<tr><th id="50">50</th><td><i>//   this is arguably a scheduling problem.</i></td></tr>
<tr><th id="51">51</th><td><i>//</i></td></tr>
<tr><th id="52">52</th><td><i>// - Live interval recomputing seems inefficient. This currently only matches</i></td></tr>
<tr><th id="53">53</th><td><i>//   one pair, and recomputes live intervals and moves on to the next pair. It</i></td></tr>
<tr><th id="54">54</th><td><i>//   would be better to compute a list of all merges that need to occur.</i></td></tr>
<tr><th id="55">55</th><td><i>//</i></td></tr>
<tr><th id="56">56</th><td><i>// - With a list of instructions to process, we can also merge more. If a</i></td></tr>
<tr><th id="57">57</th><td><i>//   cluster of loads have offsets that are too large to fit in the 8-bit</i></td></tr>
<tr><th id="58">58</th><td><i>//   offsets, but are close enough to fit in the 8 bits, we can add to the base</i></td></tr>
<tr><th id="59">59</th><td><i>//   pointer and use the new reduced offsets.</i></td></tr>
<tr><th id="60">60</th><td><i>//</i></td></tr>
<tr><th id="61">61</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-load-store-opt"</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><b>namespace</b> {</td></tr>
<tr><th id="96">96</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::InstClassEnum" title='(anonymous namespace)::InstClassEnum' data-ref="(anonymousnamespace)::InstClassEnum">InstClassEnum</dfn> {</td></tr>
<tr><th id="97">97</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::UNKNOWN" title='(anonymous namespace)::InstClassEnum::UNKNOWN' data-type='0' data-ref="(anonymousnamespace)::InstClassEnum::UNKNOWN">UNKNOWN</dfn>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::DS_READ" title='(anonymous namespace)::InstClassEnum::DS_READ' data-type='1' data-ref="(anonymousnamespace)::InstClassEnum::DS_READ">DS_READ</dfn>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::DS_WRITE" title='(anonymous namespace)::InstClassEnum::DS_WRITE' data-type='2' data-ref="(anonymousnamespace)::InstClassEnum::DS_WRITE">DS_WRITE</dfn>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM" title='(anonymous namespace)::InstClassEnum::S_BUFFER_LOAD_IMM' data-type='3' data-ref="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM">S_BUFFER_LOAD_IMM</dfn>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFEN' data-type='4' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN">BUFFER_LOAD_OFFEN</dfn> = AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORD_OFFEN</span>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFSET" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFSET' data-type='4' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFSET">BUFFER_LOAD_OFFSET</dfn> = <span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFEN&apos;?">AMDGPU</span>::<a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFEN' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN">BUFFER_LOAD_DWORD_OFFSET</a>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN" title='(anonymous namespace)::InstClassEnum::BUFFER_STORE_OFFEN' data-type='5' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN">BUFFER_STORE_OFFEN</dfn> = AMDGPU::<span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_STORE_DWORD_OFFEN</span>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFSET" title='(anonymous namespace)::InstClassEnum::BUFFER_STORE_OFFSET' data-type='5' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFSET">BUFFER_STORE_OFFSET</dfn> = <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_STORE_OFFEN&apos;?">AMDGPU</span>::<a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN" title='(anonymous namespace)::InstClassEnum::BUFFER_STORE_OFFEN' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN">BUFFER_STORE_DWORD_OFFSET</a>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact' data-type='6' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact">BUFFER_LOAD_OFFEN_exact</dfn> = AMDGPU::<span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFEN_exact&apos; in namespace &apos;llvm::AMDGPU&apos;">BUFFER_LOAD_DWORD_OFFEN_exact</span>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFSET_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFSET_exact' data-type='6' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFSET_exact">BUFFER_LOAD_OFFSET_exact</dfn> = <span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFSET_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFEN_exact&apos;?">AMDGPU</span>::<a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact">BUFFER_LOAD_DWORD_OFFSET_exact</a>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_STORE_OFFEN_exact' data-type='6' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN_exact">BUFFER_STORE_OFFEN_exact</dfn> = <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFEN_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFEN_exact&apos;?">AMDGPU</span>::<a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_LOAD_OFFEN_exact">BUFFER_STORE_DWORD_OFFEN_exact</a>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFSET_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_STORE_OFFSET_exact' data-type='6' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFSET_exact">BUFFER_STORE_OFFSET_exact</dfn> = <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFSET_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_STORE_OFFEN_exact&apos;?">AMDGPU</span>::<a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN_exact" title='(anonymous namespace)::InstClassEnum::BUFFER_STORE_OFFEN_exact' data-ref="(anonymousnamespace)::InstClassEnum::BUFFER_STORE_OFFEN_exact">BUFFER_STORE_DWORD_OFFSET_exact</a>,</td></tr>
<tr><th id="109">109</th><td>};</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterEnum" title='(anonymous namespace)::RegisterEnum' data-ref="(anonymousnamespace)::RegisterEnum">RegisterEnum</dfn> {</td></tr>
<tr><th id="112">112</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterEnum::SBASE" title='(anonymous namespace)::RegisterEnum::SBASE' data-type='1' data-ref="(anonymousnamespace)::RegisterEnum::SBASE">SBASE</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterEnum::SRSRC" title='(anonymous namespace)::RegisterEnum::SRSRC' data-type='2' data-ref="(anonymousnamespace)::RegisterEnum::SRSRC">SRSRC</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterEnum::SOFFSET" title='(anonymous namespace)::RegisterEnum::SOFFSET' data-type='4' data-ref="(anonymousnamespace)::RegisterEnum::SOFFSET">SOFFSET</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterEnum::VADDR" title='(anonymous namespace)::RegisterEnum::VADDR' data-type='8' data-ref="(anonymousnamespace)::RegisterEnum::VADDR">VADDR</dfn> = <var>0x8</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::RegisterEnum::ADDR" title='(anonymous namespace)::RegisterEnum::ADDR' data-type='16' data-ref="(anonymousnamespace)::RegisterEnum::ADDR">ADDR</dfn> = <var>0x10</var>,</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="120">120</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</dfn> {</td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</dfn>;</td></tr>
<tr><th id="122">122</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</dfn>;</td></tr>
<tr><th id="123">123</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</dfn>;</td></tr>
<tr><th id="124">124</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</dfn>;</td></tr>
<tr><th id="125">125</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</dfn>;</td></tr>
<tr><th id="127">127</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</dfn>;</td></tr>
<tr><th id="128">128</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</dfn>;</td></tr>
<tr><th id="129">129</th><td>    <a class="tu type" href="#(anonymousnamespace)::InstClassEnum" title='(anonymous namespace)::InstClassEnum' data-ref="(anonymousnamespace)::InstClassEnum">InstClassEnum</a> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-type='(anonymous namespace)::InstClassEnum' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</dfn>;</td></tr>
<tr><th id="130">130</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::GLC0' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC0">GLC0</dfn>;</td></tr>
<tr><th id="131">131</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::GLC1' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC1">GLC1</dfn>;</td></tr>
<tr><th id="132">132</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::SLC0' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC0">SLC0</dfn>;</td></tr>
<tr><th id="133">133</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::SLC1' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC1">SLC1</dfn>;</td></tr>
<tr><th id="134">134</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::DLC0' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC0">DLC0</dfn>;</td></tr>
<tr><th id="135">135</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::DLC1' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC1">DLC1</dfn>;</td></tr>
<tr><th id="136">136</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::UseST64' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64">UseST64</dfn>;</td></tr>
<tr><th id="137">137</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</dfn>;</td></tr>
<tr><th id="138">138</th><td>  };</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters">BaseRegisters</dfn> {</td></tr>
<tr><th id="141">141</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg">LoReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="142">142</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg">HiReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg">LoSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="145">145</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg' data-type='unsigned int' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg">HiSubReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="146">146</th><td>  };</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</dfn> {</td></tr>
<tr><th id="149">149</th><td>    <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters">BaseRegisters</a> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-type='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</dfn>;</td></tr>
<tr><th id="150">150</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-type='int64_t' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="151">151</th><td>  };</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap" title='(anonymous namespace)::SILoadStoreOptimizer::MemInfoMap' data-type='DenseMap&lt;llvm::MachineInstr *, (anonymous namespace)::SILoadStoreOptimizer::MemAddress&gt;' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap">MemInfoMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a>&gt;;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>private</b>:</td></tr>
<tr><th id="156">156</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::STM" title='(anonymous namespace)::SILoadStoreOptimizer::STM' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::STM">STM</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::TRI" title='(anonymous namespace)::SILoadStoreOptimizer::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="160">160</th><td>  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::OptimizeAgain" title='(anonymous namespace)::SILoadStoreOptimizer::OptimizeAgain' data-type='bool' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::OptimizeAgain">OptimizeAgain</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer20offsetsCanBeCombinedERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::offsetsCanBeCombined' data-type='static bool (anonymous namespace)::SILoadStoreOptimizer::offsetsCanBeCombined((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20offsetsCanBeCombinedERNS0_11CombineInfoE">offsetsCanBeCombined</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col1 decl" id="1CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="1CI">CI</dfn>);</td></tr>
<tr><th id="164">164</th><td>  <em>static</em> <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer9widthsFitERKN4llvm12GCNSubtargetERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::widthsFit' data-type='static bool (anonymous namespace)::SILoadStoreOptimizer::widthsFit(const llvm::GCNSubtarget &amp; STM, const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer9widthsFitERKN4llvm12GCNSubtargetERKNS0_11CombineInfoE">widthsFit</a>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="2STM" title='STM' data-type='const llvm::GCNSubtarget &amp;' data-ref="2STM">STM</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col3 decl" id="3CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="3CI">CI</dfn>);</td></tr>
<tr><th id="165">165</th><td>  <em>static</em> <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getNewOpcode' data-type='static unsigned int (anonymous namespace)::SILoadStoreOptimizer::getNewOpcode(const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE">getNewOpcode</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col4 decl" id="4CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="4CI">CI</dfn>);</td></tr>
<tr><th id="166">166</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs' data-type='static std::pair&lt;unsigned int, unsigned int&gt; (anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs(const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE">getSubRegIdxs</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col5 decl" id="5CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="5CI">CI</dfn>);</td></tr>
<tr><th id="167">167</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass(const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE">getTargetRegisterClass</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col6 decl" id="6CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="6CI">CI</dfn>);</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::getOpcodeWidth' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::getOpcodeWidth(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE">getOpcodeWidth</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>);</td></tr>
<tr><th id="169">169</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstClassEnum" title='(anonymous namespace)::InstClassEnum' data-ref="(anonymousnamespace)::InstClassEnum">InstClassEnum</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj" title='(anonymous namespace)::SILoadStoreOptimizer::getInstClass' data-type='(anonymous namespace)::InstClassEnum (anonymous namespace)::SILoadStoreOptimizer::getInstClass(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj">getInstClass</a>(<em>unsigned</em> <dfn class="local col8 decl" id="8Opc" title='Opc' data-type='unsigned int' data-ref="8Opc">Opc</dfn>);</td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj" title='(anonymous namespace)::SILoadStoreOptimizer::getRegs' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::getRegs(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj">getRegs</a>(<em>unsigned</em> <dfn class="local col9 decl" id="9Opc" title='Opc' data-type='unsigned int' data-ref="9Opc">Opc</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer16findMatchingInstERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::findMatchingInst' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::findMatchingInst((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer16findMatchingInstERNS0_11CombineInfoE">findMatchingInst</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col0 decl" id="10CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="10CI">CI</dfn>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11read2OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::read2Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::read2Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11read2OpcodeEj">read2Opcode</a>(<em>unsigned</em> <dfn class="local col1 decl" id="11EltSize" title='EltSize' data-type='unsigned int' data-ref="11EltSize">EltSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="175">175</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer15read2ST64OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::read2ST64Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::read2ST64Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer15read2ST64OpcodeEj">read2ST64Opcode</a>(<em>unsigned</em> <dfn class="local col2 decl" id="12EltSize" title='EltSize' data-type='unsigned int' data-ref="12EltSize">EltSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14mergeRead2PairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeRead2Pair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeRead2Pair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14mergeRead2PairERNS0_11CombineInfoE">mergeRead2Pair</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col3 decl" id="13CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="13CI">CI</dfn>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer12write2OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::write2Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::write2Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer12write2OpcodeEj">write2Opcode</a>(<em>unsigned</em> <dfn class="local col4 decl" id="14EltSize" title='EltSize' data-type='unsigned int' data-ref="14EltSize">EltSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16write2ST64OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::write2ST64Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::write2ST64Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16write2ST64OpcodeEj">write2ST64Opcode</a>(<em>unsigned</em> <dfn class="local col5 decl" id="15EltSize" title='EltSize' data-type='unsigned int' data-ref="15EltSize">EltSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer15mergeWrite2PairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeWrite2Pair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeWrite2Pair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer15mergeWrite2PairERNS0_11CombineInfoE">mergeWrite2Pair</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col6 decl" id="16CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="16CI">CI</dfn>);</td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer23mergeSBufferLoadImmPairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeSBufferLoadImmPair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeSBufferLoadImmPair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer23mergeSBufferLoadImmPairERNS0_11CombineInfoE">mergeSBufferLoadImmPair</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col7 decl" id="17CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="17CI">CI</dfn>);</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer19mergeBufferLoadPairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeBufferLoadPair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeBufferLoadPair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19mergeBufferLoadPairERNS0_11CombineInfoE">mergeBufferLoadPair</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col8 decl" id="18CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="18CI">CI</dfn>);</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer20mergeBufferStorePairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeBufferStorePair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeBufferStorePair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20mergeBufferStorePairERNS0_11CombineInfoE">mergeBufferStorePair</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col9 decl" id="19CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="19CI">CI</dfn>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji" title='(anonymous namespace)::SILoadStoreOptimizer::updateBaseAndOffset' data-type='void (anonymous namespace)::SILoadStoreOptimizer::updateBaseAndOffset(llvm::MachineInstr &amp; I, unsigned int NewBase, int32_t NewOffset)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji">updateBaseAndOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="20I">I</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21NewBase" title='NewBase' data-type='unsigned int' data-ref="21NewBase">NewBase</dfn>,</td></tr>
<tr><th id="186">186</th><td>                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="22NewOffset" title='NewOffset' data-type='int32_t' data-ref="22NewOffset">NewOffset</dfn>);</td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::computeBase' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::computeBase(llvm::MachineInstr &amp; MI, const (anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp; Addr)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE">computeBase</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> &amp;<dfn class="local col4 decl" id="24Addr" title='Addr' data-type='const (anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp;' data-ref="24Addr">Addr</dfn>);</td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::createRegOrImm' data-type='llvm::MachineOperand (anonymous namespace)::SILoadStoreOptimizer::createRegOrImm(int32_t Val, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE">createRegOrImm</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col5 decl" id="25Val" title='Val' data-type='int32_t' data-ref="25Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>);</td></tr>
<tr><th id="189">189</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt; <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer18extractConstOffsetERKN4llvm14MachineOperandE" title='(anonymous namespace)::SILoadStoreOptimizer::extractConstOffset' data-type='Optional&lt;int32_t&gt; (anonymous namespace)::SILoadStoreOptimizer::extractConstOffset(const llvm::MachineOperand &amp; Op)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer18extractConstOffsetERKN4llvm14MachineOperandE">extractConstOffset</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="27Op">Op</dfn>);</td></tr>
<tr><th id="190">190</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::processBaseWithConstOffset' data-type='void (anonymous namespace)::SILoadStoreOptimizer::processBaseWithConstOffset(const llvm::MachineOperand &amp; Base, (anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp; Addr)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">processBaseWithConstOffset</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="28Base">Base</dfn>, <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> &amp;<dfn class="local col9 decl" id="29Addr" title='Addr' data-type='(anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp;' data-ref="29Addr">Addr</dfn>);</td></tr>
<tr><th id="191">191</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892">/// Promotes constant offset to the immediate by adjusting the base. It</i></td></tr>
<tr><th id="192">192</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892">  /// tries to use a base from the nearby instructions that allows it to have</i></td></tr>
<tr><th id="193">193</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892">  /// a 13bit constant offset which gets promoted to the immediate.</i></td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892" title='(anonymous namespace)::SILoadStoreOptimizer::promoteConstantOffsetToImm' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::promoteConstantOffsetToImm(llvm::MachineInstr &amp; CI, MemInfoMap &amp; Visited, SmallPtrSet&lt;llvm::MachineInstr *, 4&gt; &amp; Promoted)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892">promoteConstantOffsetToImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30CI" title='CI' data-type='llvm::MachineInstr &amp;' data-ref="30CI">CI</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                  <a class="tu typedef" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap" title='(anonymous namespace)::SILoadStoreOptimizer::MemInfoMap' data-type='DenseMap&lt;llvm::MachineInstr *, (anonymous namespace)::SILoadStoreOptimizer::MemAddress&gt;' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap">MemInfoMap</a> &amp;<dfn class="local col1 decl" id="31Visited" title='Visited' data-type='MemInfoMap &amp;' data-ref="31Visited">Visited</dfn>,</td></tr>
<tr><th id="196">196</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; &amp;<dfn class="local col2 decl" id="32Promoted" title='Promoted' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 4&gt; &amp;' data-ref="32Promoted">Promoted</dfn>);</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><b>public</b>:</td></tr>
<tr><th id="199">199</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SILoadStoreOptimizer::ID" title='(anonymous namespace)::SILoadStoreOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::ID">ID</dfn>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizerC1Ev" title='(anonymous namespace)::SILoadStoreOptimizer::SILoadStoreOptimizer' data-type='void (anonymous namespace)::SILoadStoreOptimizer::SILoadStoreOptimizer()' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizerC1Ev">SILoadStoreOptimizer</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::ID" title='(anonymous namespace)::SILoadStoreOptimizer::ID' data-use='a' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::ID">ID</a>) {</td></tr>
<tr><th id="202">202</th><td>    <a class="ref" href="#224" title='llvm::initializeSILoadStoreOptimizerPass' data-ref="_ZN4llvm34initializeSILoadStoreOptimizerPassERNS_12PassRegistryE">initializeSILoadStoreOptimizerPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILoadStoreOptimizer::optimizeBlock' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::optimizeBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE">optimizeBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="33MBB">MBB</dfn>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILoadStoreOptimizer::runOnMachineFunction' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="34MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="34MF">MF</dfn>) override;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11getPassNameEv" title='(anonymous namespace)::SILoadStoreOptimizer::getPassName' data-type='llvm::StringRef (anonymous namespace)::SILoadStoreOptimizer::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Load Store Optimizer"</q>; }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SILoadStoreOptimizer::getAnalysisUsage' data-type='void (anonymous namespace)::SILoadStoreOptimizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="35AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="35AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="212">212</th><td>    <a class="local col5 ref" href="#35AU" title='AU' data-ref="35AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="213">213</th><td>    <a class="local col5 ref" href="#35AU" title='AU' data-ref="35AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#35AU" title='AU' data-ref="35AU">AU</a></span>);</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>} <i>// end anonymous namespace.</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSILoadStoreOptimizerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SILoadStoreOptimizer, DEBUG_TYPE,</td></tr>
<tr><th id="222">222</th><td>                      <q>"SI Load Store Optimizer"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="223">223</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="224">224</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Load Store Optimizer&quot;, &quot;si-load-store-opt&quot;, &amp;SILoadStoreOptimizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SILoadStoreOptimizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSILoadStoreOptimizerPassFlag; void llvm::initializeSILoadStoreOptimizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSILoadStoreOptimizerPassFlag, initializeSILoadStoreOptimizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>, <a class="macro" href="#93" title="&quot;si-load-store-opt&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Load Store Optimizer"</q>,</td></tr>
<tr><th id="225">225</th><td>                    <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SILoadStoreOptimizer::ID" title='(anonymous namespace)::SILoadStoreOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SILoadStoreOptimizerID" title='llvm::SILoadStoreOptimizerID' data-ref="llvm::SILoadStoreOptimizerID">SILoadStoreOptimizerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::ID" title='(anonymous namespace)::SILoadStoreOptimizer::ID' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::ID">ID</a>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm30createSILoadStoreOptimizerPassEv" title='llvm::createSILoadStoreOptimizerPass' data-ref="_ZN4llvm30createSILoadStoreOptimizerPassEv">createSILoadStoreOptimizerPass</dfn>() {</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizerC1Ev" title='(anonymous namespace)::SILoadStoreOptimizer::SILoadStoreOptimizer' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizerC1Ev">(</a>);</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE" title='moveInstsAfter' data-type='void moveInstsAfter(MachineBasicBlock::iterator I, ArrayRef&lt;llvm::MachineInstr *&gt; InstsToMove)' data-ref="_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE">moveInstsAfter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="36I" title='I' data-type='MachineBasicBlock::iterator' data-ref="36I">I</dfn>,</td></tr>
<tr><th id="236">236</th><td>                           <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col7 decl" id="37InstsToMove" title='InstsToMove' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="37InstsToMove">InstsToMove</dfn>) {</td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="38MBB">MBB</dfn> = <a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="238">238</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>;</td></tr>
<tr><th id="239">239</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI">MI</dfn> : <a class="local col7 ref" href="#37InstsToMove" title='InstsToMove' data-ref="37InstsToMove">InstsToMove</a>) {</td></tr>
<tr><th id="240">240</th><td>    <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="241">241</th><td>    <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#36I" title='I' data-ref="36I">I</a>, <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>);</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_" title='addDefsUsesToList' data-type='void addDefsUsesToList(const llvm::MachineInstr &amp; MI, DenseSet&lt;unsigned int&gt; &amp; RegDefs, DenseSet&lt;unsigned int&gt; &amp; PhysRegUses)' data-ref="_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_">addDefsUsesToList</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI">MI</dfn>,</td></tr>
<tr><th id="246">246</th><td>                              <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="41RegDefs" title='RegDefs' data-type='DenseSet&lt;unsigned int&gt; &amp;' data-ref="41RegDefs">RegDefs</dfn>,</td></tr>
<tr><th id="247">247</th><td>                              <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="42PhysRegUses" title='PhysRegUses' data-type='DenseSet&lt;unsigned int&gt; &amp;' data-ref="42PhysRegUses">PhysRegUses</dfn>) {</td></tr>
<tr><th id="248">248</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="43Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="43Op">Op</dfn> : <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="249">249</th><td>    <b>if</b> (<a class="local col3 ref" href="#43Op" title='Op' data-ref="43Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="250">250</th><td>      <b>if</b> (<a class="local col3 ref" href="#43Op" title='Op' data-ref="43Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="251">251</th><td>        <a class="local col1 ref" href="#41RegDefs" title='RegDefs' data-ref="41RegDefs">RegDefs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col3 ref" href="#43Op" title='Op' data-ref="43Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="252">252</th><td>      <b>else</b> <b>if</b> (<a class="local col3 ref" href="#43Op" title='Op' data-ref="43Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() &amp;&amp;</td></tr>
<tr><th id="253">253</th><td>               <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#43Op" title='Op' data-ref="43Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="254">254</th><td>        <a class="local col2 ref" href="#42PhysRegUses" title='PhysRegUses' data-ref="42PhysRegUses">PhysRegUses</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col3 ref" href="#43Op" title='Op' data-ref="43Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="255">255</th><td>    }</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE" title='memAccessesCanBeReordered' data-type='bool memAccessesCanBeReordered(MachineBasicBlock::iterator A, MachineBasicBlock::iterator B, AliasAnalysis * AA)' data-ref="_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE">memAccessesCanBeReordered</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="44A" title='A' data-type='MachineBasicBlock::iterator' data-ref="44A">A</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="45B" title='B' data-type='MachineBasicBlock::iterator' data-ref="45B">B</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                      <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="46AA" title='AA' data-type='AliasAnalysis *' data-ref="46AA">AA</dfn>) {</td></tr>
<tr><th id="262">262</th><td>  <i>// RAW or WAR - cannot reorder</i></td></tr>
<tr><th id="263">263</th><td><i>  // WAW - cannot reorder</i></td></tr>
<tr><th id="264">264</th><td><i>  // RAR - safe to reorder</i></td></tr>
<tr><th id="265">265</th><td>  <b>return</b> !(<a class="local col4 ref" href="#44A" title='A' data-ref="44A">A</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col5 ref" href="#45B" title='B' data-ref="45B">B</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) || !<a class="local col4 ref" href="#44A" title='A' data-ref="44A">A</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="local col6 ref" href="#46AA" title='AA' data-ref="46AA">AA</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#45B" title='B' data-ref="45B">B</a>, <b>true</b>);</td></tr>
<tr><th id="266">266</th><td>}</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i  data-doc="_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE">// Add MI and its defs to the lists if MI reads one of the defs that are</i></td></tr>
<tr><th id="269">269</th><td><i  data-doc="_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE">// already in the list. Returns true in that case.</i></td></tr>
<tr><th id="270">270</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE" title='addToListsIfDependent' data-type='bool addToListsIfDependent(llvm::MachineInstr &amp; MI, DenseSet&lt;unsigned int&gt; &amp; RegDefs, DenseSet&lt;unsigned int&gt; &amp; PhysRegUses, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; Insts)' data-ref="_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE">addToListsIfDependent</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="47MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="48RegDefs" title='RegDefs' data-type='DenseSet&lt;unsigned int&gt; &amp;' data-ref="48RegDefs">RegDefs</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="49PhysRegUses" title='PhysRegUses' data-type='DenseSet&lt;unsigned int&gt; &amp;' data-ref="49PhysRegUses">PhysRegUses</dfn>,</td></tr>
<tr><th id="272">272</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="50Insts" title='Insts' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="50Insts">Insts</dfn>) {</td></tr>
<tr><th id="273">273</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="51Use" title='Use' data-type='llvm::MachineOperand &amp;' data-ref="51Use">Use</dfn> : <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="274">274</th><td>    <i>// If one of the defs is read, then there is a use of Def between I and the</i></td></tr>
<tr><th id="275">275</th><td><i>    // instruction that I will potentially be merged with. We will need to move</i></td></tr>
<tr><th id="276">276</th><td><i>    // this instruction after the merged instructions.</i></td></tr>
<tr><th id="277">277</th><td><i>    //</i></td></tr>
<tr><th id="278">278</th><td><i>    // Similarly, if there is a def which is read by an instruction that is to</i></td></tr>
<tr><th id="279">279</th><td><i>    // be moved for merging, then we need to move the def-instruction as well.</i></td></tr>
<tr><th id="280">280</th><td><i>    // This can only happen for physical registers such as M0; virtual</i></td></tr>
<tr><th id="281">281</th><td><i>    // registers are in SSA form.</i></td></tr>
<tr><th id="282">282</th><td>    <b>if</b> (<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="283">283</th><td>        ((<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() &amp;&amp; <a class="local col8 ref" href="#48RegDefs" title='RegDefs' data-ref="48RegDefs">RegDefs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) ||</td></tr>
<tr><th id="284">284</th><td>         (<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col8 ref" href="#48RegDefs" title='RegDefs' data-ref="48RegDefs">RegDefs</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) ||</td></tr>
<tr><th id="285">285</th><td>         (<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="286">286</th><td>          <a class="local col9 ref" href="#49PhysRegUses" title='PhysRegUses' data-ref="49PhysRegUses">PhysRegUses</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col1 ref" href="#51Use" title='Use' data-ref="51Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))) {</td></tr>
<tr><th id="287">287</th><td>      <a class="local col0 ref" href="#50Insts" title='Insts' data-ref="50Insts">Insts</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>);</td></tr>
<tr><th id="288">288</th><td>      <a class="tu ref" href="#_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_" title='addDefsUsesToList' data-use='c' data-ref="_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_">addDefsUsesToList</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#48RegDefs" title='RegDefs' data-ref="48RegDefs">RegDefs</a></span>, <span class='refarg'><a class="local col9 ref" href="#49PhysRegUses" title='PhysRegUses' data-ref="49PhysRegUses">PhysRegUses</a></span>);</td></tr>
<tr><th id="289">289</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="290">290</th><td>    }</td></tr>
<tr><th id="291">291</th><td>  }</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE" title='canMoveInstsAcrossMemOp' data-type='bool canMoveInstsAcrossMemOp(llvm::MachineInstr &amp; MemOp, ArrayRef&lt;llvm::MachineInstr *&gt; InstsToMove, AliasAnalysis * AA)' data-ref="_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE">canMoveInstsAcrossMemOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MemOp" title='MemOp' data-type='llvm::MachineInstr &amp;' data-ref="52MemOp">MemOp</dfn>,</td></tr>
<tr><th id="297">297</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="local col3 decl" id="53InstsToMove" title='InstsToMove' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="53InstsToMove">InstsToMove</dfn>,</td></tr>
<tr><th id="298">298</th><td>                                    <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col4 decl" id="54AA" title='AA' data-type='AliasAnalysis *' data-ref="54AA">AA</dfn>) {</td></tr>
<tr><th id="299">299</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MemOp.mayLoadOrStore()) ? void (0) : __assert_fail (&quot;MemOp.mayLoadOrStore()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 299, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52MemOp" title='MemOp' data-ref="52MemOp">MemOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>());</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55InstToMove" title='InstToMove' data-type='llvm::MachineInstr *' data-ref="55InstToMove">InstToMove</dfn> : <a class="local col3 ref" href="#53InstsToMove" title='InstsToMove' data-ref="53InstsToMove">InstsToMove</a>) {</td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (!<a class="local col5 ref" href="#55InstToMove" title='InstToMove' data-ref="55InstToMove">InstToMove</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="303">303</th><td>      <b>continue</b>;</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE" title='memAccessesCanBeReordered' data-use='c' data-ref="_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE">memAccessesCanBeReordered</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#52MemOp" title='MemOp' data-ref="52MemOp">MemOp</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col5 ref" href="#55InstToMove" title='InstToMove' data-ref="55InstToMove">InstToMove</a>, <a class="local col4 ref" href="#54AA" title='AA' data-ref="54AA">AA</a>))</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20offsetsCanBeCombinedERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::offsetsCanBeCombined' data-type='static bool (anonymous namespace)::SILoadStoreOptimizer::offsetsCanBeCombined((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20offsetsCanBeCombinedERNS0_11CombineInfoE">offsetsCanBeCombined</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col6 decl" id="56CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="56CI">CI</dfn>) {</td></tr>
<tr><th id="311">311</th><td>  <i>// XXX - Would the same offset be OK? Is there any reason this would happen or</i></td></tr>
<tr><th id="312">312</th><td><i>  // be useful?</i></td></tr>
<tr><th id="313">313</th><td>  <b>if</b> (<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> == <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>)</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <i>// This won't be valid if the offset isn't aligned.</i></td></tr>
<tr><th id="317">317</th><td>  <b>if</b> ((<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> % <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a> != <var>0</var>) || (<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> % <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a> != <var>0</var>))</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57EltOffset0" title='EltOffset0' data-type='unsigned int' data-ref="57EltOffset0">EltOffset0</dfn> = <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> / <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>;</td></tr>
<tr><th id="321">321</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58EltOffset1" title='EltOffset1' data-type='unsigned int' data-ref="58EltOffset1">EltOffset1</dfn> = <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> / <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>;</td></tr>
<tr><th id="322">322</th><td>  <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::UseST64' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64">UseST64</a> = <b>false</b>;</td></tr>
<tr><th id="323">323</th><td>  <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a> = <var>0</var>;</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i>// Handle SMEM and VMEM instructions.</i></td></tr>
<tr><th id="326">326</th><td>  <b>if</b> ((<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> != <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::DS_READ" title='(anonymous namespace)::InstClassEnum::DS_READ' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::DS_READ">DS_READ</a>) &amp;&amp; (<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> != <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::DS_WRITE" title='(anonymous namespace)::InstClassEnum::DS_WRITE' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::DS_WRITE">DS_WRITE</a>)) {</td></tr>
<tr><th id="327">327</th><td>    <b>return</b> (<a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a> + <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a> == <a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> ||</td></tr>
<tr><th id="328">328</th><td>            <a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> + <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a> == <a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a>) &amp;&amp;</td></tr>
<tr><th id="329">329</th><td>           <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::GLC0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC0">GLC0</a> == <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::GLC1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::GLC1">GLC1</a> &amp;&amp; <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::DLC0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC0">DLC0</a> == <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::DLC1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::DLC1">DLC1</a> &amp;&amp;</td></tr>
<tr><th id="330">330</th><td>           (<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM" title='(anonymous namespace)::InstClassEnum::S_BUFFER_LOAD_IMM' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM">S_BUFFER_LOAD_IMM</a> || <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::SLC0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC0">SLC0</a> == <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::SLC1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::SLC1">SLC1</a>);</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>// If the offset in elements doesn't fit in 8-bits, we might be able to use</i></td></tr>
<tr><th id="334">334</th><td><i>  // the stride 64 versions.</i></td></tr>
<tr><th id="335">335</th><td>  <b>if</b> ((<a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a> % <var>64</var> == <var>0</var>) &amp;&amp; (<a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> % <var>64</var>) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="336">336</th><td>      <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a> / <var>64</var>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> / <var>64</var>)) {</td></tr>
<tr><th id="337">337</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> = <a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a> / <var>64</var>;</td></tr>
<tr><th id="338">338</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> = <a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> / <var>64</var>;</td></tr>
<tr><th id="339">339</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::UseST64' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64">UseST64</a> = <b>true</b>;</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i>// Check if the new offsets fit in the reduced 8-bit range.</i></td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a>)) {</td></tr>
<tr><th id="345">345</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> = <a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a>;</td></tr>
<tr><th id="346">346</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> = <a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a>;</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <i>// Try to shift base address to decrease offsets.</i></td></tr>
<tr><th id="351">351</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59OffsetDiff" title='OffsetDiff' data-type='unsigned int' data-ref="59OffsetDiff">OffsetDiff</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs">abs</a>((<em>int</em>)<a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> - (<em>int</em>)<a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a>);</td></tr>
<tr><th id="352">352</th><td>  <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a>, <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>);</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> ((<a class="local col9 ref" href="#59OffsetDiff" title='OffsetDiff' data-ref="59OffsetDiff">OffsetDiff</a> % <var>64</var> == <var>0</var>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#59OffsetDiff" title='OffsetDiff' data-ref="59OffsetDiff">OffsetDiff</a> / <var>64</var>)) {</td></tr>
<tr><th id="355">355</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> = (<a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a> - <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a> / <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>) / <var>64</var>;</td></tr>
<tr><th id="356">356</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> = (<a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> - <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a> / <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>) / <var>64</var>;</td></tr>
<tr><th id="357">357</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::UseST64' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64">UseST64</a> = <b>true</b>;</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#59OffsetDiff" title='OffsetDiff' data-ref="59OffsetDiff">OffsetDiff</a>)) {</td></tr>
<tr><th id="362">362</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> = <a class="local col7 ref" href="#57EltOffset0" title='EltOffset0' data-ref="57EltOffset0">EltOffset0</a> - <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a> / <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>;</td></tr>
<tr><th id="363">363</th><td>    <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> = <a class="local col8 ref" href="#58EltOffset1" title='EltOffset1' data-ref="58EltOffset1">EltOffset1</a> - <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a> / <a class="local col6 ref" href="#56CI" title='CI' data-ref="56CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>;</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer9widthsFitERKN4llvm12GCNSubtargetERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::widthsFit' data-type='static bool (anonymous namespace)::SILoadStoreOptimizer::widthsFit(const llvm::GCNSubtarget &amp; STM, const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer9widthsFitERKN4llvm12GCNSubtargetERKNS0_11CombineInfoE">widthsFit</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="60STM" title='STM' data-type='const llvm::GCNSubtarget &amp;' data-ref="60STM">STM</dfn>,</td></tr>
<tr><th id="371">371</th><td>                                     <em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col1 decl" id="61CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="61CI">CI</dfn>) {</td></tr>
<tr><th id="372">372</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="62Width" title='Width' data-type='const unsigned int' data-ref="62Width">Width</dfn> = (<a class="local col1 ref" href="#61CI" title='CI' data-ref="61CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a> + <a class="local col1 ref" href="#61CI" title='CI' data-ref="61CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>);</td></tr>
<tr><th id="373">373</th><td>  <b>switch</b> (<a class="local col1 ref" href="#61CI" title='CI' data-ref="61CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a>) {</td></tr>
<tr><th id="374">374</th><td>  <b>default</b>:</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> (<a class="local col2 ref" href="#62Width" title='Width' data-ref="62Width">Width</a> &lt;= <var>4</var>) &amp;&amp; (<a class="local col0 ref" href="#60STM" title='STM' data-ref="60STM">STM</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>() || (<a class="local col2 ref" href="#62Width" title='Width' data-ref="62Width">Width</a> != <var>3</var>));</td></tr>
<tr><th id="376">376</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM" title='(anonymous namespace)::InstClassEnum::S_BUFFER_LOAD_IMM' data-ref="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM">S_BUFFER_LOAD_IMM</a>:</td></tr>
<tr><th id="377">377</th><td>    <b>switch</b> (<a class="local col2 ref" href="#62Width" title='Width' data-ref="62Width">Width</a>) {</td></tr>
<tr><th id="378">378</th><td>    <b>default</b>:</td></tr>
<tr><th id="379">379</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="380">380</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="381">381</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="382">382</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="383">383</th><td>    }</td></tr>
<tr><th id="384">384</th><td>  }</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::getOpcodeWidth' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::getOpcodeWidth(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE">getOpcodeWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="63MI">MI</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="64Opc" title='Opc' data-type='const unsigned int' data-ref="64Opc">Opc</dfn> = <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZN4llvm11SIInstrInfo7isMUBUFERKNS_12MachineInstrE">isMUBUF</a>(<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>)) {</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getMUBUFDwordsEj" title='llvm::AMDGPU::getMUBUFDwords' data-ref="_ZN4llvm6AMDGPU14getMUBUFDwordsEj">getMUBUFDwords</a>(<a class="local col4 ref" href="#64Opc" title='Opc' data-ref="64Opc">Opc</a>);</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <b>switch</b> (Opc) {</td></tr>
<tr><th id="395">395</th><td>  <b>default</b>:</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORD_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::S_BUFFER_LOAD_DWORD_IMM:</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX2_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;S_BUFFER_LOAD_IMM&apos;">S_BUFFER_LOAD_DWORDX2_IMM</span>:</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX4_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;S_BUFFER_LOAD_IMM&apos;">S_BUFFER_LOAD_DWORDX4_IMM</span>:</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td>}</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><a class="tu type" href="#(anonymousnamespace)::InstClassEnum" title='(anonymous namespace)::InstClassEnum' data-ref="(anonymousnamespace)::InstClassEnum">InstClassEnum</a> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj" title='(anonymous namespace)::SILoadStoreOptimizer::getInstClass' data-type='(anonymous namespace)::InstClassEnum (anonymous namespace)::SILoadStoreOptimizer::getInstClass(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj">getInstClass</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65Opc" title='Opc' data-type='unsigned int' data-ref="65Opc">Opc</dfn>) {</td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col5 ref" href="#65Opc" title='Opc' data-ref="65Opc">Opc</a>)) {</td></tr>
<tr><th id="408">408</th><td>    <em>const</em> <em>int</em> <dfn class="local col6 decl" id="66baseOpcode" title='baseOpcode' data-type='const int' data-ref="66baseOpcode">baseOpcode</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" title='llvm::AMDGPU::getMUBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj">getMUBUFBaseOpcode</a>(<a class="local col5 ref" href="#65Opc" title='Opc' data-ref="65Opc">Opc</a>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <i>// If we couldn't identify the opcode, bail out.</i></td></tr>
<tr><th id="411">411</th><td>    <b>if</b> (<a class="local col6 ref" href="#66baseOpcode" title='baseOpcode' data-ref="66baseOpcode">baseOpcode</a> == -<var>1</var>) {</td></tr>
<tr><th id="412">412</th><td>      <b>return</b> <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::UNKNOWN" title='(anonymous namespace)::InstClassEnum::UNKNOWN' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::UNKNOWN">UNKNOWN</a>;</td></tr>
<tr><th id="413">413</th><td>    }</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>    <b>switch</b> (baseOpcode) {</td></tr>
<tr><th id="416">416</th><td>    <b>default</b>:</td></tr>
<tr><th id="417">417</th><td>      <b>return</b> UNKNOWN;</td></tr>
<tr><th id="418">418</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFEN&apos;?">AMDGPU</span>::BUFFER_LOAD_DWORD_OFFEN:</td></tr>
<tr><th id="419">419</th><td>      <b>return</b> BUFFER_LOAD_OFFEN;</td></tr>
<tr><th id="420">420</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFSET&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value: &apos;BUFFER_LOAD_OFFEN&apos; and &apos;BUFFER_LOAD_OFFSET&apos; both equal &apos;4&apos;">BUFFER_LOAD_DWORD_OFFSET</span>:</td></tr>
<tr><th id="421">421</th><td>      <b>return</b> BUFFER_LOAD_OFFSET;</td></tr>
<tr><th id="422">422</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFEN&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_STORE_OFFEN&apos;?">AMDGPU</span>::BUFFER_STORE_DWORD_OFFEN:</td></tr>
<tr><th id="423">423</th><td>      <b>return</b> BUFFER_STORE_OFFEN;</td></tr>
<tr><th id="424">424</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFSET&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_STORE_OFFSET&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value: &apos;BUFFER_STORE_OFFEN&apos; and &apos;BUFFER_STORE_OFFSET&apos; both equal &apos;5&apos;">BUFFER_STORE_DWORD_OFFSET</span>:</td></tr>
<tr><th id="425">425</th><td>      <b>return</b> BUFFER_STORE_OFFSET;</td></tr>
<tr><th id="426">426</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFEN_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFEN_exact&apos;?">AMDGPU</span>::BUFFER_LOAD_DWORD_OFFEN_exact:</td></tr>
<tr><th id="427">427</th><td>      <b>return</b> BUFFER_LOAD_OFFEN_exact;</td></tr>
<tr><th id="428">428</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_LOAD_DWORD_OFFSET_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_LOAD_OFFSET_exact&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value: &apos;BUFFER_LOAD_OFFEN_exact&apos; and &apos;BUFFER_LOAD_OFFSET_exact&apos; both equal &apos;6&apos;">BUFFER_LOAD_DWORD_OFFSET_exact</span>:</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> BUFFER_LOAD_OFFSET_exact;</td></tr>
<tr><th id="430">430</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFEN_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_STORE_OFFEN_exact&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value: &apos;BUFFER_LOAD_OFFSET_exact&apos; and &apos;BUFFER_STORE_OFFEN_exact&apos; both equal &apos;6&apos;">BUFFER_STORE_DWORD_OFFEN_exact</span>:</td></tr>
<tr><th id="431">431</th><td>      <b>return</b> BUFFER_STORE_OFFEN_exact;</td></tr>
<tr><th id="432">432</th><td>    <b>case</b> <span class='error' title="no member named &apos;BUFFER_STORE_DWORD_OFFSET_exact&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;BUFFER_STORE_OFFSET_exact&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value: &apos;BUFFER_STORE_OFFEN_exact&apos; and &apos;BUFFER_STORE_OFFSET_exact&apos; both equal &apos;6&apos;">BUFFER_STORE_DWORD_OFFSET_exact</span>:</td></tr>
<tr><th id="433">433</th><td>      <b>return</b> BUFFER_STORE_OFFSET_exact;</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <b>switch</b> (Opc) {</td></tr>
<tr><th id="438">438</th><td>  <b>default</b>:</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> UNKNOWN;</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORD_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::S_BUFFER_LOAD_DWORD_IMM:</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX2_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;S_BUFFER_LOAD_IMM&apos;">S_BUFFER_LOAD_DWORDX2_IMM</span>:</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX4_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;S_BUFFER_LOAD_IMM&apos;">S_BUFFER_LOAD_DWORDX4_IMM</span>:</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> S_BUFFER_LOAD_IMM;</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B32</span>:</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B64</span>:</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B32_gfx9</span>:</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B64_gfx9</span>:</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> DS_READ;</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> <span class='error' title="no member named &apos;DS_WRITE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;DS_WRITE&apos;?">AMDGPU</span>::DS_WRITE_B32:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <span class='error' title="no member named &apos;DS_WRITE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;DS_WRITE&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;DS_WRITE&apos;">DS_WRITE_B64</span>:</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_WRITE_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE_B32_gfx9</span>:</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_WRITE_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE_B64_gfx9</span>:</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> DS_WRITE;</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj" title='(anonymous namespace)::SILoadStoreOptimizer::getRegs' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::getRegs(unsigned int Opc)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj">getRegs</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67Opc" title='Opc' data-type='unsigned int' data-ref="67Opc">Opc</dfn>) {</td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo7isMUBUFEt" title='llvm::SIInstrInfo::isMUBUF' data-ref="_ZNK4llvm11SIInstrInfo7isMUBUFEt">isMUBUF</a>(<a class="local col7 ref" href="#67Opc" title='Opc' data-ref="67Opc">Opc</a>)) {</td></tr>
<tr><th id="459">459</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68result" title='result' data-type='unsigned int' data-ref="68result">result</dfn> = <var>0</var>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" title='llvm::AMDGPU::getMUBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj">getMUBUFHasVAddr</a>(<a class="local col7 ref" href="#67Opc" title='Opc' data-ref="67Opc">Opc</a>)) {</td></tr>
<tr><th id="462">462</th><td>      <a class="local col8 ref" href="#68result" title='result' data-ref="68result">result</a> |= <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::VADDR" title='(anonymous namespace)::RegisterEnum::VADDR' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::VADDR">VADDR</a>;</td></tr>
<tr><th id="463">463</th><td>    }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" title='llvm::AMDGPU::getMUBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj">getMUBUFHasSrsrc</a>(<a class="local col7 ref" href="#67Opc" title='Opc' data-ref="67Opc">Opc</a>)) {</td></tr>
<tr><th id="466">466</th><td>      <a class="local col8 ref" href="#68result" title='result' data-ref="68result">result</a> |= <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::SRSRC" title='(anonymous namespace)::RegisterEnum::SRSRC' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::SRSRC">SRSRC</a>;</td></tr>
<tr><th id="467">467</th><td>    }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" title='llvm::AMDGPU::getMUBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj">getMUBUFHasSoffset</a>(<a class="local col7 ref" href="#67Opc" title='Opc' data-ref="67Opc">Opc</a>)) {</td></tr>
<tr><th id="470">470</th><td>      <a class="local col8 ref" href="#68result" title='result' data-ref="68result">result</a> |= <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::SOFFSET" title='(anonymous namespace)::RegisterEnum::SOFFSET' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::SOFFSET">SOFFSET</a>;</td></tr>
<tr><th id="471">471</th><td>    }</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <a class="local col8 ref" href="#68result" title='result' data-ref="68result">result</a>;</td></tr>
<tr><th id="474">474</th><td>  }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <b>switch</b> (Opc) {</td></tr>
<tr><th id="477">477</th><td>  <b>default</b>:</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORD_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::S_BUFFER_LOAD_DWORD_IMM:</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX2_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;S_BUFFER_LOAD_IMM&apos;">S_BUFFER_LOAD_DWORDX2_IMM</span>:</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX4_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;S_BUFFER_LOAD_IMM&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;S_BUFFER_LOAD_IMM&apos;">S_BUFFER_LOAD_DWORDX4_IMM</span>:</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> SBASE;</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B32</span>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B64</span>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B32_gfx9</span>:</td></tr>
<tr><th id="486">486</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_READ_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B64_gfx9</span>:</td></tr>
<tr><th id="487">487</th><td>  <b>case</b> <span class='error' title="no member named &apos;DS_WRITE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;DS_WRITE&apos;?">AMDGPU</span>::DS_WRITE_B32:</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> <span class='error' title="no member named &apos;DS_WRITE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;DS_WRITE&apos;?">AMDGPU</span>::<span class='error' title="duplicate case value &apos;DS_WRITE&apos;">DS_WRITE_B64</span>:</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_WRITE_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE_B32_gfx9</span>:</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;DS_WRITE_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE_B64_gfx9</span>:</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> ADDR;</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td>}</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer16findMatchingInstERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::findMatchingInst' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::findMatchingInst((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer16findMatchingInstERNS0_11CombineInfoE">findMatchingInst</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col9 decl" id="69CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="69CI">CI</dfn>) {</td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="70MBB">MBB</dfn> = <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="497">497</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="71E" title='E' data-type='MachineBasicBlock::iterator' data-ref="71E">E</dfn> = <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="498">498</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="72MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="72MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="73Opc" title='Opc' data-type='const unsigned int' data-ref="73Opc">Opc</dfn> = <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::InstClassEnum" title='(anonymous namespace)::InstClassEnum' data-ref="(anonymousnamespace)::InstClassEnum">InstClassEnum</a> <dfn class="local col4 decl" id="74InstClass" title='InstClass' data-type='const (anonymous namespace)::InstClassEnum' data-ref="74InstClass">InstClass</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj" title='(anonymous namespace)::SILoadStoreOptimizer::getInstClass' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj">getInstClass</a>(<a class="local col3 ref" href="#73Opc" title='Opc' data-ref="73Opc">Opc</a>);</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col4 ref" href="#74InstClass" title='InstClass' data-ref="74InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::UNKNOWN" title='(anonymous namespace)::InstClassEnum::UNKNOWN' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::UNKNOWN">UNKNOWN</a>) {</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="75Regs" title='Regs' data-type='const unsigned int' data-ref="75Regs">Regs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj" title='(anonymous namespace)::SILoadStoreOptimizer::getRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj">getRegs</a>(<a class="local col3 ref" href="#73Opc" title='Opc' data-ref="73Opc">Opc</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76AddrOpName" title='AddrOpName' data-type='unsigned int [5]' data-ref="76AddrOpName">AddrOpName</dfn>[<var>5</var>] = {<var>0</var>};</td></tr>
<tr><th id="510">510</th><td>  <em>int</em> <dfn class="local col7 decl" id="77AddrIdx" title='AddrIdx' data-type='int [5]' data-ref="77AddrIdx">AddrIdx</dfn>[<var>5</var>];</td></tr>
<tr><th id="511">511</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="78AddrReg" title='AddrReg' data-type='const llvm::MachineOperand *[5]' data-ref="78AddrReg">AddrReg</dfn>[<var>5</var>];</td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79NumAddresses" title='NumAddresses' data-type='unsigned int' data-ref="79NumAddresses">NumAddresses</dfn> = <var>0</var>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Regs" title='Regs' data-ref="75Regs">Regs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::ADDR" title='(anonymous namespace)::RegisterEnum::ADDR' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::ADDR">ADDR</a>) {</td></tr>
<tr><th id="515">515</th><td>    AddrOpName[NumAddresses++] = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr;</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Regs" title='Regs' data-ref="75Regs">Regs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::SBASE" title='(anonymous namespace)::RegisterEnum::SBASE' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::SBASE">SBASE</a>) {</td></tr>
<tr><th id="519">519</th><td>    AddrOpName[NumAddresses++] = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase;</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Regs" title='Regs' data-ref="75Regs">Regs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::SRSRC" title='(anonymous namespace)::RegisterEnum::SRSRC' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::SRSRC">SRSRC</a>) {</td></tr>
<tr><th id="523">523</th><td>    AddrOpName[NumAddresses++] = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc;</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Regs" title='Regs' data-ref="75Regs">Regs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::SOFFSET" title='(anonymous namespace)::RegisterEnum::SOFFSET' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::SOFFSET">SOFFSET</a>) {</td></tr>
<tr><th id="527">527</th><td>    AddrOpName[NumAddresses++] = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset;</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Regs" title='Regs' data-ref="75Regs">Regs</a> &amp; <a class="tu enum" href="#(anonymousnamespace)::RegisterEnum::VADDR" title='(anonymous namespace)::RegisterEnum::VADDR' data-use='r' data-ref="(anonymousnamespace)::RegisterEnum::VADDR">VADDR</a>) {</td></tr>
<tr><th id="531">531</th><td>    AddrOpName[NumAddresses++] = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr;</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="80i" title='i' data-type='unsigned int' data-ref="80i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a> &lt; <a class="local col9 ref" href="#79NumAddresses" title='NumAddresses' data-ref="79NumAddresses">NumAddresses</a>; <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>++) {</td></tr>
<tr><th id="535">535</th><td>    <a class="local col7 ref" href="#77AddrIdx" title='AddrIdx' data-ref="77AddrIdx">AddrIdx</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>] = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col6 ref" href="#76AddrOpName" title='AddrOpName' data-ref="76AddrOpName">AddrOpName</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]);</td></tr>
<tr><th id="536">536</th><td>    <a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>] = &amp;<a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrIdx" title='AddrIdx' data-ref="77AddrIdx">AddrIdx</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>    <i>// We only ever merge operations with the same base address register, so</i></td></tr>
<tr><th id="539">539</th><td><i>    // don't bother scanning forward if there are no other uses.</i></td></tr>
<tr><th id="540">540</th><td>    <b>if</b> (<a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="541">541</th><td>        (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="542">542</th><td>         <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="543">543</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="544">544</th><td>  }</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col1 decl" id="81RegDefsToMove" title='RegDefsToMove' data-type='DenseSet&lt;unsigned int&gt;' data-ref="81RegDefsToMove">RegDefsToMove</dfn>;</td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col2 decl" id="82PhysRegUsesToMove" title='PhysRegUsesToMove' data-type='DenseSet&lt;unsigned int&gt;' data-ref="82PhysRegUsesToMove">PhysRegUsesToMove</dfn>;</td></tr>
<tr><th id="550">550</th><td>  <a class="tu ref" href="#_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_" title='addDefsUsesToList' data-use='c' data-ref="_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_">addDefsUsesToList</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>, <span class='refarg'><a class="local col1 ref" href="#81RegDefsToMove" title='RegDefsToMove' data-ref="81RegDefsToMove">RegDefsToMove</a></span>, <span class='refarg'><a class="local col2 ref" href="#82PhysRegUsesToMove" title='PhysRegUsesToMove' data-ref="82PhysRegUsesToMove">PhysRegUsesToMove</a></span>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <b>for</b> (; <a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#71E" title='E' data-ref="71E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>) {</td></tr>
<tr><th id="553">553</th><td>    <em>const</em> <em>bool</em> <dfn class="local col3 decl" id="83IsDS" title='IsDS' data-type='const bool' data-ref="83IsDS">IsDS</dfn> = (<a class="local col4 ref" href="#74InstClass" title='InstClass' data-ref="74InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::DS_READ" title='(anonymous namespace)::InstClassEnum::DS_READ' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::DS_READ">DS_READ</a>) || (<a class="local col4 ref" href="#74InstClass" title='InstClass' data-ref="74InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::DS_WRITE" title='(anonymous namespace)::InstClassEnum::DS_WRITE' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::DS_WRITE">DS_WRITE</a>);</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <b>if</b> ((<a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj" title='(anonymous namespace)::SILoadStoreOptimizer::getInstClass' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj">getInstClass</a>(<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != <a class="local col4 ref" href="#74InstClass" title='InstClass' data-ref="74InstClass">InstClass</a>) ||</td></tr>
<tr><th id="556">556</th><td>        (<a class="local col3 ref" href="#83IsDS" title='IsDS' data-ref="83IsDS">IsDS</a> &amp;&amp; (<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col3 ref" href="#73Opc" title='Opc' data-ref="73Opc">Opc</a>))) {</td></tr>
<tr><th id="557">557</th><td>      <i>// This is not a matching DS instruction, but we can keep looking as</i></td></tr>
<tr><th id="558">558</th><td><i>      // long as one of these conditions are met:</i></td></tr>
<tr><th id="559">559</th><td><i>      // 1. It is safe to move I down past MBBI.</i></td></tr>
<tr><th id="560">560</th><td><i>      // 2. It is safe to move MBBI down past the instruction that I will</i></td></tr>
<tr><th id="561">561</th><td><i>      //    be merged into.</i></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>      <b>if</b> (<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>()) {</td></tr>
<tr><th id="564">564</th><td>        <i>// We can't re-order this instruction with respect to other memory</i></td></tr>
<tr><th id="565">565</th><td><i>        // operations, so we fail both conditions mentioned above.</i></td></tr>
<tr><th id="566">566</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td>      }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>      <b>if</b> (<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp;</td></tr>
<tr><th id="570">570</th><td>          (!<a class="tu ref" href="#_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE" title='memAccessesCanBeReordered' data-use='c' data-ref="_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE">memAccessesCanBeReordered</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>, <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</a>) ||</td></tr>
<tr><th id="571">571</th><td>           !<a class="tu ref" href="#_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE" title='canMoveInstsAcrossMemOp' data-use='c' data-ref="_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE">canMoveInstsAcrossMemOp</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>, <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</a>))) {</td></tr>
<tr><th id="572">572</th><td>        <i>// We fail condition #1, but we may still be able to satisfy condition</i></td></tr>
<tr><th id="573">573</th><td><i>        // #2.  Add this instruction to the move list and then we will check</i></td></tr>
<tr><th id="574">574</th><td><i>        // if condition #2 holds once we have selected the matching instruction.</i></td></tr>
<tr><th id="575">575</th><td>        <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>);</td></tr>
<tr><th id="576">576</th><td>        <a class="tu ref" href="#_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_" title='addDefsUsesToList' data-use='c' data-ref="_ZL17addDefsUsesToListRKN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES7_">addDefsUsesToList</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>, <span class='refarg'><a class="local col1 ref" href="#81RegDefsToMove" title='RegDefsToMove' data-ref="81RegDefsToMove">RegDefsToMove</a></span>, <span class='refarg'><a class="local col2 ref" href="#82PhysRegUsesToMove" title='PhysRegUsesToMove' data-ref="82PhysRegUsesToMove">PhysRegUsesToMove</a></span>);</td></tr>
<tr><th id="577">577</th><td>        <b>continue</b>;</td></tr>
<tr><th id="578">578</th><td>      }</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>      <i>// When we match I with another DS instruction we will be moving I down</i></td></tr>
<tr><th id="581">581</th><td><i>      // to the location of the matched instruction any uses of I will need to</i></td></tr>
<tr><th id="582">582</th><td><i>      // be moved down as well.</i></td></tr>
<tr><th id="583">583</th><td>      <a class="tu ref" href="#_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE" title='addToListsIfDependent' data-use='c' data-ref="_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE">addToListsIfDependent</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <span class='refarg'><a class="local col1 ref" href="#81RegDefsToMove" title='RegDefsToMove' data-ref="81RegDefsToMove">RegDefsToMove</a></span>, <span class='refarg'><a class="local col2 ref" href="#82PhysRegUsesToMove" title='PhysRegUsesToMove' data-ref="82PhysRegUsesToMove">PhysRegUsesToMove</a></span>,</td></tr>
<tr><th id="584">584</th><td>                            <span class='refarg'><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='a' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a></span>);</td></tr>
<tr><th id="585">585</th><td>      <b>continue</b>;</td></tr>
<tr><th id="586">586</th><td>    }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>    <i>// Don't merge volatiles.</i></td></tr>
<tr><th id="589">589</th><td>    <b>if</b> (<a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="590">590</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>    <i>// Handle a case like</i></td></tr>
<tr><th id="593">593</th><td><i>    //   DS_WRITE_B32 addr, v, idx0</i></td></tr>
<tr><th id="594">594</th><td><i>    //   w = DS_READ_B32 addr, idx0</i></td></tr>
<tr><th id="595">595</th><td><i>    //   DS_WRITE_B32 addr, f(w), idx1</i></td></tr>
<tr><th id="596">596</th><td><i>    // where the DS_READ_B32 ends up in InstsToMove and therefore prevents</i></td></tr>
<tr><th id="597">597</th><td><i>    // merging of the two writes.</i></td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE" title='addToListsIfDependent' data-use='c' data-ref="_ZL21addToListsIfDependentRN4llvm12MachineInstrERNS_8DenseSetIjNS_12DenseMapInfoIjEEEES6_RNS_15SmallVectorImplIPS0_EE">addToListsIfDependent</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <span class='refarg'><a class="local col1 ref" href="#81RegDefsToMove" title='RegDefsToMove' data-ref="81RegDefsToMove">RegDefsToMove</a></span>, <span class='refarg'><a class="local col2 ref" href="#82PhysRegUsesToMove" title='PhysRegUsesToMove' data-ref="82PhysRegUsesToMove">PhysRegUsesToMove</a></span>,</td></tr>
<tr><th id="599">599</th><td>                              <span class='refarg'><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='a' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a></span>))</td></tr>
<tr><th id="600">600</th><td>      <b>continue</b>;</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <em>bool</em> <dfn class="local col4 decl" id="84Match" title='Match' data-type='bool' data-ref="84Match">Match</dfn> = <b>true</b>;</td></tr>
<tr><th id="603">603</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="85i" title='i' data-type='unsigned int' data-ref="85i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a> &lt; <a class="local col9 ref" href="#79NumAddresses" title='NumAddresses' data-ref="79NumAddresses">NumAddresses</a>; <a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>++) {</td></tr>
<tr><th id="604">604</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86AddrRegNext" title='AddrRegNext' data-type='const llvm::MachineOperand &amp;' data-ref="86AddrRegNext">AddrRegNext</dfn> = <a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77AddrIdx" title='AddrIdx' data-ref="77AddrIdx">AddrIdx</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]);</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>      <b>if</b> (<a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col6 ref" href="#86AddrRegNext" title='AddrRegNext' data-ref="86AddrRegNext">AddrRegNext</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="607">607</th><td>        <b>if</b> (<a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() != <a class="local col6 ref" href="#86AddrRegNext" title='AddrRegNext' data-ref="86AddrRegNext">AddrRegNext</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="608">608</th><td>            <a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <a class="local col6 ref" href="#86AddrRegNext" title='AddrRegNext' data-ref="86AddrRegNext">AddrRegNext</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="609">609</th><td>          <a class="local col4 ref" href="#84Match" title='Match' data-ref="84Match">Match</a> = <b>false</b>;</td></tr>
<tr><th id="610">610</th><td>          <b>break</b>;</td></tr>
<tr><th id="611">611</th><td>        }</td></tr>
<tr><th id="612">612</th><td>        <b>continue</b>;</td></tr>
<tr><th id="613">613</th><td>      }</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>      <i>// Check same base pointer. Be careful of subregisters, which can occur</i></td></tr>
<tr><th id="616">616</th><td><i>      // with vectors of pointers.</i></td></tr>
<tr><th id="617">617</th><td>      <b>if</b> (<a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col6 ref" href="#86AddrRegNext" title='AddrRegNext' data-ref="86AddrRegNext">AddrRegNext</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() ||</td></tr>
<tr><th id="618">618</th><td>          <a class="local col8 ref" href="#78AddrReg" title='AddrReg' data-ref="78AddrReg">AddrReg</a>[<a class="local col5 ref" href="#85i" title='i' data-ref="85i">i</a>]-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col6 ref" href="#86AddrRegNext" title='AddrRegNext' data-ref="86AddrRegNext">AddrRegNext</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="619">619</th><td>        <a class="local col4 ref" href="#84Match" title='Match' data-ref="84Match">Match</a> = <b>false</b>;</td></tr>
<tr><th id="620">620</th><td>        <b>break</b>;</td></tr>
<tr><th id="621">621</th><td>      }</td></tr>
<tr><th id="622">622</th><td>    }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    <b>if</b> (<a class="local col4 ref" href="#84Match" title='Match' data-ref="84Match">Match</a>) {</td></tr>
<tr><th id="625">625</th><td>      <em>int</em> <dfn class="local col7 decl" id="87OffsetIdx" title='OffsetIdx' data-type='int' data-ref="87OffsetIdx">OffsetIdx</dfn> =</td></tr>
<tr><th id="626">626</th><td>          AMDGPU::getNamedOperandIdx(CI.I-&gt;getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset);</td></tr>
<tr><th id="627">627</th><td>      <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> = <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87OffsetIdx" title='OffsetIdx' data-ref="87OffsetIdx">OffsetIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="628">628</th><td>      <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::getOpcodeWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE">getOpcodeWidth</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>);</td></tr>
<tr><th id="629">629</th><td>      <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> = <a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#87OffsetIdx" title='OffsetIdx' data-ref="87OffsetIdx">OffsetIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="630">630</th><td>      <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::getOpcodeWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14getOpcodeWidthERKN4llvm12MachineInstrE">getOpcodeWidth</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>);</td></tr>
<tr><th id="631">631</th><td>      <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>;</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>      <b>if</b> ((<a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::DS_READ" title='(anonymous namespace)::InstClassEnum::DS_READ' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::DS_READ">DS_READ</a>) || (<a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::DS_WRITE" title='(anonymous namespace)::InstClassEnum::DS_WRITE' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::DS_WRITE">DS_WRITE</a>)) {</td></tr>
<tr><th id="634">634</th><td>        <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="635">635</th><td>        <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a> &amp;= <var>0xffff</var>;</td></tr>
<tr><th id="636">636</th><td>      } <b>else</b> {</td></tr>
<tr><th id="637">637</th><td>        CI.GLC0 = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::glc)-&gt;getImm();</td></tr>
<tr><th id="638">638</th><td>        CI.GLC1 = TII-&gt;getNamedOperand(*MBBI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::glc)-&gt;getImm();</td></tr>
<tr><th id="639">639</th><td>        <b>if</b> (<a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> != <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM" title='(anonymous namespace)::InstClassEnum::S_BUFFER_LOAD_IMM' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM">S_BUFFER_LOAD_IMM</a>) {</td></tr>
<tr><th id="640">640</th><td>          CI.SLC0 = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::slc)-&gt;getImm();</td></tr>
<tr><th id="641">641</th><td>          CI.SLC1 = TII-&gt;getNamedOperand(*MBBI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::slc)-&gt;getImm();</td></tr>
<tr><th id="642">642</th><td>        }</td></tr>
<tr><th id="643">643</th><td>        CI.DLC0 = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dlc)-&gt;getImm();</td></tr>
<tr><th id="644">644</th><td>        CI.DLC1 = TII-&gt;getNamedOperand(*MBBI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dlc)-&gt;getImm();</td></tr>
<tr><th id="645">645</th><td>      }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>      <i>// Check both offsets fit in the reduced range.</i></td></tr>
<tr><th id="648">648</th><td><i>      // We also need to go through the list of instructions that we plan to</i></td></tr>
<tr><th id="649">649</th><td><i>      // move and make sure they are all safe to move down past the merged</i></td></tr>
<tr><th id="650">650</th><td><i>      // instruction.</i></td></tr>
<tr><th id="651">651</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer9widthsFitERKN4llvm12GCNSubtargetERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::widthsFit' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer9widthsFitERKN4llvm12GCNSubtargetERKNS0_11CombineInfoE">widthsFit</a>(*<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::STM" title='(anonymous namespace)::SILoadStoreOptimizer::STM' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::STM">STM</a>, <a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer20offsetsCanBeCombinedERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::offsetsCanBeCombined' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20offsetsCanBeCombinedERNS0_11CombineInfoE">offsetsCanBeCombined</a>(<span class='refarg'><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a></span>))</td></tr>
<tr><th id="652">652</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE" title='canMoveInstsAcrossMemOp' data-use='c' data-ref="_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE">canMoveInstsAcrossMemOp</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>, <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</a>))</td></tr>
<tr><th id="653">653</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="654">654</th><td>    }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>    <i>// We've found a load/store that we couldn't merge for some reason.</i></td></tr>
<tr><th id="657">657</th><td><i>    // We could potentially keep looking, but we'd need to make sure that</i></td></tr>
<tr><th id="658">658</th><td><i>    // it was safe to move I and also all the instruction in InstsToMove</i></td></tr>
<tr><th id="659">659</th><td><i>    // down past this instruction.</i></td></tr>
<tr><th id="660">660</th><td><i>    // check if we can move I across MBBI and if we can move all I's users</i></td></tr>
<tr><th id="661">661</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE" title='memAccessesCanBeReordered' data-use='c' data-ref="_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE">memAccessesCanBeReordered</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a>, <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</a>) ||</td></tr>
<tr><th id="662">662</th><td>        !<a class="tu ref" href="#_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE" title='canMoveInstsAcrossMemOp' data-use='c' data-ref="_ZL23canMoveInstsAcrossMemOpRN4llvm12MachineInstrENS_8ArrayRefIPS0_EEPNS_9AAResultsE">canMoveInstsAcrossMemOp</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#72MBBI" title='MBBI' data-ref="72MBBI">MBBI</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#69CI" title='CI' data-ref="69CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>, <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</a>))</td></tr>
<tr><th id="663">663</th><td>      <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11read2OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::read2Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::read2Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11read2OpcodeEj">read2Opcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88EltSize" title='EltSize' data-type='unsigned int' data-ref="88EltSize">EltSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="669">669</th><td>  <b>if</b> (STM-&gt;ldsRequiresM0Init())</td></tr>
<tr><th id="670">670</th><td>    <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_READ2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2_B32</span> : AMDGPU::<span class='error' title="no member named &apos;DS_READ2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2_B64</span>;</td></tr>
<tr><th id="671">671</th><td>  <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_READ2_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2_B32_gfx9</span> : AMDGPU::<span class='error' title="no member named &apos;DS_READ2_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2_B64_gfx9</span>;</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer15read2ST64OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::read2ST64Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::read2ST64Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer15read2ST64OpcodeEj">read2ST64Opcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="89EltSize" title='EltSize' data-type='unsigned int' data-ref="89EltSize">EltSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="675">675</th><td>  <b>if</b> (STM-&gt;ldsRequiresM0Init())</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_READ2ST64_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2ST64_B32</span> : AMDGPU::<span class='error' title="no member named &apos;DS_READ2ST64_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2ST64_B64</span>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>  <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_READ2ST64_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2ST64_B32_gfx9</span></td></tr>
<tr><th id="679">679</th><td>                        : AMDGPU::<span class='error' title="no member named &apos;DS_READ2ST64_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ2ST64_B64_gfx9</span>;</td></tr>
<tr><th id="680">680</th><td>}</td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="683">683</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14mergeRead2PairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeRead2Pair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeRead2Pair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14mergeRead2PairERNS0_11CombineInfoE">mergeRead2Pair</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col0 decl" id="90CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="90CI">CI</dfn>) {</td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="91MBB">MBB</dfn> = <a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>// Be careful, since the addresses could be subregisters themselves in weird</i></td></tr>
<tr><th id="687">687</th><td><i>  // cases, like vectors of pointers.</i></td></tr>
<tr><th id="688">688</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="92AddrReg" title='AddrReg' data-type='const auto *' data-ref="92AddrReg">AddrReg</dfn> = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="93Dest0" title='Dest0' data-type='const auto *' data-ref="93Dest0">Dest0</dfn> = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="691">691</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="94Dest1" title='Dest1' data-type='const auto *' data-ref="94Dest1">Dest1</dfn> = TII-&gt;getNamedOperand(*CI.Paired, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdst);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95NewOffset0" title='NewOffset0' data-type='unsigned int' data-ref="95NewOffset0">NewOffset0</dfn> = <a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a>;</td></tr>
<tr><th id="694">694</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96NewOffset1" title='NewOffset1' data-type='unsigned int' data-ref="96NewOffset1">NewOffset1</dfn> = <a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>;</td></tr>
<tr><th id="695">695</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97Opc" title='Opc' data-type='unsigned int' data-ref="97Opc">Opc</dfn> =</td></tr>
<tr><th id="696">696</th><td>      <a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::UseST64' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64">UseST64</a> ? <a class="tu member" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer15read2ST64OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::read2ST64Opcode' data-use='c' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer15read2ST64OpcodeEj">read2ST64Opcode</a>(<a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>) : <a class="tu member" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11read2OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::read2Opcode' data-use='c' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer11read2OpcodeEj">read2Opcode</a>(<a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>);</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98SubRegIdx0" title='SubRegIdx0' data-type='unsigned int' data-ref="98SubRegIdx0">SubRegIdx0</dfn> = (CI.EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span> : AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>;</td></tr>
<tr><th id="699">699</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99SubRegIdx1" title='SubRegIdx1' data-type='unsigned int' data-ref="99SubRegIdx1">SubRegIdx1</dfn> = (CI.EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span> : AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>  <b>if</b> (<a class="local col5 ref" href="#95NewOffset0" title='NewOffset0' data-ref="95NewOffset0">NewOffset0</a> &gt; <a class="local col6 ref" href="#96NewOffset1" title='NewOffset1' data-ref="96NewOffset1">NewOffset1</a>) {</td></tr>
<tr><th id="702">702</th><td>    <i>// Canonicalize the merged instruction so the smaller offset comes first.</i></td></tr>
<tr><th id="703">703</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col5 ref" href="#95NewOffset0" title='NewOffset0' data-ref="95NewOffset0">NewOffset0</a></span>, <span class='refarg'><a class="local col6 ref" href="#96NewOffset1" title='NewOffset1' data-ref="96NewOffset1">NewOffset1</a></span>);</td></tr>
<tr><th id="704">704</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col8 ref" href="#98SubRegIdx0" title='SubRegIdx0' data-ref="98SubRegIdx0">SubRegIdx0</a></span>, <span class='refarg'><a class="local col9 ref" href="#99SubRegIdx1" title='SubRegIdx1' data-ref="99SubRegIdx1">SubRegIdx1</a></span>);</td></tr>
<tr><th id="705">705</th><td>  }</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isUInt&lt;8&gt;(NewOffset0) &amp;&amp; isUInt&lt;8&gt;(NewOffset1)) &amp;&amp; (NewOffset0 != NewOffset1) &amp;&amp; &quot;Computed offset doesn&apos;t fit&quot;) ? void (0) : __assert_fail (&quot;(isUInt&lt;8&gt;(NewOffset0) &amp;&amp; isUInt&lt;8&gt;(NewOffset1)) &amp;&amp; (NewOffset0 != NewOffset1) &amp;&amp; \&quot;Computed offset doesn&apos;t fit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 708, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col5 ref" href="#95NewOffset0" title='NewOffset0' data-ref="95NewOffset0">NewOffset0</a>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col6 ref" href="#96NewOffset1" title='NewOffset1' data-ref="96NewOffset1">NewOffset1</a>)) &amp;&amp;</td></tr>
<tr><th id="708">708</th><td>         (<a class="local col5 ref" href="#95NewOffset0" title='NewOffset0' data-ref="95NewOffset0">NewOffset0</a> != <a class="local col6 ref" href="#96NewOffset1" title='NewOffset1' data-ref="96NewOffset1">NewOffset1</a>) &amp;&amp; <q>"Computed offset doesn't fit"</q>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="100Read2Desc" title='Read2Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="100Read2Desc">Read2Desc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc);</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="101SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="101SuperRC">SuperRC</dfn> =</td></tr>
<tr><th id="713">713</th><td>      (CI.EltSize == <var>4</var>) ? &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span> : &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>;</td></tr>
<tr><th id="714">714</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102DestReg" title='DestReg' data-type='unsigned int' data-ref="102DestReg">DestReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col1 ref" href="#101SuperRC" title='SuperRC' data-ref="101SuperRC">SuperRC</a>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="103DL" title='DL' data-type='llvm::DebugLoc' data-ref="103DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104BaseReg" title='BaseReg' data-type='unsigned int' data-ref="104BaseReg">BaseReg</dfn> = AddrReg-&gt;getReg();</td></tr>
<tr><th id="719">719</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="105BaseSubReg" title='BaseSubReg' data-type='unsigned int' data-ref="105BaseSubReg">BaseSubReg</dfn> = AddrReg-&gt;getSubReg();</td></tr>
<tr><th id="720">720</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106BaseRegFlags" title='BaseRegFlags' data-type='unsigned int' data-ref="106BaseRegFlags">BaseRegFlags</dfn> = <var>0</var>;</td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (<a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a>) {</td></tr>
<tr><th id="722">722</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107ImmReg" title='ImmReg' data-type='unsigned int' data-ref="107ImmReg">ImmReg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="723">723</th><td>    BuildMI(*MBB, CI.Paired, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), ImmReg)</td></tr>
<tr><th id="724">724</th><td>        .addImm(CI.BaseOff);</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>    BaseReg = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="727">727</th><td>    <a class="local col6 ref" href="#106BaseRegFlags" title='BaseRegFlags' data-ref="106BaseRegFlags">BaseRegFlags</a> = <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>    TII-&gt;getAddNoCarry(*MBB, CI.Paired, DL, BaseReg)</td></tr>
<tr><th id="730">730</th><td>        .addReg(ImmReg)</td></tr>
<tr><th id="731">731</th><td>        .addReg(AddrReg-&gt;getReg(), <var>0</var>, BaseSubReg)</td></tr>
<tr><th id="732">732</th><td>        .addImm(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="733">733</th><td>    <a class="local col5 ref" href="#105BaseSubReg" title='BaseSubReg' data-ref="105BaseSubReg">BaseSubReg</a> = <var>0</var>;</td></tr>
<tr><th id="734">734</th><td>  }</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="108Read2" title='Read2' data-type='llvm::MachineInstrBuilder' data-ref="108Read2">Read2</dfn> =</td></tr>
<tr><th id="737">737</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a>, <a class="local col3 ref" href="#103DL" title='DL' data-ref="103DL">DL</a>, <a class="local col0 ref" href="#100Read2Desc" title='Read2Desc' data-ref="100Read2Desc">Read2Desc</a>, <a class="local col2 ref" href="#102DestReg" title='DestReg' data-ref="102DestReg">DestReg</a>)</td></tr>
<tr><th id="738">738</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#104BaseReg" title='BaseReg' data-ref="104BaseReg">BaseReg</a>, <a class="local col6 ref" href="#106BaseRegFlags" title='BaseRegFlags' data-ref="106BaseRegFlags">BaseRegFlags</a>, <a class="local col5 ref" href="#105BaseSubReg" title='BaseSubReg' data-ref="105BaseSubReg">BaseSubReg</a>) <i>// addr</i></td></tr>
<tr><th id="739">739</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#95NewOffset0" title='NewOffset0' data-ref="95NewOffset0">NewOffset0</a>)                        <i>// offset0</i></td></tr>
<tr><th id="740">740</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#96NewOffset1" title='NewOffset1' data-ref="96NewOffset1">NewOffset1</a>)                        <i>// offset1</i></td></tr>
<tr><th id="741">741</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                                 <i>// gds</i></td></tr>
<tr><th id="742">742</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a>});</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  (<em>void</em>)<a class="local col8 ref" href="#108Read2" title='Read2' data-ref="108Read2">Read2</a>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="109CopyDesc" title='CopyDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="109CopyDesc">CopyDesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::COPY);</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i>// Copy to the old destination registers.</i></td></tr>
<tr><th id="749">749</th><td>  BuildMI(*MBB, CI.Paired, DL, CopyDesc)</td></tr>
<tr><th id="750">750</th><td>      .add(*Dest0) <i>// Copy to same destination including flags and sub reg.</i></td></tr>
<tr><th id="751">751</th><td>      .addReg(DestReg, <var>0</var>, SubRegIdx0);</td></tr>
<tr><th id="752">752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110Copy1" title='Copy1' data-type='llvm::MachineInstr *' data-ref="110Copy1">Copy1</dfn> = BuildMI(*MBB, CI.Paired, DL, CopyDesc)</td></tr>
<tr><th id="753">753</th><td>                            .add(*Dest1)</td></tr>
<tr><th id="754">754</th><td>                            .addReg(DestReg, RegState::Kill, SubRegIdx1);</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <a class="tu ref" href="#_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE" title='moveInstsAfter' data-use='c' data-ref="_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE">moveInstsAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#110Copy1" title='Copy1' data-ref="110Copy1">Copy1</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>);</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="111Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="111Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>);</td></tr>
<tr><th id="759">759</th><td>  <a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="760">760</th><td>  <a class="local col0 ref" href="#90CI" title='CI' data-ref="90CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;Inserted read2: &quot; &lt;&lt; *Read2 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Inserted read2: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#108Read2" title='Read2' data-ref="108Read2">Read2</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="763">763</th><td>  <b>return</b> <a class="local col1 ref" href="#111Next" title='Next' data-ref="111Next">Next</a>;</td></tr>
<tr><th id="764">764</th><td>}</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer12write2OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::write2Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::write2Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer12write2OpcodeEj">write2Opcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="112EltSize" title='EltSize' data-type='unsigned int' data-ref="112EltSize">EltSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="767">767</th><td>  <b>if</b> (STM-&gt;ldsRequiresM0Init())</td></tr>
<tr><th id="768">768</th><td>    <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2_B32</span> : AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2_B64</span>;</td></tr>
<tr><th id="769">769</th><td>  <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2_B32_gfx9</span></td></tr>
<tr><th id="770">770</th><td>                        : AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2_B64_gfx9</span>;</td></tr>
<tr><th id="771">771</th><td>}</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16write2ST64OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::write2ST64Opcode' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::write2ST64Opcode(unsigned int EltSize) const' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16write2ST64OpcodeEj">write2ST64Opcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="113EltSize" title='EltSize' data-type='unsigned int' data-ref="113EltSize">EltSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (STM-&gt;ldsRequiresM0Init())</td></tr>
<tr><th id="775">775</th><td>    <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2ST64_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2ST64_B32</span></td></tr>
<tr><th id="776">776</th><td>                          : AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2ST64_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2ST64_B64</span>;</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <b>return</b> (EltSize == <var>4</var>) ? AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2ST64_B32_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2ST64_B32_gfx9</span></td></tr>
<tr><th id="779">779</th><td>                        : AMDGPU::<span class='error' title="no member named &apos;DS_WRITE2ST64_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE2ST64_B64_gfx9</span>;</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="783">783</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer15mergeWrite2PairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeWrite2Pair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeWrite2Pair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer15mergeWrite2PairERNS0_11CombineInfoE">mergeWrite2Pair</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col4 decl" id="114CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="114CI">CI</dfn>) {</td></tr>
<tr><th id="784">784</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="115MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="115MBB">MBB</dfn> = <a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <i>// Be sure to use .addOperand(), and not .addReg() with these. We want to be</i></td></tr>
<tr><th id="787">787</th><td><i>  // sure we preserve the subregister index and any register flags set on them.</i></td></tr>
<tr><th id="788">788</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="116AddrReg" title='AddrReg' data-type='const llvm::MachineOperand *' data-ref="116AddrReg">AddrReg</dfn> =</td></tr>
<tr><th id="789">789</th><td>      TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::addr);</td></tr>
<tr><th id="790">790</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="117Data0" title='Data0' data-type='const llvm::MachineOperand *' data-ref="117Data0">Data0</dfn> =</td></tr>
<tr><th id="791">791</th><td>      TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data0);</td></tr>
<tr><th id="792">792</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="118Data1" title='Data1' data-type='const llvm::MachineOperand *' data-ref="118Data1">Data1</dfn> =</td></tr>
<tr><th id="793">793</th><td>      TII-&gt;getNamedOperand(*CI.Paired, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::data0);</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="119NewOffset0" title='NewOffset0' data-type='unsigned int' data-ref="119NewOffset0">NewOffset0</dfn> = <a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a>;</td></tr>
<tr><th id="796">796</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120NewOffset1" title='NewOffset1' data-type='unsigned int' data-ref="120NewOffset1">NewOffset1</dfn> = <a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>;</td></tr>
<tr><th id="797">797</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121Opc" title='Opc' data-type='unsigned int' data-ref="121Opc">Opc</dfn> =</td></tr>
<tr><th id="798">798</th><td>      <a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::UseST64' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::UseST64">UseST64</a> ? <a class="tu member" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16write2ST64OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::write2ST64Opcode' data-use='c' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer16write2ST64OpcodeEj">write2ST64Opcode</a>(<a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>) : <a class="tu member" href="#_ZNK12_GLOBAL__N_120SILoadStoreOptimizer12write2OpcodeEj" title='(anonymous namespace)::SILoadStoreOptimizer::write2Opcode' data-use='c' data-ref="_ZNK12_GLOBAL__N_120SILoadStoreOptimizer12write2OpcodeEj">write2Opcode</a>(<a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::EltSize' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::EltSize">EltSize</a>);</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (<a class="local col9 ref" href="#119NewOffset0" title='NewOffset0' data-ref="119NewOffset0">NewOffset0</a> &gt; <a class="local col0 ref" href="#120NewOffset1" title='NewOffset1' data-ref="120NewOffset1">NewOffset1</a>) {</td></tr>
<tr><th id="801">801</th><td>    <i>// Canonicalize the merged instruction so the smaller offset comes first.</i></td></tr>
<tr><th id="802">802</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col9 ref" href="#119NewOffset0" title='NewOffset0' data-ref="119NewOffset0">NewOffset0</a></span>, <span class='refarg'><a class="local col0 ref" href="#120NewOffset1" title='NewOffset1' data-ref="120NewOffset1">NewOffset1</a></span>);</td></tr>
<tr><th id="803">803</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col7 ref" href="#117Data0" title='Data0' data-ref="117Data0">Data0</a></span>, <span class='refarg'><a class="local col8 ref" href="#118Data1" title='Data1' data-ref="118Data1">Data1</a></span>);</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isUInt&lt;8&gt;(NewOffset0) &amp;&amp; isUInt&lt;8&gt;(NewOffset1)) &amp;&amp; (NewOffset0 != NewOffset1) &amp;&amp; &quot;Computed offset doesn&apos;t fit&quot;) ? void (0) : __assert_fail (&quot;(isUInt&lt;8&gt;(NewOffset0) &amp;&amp; isUInt&lt;8&gt;(NewOffset1)) &amp;&amp; (NewOffset0 != NewOffset1) &amp;&amp; \&quot;Computed offset doesn&apos;t fit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 807, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col9 ref" href="#119NewOffset0" title='NewOffset0' data-ref="119NewOffset0">NewOffset0</a>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>8</var>&gt;(<a class="local col0 ref" href="#120NewOffset1" title='NewOffset1' data-ref="120NewOffset1">NewOffset1</a>)) &amp;&amp;</td></tr>
<tr><th id="807">807</th><td>         (<a class="local col9 ref" href="#119NewOffset0" title='NewOffset0' data-ref="119NewOffset0">NewOffset0</a> != <a class="local col0 ref" href="#120NewOffset1" title='NewOffset1' data-ref="120NewOffset1">NewOffset1</a>) &amp;&amp; <q>"Computed offset doesn't fit"</q>);</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="122Write2Desc" title='Write2Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="122Write2Desc">Write2Desc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc);</td></tr>
<tr><th id="810">810</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="123DL" title='DL' data-type='llvm::DebugLoc' data-ref="123DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124BaseReg" title='BaseReg' data-type='unsigned int' data-ref="124BaseReg">BaseReg</dfn> = <a class="local col6 ref" href="#116AddrReg" title='AddrReg' data-ref="116AddrReg">AddrReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="813">813</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125BaseSubReg" title='BaseSubReg' data-type='unsigned int' data-ref="125BaseSubReg">BaseSubReg</dfn> = <a class="local col6 ref" href="#116AddrReg" title='AddrReg' data-ref="116AddrReg">AddrReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="814">814</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="126BaseRegFlags" title='BaseRegFlags' data-type='unsigned int' data-ref="126BaseRegFlags">BaseRegFlags</dfn> = <var>0</var>;</td></tr>
<tr><th id="815">815</th><td>  <b>if</b> (<a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::BaseOff' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::BaseOff">BaseOff</a>) {</td></tr>
<tr><th id="816">816</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="127ImmReg" title='ImmReg' data-type='unsigned int' data-ref="127ImmReg">ImmReg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="817">817</th><td>    BuildMI(*MBB, CI.Paired, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), ImmReg)</td></tr>
<tr><th id="818">818</th><td>        .addImm(CI.BaseOff);</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>    BaseReg = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="821">821</th><td>    <a class="local col6 ref" href="#126BaseRegFlags" title='BaseRegFlags' data-ref="126BaseRegFlags">BaseRegFlags</a> = <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj" title='llvm::SIInstrInfo::getAddNoCarry' data-ref="_ZNK4llvm11SIInstrInfo13getAddNoCarryERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEj">getAddNoCarry</a>(<span class='refarg'>*<a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a>, <a class="local col3 ref" href="#123DL" title='DL' data-ref="123DL">DL</a>, <a class="local col4 ref" href="#124BaseReg" title='BaseReg' data-ref="124BaseReg">BaseReg</a>)</td></tr>
<tr><th id="824">824</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#127ImmReg" title='ImmReg' data-ref="127ImmReg">ImmReg</a>)</td></tr>
<tr><th id="825">825</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#116AddrReg" title='AddrReg' data-ref="116AddrReg">AddrReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col5 ref" href="#125BaseSubReg" title='BaseSubReg' data-ref="125BaseSubReg">BaseSubReg</a>)</td></tr>
<tr><th id="826">826</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="827">827</th><td>    <a class="local col5 ref" href="#125BaseSubReg" title='BaseSubReg' data-ref="125BaseSubReg">BaseSubReg</a> = <var>0</var>;</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="128Write2" title='Write2' data-type='llvm::MachineInstrBuilder' data-ref="128Write2">Write2</dfn> =</td></tr>
<tr><th id="831">831</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col5 ref" href="#115MBB" title='MBB' data-ref="115MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a>, <a class="local col3 ref" href="#123DL" title='DL' data-ref="123DL">DL</a>, <a class="local col2 ref" href="#122Write2Desc" title='Write2Desc' data-ref="122Write2Desc">Write2Desc</a>)</td></tr>
<tr><th id="832">832</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#124BaseReg" title='BaseReg' data-ref="124BaseReg">BaseReg</a>, <a class="local col6 ref" href="#126BaseRegFlags" title='BaseRegFlags' data-ref="126BaseRegFlags">BaseRegFlags</a>, <a class="local col5 ref" href="#125BaseSubReg" title='BaseSubReg' data-ref="125BaseSubReg">BaseSubReg</a>) <i>// addr</i></td></tr>
<tr><th id="833">833</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col7 ref" href="#117Data0" title='Data0' data-ref="117Data0">Data0</a>)                               <i>// data0</i></td></tr>
<tr><th id="834">834</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(*<a class="local col8 ref" href="#118Data1" title='Data1' data-ref="118Data1">Data1</a>)                               <i>// data1</i></td></tr>
<tr><th id="835">835</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#119NewOffset0" title='NewOffset0' data-ref="119NewOffset0">NewOffset0</a>)                        <i>// offset0</i></td></tr>
<tr><th id="836">836</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#120NewOffset1" title='NewOffset1' data-ref="120NewOffset1">NewOffset1</a>)                        <i>// offset1</i></td></tr>
<tr><th id="837">837</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)                                 <i>// gds</i></td></tr>
<tr><th id="838">838</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>, &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a>});</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <a class="tu ref" href="#_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE" title='moveInstsAfter' data-use='c' data-ref="_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE">moveInstsAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv" title='llvm::MachineInstrBuilder::operator MachineInstrBundleIterator' data-ref="_ZNK4llvm19MachineInstrBuildercvNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEEv"></a><a class="local col8 ref" href="#128Write2" title='Write2' data-ref="128Write2">Write2</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>);</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="129Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="129Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>);</td></tr>
<tr><th id="843">843</th><td>  <a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="844">844</th><td>  <a class="local col4 ref" href="#114CI" title='CI' data-ref="114CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;Inserted write2 inst: &quot; &lt;&lt; *Write2 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Inserted write2 inst: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#128Write2" title='Write2' data-ref="128Write2">Write2</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="847">847</th><td>  <b>return</b> <a class="local col9 ref" href="#129Next" title='Next' data-ref="129Next">Next</a>;</td></tr>
<tr><th id="848">848</th><td>}</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="851">851</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer23mergeSBufferLoadImmPairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeSBufferLoadImmPair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeSBufferLoadImmPair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer23mergeSBufferLoadImmPairERNS0_11CombineInfoE">mergeSBufferLoadImmPair</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col0 decl" id="130CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="130CI">CI</dfn>) {</td></tr>
<tr><th id="852">852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="131MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="131MBB">MBB</dfn> = <a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="853">853</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="132DL" title='DL' data-type='llvm::DebugLoc' data-ref="132DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="854">854</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="133Opcode" title='Opcode' data-type='const unsigned int' data-ref="133Opcode">Opcode</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getNewOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE">getNewOpcode</a>(<a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>);</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="134SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="134SuperRC">SuperRC</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE">getTargetRegisterClass</a>(<a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>);</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135DestReg" title='DestReg' data-type='unsigned int' data-ref="135DestReg">DestReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#134SuperRC" title='SuperRC' data-ref="134SuperRC">SuperRC</a>);</td></tr>
<tr><th id="859">859</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136MergedOffset" title='MergedOffset' data-type='unsigned int' data-ref="136MergedOffset">MergedOffset</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a>, <a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>);</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  BuildMI(*MBB, CI.Paired, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode), DestReg)</td></tr>
<tr><th id="862">862</th><td>      .add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sbase))</td></tr>
<tr><th id="863">863</th><td>      .addImm(MergedOffset) <i>// offset</i></td></tr>
<tr><th id="864">864</th><td>      .addImm(CI.GLC0)      <i>// glc</i></td></tr>
<tr><th id="865">865</th><td>      .addImm(CI.DLC0)      <i>// dlc</i></td></tr>
<tr><th id="866">866</th><td>      .cloneMergedMemRefs({&amp;*CI.I, &amp;*CI.Paired});</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col7 decl" id="137SubRegIdx" title='SubRegIdx' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="137SubRegIdx">SubRegIdx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE">getSubRegIdxs</a>(<a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>);</td></tr>
<tr><th id="869">869</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="138SubRegIdx0" title='SubRegIdx0' data-type='const unsigned int' data-ref="138SubRegIdx0">SubRegIdx0</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#137SubRegIdx" title='SubRegIdx' data-ref="137SubRegIdx">SubRegIdx</a></span>);</td></tr>
<tr><th id="870">870</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="139SubRegIdx1" title='SubRegIdx1' data-type='const unsigned int' data-ref="139SubRegIdx1">SubRegIdx1</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col7 ref" href="#137SubRegIdx" title='SubRegIdx' data-ref="137SubRegIdx">SubRegIdx</a></span>);</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <i>// Copy to the old destination registers.</i></td></tr>
<tr><th id="873">873</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="140CopyDesc" title='CopyDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="140CopyDesc">CopyDesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::COPY);</td></tr>
<tr><th id="874">874</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="141Dest0" title='Dest0' data-type='const auto *' data-ref="141Dest0">Dest0</dfn> = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="875">875</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="142Dest1" title='Dest1' data-type='const auto *' data-ref="142Dest1">Dest1</dfn> = TII-&gt;getNamedOperand(*CI.Paired, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  BuildMI(*MBB, CI.Paired, DL, CopyDesc)</td></tr>
<tr><th id="878">878</th><td>      .add(*Dest0) <i>// Copy to same destination including flags and sub reg.</i></td></tr>
<tr><th id="879">879</th><td>      .addReg(DestReg, <var>0</var>, SubRegIdx0);</td></tr>
<tr><th id="880">880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="143Copy1" title='Copy1' data-type='llvm::MachineInstr *' data-ref="143Copy1">Copy1</dfn> = BuildMI(*MBB, CI.Paired, DL, CopyDesc)</td></tr>
<tr><th id="881">881</th><td>                            .add(*Dest1)</td></tr>
<tr><th id="882">882</th><td>                            .addReg(DestReg, RegState::Kill, SubRegIdx1);</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <a class="tu ref" href="#_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE" title='moveInstsAfter' data-use='c' data-ref="_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE">moveInstsAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#143Copy1" title='Copy1' data-ref="143Copy1">Copy1</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>);</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="144Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="144Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>);</td></tr>
<tr><th id="887">887</th><td>  <a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="888">888</th><td>  <a class="local col0 ref" href="#130CI" title='CI' data-ref="130CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="889">889</th><td>  <b>return</b> <a class="local col4 ref" href="#144Next" title='Next' data-ref="144Next">Next</a>;</td></tr>
<tr><th id="890">890</th><td>}</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="893">893</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19mergeBufferLoadPairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeBufferLoadPair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeBufferLoadPair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19mergeBufferLoadPairERNS0_11CombineInfoE">mergeBufferLoadPair</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col5 decl" id="145CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="145CI">CI</dfn>) {</td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="146MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="146MBB">MBB</dfn> = <a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="895">895</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="147DL" title='DL' data-type='llvm::DebugLoc' data-ref="147DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="148Opcode" title='Opcode' data-type='const unsigned int' data-ref="148Opcode">Opcode</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getNewOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE">getNewOpcode</a>(<a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>);</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="149SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="149SuperRC">SuperRC</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE">getTargetRegisterClass</a>(<a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>);</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>  <i>// Copy to the new source register.</i></td></tr>
<tr><th id="902">902</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150DestReg" title='DestReg' data-type='unsigned int' data-ref="150DestReg">DestReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#149SuperRC" title='SuperRC' data-ref="149SuperRC">SuperRC</a>);</td></tr>
<tr><th id="903">903</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151MergedOffset" title='MergedOffset' data-type='unsigned int' data-ref="151MergedOffset">MergedOffset</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a>, <a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>);</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <em>auto</em> <dfn class="local col2 decl" id="152MIB" title='MIB' data-type='auto' data-ref="152MIB">MIB</dfn> = BuildMI(*MBB, CI.Paired, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode), DestReg);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="153Regs" title='Regs' data-type='const unsigned int' data-ref="153Regs">Regs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj" title='(anonymous namespace)::SILoadStoreOptimizer::getRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj">getRegs</a>(<a class="local col8 ref" href="#148Opcode" title='Opcode' data-ref="148Opcode">Opcode</a>);</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (Regs &amp; VADDR)</td></tr>
<tr><th id="910">910</th><td>    MIB.add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr));</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  MIB.add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc))</td></tr>
<tr><th id="913">913</th><td>      .add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset))</td></tr>
<tr><th id="914">914</th><td>      .addImm(MergedOffset) <i>// offset</i></td></tr>
<tr><th id="915">915</th><td>      .addImm(CI.GLC0)      <i>// glc</i></td></tr>
<tr><th id="916">916</th><td>      .addImm(CI.SLC0)      <i>// slc</i></td></tr>
<tr><th id="917">917</th><td>      .addImm(<var>0</var>)            <i>// tfe</i></td></tr>
<tr><th id="918">918</th><td>      .addImm(CI.DLC0)      <i>// dlc</i></td></tr>
<tr><th id="919">919</th><td>      .cloneMergedMemRefs({&amp;*CI.I, &amp;*CI.Paired});</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col4 decl" id="154SubRegIdx" title='SubRegIdx' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="154SubRegIdx">SubRegIdx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE">getSubRegIdxs</a>(<a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>);</td></tr>
<tr><th id="922">922</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="155SubRegIdx0" title='SubRegIdx0' data-type='const unsigned int' data-ref="155SubRegIdx0">SubRegIdx0</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col4 ref" href="#154SubRegIdx" title='SubRegIdx' data-ref="154SubRegIdx">SubRegIdx</a></span>);</td></tr>
<tr><th id="923">923</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="156SubRegIdx1" title='SubRegIdx1' data-type='const unsigned int' data-ref="156SubRegIdx1">SubRegIdx1</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col4 ref" href="#154SubRegIdx" title='SubRegIdx' data-ref="154SubRegIdx">SubRegIdx</a></span>);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <i>// Copy to the old destination registers.</i></td></tr>
<tr><th id="926">926</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="157CopyDesc" title='CopyDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="157CopyDesc">CopyDesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::COPY);</td></tr>
<tr><th id="927">927</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="158Dest0" title='Dest0' data-type='const auto *' data-ref="158Dest0">Dest0</dfn> = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="928">928</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="159Dest1" title='Dest1' data-type='const auto *' data-ref="159Dest1">Dest1</dfn> = TII-&gt;getNamedOperand(*CI.Paired, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  BuildMI(*MBB, CI.Paired, DL, CopyDesc)</td></tr>
<tr><th id="931">931</th><td>      .add(*Dest0) <i>// Copy to same destination including flags and sub reg.</i></td></tr>
<tr><th id="932">932</th><td>      .addReg(DestReg, <var>0</var>, SubRegIdx0);</td></tr>
<tr><th id="933">933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="160Copy1" title='Copy1' data-type='llvm::MachineInstr *' data-ref="160Copy1">Copy1</dfn> = BuildMI(*MBB, CI.Paired, DL, CopyDesc)</td></tr>
<tr><th id="934">934</th><td>                            .add(*Dest1)</td></tr>
<tr><th id="935">935</th><td>                            .addReg(DestReg, RegState::Kill, SubRegIdx1);</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <a class="tu ref" href="#_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE" title='moveInstsAfter' data-use='c' data-ref="_ZL14moveInstsAfterN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8ArrayRefIPS1_EE">moveInstsAfter</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#160Copy1" title='Copy1' data-ref="160Copy1">Copy1</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstsToMove">InstsToMove</a>);</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="161Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="161Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>);</td></tr>
<tr><th id="940">940</th><td>  <a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="941">941</th><td>  <a class="local col5 ref" href="#145CI" title='CI' data-ref="145CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="942">942</th><td>  <b>return</b> <a class="local col1 ref" href="#161Next" title='Next' data-ref="161Next">Next</a>;</td></tr>
<tr><th id="943">943</th><td>}</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getNewOpcode' data-type='static unsigned int (anonymous namespace)::SILoadStoreOptimizer::getNewOpcode(const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE">getNewOpcode</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col2 decl" id="162CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="162CI">CI</dfn>) {</td></tr>
<tr><th id="946">946</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="163Width" title='Width' data-type='const unsigned int' data-ref="163Width">Width</dfn> = <a class="local col2 ref" href="#162CI" title='CI' data-ref="162CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a> + <a class="local col2 ref" href="#162CI" title='CI' data-ref="162CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>  <b>switch</b> (<a class="local col2 ref" href="#162CI" title='CI' data-ref="162CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a>) {</td></tr>
<tr><th id="949">949</th><td>  <b>default</b>:</td></tr>
<tr><th id="950">950</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" title='llvm::AMDGPU::getMUBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj">getMUBUFOpcode</a>(<a class="local col2 ref" href="#162CI" title='CI' data-ref="162CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a>, <a class="local col3 ref" href="#163Width" title='Width' data-ref="163Width">Width</a>);</td></tr>
<tr><th id="951">951</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::UNKNOWN" title='(anonymous namespace)::InstClassEnum::UNKNOWN' data-ref="(anonymousnamespace)::InstClassEnum::UNKNOWN">UNKNOWN</a>:</td></tr>
<tr><th id="952">952</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown instruction class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 952)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown instruction class"</q>);</td></tr>
<tr><th id="953">953</th><td>  <b>case</b> <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM" title='(anonymous namespace)::InstClassEnum::S_BUFFER_LOAD_IMM' data-ref="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM">S_BUFFER_LOAD_IMM</a>:</td></tr>
<tr><th id="954">954</th><td>    <b>switch</b> (<a class="local col3 ref" href="#163Width" title='Width' data-ref="163Width">Width</a>) {</td></tr>
<tr><th id="955">955</th><td>    <b>default</b>:</td></tr>
<tr><th id="956">956</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="957">957</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="958">958</th><td>      <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX2_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_LOAD_DWORDX2_IMM</span>;</td></tr>
<tr><th id="959">959</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="960">960</th><td>      <b>return</b> AMDGPU::<span class='error' title="no member named &apos;S_BUFFER_LOAD_DWORDX4_IMM&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BUFFER_LOAD_DWORDX4_IMM</span>;</td></tr>
<tr><th id="961">961</th><td>    }</td></tr>
<tr><th id="962">962</th><td>  }</td></tr>
<tr><th id="963">963</th><td>}</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="966">966</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs' data-type='static std::pair&lt;unsigned int, unsigned int&gt; (anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs(const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE">getSubRegIdxs</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col4 decl" id="164CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="164CI">CI</dfn>) {</td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset0">Offset0</a> &gt; <a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Offset1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Offset1">Offset1</a>) {</td></tr>
<tr><th id="968">968</th><td>    <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a>) {</td></tr>
<tr><th id="969">969</th><td>    <b>default</b>:</td></tr>
<tr><th id="970">970</th><td>      <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="971">971</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="972">972</th><td>      <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="973">973</th><td>      <b>default</b>:</td></tr>
<tr><th id="974">974</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="975">975</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="976">976</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="977">977</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="978">978</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>);</td></tr>
<tr><th id="979">979</th><td>      <b>case</b> <var>3</var>:</td></tr>
<tr><th id="980">980</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1_sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1_sub2</span>);</td></tr>
<tr><th id="981">981</th><td>      }</td></tr>
<tr><th id="982">982</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="983">983</th><td>      <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="984">984</th><td>      <b>default</b>:</td></tr>
<tr><th id="985">985</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="986">986</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="987">987</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub1_sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1_sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="988">988</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="989">989</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>, AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>);</td></tr>
<tr><th id="990">990</th><td>      }</td></tr>
<tr><th id="991">991</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="992">992</th><td>      <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="993">993</th><td>      <b>default</b>:</td></tr>
<tr><th id="994">994</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="995">995</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="996">996</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub1_sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1_sub2_sub3</span>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="997">997</th><td>      }</td></tr>
<tr><th id="998">998</th><td>    }</td></tr>
<tr><th id="999">999</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1000">1000</th><td>    <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a>) {</td></tr>
<tr><th id="1001">1001</th><td>    <b>default</b>:</td></tr>
<tr><th id="1002">1002</th><td>      <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1003">1003</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1004">1004</th><td>      <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="1005">1005</th><td>      <b>default</b>:</td></tr>
<tr><th id="1006">1006</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1007">1007</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1008">1008</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="1009">1009</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1010">1010</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1_sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1_sub2</span>);</td></tr>
<tr><th id="1011">1011</th><td>      <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1012">1012</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>, AMDGPU::<span class='error' title="no member named &apos;sub1_sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1_sub2_sub3</span>);</td></tr>
<tr><th id="1013">1013</th><td>      }</td></tr>
<tr><th id="1014">1014</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1015">1015</th><td>      <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="1016">1016</th><td>      <b>default</b>:</td></tr>
<tr><th id="1017">1017</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1018">1018</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1019">1019</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2</span>);</td></tr>
<tr><th id="1020">1020</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1021">1021</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0_sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1</span>, AMDGPU::<span class='error' title="no member named &apos;sub2_sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub2_sub3</span>);</td></tr>
<tr><th id="1022">1022</th><td>      }</td></tr>
<tr><th id="1023">1023</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1024">1024</th><td>      <b>switch</b> (<a class="local col4 ref" href="#164CI" title='CI' data-ref="164CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="1025">1025</th><td>      <b>default</b>:</td></tr>
<tr><th id="1026">1026</th><td>        <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1027">1027</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1028">1028</th><td>        <b>return</b> std::make_pair(AMDGPU::<span class='error' title="no member named &apos;sub0_sub1_sub2&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0_sub1_sub2</span>, AMDGPU::<span class='error' title="no member named &apos;sub3&apos; in namespace &apos;llvm::AMDGPU&apos;">sub3</span>);</td></tr>
<tr><th id="1029">1029</th><td>      }</td></tr>
<tr><th id="1030">1030</th><td>    }</td></tr>
<tr><th id="1031">1031</th><td>  }</td></tr>
<tr><th id="1032">1032</th><td>}</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="1035">1035</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass' data-type='const llvm::TargetRegisterClass * (anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass(const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE">getTargetRegisterClass</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col5 decl" id="165CI" title='CI' data-type='const (anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="165CI">CI</dfn>) {</td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (<a class="local col5 ref" href="#165CI" title='CI' data-ref="165CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> == <a class="tu enum" href="#(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM" title='(anonymous namespace)::InstClassEnum::S_BUFFER_LOAD_IMM' data-use='r' data-ref="(anonymousnamespace)::InstClassEnum::S_BUFFER_LOAD_IMM">S_BUFFER_LOAD_IMM</a>) {</td></tr>
<tr><th id="1037">1037</th><td>    <b>switch</b> (<a class="local col5 ref" href="#165CI" title='CI' data-ref="165CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a> + <a class="local col5 ref" href="#165CI" title='CI' data-ref="165CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="1038">1038</th><td>    <b>default</b>:</td></tr>
<tr><th id="1039">1039</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1040">1040</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1041">1041</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1043">1043</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_128RegClass</span>;</td></tr>
<tr><th id="1044">1044</th><td>    <b>case</b> <var>8</var>:</td></tr>
<tr><th id="1045">1045</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_256RegClass</span>;</td></tr>
<tr><th id="1046">1046</th><td>    <b>case</b> <var>16</var>:</td></tr>
<tr><th id="1047">1047</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_512RegClass</span>;</td></tr>
<tr><th id="1048">1048</th><td>    }</td></tr>
<tr><th id="1049">1049</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1050">1050</th><td>    <b>switch</b> (<a class="local col5 ref" href="#165CI" title='CI' data-ref="165CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width0' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width0">Width0</a> + <a class="local col5 ref" href="#165CI" title='CI' data-ref="165CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Width1' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Width1">Width1</a>) {</td></tr>
<tr><th id="1051">1051</th><td>    <b>default</b>:</td></tr>
<tr><th id="1052">1052</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1053">1053</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1054">1054</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>;</td></tr>
<tr><th id="1055">1055</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1056">1056</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>;</td></tr>
<tr><th id="1057">1057</th><td>    <b>case</b> <var>4</var>:</td></tr>
<tr><th id="1058">1058</th><td>      <b>return</b> &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>;</td></tr>
<tr><th id="1059">1059</th><td>    }</td></tr>
<tr><th id="1060">1060</th><td>  }</td></tr>
<tr><th id="1061">1061</th><td>}</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1064">1064</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20mergeBufferStorePairERNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::mergeBufferStorePair' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILoadStoreOptimizer::mergeBufferStorePair((anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp; CI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20mergeBufferStorePairERNS0_11CombineInfoE">mergeBufferStorePair</dfn>(<a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> &amp;<dfn class="local col6 decl" id="166CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo &amp;' data-ref="166CI">CI</dfn>) {</td></tr>
<tr><th id="1065">1065</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="167MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="167MBB">MBB</dfn> = <a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1066">1066</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="168DL" title='DL' data-type='llvm::DebugLoc' data-ref="168DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="169Opcode" title='Opcode' data-type='const unsigned int' data-ref="169Opcode">Opcode</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getNewOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getNewOpcodeERKNS0_11CombineInfoE">getNewOpcode</a>(<a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>);</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col0 decl" id="170SubRegIdx" title='SubRegIdx' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="170SubRegIdx">SubRegIdx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getSubRegIdxs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13getSubRegIdxsERKNS0_11CombineInfoE">getSubRegIdxs</a>(<a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>);</td></tr>
<tr><th id="1071">1071</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="171SubRegIdx0" title='SubRegIdx0' data-type='const unsigned int' data-ref="171SubRegIdx0">SubRegIdx0</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col0 ref" href="#170SubRegIdx" title='SubRegIdx' data-ref="170SubRegIdx">SubRegIdx</a></span>);</td></tr>
<tr><th id="1072">1072</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="172SubRegIdx1" title='SubRegIdx1' data-type='const unsigned int' data-ref="172SubRegIdx1">SubRegIdx1</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/utility.html#_ZSt3getRSt4pairIT0_T1_E" title='std::get' data-ref="_ZSt3getRSt4pairIT0_T1_E">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col0 ref" href="#170SubRegIdx" title='SubRegIdx' data-ref="170SubRegIdx">SubRegIdx</a></span>);</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <i>// Copy to the new source register.</i></td></tr>
<tr><th id="1075">1075</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="173SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="173SuperRC">SuperRC</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE" title='(anonymous namespace)::SILoadStoreOptimizer::getTargetRegisterClass' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoE">getTargetRegisterClass</a>(<a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>);</td></tr>
<tr><th id="1076">1076</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174SrcReg" title='SrcReg' data-type='unsigned int' data-ref="174SrcReg">SrcReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#173SuperRC" title='SuperRC' data-ref="173SuperRC">SuperRC</a>);</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="175Src0" title='Src0' data-type='const auto *' data-ref="175Src0">Src0</dfn> = TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="1079">1079</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="176Src1" title='Src1' data-type='const auto *' data-ref="176Src1">Src1</dfn> = TII-&gt;getNamedOperand(*CI.Paired, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>  BuildMI(*MBB, CI.Paired, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), SrcReg)</td></tr>
<tr><th id="1082">1082</th><td>      .add(*Src0)</td></tr>
<tr><th id="1083">1083</th><td>      .addImm(SubRegIdx0)</td></tr>
<tr><th id="1084">1084</th><td>      .add(*Src1)</td></tr>
<tr><th id="1085">1085</th><td>      .addImm(SubRegIdx1);</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>  <em>auto</em> <dfn class="local col7 decl" id="177MIB" title='MIB' data-type='auto' data-ref="177MIB">MIB</dfn> = BuildMI(*MBB, CI.Paired, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1088">1088</th><td>                 .addReg(SrcReg, RegState::Kill);</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="178Regs" title='Regs' data-type='const unsigned int' data-ref="178Regs">Regs</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj" title='(anonymous namespace)::SILoadStoreOptimizer::getRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer7getRegsEj">getRegs</a>(<a class="local col9 ref" href="#169Opcode" title='Opcode' data-ref="169Opcode">Opcode</a>);</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>  <b>if</b> (Regs &amp; VADDR)</td></tr>
<tr><th id="1093">1093</th><td>    MIB.add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr));</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>  MIB.add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc))</td></tr>
<tr><th id="1096">1096</th><td>      .add(*TII-&gt;getNamedOperand(*CI.I, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::soffset))</td></tr>
<tr><th id="1097">1097</th><td>      .addImm(std::min(CI.Offset0, CI.Offset1)) <i>// offset</i></td></tr>
<tr><th id="1098">1098</th><td>      .addImm(CI.GLC0)      <i>// glc</i></td></tr>
<tr><th id="1099">1099</th><td>      .addImm(CI.SLC0)      <i>// slc</i></td></tr>
<tr><th id="1100">1100</th><td>      .addImm(<var>0</var>)            <i>// tfe</i></td></tr>
<tr><th id="1101">1101</th><td>      .addImm(CI.DLC0)      <i>// dlc</i></td></tr>
<tr><th id="1102">1102</th><td>      .cloneMergedMemRefs({&amp;*CI.I, &amp;*CI.Paired});</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>  moveInstsAfter(MIB, CI.InstsToMove);</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="179Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="179Next">Next</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a>);</td></tr>
<tr><th id="1107">1107</th><td>  <a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1108">1108</th><td>  <a class="local col6 ref" href="#166CI" title='CI' data-ref="166CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::Paired' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1109">1109</th><td>  <b>return</b> <a class="local col9 ref" href="#179Next" title='Next' data-ref="179Next">Next</a>;</td></tr>
<tr><th id="1110">1110</th><td>}</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a></td></tr>
<tr><th id="1113">1113</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::createRegOrImm' data-type='llvm::MachineOperand (anonymous namespace)::SILoadStoreOptimizer::createRegOrImm(int32_t Val, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE">createRegOrImm</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col0 decl" id="180Val" title='Val' data-type='int32_t' data-ref="180Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="181MI">MI</dfn>) {</td></tr>
<tr><th id="1114">1114</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col2 decl" id="182V" title='V' data-type='llvm::APInt' data-ref="182V">V</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a>, <b>true</b>);</td></tr>
<tr><th id="1115">1115</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_5APIntE">isInlineConstant</a>(<a class="local col2 ref" href="#182V" title='V' data-ref="182V">V</a>))</td></tr>
<tr><th id="1116">1116</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a>);</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183Reg" title='Reg' data-type='unsigned int' data-ref="183Reg">Reg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>);</td></tr>
<tr><th id="1119">1119</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="184Mov" title='Mov' data-type='llvm::MachineInstr *' data-ref="184Mov">Mov</dfn> =</td></tr>
<tr><th id="1120">1120</th><td>  BuildMI(*MI.getParent(), MI.getIterator(), MI.getDebugLoc(),</td></tr>
<tr><th id="1121">1121</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), Reg)</td></tr>
<tr><th id="1122">1122</th><td>    .addImm(Val);</td></tr>
<tr><th id="1123">1123</th><td>  (<em>void</em>)<a class="local col4 ref" href="#184Mov" title='Mov' data-ref="184Mov">Mov</a>;</td></tr>
<tr><th id="1124">1124</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; Mov-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>; <a class="local col4 ref" href="#184Mov" title='Mov' data-ref="184Mov">Mov</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1125">1125</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col3 ref" href="#183Reg" title='Reg' data-ref="183Reg">Reg</a>, <b>false</b>);</td></tr>
<tr><th id="1126">1126</th><td>}</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE">// Compute base address using Addr and return the final register.</i></td></tr>
<tr><th id="1129">1129</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::computeBase' data-type='unsigned int (anonymous namespace)::SILoadStoreOptimizer::computeBase(llvm::MachineInstr &amp; MI, const (anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp; Addr)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE">computeBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="185MI">MI</dfn>,</td></tr>
<tr><th id="1130">1130</th><td>                                           <em>const</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> &amp;<dfn class="local col6 decl" id="186Addr" title='Addr' data-type='const (anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp;' data-ref="186Addr">Addr</dfn>) {</td></tr>
<tr><th id="1131">1131</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="187MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="187MBB">MBB</dfn> = <a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1132">1132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="188MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="188MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1133">1133</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="189DL" title='DL' data-type='llvm::DebugLoc' data-ref="189DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TRI-&gt;getRegSizeInBits(Addr.Base.LoReg, *MRI) == 32 || Addr.Base.LoSubReg) &amp;&amp; &quot;Expected 32-bit Base-Register-Low!!&quot;) ? void (0) : __assert_fail (&quot;(TRI-&gt;getRegSizeInBits(Addr.Base.LoReg, *MRI) == 32 || Addr.Base.LoSubReg) &amp;&amp; \&quot;Expected 32-bit Base-Register-Low!!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 1137, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(Addr.Base.LoReg, *MRI) == <var>32</var> ||</td></tr>
<tr><th id="1136">1136</th><td>          Addr.Base.LoSubReg) &amp;&amp;</td></tr>
<tr><th id="1137">1137</th><td>         <q>"Expected 32-bit Base-Register-Low!!"</q>);</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TRI-&gt;getRegSizeInBits(Addr.Base.HiReg, *MRI) == 32 || Addr.Base.HiSubReg) &amp;&amp; &quot;Expected 32-bit Base-Register-Hi!!&quot;) ? void (0) : __assert_fail (&quot;(TRI-&gt;getRegSizeInBits(Addr.Base.HiReg, *MRI) == 32 || Addr.Base.HiSubReg) &amp;&amp; \&quot;Expected 32-bit Base-Register-Hi!!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 1141, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((TRI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(Addr.Base.HiReg, *MRI) == <var>32</var> ||</td></tr>
<tr><th id="1140">1140</th><td>          Addr.Base.HiSubReg) &amp;&amp;</td></tr>
<tr><th id="1141">1141</th><td>         <q>"Expected 32-bit Base-Register-Hi!!"</q>);</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  Re-Computed Anchor-Base:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Re-Computed Anchor-Base:\n"</q>);</td></tr>
<tr><th id="1144">1144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="190OffsetLo" title='OffsetLo' data-type='llvm::MachineOperand' data-ref="190OffsetLo">OffsetLo</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::createRegOrImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE">createRegOrImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col6 ref" href="#186Addr" title='Addr' data-ref="186Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a>), <span class='refarg'><a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a></span>);</td></tr>
<tr><th id="1145">1145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="191OffsetHi" title='OffsetHi' data-type='llvm::MachineOperand' data-ref="191OffsetHi">OffsetHi</dfn> =</td></tr>
<tr><th id="1146">1146</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE" title='(anonymous namespace)::SILoadStoreOptimizer::createRegOrImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer14createRegOrImmEiRN4llvm12MachineInstrE">createRegOrImm</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col6 ref" href="#186Addr" title='Addr' data-ref="186Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a> &gt;&gt; <var>32</var>), <span class='refarg'><a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI">MI</a></span>);</td></tr>
<tr><th id="1147">1147</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192CarryReg" title='CarryReg' data-type='unsigned int' data-ref="192CarryReg">CarryReg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="1148">1148</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193DeadCarryReg" title='DeadCarryReg' data-type='unsigned int' data-ref="193DeadCarryReg">DeadCarryReg</dfn> =</td></tr>
<tr><th id="1149">1149</th><td>    MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194DestSub0" title='DestSub0' data-type='unsigned int' data-ref="194DestSub0">DestSub0</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1152">1152</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195DestSub1" title='DestSub1' data-type='unsigned int' data-ref="195DestSub1">DestSub1</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="1153">1153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="196LoHalf" title='LoHalf' data-type='llvm::MachineInstr *' data-ref="196LoHalf">LoHalf</dfn> =</td></tr>
<tr><th id="1154">1154</th><td>    BuildMI(*MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span>), DestSub0)</td></tr>
<tr><th id="1155">1155</th><td>      .addReg(CarryReg, RegState::Define)</td></tr>
<tr><th id="1156">1156</th><td>      .addReg(Addr.Base.LoReg, <var>0</var>, Addr.Base.LoSubReg)</td></tr>
<tr><th id="1157">1157</th><td>      .add(OffsetLo)</td></tr>
<tr><th id="1158">1158</th><td>      .addImm(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1159">1159</th><td>  (<em>void</em>)<a class="local col6 ref" href="#196LoHalf" title='LoHalf' data-ref="196LoHalf">LoHalf</a>;</td></tr>
<tr><th id="1160">1160</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; LoHalf-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>; <a class="local col6 ref" href="#196LoHalf" title='LoHalf' data-ref="196LoHalf">LoHalf</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="197HiHalf" title='HiHalf' data-type='llvm::MachineInstr *' data-ref="197HiHalf">HiHalf</dfn> =</td></tr>
<tr><th id="1163">1163</th><td>  BuildMI(*MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_ADDC_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADDC_U32_e64</span>), DestSub1)</td></tr>
<tr><th id="1164">1164</th><td>    .addReg(DeadCarryReg, RegState::Define | RegState::Dead)</td></tr>
<tr><th id="1165">1165</th><td>    .addReg(Addr.Base.HiReg, <var>0</var>, Addr.Base.HiSubReg)</td></tr>
<tr><th id="1166">1166</th><td>    .add(OffsetHi)</td></tr>
<tr><th id="1167">1167</th><td>    .addReg(CarryReg, RegState::Kill)</td></tr>
<tr><th id="1168">1168</th><td>    .addImm(<var>0</var>); <i>// clamp bit</i></td></tr>
<tr><th id="1169">1169</th><td>  (<em>void</em>)<a class="local col7 ref" href="#197HiHalf" title='HiHalf' data-ref="197HiHalf">HiHalf</a>;</td></tr>
<tr><th id="1170">1170</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; HiHalf-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>; <a class="local col7 ref" href="#197HiHalf" title='HiHalf' data-ref="197HiHalf">HiHalf</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198FullDestReg" title='FullDestReg' data-type='unsigned int' data-ref="198FullDestReg">FullDestReg</dfn> = MRI-&gt;createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="1173">1173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="199FullBase" title='FullBase' data-type='llvm::MachineInstr *' data-ref="199FullBase">FullBase</dfn> =</td></tr>
<tr><th id="1174">1174</th><td>    BuildMI(*MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::REG_SEQUENCE), FullDestReg)</td></tr>
<tr><th id="1175">1175</th><td>      .addReg(DestSub0)</td></tr>
<tr><th id="1176">1176</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="1177">1177</th><td>      .addReg(DestSub1)</td></tr>
<tr><th id="1178">1178</th><td>      .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="1179">1179</th><td>  (<em>void</em>)<a class="local col9 ref" href="#199FullBase" title='FullBase' data-ref="199FullBase">FullBase</a>;</td></tr>
<tr><th id="1180">1180</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; FullBase-&gt;dump(); dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>; <a class="local col9 ref" href="#199FullBase" title='FullBase' data-ref="199FullBase">FullBase</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td>  <b>return</b> <a class="local col8 ref" href="#198FullDestReg" title='FullDestReg' data-ref="198FullDestReg">FullDestReg</a>;</td></tr>
<tr><th id="1183">1183</th><td>}</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji">// Update base and offset with the NewBase and NewOffset in MI.</i></td></tr>
<tr><th id="1186">1186</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji" title='(anonymous namespace)::SILoadStoreOptimizer::updateBaseAndOffset' data-type='void (anonymous namespace)::SILoadStoreOptimizer::updateBaseAndOffset(llvm::MachineInstr &amp; MI, unsigned int NewBase, int32_t NewOffset)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji">updateBaseAndOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="200MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="200MI">MI</dfn>,</td></tr>
<tr><th id="1187">1187</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="201NewBase" title='NewBase' data-type='unsigned int' data-ref="201NewBase">NewBase</dfn>,</td></tr>
<tr><th id="1188">1188</th><td>                                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col2 decl" id="202NewOffset" title='NewOffset' data-type='int32_t' data-ref="202NewOffset">NewOffset</dfn>) {</td></tr>
<tr><th id="1189">1189</th><td>  TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr)-&gt;setReg(NewBase);</td></tr>
<tr><th id="1190">1190</th><td>  TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;setImm(NewOffset);</td></tr>
<tr><th id="1191">1191</th><td>}</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;</td></tr>
<tr><th id="1194">1194</th><td><a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer18extractConstOffsetERKN4llvm14MachineOperandE" title='(anonymous namespace)::SILoadStoreOptimizer::extractConstOffset' data-type='Optional&lt;int32_t&gt; (anonymous namespace)::SILoadStoreOptimizer::extractConstOffset(const llvm::MachineOperand &amp; Op)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer18extractConstOffsetERKN4llvm14MachineOperandE">extractConstOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="203Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="203Op">Op</dfn>) {</td></tr>
<tr><th id="1195">1195</th><td>  <b>if</b> (<a class="local col3 ref" href="#203Op" title='Op' data-ref="203Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1196">1196</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col3 ref" href="#203Op" title='Op' data-ref="203Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (!<a class="local col3 ref" href="#203Op" title='Op' data-ref="203Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="204Def" title='Def' data-type='llvm::MachineInstr *' data-ref="204Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col3 ref" href="#203Op" title='Op' data-ref="203Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1202">1202</th><td>  <b>if</b> (!Def || Def-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span> ||</td></tr>
<tr><th id="1203">1203</th><td>      !Def-&gt;getOperand(<var>1</var>).isImm())</td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#204Def" title='Def' data-ref="204Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1207">1207</th><td>}</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">// Analyze Base and extracts:</i></td></tr>
<tr><th id="1210">1210</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//  - 32bit base registers, subregisters</i></td></tr>
<tr><th id="1211">1211</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//  - 64bit constant offset</i></td></tr>
<tr><th id="1212">1212</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">// Expecting base computation as:</i></td></tr>
<tr><th id="1213">1213</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//   %OFFSET0:sgpr_32 = S_MOV_B32 8000</i></td></tr>
<tr><th id="1214">1214</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//   %LO:vgpr_32, %c:sreg_64_xexec =</i></td></tr>
<tr><th id="1215">1215</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//       V_ADD_I32_e64 %BASE_LO:vgpr_32, %103:sgpr_32,</i></td></tr>
<tr><th id="1216">1216</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//   %HI:vgpr_32, = V_ADDC_U32_e64 %BASE_HI:vgpr_32, 0, killed %c:sreg_64_xexec</i></td></tr>
<tr><th id="1217">1217</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//   %Base:vreg_64 =</i></td></tr>
<tr><th id="1218">1218</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">//       REG_SEQUENCE %LO:vgpr_32, %subreg.sub0, %HI:vgpr_32, %subreg.sub1</i></td></tr>
<tr><th id="1219">1219</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::processBaseWithConstOffset' data-type='void (anonymous namespace)::SILoadStoreOptimizer::processBaseWithConstOffset(const llvm::MachineOperand &amp; Base, (anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp; Addr)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">processBaseWithConstOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="205Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="205Base">Base</dfn>,</td></tr>
<tr><th id="1220">1220</th><td>                                                      <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> &amp;<dfn class="local col6 decl" id="206Addr" title='Addr' data-type='(anonymous namespace)::SILoadStoreOptimizer::MemAddress &amp;' data-ref="206Addr">Addr</dfn>) {</td></tr>
<tr><th id="1221">1221</th><td>  <b>if</b> (!<a class="local col5 ref" href="#205Base" title='Base' data-ref="205Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1222">1222</th><td>    <b>return</b>;</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="207Def" title='Def' data-type='llvm::MachineInstr *' data-ref="207Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col5 ref" href="#205Base" title='Base' data-ref="205Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1225">1225</th><td>  <b>if</b> (!Def || Def-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span></td></tr>
<tr><th id="1226">1226</th><td>      || Def-&gt;getNumOperands() != <var>5</var>)</td></tr>
<tr><th id="1227">1227</th><td>    <b>return</b>;</td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="208BaseLo" title='BaseLo' data-type='llvm::MachineOperand' data-ref="208BaseLo">BaseLo</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#207Def" title='Def' data-ref="207Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1230">1230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="209BaseHi" title='BaseHi' data-type='llvm::MachineOperand' data-ref="209BaseHi">BaseHi</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#207Def" title='Def' data-ref="207Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1231">1231</th><td>  <b>if</b> (!<a class="local col8 ref" href="#208BaseLo" title='BaseLo' data-ref="208BaseLo">BaseLo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#209BaseHi" title='BaseHi' data-ref="209BaseHi">BaseHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1232">1232</th><td>    <b>return</b>;</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="210BaseLoDef" title='BaseLoDef' data-type='llvm::MachineInstr *' data-ref="210BaseLoDef">BaseLoDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#208BaseLo" title='BaseLo' data-ref="208BaseLo">BaseLo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1235">1235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="211BaseHiDef" title='BaseHiDef' data-type='llvm::MachineInstr *' data-ref="211BaseHiDef">BaseHiDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col9 ref" href="#209BaseHi" title='BaseHi' data-ref="209BaseHi">BaseHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <b>if</b> (!BaseLoDef || BaseLoDef-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span> ||</td></tr>
<tr><th id="1238">1238</th><td>      !BaseHiDef || BaseHiDef-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;V_ADDC_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADDC_U32_e64</span>)</td></tr>
<tr><th id="1239">1239</th><td>    <b>return</b>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="212Src0" title='Src0' data-type='const auto *' data-ref="212Src0">Src0</dfn> = TII-&gt;getNamedOperand(*BaseLoDef, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="1242">1242</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="213Src1" title='Src1' data-type='const auto *' data-ref="213Src1">Src1</dfn> = TII-&gt;getNamedOperand(*BaseLoDef, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>  <em>auto</em> <dfn class="local col4 decl" id="214Offset0P" title='Offset0P' data-type='auto' data-ref="214Offset0P">Offset0P</dfn> = extractConstOffset(*Src0);</td></tr>
<tr><th id="1245">1245</th><td>  <b>if</b> (Offset0P)</td></tr>
<tr><th id="1246">1246</th><td>    BaseLo = *Src1;</td></tr>
<tr><th id="1247">1247</th><td>  <b>else</b> {</td></tr>
<tr><th id="1248">1248</th><td>    <b>if</b> (!(Offset0P = extractConstOffset(*Src1)))</td></tr>
<tr><th id="1249">1249</th><td>      <b>return</b>;</td></tr>
<tr><th id="1250">1250</th><td>    BaseLo = *Src0;</td></tr>
<tr><th id="1251">1251</th><td>  }</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  Src0 = TII-&gt;getNamedOperand(*BaseHiDef, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="1254">1254</th><td>  Src1 = TII-&gt;getNamedOperand(*BaseHiDef, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <b>if</b> (Src0-&gt;isImm())</td></tr>
<tr><th id="1257">1257</th><td>    std::swap(Src0, Src1);</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td>  <b>if</b> (!Src1-&gt;isImm())</td></tr>
<tr><th id="1260">1260</th><td>    <b>return</b>;</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="215Offset1" title='Offset1' data-type='uint64_t' data-ref="215Offset1">Offset1</dfn> = Src1-&gt;getImm();</td></tr>
<tr><th id="1263">1263</th><td>  BaseHi = *Src0;</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>  <a class="local col6 ref" href="#206Addr" title='Addr' data-ref="206Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoReg' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg">LoReg</a> = <a class="local col8 ref" href="#208BaseLo" title='BaseLo' data-ref="208BaseLo">BaseLo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1266">1266</th><td>  <a class="local col6 ref" href="#206Addr" title='Addr' data-ref="206Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiReg' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg">HiReg</a> = <a class="local col9 ref" href="#209BaseHi" title='BaseHi' data-ref="209BaseHi">BaseHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1267">1267</th><td>  <a class="local col6 ref" href="#206Addr" title='Addr' data-ref="206Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg">LoSubReg</a> = <a class="local col8 ref" href="#208BaseLo" title='BaseLo' data-ref="208BaseLo">BaseLo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1268">1268</th><td>  <a class="local col6 ref" href="#206Addr" title='Addr' data-ref="206Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg">HiSubReg</a> = <a class="local col9 ref" href="#209BaseHi" title='BaseHi' data-ref="209BaseHi">BaseHi</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1269">1269</th><td>  Addr.Offset = (*Offset0P &amp; <var>0x00000000ffffffff</var>) | (Offset1 &lt;&lt; <var>32</var>);</td></tr>
<tr><th id="1270">1270</th><td>}</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892" title='(anonymous namespace)::SILoadStoreOptimizer::promoteConstantOffsetToImm' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::promoteConstantOffsetToImm(llvm::MachineInstr &amp; MI, MemInfoMap &amp; Visited, SmallPtrSet&lt;llvm::MachineInstr *, 4&gt; &amp; AnchorList)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892">promoteConstantOffsetToImm</dfn>(</td></tr>
<tr><th id="1273">1273</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="216MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="216MI">MI</dfn>,</td></tr>
<tr><th id="1274">1274</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap" title='(anonymous namespace)::SILoadStoreOptimizer::MemInfoMap' data-type='DenseMap&lt;llvm::MachineInstr *, (anonymous namespace)::SILoadStoreOptimizer::MemAddress&gt;' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap">MemInfoMap</a> &amp;<dfn class="local col7 decl" id="217Visited" title='Visited' data-type='MemInfoMap &amp;' data-ref="217Visited">Visited</dfn>,</td></tr>
<tr><th id="1275">1275</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; &amp;<dfn class="local col8 decl" id="218AnchorList" title='AnchorList' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 4&gt; &amp;' data-ref="218AnchorList">AnchorList</dfn>) {</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <i>// TODO: Support flat and scratch.</i></td></tr>
<tr><th id="1278">1278</th><td>  <b>if</b> (AMDGPU::getGlobalSaddrOp(MI.getOpcode()) &lt; <var>0</var> ||</td></tr>
<tr><th id="1279">1279</th><td>      TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata) != <span class="macro" title="__null" data-ref="_M/NULL">NULL</span>)</td></tr>
<tr><th id="1280">1280</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <i>// TODO: Support Store.</i></td></tr>
<tr><th id="1283">1283</th><td>  <b>if</b> (!<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1284">1284</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <b>if</b> (<a class="local col8 ref" href="#218AnchorList" title='AnchorList' data-ref="218AnchorList">AnchorList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>))</td></tr>
<tr><th id="1287">1287</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;\nTryToPromoteConstantOffsetToImmFor &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nTryToPromoteConstantOffsetToImmFor "</q>; <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <b>if</b> (TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm()) {</td></tr>
<tr><th id="1292">1292</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  Const-offset is already promoted.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Const-offset is already promoted.\n"</q>;);</td></tr>
<tr><th id="1293">1293</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1294">1294</th><td>  }</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>  <i>// Step1: Find the base-registers and a 64bit constant offset.</i></td></tr>
<tr><th id="1297">1297</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="219Base" title='Base' data-type='llvm::MachineOperand &amp;' data-ref="219Base">Base</dfn> = *TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="1298">1298</th><td>  <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> <a class="tu ref fake" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::MemAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressC1Ev"></a><dfn class="local col0 decl" id="220MAddr" title='MAddr' data-type='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="220MAddr">MAddr</dfn>;</td></tr>
<tr><th id="1299">1299</th><td>  <b>if</b> (<a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>) <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="1300">1300</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::processBaseWithConstOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">processBaseWithConstOffset</a>(<a class="local col9 ref" href="#219Base" title='Base' data-ref="219Base">Base</a>, <span class='refarg'><a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a></span>);</td></tr>
<tr><th id="1301">1301</th><td>    <a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>]</a> <a class="tu ref" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressaSERKS1_">=</a> <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>;</td></tr>
<tr><th id="1302">1302</th><td>  } <b>else</b></td></tr>
<tr><th id="1303">1303</th><td>    <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a> <a class="tu ref" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressaSERKS1_">=</a> <a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>]</a>;</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (<a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a> == <var>0</var>) {</td></tr>
<tr><th id="1306">1306</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  Failed to extract constant-offset or there are no&quot; &quot; constant offsets that can be promoted.\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Failed to extract constant-offset or there are no"</q></td></tr>
<tr><th id="1307">1307</th><td>                         <q>" constant offsets that can be promoted.\n"</q>;);</td></tr>
<tr><th id="1308">1308</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1309">1309</th><td>  }</td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  BASE: {&quot; &lt;&lt; MAddr.Base.HiReg &lt;&lt; &quot;, &quot; &lt;&lt; MAddr.Base.LoReg &lt;&lt; &quot;} Offset: &quot; &lt;&lt; MAddr.Offset &lt;&lt; &quot;\n\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  BASE: {"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg">HiReg</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="1312">1312</th><td>             <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg">LoReg</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} Offset: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>;);</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <i>// Step2: Traverse through MI's basic block and find an anchor(that has the</i></td></tr>
<tr><th id="1315">1315</th><td><i>  // same base-registers) with the highest 13bit distance from MI's offset.</i></td></tr>
<tr><th id="1316">1316</th><td><i>  // E.g. (64bit loads)</i></td></tr>
<tr><th id="1317">1317</th><td><i>  // bb:</i></td></tr>
<tr><th id="1318">1318</th><td><i>  //   addr1 = &amp;a + 4096;   load1 = load(addr1,  0)</i></td></tr>
<tr><th id="1319">1319</th><td><i>  //   addr2 = &amp;a + 6144;   load2 = load(addr2,  0)</i></td></tr>
<tr><th id="1320">1320</th><td><i>  //   addr3 = &amp;a + 8192;   load3 = load(addr3,  0)</i></td></tr>
<tr><th id="1321">1321</th><td><i>  //   addr4 = &amp;a + 10240;  load4 = load(addr4,  0)</i></td></tr>
<tr><th id="1322">1322</th><td><i>  //   addr5 = &amp;a + 12288;  load5 = load(addr5,  0)</i></td></tr>
<tr><th id="1323">1323</th><td><i>  //</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // Starting from the first load, the optimization will try to find a new base</i></td></tr>
<tr><th id="1325">1325</th><td><i>  // from which (&amp;a + 4096) has 13 bit distance. Both &amp;a + 6144 and &amp;a + 8192</i></td></tr>
<tr><th id="1326">1326</th><td><i>  // has 13bit distance from &amp;a + 4096. The heuristic considers &amp;a + 8192</i></td></tr>
<tr><th id="1327">1327</th><td><i>  // as the new-base(anchor) because of the maximum distance which can</i></td></tr>
<tr><th id="1328">1328</th><td><i>  // accomodate more intermediate bases presumeably.</i></td></tr>
<tr><th id="1329">1329</th><td><i>  //</i></td></tr>
<tr><th id="1330">1330</th><td><i>  // Step3: move (&amp;a + 8192) above load1. Compute and promote offsets from</i></td></tr>
<tr><th id="1331">1331</th><td><i>  // (&amp;a + 8192) for load1, load2, load4.</i></td></tr>
<tr><th id="1332">1332</th><td><i>  //   addr = &amp;a + 8192</i></td></tr>
<tr><th id="1333">1333</th><td><i>  //   load1 = load(addr,       -4096)</i></td></tr>
<tr><th id="1334">1334</th><td><i>  //   load2 = load(addr,       -2048)</i></td></tr>
<tr><th id="1335">1335</th><td><i>  //   load3 = load(addr,       0)</i></td></tr>
<tr><th id="1336">1336</th><td><i>  //   load4 = load(addr,       2048)</i></td></tr>
<tr><th id="1337">1337</th><td><i>  //   addr5 = &amp;a + 12288;  load5 = load(addr5,  0)</i></td></tr>
<tr><th id="1338">1338</th><td><i>  //</i></td></tr>
<tr><th id="1339">1339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="221AnchorInst" title='AnchorInst' data-type='llvm::MachineInstr *' data-ref="221AnchorInst">AnchorInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1340">1340</th><td>  <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> <a class="tu ref fake" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::MemAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressC1Ev"></a><dfn class="local col2 decl" id="222AnchorAddr" title='AnchorAddr' data-type='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="222AnchorAddr">AnchorAddr</dfn>;</td></tr>
<tr><th id="1341">1341</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="223MaxDist" title='MaxDist' data-type='uint32_t' data-ref="223MaxDist">MaxDist</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3minEv" title='std::numeric_limits&lt;unsigned int&gt;::min' data-ref="_ZNSt14numeric_limitsIjE3minEv">min</a>();</td></tr>
<tr><th id="1342">1342</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="224InstsWCommonBase" title='InstsWCommonBase' data-type='SmallVector&lt;std::pair&lt;MachineInstr *, int64_t&gt;, 4&gt;' data-ref="224InstsWCommonBase">InstsWCommonBase</dfn>;</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="225MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="225MBB">MBB</dfn> = <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1345">1345</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="226E" title='E' data-type='MachineBasicBlock::iterator' data-ref="226E">E</dfn> = <a class="local col5 ref" href="#225MBB" title='MBB' data-ref="225MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1346">1346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="227MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="227MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1347">1347</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#227MBBI" title='MBBI' data-ref="227MBBI">MBBI</a>;</td></tr>
<tr><th id="1348">1348</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a> *<dfn class="local col8 decl" id="228TLI" title='TLI' data-type='const llvm::SITargetLowering *' data-ref="228TLI">TLI</dfn> =</td></tr>
<tr><th id="1349">1349</th><td>    <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering">SITargetLowering</a> *&gt;(<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::STM" title='(anonymous namespace)::SILoadStoreOptimizer::STM' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::STM">STM</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>());</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>  <b>for</b> ( ; <a class="local col7 ref" href="#227MBBI" title='MBBI' data-ref="227MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#226E" title='E' data-ref="226E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#227MBBI" title='MBBI' data-ref="227MBBI">MBBI</a>) {</td></tr>
<tr><th id="1352">1352</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="229MINext" title='MINext' data-type='llvm::MachineInstr &amp;' data-ref="229MINext">MINext</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#227MBBI" title='MBBI' data-ref="227MBBI">MBBI</a>;</td></tr>
<tr><th id="1353">1353</th><td>    <i>// TODO: Support finding an anchor(with same base) from store addresses or</i></td></tr>
<tr><th id="1354">1354</th><td><i>    // any other load addresses where the opcodes are different.</i></td></tr>
<tr><th id="1355">1355</th><td>    <b>if</b> (MINext.getOpcode() != MI.getOpcode() ||</td></tr>
<tr><th id="1356">1356</th><td>        TII-&gt;getNamedOperand(MINext, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::offset)-&gt;getImm())</td></tr>
<tr><th id="1357">1357</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="230BaseNext" title='BaseNext' data-type='const llvm::MachineOperand &amp;' data-ref="230BaseNext">BaseNext</dfn> =</td></tr>
<tr><th id="1360">1360</th><td>      *TII-&gt;getNamedOperand(MINext, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr);</td></tr>
<tr><th id="1361">1361</th><td>    <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress">MemAddress</a> <a class="tu ref fake" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::MemAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressC1Ev"></a><dfn class="local col1 decl" id="231MAddrNext" title='MAddrNext' data-type='(anonymous namespace)::SILoadStoreOptimizer::MemAddress' data-ref="231MAddrNext">MAddrNext</dfn>;</td></tr>
<tr><th id="1362">1362</th><td>    <b>if</b> (<a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col9 ref" href="#229MINext" title='MINext' data-ref="229MINext">MINext</a>) <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="1363">1363</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::processBaseWithConstOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26processBaseWithConstOffsetERKN4llvm14MachineOperandERNS0_10MemAddressE">processBaseWithConstOffset</a>(<a class="local col0 ref" href="#230BaseNext" title='BaseNext' data-ref="230BaseNext">BaseNext</a>, <span class='refarg'><a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a></span>);</td></tr>
<tr><th id="1364">1364</th><td>      <a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#229MINext" title='MINext' data-ref="229MINext">MINext</a>]</a> <a class="tu ref" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressaSERKS1_">=</a> <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>;</td></tr>
<tr><th id="1365">1365</th><td>    } <b>else</b></td></tr>
<tr><th id="1366">1366</th><td>      <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a> <a class="tu ref" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressaSERKS1_">=</a> <a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#229MINext" title='MINext' data-ref="229MINext">MINext</a>]</a>;</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>    <b>if</b> (<a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg">LoReg</a> != <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoReg">LoReg</a> ||</td></tr>
<tr><th id="1369">1369</th><td>        <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg">HiReg</a> != <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiReg">HiReg</a> ||</td></tr>
<tr><th id="1370">1370</th><td>        <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg">LoSubReg</a> != <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::LoSubReg">LoSubReg</a> ||</td></tr>
<tr><th id="1371">1371</th><td>        <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg">HiSubReg</a> != <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Base' data-use='m' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg" title='(anonymous namespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::BaseRegisters::HiSubReg">HiSubReg</a>)</td></tr>
<tr><th id="1372">1372</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>    <a class="local col4 ref" href="#224InstsWCommonBase" title='InstsWCommonBase' data-ref="224InstsWCommonBase">InstsWCommonBase</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col9 ref" href="#229MINext" title='MINext' data-ref="229MINext">MINext</a>, <span class='refarg'><a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='a' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a></span>));</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="232Dist" title='Dist' data-type='int64_t' data-ref="232Dist">Dist</dfn> = <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a> - <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a>;</td></tr>
<tr><th id="1377">1377</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase8AddrModeC1Ev" title='llvm::TargetLoweringBase::AddrMode::AddrMode' data-ref="_ZN4llvm18TargetLoweringBase8AddrModeC1Ev"></a><dfn class="local col3 decl" id="233AM" title='AM' data-type='TargetLoweringBase::AddrMode' data-ref="233AM">AM</dfn>;</td></tr>
<tr><th id="1378">1378</th><td>    <a class="local col3 ref" href="#233AM" title='AM' data-ref="233AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::HasBaseReg" title='llvm::TargetLoweringBase::AddrMode::HasBaseReg' data-ref="llvm::TargetLoweringBase::AddrMode::HasBaseReg">HasBaseReg</a> = <b>true</b>;</td></tr>
<tr><th id="1379">1379</th><td>    <a class="local col3 ref" href="#233AM" title='AM' data-ref="233AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> = <a class="local col2 ref" href="#232Dist" title='Dist' data-ref="232Dist">Dist</a>;</td></tr>
<tr><th id="1380">1380</th><td>    <b>if</b> (<a class="local col8 ref" href="#228TLI" title='TLI' data-ref="228TLI">TLI</a>-&gt;<a class="ref" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalGlobalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalGlobalAddressingMode</a>(<a class="local col3 ref" href="#233AM" title='AM' data-ref="233AM">AM</a>) &amp;&amp;</td></tr>
<tr><th id="1381">1381</th><td>        (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>)<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/std_abs.h.html#_ZSt3absl" title='std::abs' data-ref="_ZSt3absl">abs</a>(<a class="local col2 ref" href="#232Dist" title='Dist' data-ref="232Dist">Dist</a>) &gt; <a class="local col3 ref" href="#223MaxDist" title='MaxDist' data-ref="223MaxDist">MaxDist</a>) {</td></tr>
<tr><th id="1382">1382</th><td>      <a class="local col3 ref" href="#223MaxDist" title='MaxDist' data-ref="223MaxDist">MaxDist</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/std_abs.h.html#_ZSt3absl" title='std::abs' data-ref="_ZSt3absl">abs</a>(<a class="local col2 ref" href="#232Dist" title='Dist' data-ref="232Dist">Dist</a>);</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>      <a class="local col2 ref" href="#222AnchorAddr" title='AnchorAddr' data-ref="222AnchorAddr">AnchorAddr</a> <a class="tu ref" href="#148" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer10MemAddressaSERKS1_">=</a> <a class="local col1 ref" href="#231MAddrNext" title='MAddrNext' data-ref="231MAddrNext">MAddrNext</a>;</td></tr>
<tr><th id="1385">1385</th><td>      <a class="local col1 ref" href="#221AnchorInst" title='AnchorInst' data-ref="221AnchorInst">AnchorInst</a> = &amp;<a class="local col9 ref" href="#229MINext" title='MINext' data-ref="229MINext">MINext</a>;</td></tr>
<tr><th id="1386">1386</th><td>    }</td></tr>
<tr><th id="1387">1387</th><td>  }</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <b>if</b> (<a class="local col1 ref" href="#221AnchorInst" title='AnchorInst' data-ref="221AnchorInst">AnchorInst</a>) {</td></tr>
<tr><th id="1390">1390</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  Anchor-Inst(with max-distance from Offset): &quot;; AnchorInst-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Anchor-Inst(with max-distance from Offset): "</q>;</td></tr>
<tr><th id="1391">1391</th><td>               <a class="local col1 ref" href="#221AnchorInst" title='AnchorInst' data-ref="221AnchorInst">AnchorInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1392">1392</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  Anchor-Offset from BASE: &quot; &lt;&lt; AnchorAddr.Offset &lt;&lt; &quot;\n\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Anchor-Offset from BASE: "</q></td></tr>
<tr><th id="1393">1393</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a>  <a class="local col2 ref" href="#222AnchorAddr" title='AnchorAddr' data-ref="222AnchorAddr">AnchorAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n\n"</q>);</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td>    <i>// Instead of moving up, just re-compute anchor-instruction's base address.</i></td></tr>
<tr><th id="1396">1396</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="234Base" title='Base' data-type='unsigned int' data-ref="234Base">Base</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE" title='(anonymous namespace)::SILoadStoreOptimizer::computeBase' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer11computeBaseERN4llvm12MachineInstrERKNS0_10MemAddressE">computeBase</a>(<span class='refarg'><a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a></span>, <a class="local col2 ref" href="#222AnchorAddr" title='AnchorAddr' data-ref="222AnchorAddr">AnchorAddr</a>);</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji" title='(anonymous namespace)::SILoadStoreOptimizer::updateBaseAndOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji">updateBaseAndOffset</a>(<span class='refarg'><a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a></span>, <a class="local col4 ref" href="#234Base" title='Base' data-ref="234Base">Base</a>, <a class="local col0 ref" href="#220MAddr" title='MAddr' data-ref="220MAddr">MAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a> - <a class="local col2 ref" href="#222AnchorAddr" title='AnchorAddr' data-ref="222AnchorAddr">AnchorAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a>);</td></tr>
<tr><th id="1399">1399</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  After promotion: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  After promotion: "</q>; <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="235P" title='P' data-type='std::pair&lt;llvm::MachineInstr *, long&gt;' data-ref="235P">P</dfn> : <a class="local col4 ref" href="#224InstsWCommonBase" title='InstsWCommonBase' data-ref="224InstsWCommonBase">InstsWCommonBase</a>) {</td></tr>
<tr><th id="1402">1402</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase8AddrModeC1Ev" title='llvm::TargetLoweringBase::AddrMode::AddrMode' data-ref="_ZN4llvm18TargetLoweringBase8AddrModeC1Ev"></a><dfn class="local col6 decl" id="236AM" title='AM' data-type='TargetLoweringBase::AddrMode' data-ref="236AM">AM</dfn>;</td></tr>
<tr><th id="1403">1403</th><td>      <a class="local col6 ref" href="#236AM" title='AM' data-ref="236AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::HasBaseReg" title='llvm::TargetLoweringBase::AddrMode::HasBaseReg' data-ref="llvm::TargetLoweringBase::AddrMode::HasBaseReg">HasBaseReg</a> = <b>true</b>;</td></tr>
<tr><th id="1404">1404</th><td>      <a class="local col6 ref" href="#236AM" title='AM' data-ref="236AM">AM</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode::BaseOffs" title='llvm::TargetLoweringBase::AddrMode::BaseOffs' data-ref="llvm::TargetLoweringBase::AddrMode::BaseOffs">BaseOffs</a> = <a class="local col5 ref" href="#235P" title='P' data-ref="235P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, long&gt;::second' data-ref="std::pair::second">second</a> - <a class="local col2 ref" href="#222AnchorAddr" title='AnchorAddr' data-ref="222AnchorAddr">AnchorAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>      <b>if</b> (<a class="local col8 ref" href="#228TLI" title='TLI' data-ref="228TLI">TLI</a>-&gt;<a class="ref" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE" title='llvm::SITargetLowering::isLegalGlobalAddressingMode' data-ref="_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE">isLegalGlobalAddressingMode</a>(<a class="local col6 ref" href="#236AM" title='AM' data-ref="236AM">AM</a>)) {</td></tr>
<tr><th id="1407">1407</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;  Promote Offset(&quot; &lt;&lt; P.second; dbgs() &lt;&lt; &quot;)&quot;; P.first-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Promote Offset("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col5 ref" href="#235P" title='P' data-ref="235P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, long&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1408">1408</th><td>                   <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")"</q>; <a class="local col5 ref" href="#235P" title='P' data-ref="235P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, long&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1409">1409</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji" title='(anonymous namespace)::SILoadStoreOptimizer::updateBaseAndOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer19updateBaseAndOffsetERN4llvm12MachineInstrEji">updateBaseAndOffset</a>(<span class='refarg'>*<a class="local col5 ref" href="#235P" title='P' data-ref="235P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, long&gt;::first' data-ref="std::pair::first">first</a></span>, <a class="local col4 ref" href="#234Base" title='Base' data-ref="234Base">Base</a>, <a class="local col5 ref" href="#235P" title='P' data-ref="235P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, long&gt;::second' data-ref="std::pair::second">second</a> - <a class="local col2 ref" href="#222AnchorAddr" title='AnchorAddr' data-ref="222AnchorAddr">AnchorAddr</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset" title='(anonymous namespace)::SILoadStoreOptimizer::MemAddress::Offset' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemAddress::Offset">Offset</a>);</td></tr>
<tr><th id="1410">1410</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;     After promotion: &quot;; P.first-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"     After promotion: "</q>; <a class="local col5 ref" href="#235P" title='P' data-ref="235P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, long&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="1411">1411</th><td>      }</td></tr>
<tr><th id="1412">1412</th><td>    }</td></tr>
<tr><th id="1413">1413</th><td>    <a class="local col8 ref" href="#218AnchorList" title='AnchorList' data-ref="218AnchorList">AnchorList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#221AnchorInst" title='AnchorInst' data-ref="221AnchorInst">AnchorInst</a>);</td></tr>
<tr><th id="1414">1414</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1415">1415</th><td>  }</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1418">1418</th><td>}</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE">// Scan through looking for adjacent LDS operations with constant offsets from</i></td></tr>
<tr><th id="1421">1421</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE">// the same base register. We rely on the scheduler to do the hard work of</i></td></tr>
<tr><th id="1422">1422</th><td><i  data-doc="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE">// clustering nearby loads, and assume these are all adjacent.</i></td></tr>
<tr><th id="1423">1423</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILoadStoreOptimizer::optimizeBlock' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::optimizeBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE">optimizeBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="237MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="237MBB">MBB</dfn>) {</td></tr>
<tr><th id="1424">1424</th><td>  <em>bool</em> <dfn class="local col8 decl" id="238Modified" title='Modified' data-type='bool' data-ref="238Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>  <i>// Contain the list</i></td></tr>
<tr><th id="1427">1427</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap" title='(anonymous namespace)::SILoadStoreOptimizer::MemInfoMap' data-type='DenseMap&lt;llvm::MachineInstr *, (anonymous namespace)::SILoadStoreOptimizer::MemAddress&gt;' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MemInfoMap">MemInfoMap</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-use='c' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col9 decl" id="239Visited" title='Visited' data-type='MemInfoMap' data-ref="239Visited">Visited</dfn>;</td></tr>
<tr><th id="1428">1428</th><td>  <i>// Contains the list of instructions for which constant offsets are being</i></td></tr>
<tr><th id="1429">1429</th><td><i>  // promoted to the IMM.</i></td></tr>
<tr><th id="1430">1430</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col0 decl" id="240AnchorList" title='AnchorList' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 4&gt;' data-ref="240AnchorList">AnchorList</dfn>;</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="241I" title='I' data-type='MachineBasicBlock::iterator' data-ref="241I">I</dfn> = <a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col2 decl" id="242E" title='E' data-type='MachineBasicBlock::iterator' data-ref="242E">E</dfn> = <a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#242E" title='E' data-ref="242E">E</a>;) {</td></tr>
<tr><th id="1433">1433</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="243MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="243MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>;</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892" title='(anonymous namespace)::SILoadStoreOptimizer::promoteConstantOffsetToImm' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer26promoteConstantOffsetToImmERN4llvm12MachineInstrERNS1_8DenseMapIPS2_NS0_10MemAddressENS1_12DenseMapInfoIS5_EE2809892">promoteConstantOffsetToImm</a>(<span class='refarg'><a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#239Visited" title='Visited' data-ref="239Visited">Visited</a></span>, <span class='refarg'><a class="local col0 ref" href="#240AnchorList" title='AnchorList' data-ref="240AnchorList">AnchorList</a></span>))</td></tr>
<tr><th id="1436">1436</th><td>      <a class="local col8 ref" href="#238Modified" title='Modified' data-ref="238Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>    <i>// Don't combine if volatile.</i></td></tr>
<tr><th id="1439">1439</th><td>    <b>if</b> (<a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>()) {</td></tr>
<tr><th id="1440">1440</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>;</td></tr>
<tr><th id="1441">1441</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1442">1442</th><td>    }</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="244Opc" title='Opc' data-type='const unsigned int' data-ref="244Opc">Opc</dfn> = <a class="local col3 ref" href="#243MI" title='MI' data-ref="243MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>    <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo">CombineInfo</a> <a class="tu ref fake" href="#120" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::CombineInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer11CombineInfoC1Ev"></a><dfn class="local col5 decl" id="245CI" title='CI' data-type='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo' data-ref="245CI">CI</dfn>;</td></tr>
<tr><th id="1447">1447</th><td>    <a class="local col5 ref" href="#245CI" title='CI' data-ref="245CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::I' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>;</td></tr>
<tr><th id="1448">1448</th><td>    <a class="local col5 ref" href="#245CI" title='CI' data-ref="245CI">CI</a>.<a class="tu ref" href="#(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass" title='(anonymous namespace)::SILoadStoreOptimizer::CombineInfo::InstClass' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::CombineInfo::InstClass">InstClass</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj" title='(anonymous namespace)::SILoadStoreOptimizer::getInstClass' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer12getInstClassEj">getInstClass</a>(<a class="local col4 ref" href="#244Opc" title='Opc' data-ref="244Opc">Opc</a>);</td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td>    <b>switch</b> (CI.InstClass) {</td></tr>
<tr><th id="1451">1451</th><td>    <b>default</b>:</td></tr>
<tr><th id="1452">1452</th><td>      <b>break</b>;</td></tr>
<tr><th id="1453">1453</th><td>    <b>case</b> DS_READ:</td></tr>
<tr><th id="1454">1454</th><td>      CI.EltSize =</td></tr>
<tr><th id="1455">1455</th><td>          (Opc == AMDGPU::<span class='error' title="no member named &apos;DS_READ_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B64</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;DS_READ_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_READ_B64_gfx9</span>) ? <var>8</var></td></tr>
<tr><th id="1456">1456</th><td>                                                                          : <var>4</var>;</td></tr>
<tr><th id="1457">1457</th><td>      <b>if</b> (findMatchingInst(CI)) {</td></tr>
<tr><th id="1458">1458</th><td>        Modified = <b>true</b>;</td></tr>
<tr><th id="1459">1459</th><td>        I = mergeRead2Pair(CI);</td></tr>
<tr><th id="1460">1460</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1461">1461</th><td>        ++I;</td></tr>
<tr><th id="1462">1462</th><td>      }</td></tr>
<tr><th id="1463">1463</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1464">1464</th><td>    <b>case</b> DS_WRITE:</td></tr>
<tr><th id="1465">1465</th><td>      CI.EltSize =</td></tr>
<tr><th id="1466">1466</th><td>          (Opc == AMDGPU::<span class='error' title="no member named &apos;DS_WRITE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE_B64</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;DS_WRITE_B64_gfx9&apos; in namespace &apos;llvm::AMDGPU&apos;">DS_WRITE_B64_gfx9</span>) ? <var>8</var></td></tr>
<tr><th id="1467">1467</th><td>                                                                            : <var>4</var>;</td></tr>
<tr><th id="1468">1468</th><td>      <b>if</b> (findMatchingInst(CI)) {</td></tr>
<tr><th id="1469">1469</th><td>        Modified = <b>true</b>;</td></tr>
<tr><th id="1470">1470</th><td>        I = mergeWrite2Pair(CI);</td></tr>
<tr><th id="1471">1471</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1472">1472</th><td>        ++I;</td></tr>
<tr><th id="1473">1473</th><td>      }</td></tr>
<tr><th id="1474">1474</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1475">1475</th><td>    <b>case</b> S_BUFFER_LOAD_IMM:</td></tr>
<tr><th id="1476">1476</th><td>      CI.EltSize = AMDGPU::getSMRDEncodedOffset(<span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::MCSubtargetInfo&apos;">*</span>STM, <var>4</var>);</td></tr>
<tr><th id="1477">1477</th><td>      <b>if</b> (findMatchingInst(CI)) {</td></tr>
<tr><th id="1478">1478</th><td>        Modified = <b>true</b>;</td></tr>
<tr><th id="1479">1479</th><td>        I = mergeSBufferLoadImmPair(CI);</td></tr>
<tr><th id="1480">1480</th><td>        OptimizeAgain |= (CI.Width0 + CI.Width1) &lt; <var>16</var>;</td></tr>
<tr><th id="1481">1481</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1482">1482</th><td>        ++I;</td></tr>
<tr><th id="1483">1483</th><td>      }</td></tr>
<tr><th id="1484">1484</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1485">1485</th><td>    <b>case</b> BUFFER_LOAD_OFFEN:</td></tr>
<tr><th id="1486">1486</th><td>    <b>case</b> <span class='error' title="duplicate case value: &apos;BUFFER_LOAD_OFFEN&apos; and &apos;BUFFER_LOAD_OFFSET&apos; both equal &apos;4&apos;">BUFFER_LOAD_OFFSET</span>:</td></tr>
<tr><th id="1487">1487</th><td>    <b>case</b> BUFFER_LOAD_OFFEN_exact:</td></tr>
<tr><th id="1488">1488</th><td>    <b>case</b> <span class='error' title="duplicate case value: &apos;BUFFER_LOAD_OFFEN_exact&apos; and &apos;BUFFER_LOAD_OFFSET_exact&apos; both equal &apos;6&apos;">BUFFER_LOAD_OFFSET_exact</span>:</td></tr>
<tr><th id="1489">1489</th><td>      CI.EltSize = <var>4</var>;</td></tr>
<tr><th id="1490">1490</th><td>      <b>if</b> (findMatchingInst(CI)) {</td></tr>
<tr><th id="1491">1491</th><td>        Modified = <b>true</b>;</td></tr>
<tr><th id="1492">1492</th><td>        I = mergeBufferLoadPair(CI);</td></tr>
<tr><th id="1493">1493</th><td>        OptimizeAgain |= (CI.Width0 + CI.Width1) &lt; <var>4</var>;</td></tr>
<tr><th id="1494">1494</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1495">1495</th><td>        ++I;</td></tr>
<tr><th id="1496">1496</th><td>      }</td></tr>
<tr><th id="1497">1497</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1498">1498</th><td>    <b>case</b> BUFFER_STORE_OFFEN:</td></tr>
<tr><th id="1499">1499</th><td>    <b>case</b> <span class='error' title="duplicate case value: &apos;BUFFER_STORE_OFFEN&apos; and &apos;BUFFER_STORE_OFFSET&apos; both equal &apos;5&apos;">BUFFER_STORE_OFFSET</span>:</td></tr>
<tr><th id="1500">1500</th><td>    <b>case</b> <span class='error' title="duplicate case value: &apos;BUFFER_LOAD_OFFSET_exact&apos; and &apos;BUFFER_STORE_OFFEN_exact&apos; both equal &apos;6&apos;">BUFFER_STORE_OFFEN_exact</span>:</td></tr>
<tr><th id="1501">1501</th><td>    <b>case</b> <span class='error' title="duplicate case value: &apos;BUFFER_STORE_OFFEN_exact&apos; and &apos;BUFFER_STORE_OFFSET_exact&apos; both equal &apos;6&apos;">BUFFER_STORE_OFFSET_exact</span>:</td></tr>
<tr><th id="1502">1502</th><td>      CI.EltSize = <var>4</var>;</td></tr>
<tr><th id="1503">1503</th><td>      <b>if</b> (findMatchingInst(CI)) {</td></tr>
<tr><th id="1504">1504</th><td>        Modified = <b>true</b>;</td></tr>
<tr><th id="1505">1505</th><td>        I = mergeBufferStorePair(CI);</td></tr>
<tr><th id="1506">1506</th><td>        OptimizeAgain |= (CI.Width0 + CI.Width1) &lt; <var>4</var>;</td></tr>
<tr><th id="1507">1507</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1508">1508</th><td>        ++I;</td></tr>
<tr><th id="1509">1509</th><td>      }</td></tr>
<tr><th id="1510">1510</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1511">1511</th><td>    }</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#241I" title='I' data-ref="241I">I</a>;</td></tr>
<tr><th id="1514">1514</th><td>  }</td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td>  <b>return</b> <a class="local col8 ref" href="#238Modified" title='Modified' data-ref="238Modified">Modified</a>;</td></tr>
<tr><th id="1517">1517</th><td>}</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILoadStoreOptimizer" title='(anonymous namespace)::SILoadStoreOptimizer' data-ref="(anonymousnamespace)::SILoadStoreOptimizer">SILoadStoreOptimizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILoadStoreOptimizer::runOnMachineFunction' data-type='bool (anonymous namespace)::SILoadStoreOptimizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="246MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="246MF">MF</dfn>) {</td></tr>
<tr><th id="1520">1520</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col6 ref" href="#246MF" title='MF' data-ref="246MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1521">1521</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::STM" title='(anonymous namespace)::SILoadStoreOptimizer::STM' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::STM">STM</a> = &amp;<a class="local col6 ref" href="#246MF" title='MF' data-ref="246MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1524">1524</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::STM" title='(anonymous namespace)::SILoadStoreOptimizer::STM' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::STM">STM</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget19loadStoreOptEnabledEv" title='llvm::GCNSubtarget::loadStoreOptEnabled' data-ref="_ZNK4llvm12GCNSubtarget19loadStoreOptEnabledEv">loadStoreOptEnabled</a>())</td></tr>
<tr><th id="1525">1525</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::STM" title='(anonymous namespace)::SILoadStoreOptimizer::STM' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::STM">STM</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1528">1528</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TRI" title='(anonymous namespace)::SILoadStoreOptimizer::TRI' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::TII" title='(anonymous namespace)::SILoadStoreOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a> = &amp;<a class="local col6 ref" href="#246MF" title='MF' data-ref="246MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1531">1531</th><td>  <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::AA" title='(anonymous namespace)::SILoadStoreOptimizer::AA' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::AA">AA</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI-&gt;isSSA() &amp;&amp; &quot;Must be run on SSA&quot;) ? void (0) : __assert_fail (&quot;MRI-&gt;isSSA() &amp;&amp; \&quot;Must be run on SSA\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp&quot;, 1533, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::MRI" title='(anonymous namespace)::SILoadStoreOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; <q>"Must be run on SSA"</q>);</td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-load-store-opt&quot;)) { dbgs() &lt;&lt; &quot;Running SILoadStoreOptimizer\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Running SILoadStoreOptimizer\n"</q>);</td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td>  <em>bool</em> <dfn class="local col7 decl" id="247Modified" title='Modified' data-type='bool' data-ref="247Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="248MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="248MBB">MBB</dfn> : <a class="local col6 ref" href="#246MF" title='MF' data-ref="246MF">MF</a>) {</td></tr>
<tr><th id="1540">1540</th><td>    <b>do</b> {</td></tr>
<tr><th id="1541">1541</th><td>      <a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::OptimizeAgain" title='(anonymous namespace)::SILoadStoreOptimizer::OptimizeAgain' data-use='w' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::OptimizeAgain">OptimizeAgain</a> = <b>false</b>;</td></tr>
<tr><th id="1542">1542</th><td>      <a class="local col7 ref" href="#247Modified" title='Modified' data-ref="247Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILoadStoreOptimizer::optimizeBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE">optimizeBlock</a>(<span class='refarg'><a class="local col8 ref" href="#248MBB" title='MBB' data-ref="248MBB">MBB</a></span>);</td></tr>
<tr><th id="1543">1543</th><td>    } <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::SILoadStoreOptimizer::OptimizeAgain" title='(anonymous namespace)::SILoadStoreOptimizer::OptimizeAgain' data-use='r' data-ref="(anonymousnamespace)::SILoadStoreOptimizer::OptimizeAgain">OptimizeAgain</a>);</td></tr>
<tr><th id="1544">1544</th><td>  }</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>  <b>return</b> <a class="local col7 ref" href="#247Modified" title='Modified' data-ref="247Modified">Modified</a>;</td></tr>
<tr><th id="1547">1547</th><td>}</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
