rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/CellNamedLikeModule/dut.v" TOP_MODULE="dut" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/CellNamedLikeModule/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:1:1: No timescale set for "mod".

[WRN:PA0205] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:7:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:7:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:1:1: Compile module "work@mod".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:7:16: Implicit port type (wire) for "b".

[NTE:CP0309] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:1:28: Implicit port type (wire) for "b".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/CellNamedLikeModule/dut.v:7:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.c), line:10:8, endln:10:9
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.a), line:7:13, endln:7:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiNet:
  \_logic_net: (work@dut.b), line:7:16, endln:7:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiPort:
  \_port: (a), line:7:13, endln:7:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:7:13, endln:7:14
    |vpiTypedef:
    \_logic_typespec: , line:8:10, endln:8:10
  |vpiPort:
  \_port: (b), line:7:16, endln:7:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:7:16, endln:7:17
    |vpiTypedef:
    \_logic_typespec: , line:9:11, endln:9:11
  |vpiRefModule:
  \_ref_module: work@mod (mod), line:12:17, endln:12:20
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:mod
    |vpiDefName:work@mod
    |vpiActual:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiPort:
    \_port: (a), line:12:21, endln:12:26
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (a), line:12:24, endln:12:25
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@dut.a), line:7:13, endln:7:14
    |vpiPort:
    \_port: (b), line:12:28, endln:12:33
      |vpiName:b
      |vpiHighConn:
      \_ref_obj: (c), line:12:31, endln:12:32
        |vpiName:c
        |vpiActual:
        \_logic_net: (work@dut.c), line:10:8, endln:10:9
  |vpiRefModule:
  \_ref_module: work@mod (mod2), line:13:17, endln:13:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:mod2
    |vpiDefName:work@mod
    |vpiActual:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiPort:
    \_port: (a), line:13:22, endln:13:27
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (c), line:13:25, endln:13:26
        |vpiName:c
        |vpiActual:
        \_logic_net: (work@dut.c), line:10:8, endln:10:9
    |vpiPort:
    \_port: (b), line:13:29, endln:13:34
      |vpiName:b
      |vpiHighConn:
      \_ref_obj: (b), line:13:32, endln:13:33
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@dut.b), line:7:16, endln:7:17
|uhdmallModules:
\_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@mod
  |vpiParameter:
  \_parameter: (work@mod.x), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: , line:1:14, endln:1:17
      |vpiParent:
      \_parameter: (work@mod.x), line:1:18, endln:1:19
      |vpiSigned:1
    |vpiName:x
    |vpiFullName:work@mod.x
  |vpiParamAssign:
  \_param_assign: , line:1:18, endln:1:23
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:1:22, endln:1:23
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:1:14, endln:1:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@mod.x), line:1:18, endln:1:19
  |vpiDefName:work@mod
  |vpiNet:
  \_logic_net: (work@mod.a), line:1:26, endln:1:27
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@mod.a
  |vpiNet:
  \_logic_net: (work@mod.b), line:1:28, endln:1:29
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@mod.b
  |vpiPort:
  \_port: (a), line:1:26, endln:1:27
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mod.a), line:1:26, endln:1:27
    |vpiTypedef:
    \_logic_typespec: , line:2:10, endln:2:10
  |vpiPort:
  \_port: (b), line:1:28, endln:1:29
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mod.b), line:1:28, endln:1:29
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:11
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:16
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:1:1, endln:5:10
    |vpiRhs:
    \_ref_obj: (work@mod.a), line:4:15, endln:4:16
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:16
      |vpiName:a
      |vpiFullName:work@mod.a
      |vpiActual:
      \_logic_net: (work@dut.mod.a), line:1:26, endln:1:27
    |vpiLhs:
    \_ref_obj: (work@mod.b), line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:16
      |vpiName:b
      |vpiFullName:work@mod.b
      |vpiActual:
      \_logic_net: (work@dut.mod.b), line:1:28, endln:1:29
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.c), line:10:8, endln:10:9
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:10:4, endln:10:7
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.a), line:7:13, endln:7:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:8:10, endln:8:10
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiNet:
  \_logic_net: (work@dut.b), line:7:16, endln:7:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:9:11, endln:9:11
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:7:13, endln:7:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a), line:7:13, endln:7:14
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:7:13, endln:7:14
    |vpiTypedef:
    \_logic_typespec: , line:8:10, endln:8:10
  |vpiPort:
  \_port: (b), line:7:16, endln:7:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:7:16, endln:7:17
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:7:16, endln:7:17
    |vpiTypedef:
    \_logic_typespec: , line:9:11, endln:9:11
  |vpiModule:
  \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:mod
    |vpiFullName:work@dut.mod
    |vpiParameter:
    \_parameter: (work@dut.mod.x), line:1:18, endln:1:19
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:1:14, endln:1:17
        |vpiParent:
        \_parameter: (work@dut.mod.x), line:1:18, endln:1:19
        |vpiSigned:1
      |vpiName:x
      |vpiFullName:work@dut.mod.x
    |vpiParamAssign:
    \_param_assign: , line:1:18, endln:1:23
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:22, endln:1:23
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: , line:1:14, endln:1:17
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.mod.x), line:1:18, endln:1:19
    |vpiDefName:work@mod
    |vpiDefFile:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.mod.a), line:1:26, endln:1:27
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
      |vpiTypespec:
      \_logic_typespec: , line:2:10, endln:2:10
      |vpiName:a
      |vpiFullName:work@dut.mod.a
    |vpiNet:
    \_logic_net: (work@dut.mod.b), line:1:28, endln:1:29
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
      |vpiTypespec:
      \_logic_typespec: , line:3:11, endln:3:11
      |vpiName:b
      |vpiFullName:work@dut.mod.b
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiPort:
    \_port: (a), line:1:26, endln:1:27
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@dut.a), line:12:24, endln:12:25
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiActual:
        \_logic_net: (work@dut.a), line:7:13, endln:7:14
      |vpiLowConn:
      \_ref_obj: (work@dut.mod.a), line:12:22, endln:12:23
        |vpiName:a
        |vpiFullName:work@dut.mod.a
        |vpiActual:
        \_logic_net: (work@dut.mod.a), line:1:26, endln:1:27
      |vpiTypedef:
      \_logic_typespec: , line:2:10, endln:2:10
    |vpiPort:
    \_port: (b), line:1:28, endln:1:29
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:12:4, endln:12:35
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@dut.c), line:12:31, endln:12:32
        |vpiName:c
        |vpiFullName:work@dut.c
        |vpiActual:
        \_logic_net: (work@dut.c), line:10:8, endln:10:9
      |vpiLowConn:
      \_ref_obj: (work@dut.mod.b), line:12:29, endln:12:30
        |vpiName:b
        |vpiFullName:work@dut.mod.b
        |vpiActual:
        \_logic_net: (work@dut.mod.b), line:1:28, endln:1:29
      |vpiTypedef:
      \_logic_typespec: , line:3:11, endln:3:11
    |vpiContAssign:
    \_cont_assign: , line:4:11, endln:4:16
  |vpiModule:
  \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiName:mod2
    |vpiFullName:work@dut.mod2
    |vpiParameter:
    \_parameter: (work@dut.mod2.x), line:1:18, endln:1:19
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
      |UINT:0
      |vpiTypespec:
      \_int_typespec: , line:1:14, endln:1:17
        |vpiParent:
        \_parameter: (work@dut.mod2.x), line:1:18, endln:1:19
        |vpiSigned:1
      |vpiName:x
      |vpiFullName:work@dut.mod2.x
    |vpiParamAssign:
    \_param_assign: , line:1:18, endln:1:23
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:22, endln:1:23
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiTypespec:
        \_int_typespec: , line:1:14, endln:1:17
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.mod2.x), line:1:18, endln:1:19
    |vpiDefName:work@mod
    |vpiDefFile:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.mod2.a), line:1:26, endln:1:27
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
      |vpiTypespec:
      \_logic_typespec: , line:2:10, endln:2:10
      |vpiName:a
      |vpiFullName:work@dut.mod2.a
    |vpiNet:
    \_logic_net: (work@dut.mod2.b), line:1:28, endln:1:29
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
      |vpiTypespec:
      \_logic_typespec: , line:3:11, endln:3:11
      |vpiName:b
      |vpiFullName:work@dut.mod2.b
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:7:1, endln:14:10
    |vpiPort:
    \_port: (a), line:1:26, endln:1:27
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@dut.c), line:13:25, endln:13:26
        |vpiName:c
        |vpiFullName:work@dut.c
        |vpiActual:
        \_logic_net: (work@dut.c), line:10:8, endln:10:9
      |vpiLowConn:
      \_ref_obj: (work@dut.mod2.a), line:13:23, endln:13:24
        |vpiName:a
        |vpiFullName:work@dut.mod2.a
        |vpiActual:
        \_logic_net: (work@dut.mod2.a), line:1:26, endln:1:27
      |vpiTypedef:
      \_logic_typespec: , line:2:10, endln:2:10
    |vpiPort:
    \_port: (b), line:1:28, endln:1:29
      |vpiParent:
      \_module_inst: work@mod (work@dut.mod2), file:UHDM-integration-tests/tests/CellNamedLikeModule/dut.v, line:13:4, endln:13:36
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@dut.b), line:13:32, endln:13:33
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiActual:
        \_logic_net: (work@dut.b), line:7:16, endln:7:17
      |vpiLowConn:
      \_ref_obj: (work@dut.mod2.b), line:13:30, endln:13:31
        |vpiName:b
        |vpiFullName:work@dut.mod2.b
        |vpiActual:
        \_logic_net: (work@dut.mod2.b), line:1:28, endln:1:29
      |vpiTypedef:
      \_logic_typespec: , line:3:11, endln:3:11
    |vpiContAssign:
    \_cont_assign: , line:4:11, endln:4:16
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'c' of type 'logic_net'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'x' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'x' of type 'parameter'
      Object '' of type 'constant'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'mod' of type 'module_inst'
      Object 'x' of type 'parameter'
      Object '' of type 'param_assign'
        Object 'x' of type 'parameter'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'x' of type 'parameter'
        Object '' of type 'constant'
      Object 'a' of type 'logic_net'
        Object '' of type 'logic_typespec'
      Object 'b' of type 'logic_net'
        Object '' of type 'logic_typespec'
      Object 'a' of type 'port'
        Object '' of type 'logic_typespec'
      Object 'b' of type 'port'
        Object '' of type 'logic_typespec'
      Object '' of type 'cont_assign'
        Object 'b' of type 'ref_obj'
        Object 'a' of type 'ref_obj'
      Object 'a' of type 'ref_obj'
      Object 'c' of type 'ref_obj'
    Object 'mod2' of type 'module_inst'
      Object 'x' of type 'parameter'
      Object '' of type 'param_assign'
        Object 'x' of type 'parameter'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'x' of type 'parameter'
        Object '' of type 'constant'
      Object 'a' of type 'logic_net'
        Object '' of type 'logic_typespec'
      Object 'b' of type 'logic_net'
        Object '' of type 'logic_typespec'
      Object 'a' of type 'port'
        Object '' of type 'logic_typespec'
      Object 'b' of type 'port'
        Object '' of type 'logic_typespec'
      Object '' of type 'cont_assign'
        Object 'b' of type 'ref_obj'
        Object 'a' of type 'ref_obj'
      Object 'c' of type 'ref_obj'
      Object 'b' of type 'ref_obj'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'c' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
