// Seed: 122351477
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6,
    output wor id_7,
    input tri1 id_8,
    input supply0 id_9
    , id_15,
    input wand id_10,
    input wor id_11,
    output supply1 id_12,
    output uwire id_13
);
  assign id_13 = -1 & (id_3);
  assign id_0 = -1;
  assign module_1._id_1 = 0;
  logic id_16 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    input tri id_0,
    output wire _id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4
);
  logic [id_1 : 1] id_6 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4
  );
endmodule
