%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/schematic_MUXI2.tex
%%
%%  Purpose:        Schematic File for MUXI2
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (two stages, 2$T_{p}$/2$T_{n}$ stacked, 10T total)
    \begin{figure}[h] %\caption{Schematic}
        \begin{center}
            \begin{circuitdiagram}{24}{27}
            \pin{2}{7}{L}{A}
            \wire{3}{2.5}{3}{11.5}
            \junct{3}{7}
            \trans{nenh*}{6}{4}{R}{$M_{0NA}$}{}
            \trans{penh*}{6}{10}{R}{}{$M_{0PA}$}
            \ground{8}{0.5}{D}  % ground below nmos
            \power{8}{13.5}{U}{}  % power above pmos
            \wire{8}{6}{8}{8}     % wire between nmos and pmos
            \wire{8}{7}{12}{7}    % stage output
            \junct{8}{7}

            \pin{2}{19}{L}{A}
            \wire{3}{14.5}{3}{23.5}
            \junct{3}{19}
            \trans{nenh*}{6}{16}{R}{$M_{0NA}$}{}
            \trans{penh*}{6}{22}{R}{}{$M_{0PA}$}
            \ground{8}{12.5}{D}  % ground below nmos
            \power{8}{25.5}{U}{}  % power above pmos
            \wire{8}{18}{8}{20}     % wire between nmos and pmos
            \wire{8}{19}{12}{19}    % stage output
            \junct{8}{19}


            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
