# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../d_latch_3.srcs/sources_1/new/dLatch_BE.vhd" \
"../../../../d_latch_3.srcs/sim_1/new/dLatch_TB.vhd" \

# Do not sort compile order
nosort
