--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml aplicVGA.twx aplicVGA.ncd -o aplicVGA.twr aplicVGA.pcf

Design file:              aplicVGA.ncd
Physical constraint file: aplicVGA.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
input       |    1.431(R)|    0.065(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blu_out<0>  |   14.353(R)|clk_BUFGP         |   0.000|
blu_out<1>  |   14.241(R)|clk_BUFGP         |   0.000|
grn_out<0>  |   24.103(R)|clk_BUFGP         |   0.000|
grn_out<1>  |   23.961(R)|clk_BUFGP         |   0.000|
grn_out<2>  |   24.335(R)|clk_BUFGP         |   0.000|
hsync       |   12.223(R)|clk_BUFGP         |   0.000|
red_out<0>  |   24.239(R)|clk_BUFGP         |   0.000|
red_out<1>  |   24.231(R)|clk_BUFGP         |   0.000|
red_out<2>  |   24.518(R)|clk_BUFGP         |   0.000|
vsync       |   12.026(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.141|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 17 18:06:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 94 MB



