$date
	Sun Oct 23 00:11:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#949548
b1011 !
1"
#949550
b1011 &
b1011 %
1$
#949551
0"
#949554
b100010 &
b100010 %
#949558
b10001 &
b10001 %
#949562
b110100 &
b110100 %
#949566
b11010 &
b11010 %
#949570
b1101 &
b1101 %
#949574
b101000 &
b101000 %
#949578
b10100 &
b10100 %
#949582
b1010 &
b1010 %
#949586
b101 &
b101 %
#949590
b10000 &
b10000 %
#949594
b1000 &
b1000 %
#949598
b100 &
b100 %
#949602
b10 &
b10 %
#949606
b1 &
1#
b1 %
#949610
b0 &
b0 %
0#
0$
#1973242
b11100 &
b11100 %
1$
b11100 !
1"
#1973243
0"
#1973246
b1110 &
b1110 %
#1973250
b111 &
b111 %
#1973254
b10110 &
b10110 %
#1973258
b1011 &
b1011 %
#1973262
b100010 &
b100010 %
#1973266
b10001 &
b10001 %
#1973270
b110100 &
b110100 %
#1973274
b11010 &
b11010 %
#1973278
b1101 &
b1101 %
#1973282
b101000 &
b101000 %
#1973286
b10100 &
b10100 %
#1973290
b1010 &
b1010 %
#1973294
b101 &
b101 %
#1973298
b10000 &
b10000 %
#1973302
b1000 &
b1000 %
#1973306
b100 &
b100 %
#1973310
b10 &
b10 %
#1973314
b1 &
b1 %
1#
#1973318
b0 &
0#
b0 %
0$
#2925493
b1 !
1"
#2925494
b1 &
b1 %
1$
#2925495
0"
#2925498
1#
#2925502
b0 &
0#
b0 %
0$
#4500012
