###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           60   # Number of ondemend PRE commands
num_pre_cmds                   =           65   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           65   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18409   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81591   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1985   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           63   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           32   # Read request latency (cycles)
read_latency[60-79]            =          911   # Read request latency (cycles)
read_latency[80-99]            =         1078   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =           16   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        54600   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.91637e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.21499e+06   # Active standby energy rank.0
average_read_latency           =      81.3237   # Average read request latency (cycles)
average_power                  =      68.3255   # Average power (mW)
total_energy                   =  6.83255e+06   # Total energy (pJ)
average_interarrival           =      7.89062   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
num_pre_cmds                   =           66   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           66   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18422   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81578   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1984   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           63   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           24   # Read request latency (cycles)
read_latency[60-79]            =          900   # Read request latency (cycles)
read_latency[80-99]            =         1079   # Read request latency (cycles)
read_latency[100-119]          =            4   # Read request latency (cycles)
read_latency[120-139]          =           22   # Read request latency (cycles)
read_latency[140-159]          =           19   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        55440   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.91574e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.21585e+06   # Active standby energy rank.0
average_read_latency           =      81.9614   # Average read request latency (cycles)
average_power                  =      68.3363   # Average power (mW)
total_energy                   =  6.83363e+06   # Total energy (pJ)
average_interarrival           =      7.90625   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           60   # Number of ondemend PRE commands
num_pre_cmds                   =           65   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           65   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18342   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81658   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1984   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            1   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           63   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           24   # Read request latency (cycles)
read_latency[60-79]            =          908   # Read request latency (cycles)
read_latency[80-99]            =         1087   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =           18   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        54600   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.91958e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.21057e+06   # Active standby energy rank.0
average_read_latency           =      81.5161   # Average read request latency (cycles)
average_power                  =      68.3135   # Average power (mW)
total_energy                   =  6.83135e+06   # Total energy (pJ)
average_interarrival           =      7.92188   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
num_pre_cmds                   =           66   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           66   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18366   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81634   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1984   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           63   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           24   # Read request latency (cycles)
read_latency[60-79]            =          900   # Read request latency (cycles)
read_latency[80-99]            =         1077   # Read request latency (cycles)
read_latency[100-119]          =            4   # Read request latency (cycles)
read_latency[120-139]          =           24   # Read request latency (cycles)
read_latency[140-159]          =           19   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        55440   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.91843e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.21216e+06   # Active standby energy rank.0
average_read_latency           =      82.0132   # Average read request latency (cycles)
average_power                  =      68.3262   # Average power (mW)
total_energy                   =  6.83262e+06   # Total energy (pJ)
average_interarrival           =       7.9375   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
num_pre_cmds                   =           66   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1982   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           66   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18401   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81599   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1984   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           64   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           19   # Read request latency (cycles)
read_latency[60-79]            =          901   # Read request latency (cycles)
read_latency[80-99]            =         1096   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =           20   # Read request latency (cycles)
read_latency[140-159]          =           12   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        55440   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.91675e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.21447e+06   # Active standby energy rank.0
average_read_latency           =        81.75   # Average read request latency (cycles)
average_power                  =      68.3325   # Average power (mW)
total_energy                   =  6.83325e+06   # Total energy (pJ)
average_interarrival           =      7.95312   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
num_pre_cmds                   =           66   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           66   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18310   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81690   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1984   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           64   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           24   # Read request latency (cycles)
read_latency[60-79]            =          900   # Read request latency (cycles)
read_latency[80-99]            =         1075   # Read request latency (cycles)
read_latency[100-119]          =            4   # Read request latency (cycles)
read_latency[120-139]          =           26   # Read request latency (cycles)
read_latency[140-159]          =           19   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        55440   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.92112e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.20846e+06   # Active standby energy rank.0
average_read_latency           =      82.0649   # Average read request latency (cycles)
average_power                  =      68.3161   # Average power (mW)
total_energy                   =  6.83161e+06   # Total energy (pJ)
average_interarrival           =      7.96875   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           60   # Number of ondemend PRE commands
num_pre_cmds                   =           65   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1984   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           65   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18228   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81772   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1984   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           64   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           31   # Read request latency (cycles)
read_latency[60-79]            =          906   # Read request latency (cycles)
read_latency[80-99]            =         1079   # Read request latency (cycles)
read_latency[100-119]          =            4   # Read request latency (cycles)
read_latency[120-139]          =           20   # Read request latency (cycles)
read_latency[140-159]          =            8   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        54600   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.92506e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.20305e+06   # Active standby energy rank.0
average_read_latency           =      81.4219   # Average read request latency (cycles)
average_power                  =       68.293   # Average power (mW)
total_energy                   =   6.8293e+06   # Total energy (pJ)
average_interarrival           =      7.98438   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =           61   # Number of ondemend PRE commands
num_pre_cmds                   =           65   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2049   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           65   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        18252   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        81748   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1985   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           64   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           24   # Read request latency (cycles)
read_latency[60-79]            =          913   # Read request latency (cycles)
read_latency[80-99]            =         1101   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =           11   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        54600   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   3.9239e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.20463e+06   # Active standby energy rank.0
average_read_latency           =      81.1513   # Average read request latency (cycles)
average_power                  =      68.2973   # Average power (mW)
total_energy                   =  6.82973e+06   # Total energy (pJ)
average_interarrival           =      7.99658   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31136   # Average bandwidth
