Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Mar 16 20:48:02 2014
| Host         : andrew-dv4t running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file sort_timing_summary_routed.rpt -pb sort_timing_summary_routed.pb
| Design       : sort
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 55 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 80 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 80 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0                  400        0.148        0.000                      0                  400        1.750        0.000                       0                   481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
external_clock  {0.000 2.250}        4.500           222.222         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        0.206        0.000                      0                  400        0.148        0.000                      0                  400        1.750        0.000                       0                   481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 s0_4/genblk1.pout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            s1_3n4/genblk1.xout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (external_clock rise@4.500ns - external_clock rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.636ns (39.815%)  route 2.473ns (60.185%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 8.615 - 4.500 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.747    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.628     4.472    s0_4/clk_IBUF_BUFG
    SLICE_X39Y68                                                      r  s0_4/genblk1.pout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.419     4.891 r  s0_4/genblk1.pout_reg[4]/Q
                         net (fo=4, routed)           0.909     5.800    s0_4/n_0_genblk1.pout_reg[4]
    SLICE_X38Y71         LUT4 (Prop_lut4_I0_O)        0.296     6.096 r  s0_4/genblk1.yout[15]_i_17__4/O
                         net (fo=1, routed)           0.000     6.096    s0_4/n_0_genblk1.yout[15]_i_17__4
    SLICE_X38Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.476 r  s0_4/genblk1.yout_reg[15]_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     6.476    s0_4/n_0_genblk1.yout_reg[15]_i_3__4
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.593 r  s0_4/genblk1.yout_reg[15]_i_2__4/CO[3]
                         net (fo=32, routed)          0.683     7.276    s0_4/n_0_genblk1.yout_reg[15]_i_2__4
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.424     7.700 r  s0_4/genblk1.xout[11]_i_1__7/O
                         net (fo=1, routed)           0.881     8.581    s1_3n4/I1[11]
    SLICE_X36Y71         FDRE                                         r  s1_3n4/genblk1.xout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      4.500     4.500 r  
    E3                                                0.000     4.500 r  clk
                         net (fo=0)                   0.000     4.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.833     5.333 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     7.016    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         1.507     8.615    s1_3n4/clk_IBUF_BUFG
    SLICE_X36Y71                                                      r  s1_3n4/genblk1.xout_reg[11]/C
                         clock pessimism              0.315     8.930    
                         clock uncertainty           -0.035     8.894    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)       -0.108     8.786    s1_3n4/genblk1.xout_reg[11]
  -------------------------------------------------------------------
                         required time                          8.786    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 s0_5/genblk1.pout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            s1_5/genblk1.pout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.596%)  route 0.117ns (45.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.754    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.562     1.341    s0_5/clk_IBUF_BUFG
    SLICE_X39Y67                                                      r  s0_5/genblk1.pout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  s0_5/genblk1.pout_reg[8]/Q
                         net (fo=1, routed)           0.117     1.600    s1_5/I1[8]
    SLICE_X37Y66         FDRE                                         r  s1_5/genblk1.pout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.987    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=480, routed)         0.834     1.850    s1_5/clk_IBUF_BUFG
    SLICE_X37Y66                                                      r  s1_5/genblk1.pout_reg[8]/C
                         clock pessimism             -0.470     1.379    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.072     1.451    s1_5/genblk1.pout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform:           { 0 2.25 }
Period:             4.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     4.500   2.345  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500     2.250   1.750  SLICE_X39Y67    s0_4/genblk1.pout_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500     2.250   1.750  SLICE_X39Y74    s0_1/genblk1.pout_reg[10]/C



