________________________________________________________________________
                       VPR - The Next Generation                        
                      Version 0.A15.0 (Windows/32)                      
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Feb 24 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0.019 seconds.
Loop for doall = 1, init_parse took 0.016 seconds.
Loop for doall = 1 took 0.031 seconds.
Swept away 0 nets with no fanout.
0 unconnected blocks in input netlist.
Removed 4 LUT buffers.
Sweeped away 4 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	57 LUTs of size 1
	86 LUTs of size 2
	65 LUTs of size 3
	71 LUTs of size 4
	96 LUTs of size 5
	52 LUTs of size 6
	8 of type input
	63 of type output
	0 of type latch
	427 of type names
	0 of type dual_port_ram
	0 of type single_port_ram
	0 of type multiply
Timing analysis: ON
Circuit netlist file: C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.net
Circuit placement file: C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.place
Circuit routing file: C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.route
Circuit SDC file: C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 0
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 10000.000000
RouterOpts.initial_pres_fac: 10000.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 10
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.blif'.

After removing unused inputs...
	total blocks: 498, total nets: 435, total inputs: 8, total outputs: 63
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-009

SDC file 'C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.out:o_37_, type: io
	
Passed route at end.
Complex block 1: cb.o_37_, type: clb
	..............................................
Passed route at end.
Complex block 2: cb.g150, type: clb
	............................................
Passed route at end.
Complex block 3: cb.i_0_, type: io
	
Passed route at end.
Complex block 4: cb.i_2_, type: io
	
Passed route at end.
Complex block 5: cb.i_1_, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 6: cb.g179, type: clb
	...............................................
Passed route at end.
Complex block 7: cb.out:o_61_, type: io
	
Passed route at end.
Complex block 8: cb.out:o_57_, type: io
	
Passed route at end.
Complex block 9: cb.out:o_40_, type: io
	
Passed route at end.
Complex block 10: cb.g13, type: clb
	..............................................
Passed route at end.
Complex block 11: cb.out:o_32_, type: io
	
Passed route at end.
Complex block 12: cb.o_32_, type: clb
	............................................
Passed route at end.
Complex block 13: cb.g31, type: clb
	.....................................................
Passed route at end.
Complex block 14: cb.out:o_51_, type: io
	
Passed route at end.
Complex block 15: cb.out:o_60_, type: io
	
Passed route at end.
Complex block 16: cb.out:o_53_, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 17: cb.o_60_, type: clb
	..........................................
Passed route at end.
Complex block 18: cb.i_3_, type: io
	
Passed route at end.
Complex block 19: cb.i_5_, type: io
	
Passed route at end.
Complex block 20: cb.i_4_, type: io
	
Passed route at end.
Complex block 21: cb.i_6_, type: io
	
Passed route at end.
Complex block 22: cb.i_7_, type: io
	
Passed route at end.
Complex block 23: cb.out:o_58_, type: io
	
Passed route at end.
Complex block 24: cb.out:o_47_, type: io
	
Passed route at end.
Complex block 25: cb.o_58_, type: clb
	......................................................................
Passed route at end.
Complex block 26: cb.o_47_, type: clb
	..............................................................................
Passed route at end.
Complex block 27: cb.out:o_55_, type: io
	
Passed route at end.
Complex block 28: cb.g363, type: clb
	.................
Passed route at end.
Complex block 29: cb.out:o_42_, type: io
	
Passed route at end.
Complex block 30: cb.o_42_, type: clb
	..................................................................
Passed route at end.
Complex block 31: cb.out:o_41_, type: io
	
Passed route at end.
Complex block 32: cb.g328, type: clb
	............................................................................................
Passed route at end.
Not enough resources expand FPGA size to x = 5 y = 5.
Complex block 33: cb.g158, type: clb
	...................................................................
Passed route at end.
Complex block 34: cb.g70, type: clb
	......................................................................
Passed route at end.
Complex block 35: cb.out:o_45_, type: io
	
Passed route at end.
Complex block 36: cb.out:o_48_, type: io
	
Passed route at end.
Complex block 37: cb.o_45_, type: clb
	...........................................................................
Passed route at end.
Complex block 38: cb.g257, type: clb
	..............................................................................
Passed route at end.
Complex block 39: cb.out:o_59_, type: io
	
Passed route at end.
Complex block 40: cb.g61, type: clb
	..........................................................................
Passed route at end.
Complex block 41: cb.g83, type: clb
	.............................................................................
Passed route at end.
Complex block 42: cb.out:o_54_, type: io
	
Passed route at end.
Complex block 43: cb.out:o_38_, type: io
	
Passed route at end.
Complex block 44: cb.out:o_56_, type: io
	
Passed route at end.
Complex block 45: cb.o_56_, type: clb
	..........................................
Passed route at end.
Complex block 46: cb.o_38_, type: clb
	..................................................
Passed route at end.
Complex block 47: cb.out:o_34_, type: io
	
Passed route at end.
Complex block 48: cb.out:o_39_, type: io
	
Passed route at end.
Complex block 49: cb.out:o_52_, type: io
	
Passed route at end.
Complex block 50: cb.out:o_43_, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 6 y = 6.
Complex block 51: cb.g87, type: clb
	.......................................................................................
Passed route at end.
Complex block 52: cb.g128, type: clb
	.......................
Passed route at end.
Complex block 53: cb.g131, type: clb
	....................................................
Passed route at end.
Complex block 54: cb.out:o_62_, type: io
	
Passed route at end.
Complex block 55: cb.g201, type: clb
	...............................................
Passed route at end.
Not enough resources expand FPGA size to x = 7 y = 7.
Complex block 56: cb.g63, type: clb
	.....................................
Passed route at end.
Complex block 57: cb.g234, type: clb
	.......................................
Passed route at end.
Complex block 58: cb.g72, type: clb
	........................
Passed route at end.
Complex block 59: cb.g254, type: clb
	.................
Passed route at end.
Complex block 60: cb.g119, type: clb
	.........
Passed route at end.
Complex block 61: cb.out:o_31_, type: io
	
Passed route at end.
Complex block 62: cb.out:o_16_, type: io
	
Passed route at end.
Complex block 63: cb.out:o_15_, type: io
	
Passed route at end.
Complex block 64: cb.out:o_14_, type: io
	
Passed route at end.
Complex block 65: cb.out:o_13_, type: io
	
Passed route at end.
Complex block 66: cb.out:o_11_, type: io
	
Passed route at end.
Complex block 67: cb.out:o_12_, type: io
	
Passed route at end.
Complex block 68: cb.out:o_7_, type: io
	
Passed route at end.
Complex block 69: cb.out:o_28_, type: io
	
Passed route at end.
Complex block 70: cb.out:o_8_, type: io
	
Passed route at end.
Complex block 71: cb.out:o_6_, type: io
	
Passed route at end.
Complex block 72: cb.out:o_21_, type: io
	
Passed route at end.
Complex block 73: cb.out:o_36_, type: io
	
Passed route at end.
Complex block 74: cb.out:o_44_, type: io
	
Passed route at end.
Complex block 75: cb.out:o_23_, type: io
	
Passed route at end.
Complex block 76: cb.out:o_49_, type: io
	
Passed route at end.
Complex block 77: cb.out:o_30_, type: io
	
Passed route at end.
Complex block 78: cb.out:o_9_, type: io
	
Passed route at end.
Complex block 79: cb.out:o_27_, type: io
	
Passed route at end.
Complex block 80: cb.out:o_25_, type: io
	
Passed route at end.
Complex block 81: cb.out:o_24_, type: io
	
Passed route at end.
Complex block 82: cb.out:o_20_, type: io
	
Passed route at end.
Complex block 83: cb.out:o_29_, type: io
	
Passed route at end.
Complex block 84: cb.out:o_3_, type: io
	
Passed route at end.
Complex block 85: cb.out:o_50_, type: io
	
Passed route at end.
Complex block 86: cb.out:o_19_, type: io
	
Passed route at end.
Complex block 87: cb.out:o_18_, type: io
	
Passed route at end.
Complex block 88: cb.out:o_46_, type: io
	
Passed route at end.
Complex block 89: cb.out:o_4_, type: io
	
Passed route at end.
Complex block 90: cb.out:o_2_, type: io
	
Passed route at end.
Complex block 91: cb.out:o_33_, type: io
	
Passed route at end.
Complex block 92: cb.out:o_1_, type: io
	
Passed route at end.
Complex block 93: cb.out:o_35_, type: io
	
Passed route at end.
Complex block 94: cb.out:o_22_, type: io
	
Passed route at end.
Complex block 95: cb.out:o_26_, type: io
	
Passed route at end.
Complex block 96: cb.out:o_10_, type: io
	
Passed route at end.
Complex block 97: cb.out:o_17_, type: io
	
Passed route at end.
Complex block 98: cb.out:o_5_, type: io
	
Passed route at end.
Complex block 99: cb.out:o_0_, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 71, average # input + clock pins used: 0.887324, average # output pins used: 0.112676
	clb: # blocks: 29, average # input + clock pins used: 23.2414, average # output pins used: 9.7931
	mult_36: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	memory: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 143 out of 435 nets, 292 nets not absorbed.

Netlist conversion complete.

Packing took 9.203 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'C:\Users\RobertKaram\Dropbox\MAHA\MemoryObfuscation\SecBLIF\SecBLIF\bin\Debug\quartus_blif\ex5p_qmap.net'.

Netlist num_nets: 292
Netlist num_blocks: 100
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 29.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 8
Netlist output pins: 63

Auto-sizing FPGA at x = 10 y = 10
Auto-sizing FPGA at x = 5 y = 5
Auto-sizing FPGA at x = 7 y = 7
Auto-sizing FPGA at x = 6 y = 6
Auto-sizing FPGA at x = 6 y = 6
FPGA auto-sized to x = 7 y = 7
The circuit will be mapped into a 7 x 7 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 8	blocks of type: <EMPTY>
	Netlist      71	blocks of type: io
	Architecture 224	blocks of type: io
	Netlist      29	blocks of type: clb
	Architecture 35	blocks of type: clb
	Netlist      0	blocks of type: mult_36
	Architecture 1	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 1	blocks of type: memory

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 737 point to point connections in this circuit.

Initial placement cost: 1.03542 bb_cost: 27.2178 td_cost: 1.4784e-007 delay_cost: 2.39089e-007

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.17267   0.99425     26.9311 1.72661e-007 2.40111e-007 3.24408e-010   5.3400   0.9978  0.0123  8.0000  1.0000       464  0.5000
  0.08634    1.0092     26.3204 1.77988e-007 2.36528e-007 3.16212e-010   5.0077   0.9849  0.0183  8.0000  1.0000       928  0.5000
  0.04317    1.0297     26.2378 1.70604e-007 2.35711e-007 3.09384e-010   5.1996   0.9720  0.0187  8.0000  1.0000      1392  0.5000
  0.02158   0.99052     26.6053 1.76288e-007 2.37662e-007 3.29084e-010   5.2302   0.9655  0.0106  8.0000  1.0000      1856  0.5000
  0.01079   0.97978     25.8379 1.70905e-007 2.35101e-007 3.2383e-010   5.2599   0.9203  0.0127  8.0000  1.0000      2320  0.9000
  0.00971   0.98321     25.6625 1.7634e-007 2.34532e-007 3.18596e-010   5.0400   0.9224  0.0137  8.0000  1.0000      2784  0.9000
  0.00874    0.9916     25.8242 1.77309e-007 2.32328e-007 3.19042e-010   4.9587   0.8987  0.0103  8.0000  1.0000      3248  0.9000
  0.00787   0.99072     25.6668 1.61696e-007 2.28462e-007 3.09829e-010   5.2697   0.8944  0.0087  8.0000  1.0000      3712  0.9000
  0.00708    1.0047     25.2875 1.73996e-007 2.31492e-007 3.09986e-010   4.9822   0.8491  0.0160  8.0000  1.0000      4176  0.9000
  0.00637    1.0134     25.5714 1.63971e-007 2.30453e-007 3.08467e-010   5.2583   0.8513  0.0113  8.0000  1.0000      4640  0.9000
  0.00574   0.98318     25.3753 1.73679e-007 2.30305e-007 3.17799e-010   5.1027   0.8233  0.0141  8.0000  1.0000      5104  0.9000
  0.00516      1.01     24.5877 1.65138e-007 2.24787e-007 3.0324e-010   5.0023   0.8060  0.0116  8.0000  1.0000      5568  0.9000
  0.00465   0.99437     24.4454 1.65141e-007 2.2707e-007 3.06628e-010   5.1479   0.8060  0.0095  8.0000  1.0000      6032  0.9000
  0.00418   0.96904     24.3065 1.66211e-007 2.27153e-007 3.1679e-010   5.2185   0.7888  0.0161  8.0000  1.0000      6496  0.9500
  0.00397   0.99789     24.7211 1.6996e-007 2.30199e-007 3.14002e-010   5.0764   0.7198  0.0093  8.0000  1.0000      6960  0.9500
  0.00377   0.99474      24.836 1.65892e-007 2.28895e-007 3.12364e-010   5.2295   0.8190  0.0148  8.0000  1.0000      7424  0.9000
  0.00340   0.97081     24.1292 1.69565e-007 2.25981e-007 3.12241e-010   4.9977   0.7435  0.0119  8.0000  1.0000      7888  0.9500
  0.00323    1.0012     23.9517 1.69294e-007 2.24898e-007 3.05533e-010   4.8684   0.7608  0.0050  8.0000  1.0000      8352  0.9500
  0.00306   0.99122     23.5067 1.68421e-007 2.23503e-007 3.06305e-010   4.8793   0.7414  0.0069  8.0000  1.0000      8816  0.9500
  0.00291    1.0026      24.086 1.62317e-007 2.2367e-007 3.04061e-010   5.0500   0.7478  0.0080  8.0000  1.0000      9280  0.9500
  0.00277   0.99918     23.5713 1.62142e-007 2.20716e-007 3.00662e-010   4.9964   0.6616  0.0095  8.0000  1.0000      9744  0.9500
  0.00263   0.98872     23.3969 1.66869e-007 2.22583e-007 3.01095e-010   5.0064   0.6810  0.0062  8.0000  1.0000     10208  0.9500
  0.00250   0.99585     23.7034 1.62791e-007 2.20529e-007 3.02092e-010   5.0215   0.6552  0.0072  8.0000  1.0000     10672  0.9500
  0.00237   0.99033     24.0004 1.60503e-007 2.21327e-007 3.01272e-010   5.1018   0.6552  0.0058  8.0000  1.0000     11136  0.9500
  0.00225   0.99449     23.9042 1.70125e-007 2.21791e-007 3.03625e-010   4.8659   0.6918  0.0060  8.0000  1.0000     11600  0.9500
  0.00214   0.99618     23.9509 1.6119e-007 2.17313e-007 2.97716e-010   4.9459   0.6466  0.0069  8.0000  1.0000     12064  0.9500
  0.00203   0.99856     23.5848 1.65925e-007 2.19822e-007 2.94233e-010   4.8220   0.6422  0.0081  8.0000  1.0000     12528  0.9500
  0.00193    1.0051     23.1832 1.64129e-007 2.18563e-007 2.95503e-010   4.8279   0.5754  0.0057  8.0000  1.0000     12992  0.9500
  0.00184   0.98623     22.9691 1.58921e-007 2.19098e-007 2.98271e-010   5.1216   0.5776  0.0074  8.0000  1.0000     13456  0.9500
  0.00174    0.9929     22.9264 1.58417e-007 2.19313e-007 2.99668e-010   5.0851   0.5733  0.0047  8.0000  1.0000     13920  0.9500
  0.00166   0.98852      23.003 1.58907e-007 2.17497e-007 3.01745e-010   5.0676   0.6099  0.0081  8.0000  1.0000     14384  0.9500
  0.00157   0.99883     22.6764 1.62251e-007 2.19257e-007 2.94151e-010   4.9233   0.5431  0.0055  8.0000  1.0000     14848  0.9500
  0.00149    1.0011     22.8418 1.65307e-007 2.18937e-007 3.00805e-010   4.9208   0.5582  0.0066  8.0000  1.0000     15312  0.9500
  0.00142   0.98893     22.1171 1.63118e-007 2.16962e-007 2.95459e-010   4.9409   0.5603  0.0041  8.0000  1.0000     15776  0.9500
  0.00135   0.99767     22.2103 1.57157e-007 2.16175e-007 2.94869e-010   4.9947   0.5065  0.0021  8.0000  1.0000     16240  0.9500
  0.00128    1.0009     22.5625 1.63702e-007 2.16575e-007 2.93681e-010   4.8706   0.4547  0.0042  8.0000  1.0000     16704  0.9500
  0.00122   0.98683     22.3743 1.57917e-007 2.1609e-007 2.94931e-010   5.0428   0.4957  0.0046  8.0000  1.0000     17168  0.9500
  0.00116   0.99569     22.3636 1.55428e-007 2.14266e-007 2.9221e-010   4.9939   0.5129  0.0032  8.0000  1.0000     17632  0.9500
  0.00110   0.98855     21.9206 1.57268e-007 2.12035e-007 2.90211e-010   4.8380   0.4310  0.0042  8.0000  1.0000     18096  0.9500
  0.00104    1.0032      22.004 1.54355e-007 2.11515e-007 2.85909e-010   4.8156   0.4461  0.0049  7.9283  1.0717     18560  0.9500
  0.00099   0.99917     22.0776 1.57677e-007 2.12141e-007 2.88702e-010   4.8985   0.4569  0.0049  7.9768  1.0232     19024  0.9500
  0.00094    1.0061     22.1977 1.5853e-007 2.12277e-007 2.86018e-010   4.8230   0.4073  0.0044  8.0000  1.0000     19488  0.9500
  0.00089   0.99533     21.9544 1.51372e-007 2.10989e-007 2.8531e-010   4.7527   0.4052  0.0017  7.7386  1.2614     19952  0.9500
  0.00085   0.99601     21.8223 1.39479e-007 2.11987e-007  2.886e-010   4.8245   0.3815  0.0038  7.4691  1.5309     20416  0.9500
  0.00081    1.0007     21.8961 1.30126e-007 2.12087e-007 2.86859e-010   4.6807   0.4159  0.0026  7.0319  1.9681     20880  0.9500
  0.00077   0.99335     21.7413 1.14287e-007 2.1164e-007 2.88375e-010   4.8910   0.4009  0.0031  6.8628  2.1372     21344  0.9500
  0.00073    1.0014     21.9847 1.18474e-007 2.11053e-007 2.87646e-010   4.6723   0.4159  0.0016  6.5942  2.4058     21808  0.9500
  0.00069   0.99916     22.0542 1.13935e-007 2.11124e-007 2.8655e-010   4.7150   0.4655  0.0027  6.4356  2.5644     22272  0.9500
  0.00066   0.99713     21.8514 1.17719e-007 2.1075e-007 2.86018e-010   4.6911   0.3879  0.0033  6.5998  2.4002     22736  0.9500
  0.00062   0.99924     21.8828 1.05543e-007 2.09934e-007 2.84448e-010   4.7111   0.3922  0.0026  6.2562  2.7438     23200  0.9500
  0.00059   0.99617     21.7585 1.05709e-007 2.10888e-007 2.85283e-010   4.5747   0.3922  0.0016  5.9574  3.0426     23664  0.9500
  0.00056    1.0023     21.6814 7.99731e-008 2.11915e-007 2.8597e-010   4.9336   0.4095  0.0035  5.6729  3.3271     24128  0.9500
  0.00054   0.99563     21.7667 9.15428e-008 2.1153e-007 2.87997e-010   4.7613   0.3879  0.0036  5.4997  3.5003     24592  0.9500
  0.00051   0.98859     21.3403 6.92905e-008 2.09081e-007 2.84956e-010   4.9913   0.3599  0.0066  5.2134  3.7866     25056  0.9500
  0.00048   0.99406      20.998 8.41274e-008 2.07123e-007 2.81843e-010   4.5345   0.3750  0.0021  4.7958  4.2042     25520  0.9500
  0.00046   0.99998     21.0425 7.35684e-008 2.07521e-007 2.8119e-010   4.6322   0.3793  0.0015  4.4841  4.5159     25984  0.9500
  0.00044    1.0054     21.1259 7.6437e-008 2.07825e-007 2.81033e-010   4.5295   0.3470  0.0018  4.2120  4.7880     26448  0.9500
  0.00041   0.99602      21.044 6.2139e-008 2.07316e-007 2.8249e-010   4.7969   0.4009  0.0043  3.8202  5.1798     26912  0.9500
  0.00039    1.0004     21.0965 6.98141e-008 2.08303e-007 2.81077e-010   4.5534   0.3750  0.0014  3.6707  5.3293     27376  0.9500
  0.00037    0.9908     21.1041 5.15966e-008 2.08313e-007 2.83389e-010   4.8056   0.3621  0.0052  3.4321  5.5679     27840  0.9500
  0.00036   0.99978     21.1279 4.89123e-008 2.08643e-007 2.82276e-010   4.7730   0.3728  0.0022  3.1646  5.8354     28304  0.9500
  0.00034   0.99559      20.952 4.3689e-008 2.07614e-007 2.82224e-010   4.7705   0.4138  0.0019  2.9521  6.0479     28768  0.9500
  0.00032   0.99476     20.7555 4.50196e-008 2.08001e-007 2.81407e-010   4.7504   0.3815  0.0016  2.8747  6.1253     29232  0.9500
  0.00030   0.99458      20.713 4.84432e-008 2.07736e-007 2.83233e-010   4.6751   0.4052  0.0020  2.7065  6.2935     29696  0.9500
  0.00029   0.99482     20.5248 4.74461e-008 2.07776e-007 2.82108e-010   4.6575   0.3297  0.0017  2.6122  6.3878     30160  0.9500
  0.00028   0.99751     20.6411 4.47437e-008 2.07395e-007 2.81809e-010   4.6575   0.3319  0.0013  2.3242  6.6758     30624  0.9500
  0.00026   0.99772     20.6703 4.80059e-008 2.07411e-007 2.80978e-010   4.5396   0.3190  0.0014  2.0729  6.9271     31088  0.9500
  0.00025   0.99685      20.627 4.94861e-008 2.07356e-007 2.8216e-010   4.4953   0.4052  0.0013  1.8220  7.1780     31552  0.9500
  0.00024   0.99874     20.6317 4.99563e-008 2.07639e-007 2.81496e-010   4.4640   0.3858  0.0018  1.7586  7.2414     32016  0.9500
  0.00022   0.99632     20.4934 4.44658e-008 2.08089e-007 2.82429e-010   4.5371   0.4310  0.0028  1.6632  7.3368     32480  0.9500
  0.00021   0.99533     20.4239 4.46771e-008 2.07284e-007 2.81908e-010   4.5656   0.3707  0.0028  1.6483  7.3517     32944  0.9500
  0.00020   0.99768     20.3437 4.91995e-008 2.06913e-007 2.8155e-010   4.4439   0.3664  0.0017  1.5341  7.4659     33408  0.9500
  0.00019   0.99692     20.2892 4.9382e-008 2.06438e-007  2.806e-010   4.4551   0.3556  0.0012  1.4211  7.5789     33872  0.9500
  0.00018    1.0004     20.2593 4.84886e-008 2.07532e-007 2.79902e-010   4.4439   0.3384  0.0005  1.3012  7.6988     34336  0.9500
  0.00017   0.99686     20.2663 4.81128e-008 2.06337e-007 2.81628e-010   4.4439   0.3621  0.0010  1.1689  7.8311     34800  0.9500
  0.00016   0.99889     20.1735 4.53066e-008 2.06665e-007 2.80944e-010   4.4665   0.2802  0.0009  1.0778  7.9222     35264  0.9500
  0.00016    1.0001     20.1084 4.47561e-008 2.06534e-007 2.80283e-010   4.4665   0.3147  0.0008  1.0000  8.0000     35728  0.9500
  0.00015   0.99619     20.1363 4.67749e-008 2.05872e-007 2.79394e-010   4.4551   0.2737  0.0014  1.0000  8.0000     36192  0.9500
  0.00014    1.0001     20.0902 4.60701e-008 2.0608e-007 2.79582e-010   4.4439   0.2112  0.0005  1.0000  8.0000     36656  0.9500
  0.00013    1.0006     20.1239 4.6943e-008 2.06057e-007 2.79602e-010   4.4350   0.2629  0.0007  1.0000  8.0000     37120  0.9500
  0.00013    1.0001     20.1074 4.51674e-008 2.05765e-007 2.78774e-010   4.4727   0.1961  0.0005  1.0000  8.0000     37584  0.9500
  0.00012   0.99931     20.1123 4.70204e-008 2.0573e-007 2.79207e-010   4.4350   0.2091  0.0008  1.0000  8.0000     38048  0.9500
  0.00012   0.99872     20.0702 4.77534e-008 2.05932e-007 2.79026e-010   4.4350   0.1940  0.0006  1.0000  8.0000     38512  0.9500
  0.00011   0.99896     20.0839 4.66767e-008 2.06181e-007 2.79142e-010   4.4350   0.2026  0.0011  1.0000  8.0000     38976  0.9500
  0.00010   0.99954     20.0394 4.51953e-008 2.06475e-007 2.79929e-010   4.4439   0.1552  0.0007  1.0000  8.0000     39440  0.9500
  0.00010    1.0004      20.033 4.39309e-008 2.06592e-007 2.80467e-010   4.4665   0.1487  0.0003  1.0000  8.0000     39904  0.8000
  0.00008   0.99926     20.0069 4.46111e-008 2.06545e-007 2.80031e-010   4.4526   0.1401  0.0005  1.0000  8.0000     40368  0.8000
  0.00006   0.99989     19.9788 4.59423e-008 2.06144e-007 2.79969e-010   4.4350   0.1013  0.0002  1.0000  8.0000     40832  0.8000
  0.00005   0.99959     19.9434 4.58943e-008 2.06463e-007 2.80102e-010   4.4350   0.0366  0.0002  1.0000  8.0000     41296  0.8000
  0.00004   0.99987     19.9233 4.59186e-008 2.06375e-007 2.80051e-010   4.4350   0.0237  0.0001  1.0000  8.0000     41760  0.8000
  0.00003   0.99963     19.9198 4.62658e-008 2.0629e-007 2.80003e-010   4.4350   0.0366  0.0003  1.0000  8.0000     42224  0.8000
  0.00003   0.99977     19.9019 4.58641e-008 2.06337e-007 2.80058e-010   4.4350   0.0086  0.0001  1.0000  8.0000     42688  0.8000
  0.00002    1.0001     19.8969 4.58668e-008 2.06266e-007 2.79727e-010   4.4350   0.0172  0.0001  1.0000  8.0000     43152  0.8000
  0.00000         1     19.8969 4.58726e-008 2.0611e-007 2.79881e-010            0.0043  0.0000  1.0000  8.0000     43616

BB estimate of min-dist (placement) wirelength: 1990
bb_cost recomputed from scratch: 19.8969
timing_cost recomputed from scratch: 4.58725e-008
delay_cost recomputed from scratch: 2.06136e-007

Completed placement consistency check successfully.

Swaps called: 43716

Placement estimated critical path delay: 4.43504 ns
Placement cost: 1.00003, bb_cost: 19.8969, td_cost: 4.58725e-008, delay_cost: 2.06136e-007
Placement total # of swap attempts: 43716
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 15.84 seconds.
Using low: -1, high: -1, current: 162
Build rr_graph took 1.571 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
WARNING(2): Empty heap occurred in get_heap_head.
WARNING(3): Some blocks are impossible to connect in this architecture.
Cannot route net #271 (o_24_) to sink #1 -- no possible path.
Routing failed.
Using low: 162, high: -1, current: 324
Build rr_graph took 4.462 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 3100, total available wire length 36288, ratio 0.0854277
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.
Using low: 162, high: 324, current: 244
Build rr_graph took 2.858 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 3134, total available wire length 27328, ratio 0.114681
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.
Using low: 162, high: 244, current: 204
Build rr_graph took 2.164 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 3085, total available wire length 22848, ratio 0.135023
Critical path: 5.19608 ns
Routing iteration took 0.016 seconds.

Routing iteration: 2
Successfully routed after 2 routing iterations.
Completed net delay value cross check successfully.
Using low: 162, high: 204, current: 184
Build rr_graph took 1.866 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 3126, total available wire length 20608, ratio 0.151689
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.
Using low: 162, high: 184, current: 174
Build rr_graph took 1.718 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 3106, total available wire length 19488, ratio 0.15938
Critical path: 5.05257 ns
Routing iteration took 0.016 seconds.

Routing iteration: 2
Critical path: 5.05257 ns
Routing iteration took 0.014 seconds.

Routing iteration: 3
Critical path: 5.05257 ns
Routing iteration took 0.014 seconds.

Routing iteration: 4
Successfully routed after 4 routing iterations.
Completed net delay value cross check successfully.
Using low: 162, high: 174, current: 168
Build rr_graph took 1.641 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 3266, total available wire length 18816, ratio 0.173576
Critical path: 4.84064 ns
Routing iteration took 0.014 seconds.

Routing iteration: 2
Successfully routed after 2 routing iterations.
Completed net delay value cross check successfully.
Using low: 162, high: 168, current: 166
Build rr_graph took 1.598 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
WARNING(4): Empty heap occurred in get_heap_head.
WARNING(5): Some blocks are impossible to connect in this architecture.
Cannot route net #260 (o_56_) to sink #1 -- no possible path.
Routing failed.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -243687237
Best routing used a channel width factor of 168.

Average number of bends per net: 1.61301  Maximum # of bends: 8

Number of routed nets (nonglobal): 292
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 3252, average net length: 11.1370
	Maximum net length: 62

Wirelength results in terms of physical segments...
	Total wiring segments used: 980, average wire segments per net: 3.35616
	Maximum segments used by a net: 18
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	5	3.42857  	168
1	12	9.71429  	168
2	46	38.1429  	168
3	49	38.0000  	168
4	43	38.0000  	168
5	61	49.4286  	168
6	46	38.4286  	168
7	32	22.7143  	168

Y - Directed channels: i	max occ	av_occ		capacity
0	55	42.2857  	168
1	32	21.4286  	168
2	29	21.1429  	168
3	58	42.1429  	168
4	56	37.5714  	168
5	32	22.5714  	168
6	26	18.2857  	168
7	29	21.2857  	168

Total tracks in x-direction: 1344, in y-direction: 1344

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.83029e+006
	Total used logic block area: 1.56293e+006

Routing area (in minimum width transistor areas)...
	Total routing area: 931490., per logic tile: 19010.0

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.146

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.146

Nets on critical path: 6 normal, 0 global.
Total logic delay: 2.52737e-009 (s), total net delay: 2.31327e-009 (s)
Final critical path: 4.84064 ns
f_max: 206.584 MHz

Least slack in design: -4.84064 ns


Writing the post-synthesized circuit Verilog and SDF...
Writing Verilog for secure FPGA...Writing Verilog for secure FPGA with internal Key usage...
