#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ddbb7a3910 .scope module, "tb_mod_reg16_4to16" "tb_mod_reg16_4to16" 2 8;
 .timescale -9 -11;
P_0x55ddbb7a3a90 .param/l "Nin" 1 2 11, +C4<00000000000000000000000000000100>;
P_0x55ddbb7a3ad0 .param/l "Nout" 1 2 10, +C4<00000000000000000000000000010000>;
P_0x55ddbb7a3b10 .param/l "period" 1 2 12, +C4<00000000000000000000000000010100>;
v0x55ddbb7ccd10_0 .var "aux", 127 0;
v0x55ddbb7ccdf0_0 .var "clk", 0 0;
v0x55ddbb7ccee0_0 .var "i", 31 0;
v0x55ddbb7cd010_0 .var/i "index", 31 0;
v0x55ddbb7cd0b0_0 .net "o", 127 0, v0x55ddbb7cbb40_0;  1 drivers
v0x55ddbb7cd1d0_0 .var "rd_en", 0 0;
v0x55ddbb7cd2a0_0 .net "reg_full", 0 0, v0x55ddbb7cbcc0_0;  1 drivers
v0x55ddbb7cd370_0 .var "resetn", 0 0;
v0x55ddbb7cd440_0 .var "wr_en", 0 0;
S_0x55ddbb768140 .scope module, "DUT" "mod_reg16_4to16" 2 25, 3 7 0, S_0x55ddbb7a3910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 32 "i"
    .port_info 5 /OUTPUT 128 "o"
    .port_info 6 /OUTPUT 1 "reg_full"
P_0x55ddbb795b80 .param/l "Nin" 1 3 13, +C4<00000000000000000000000000000100>;
P_0x55ddbb795bc0 .param/l "Nout" 1 3 12, +C4<00000000000000000000000000010000>;
v0x55ddbb78e520_0 .var "aux", 127 0;
v0x55ddbb78e7e0_0 .net "clk", 0 0, v0x55ddbb7ccdf0_0;  1 drivers
v0x55ddbb78df00_0 .var "counter", 1 0;
v0x55ddbb78e210_0 .net "i", 31 0, v0x55ddbb7ccee0_0;  1 drivers
v0x55ddbb7cba10_0 .var/i "index", 31 0;
v0x55ddbb7cbb40_0 .var "o", 127 0;
v0x55ddbb7cbc00_0 .net "rd_en", 0 0, v0x55ddbb7cd1d0_0;  1 drivers
v0x55ddbb7cbcc0_0 .var "reg_full", 0 0;
v0x55ddbb7cbd80_0 .net "resetn", 0 0, v0x55ddbb7cd370_0;  1 drivers
v0x55ddbb7cbe40_0 .net "wr_en", 0 0, v0x55ddbb7cd440_0;  1 drivers
E_0x55ddbb79ebc0/0 .event negedge, v0x55ddbb7cbd80_0;
E_0x55ddbb79ebc0/1 .event posedge, v0x55ddbb78e7e0_0;
E_0x55ddbb79ebc0 .event/or E_0x55ddbb79ebc0/0, E_0x55ddbb79ebc0/1;
S_0x55ddbb7cbfe0 .scope task, "enableRead" "enableRead" 2 51, 2 51 0, S_0x55ddbb7a3910;
 .timescale -9 -11;
E_0x55ddbb79dd60 .event negedge, v0x55ddbb78e7e0_0;
E_0x55ddbb79de70 .event posedge, v0x55ddbb78e7e0_0;
TD_tb_mod_reg16_4to16.enableRead ;
    %wait E_0x55ddbb79de70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ddbb7cd1d0_0, 0, 1;
    %wait E_0x55ddbb79dd60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddbb7cd1d0_0, 0, 1;
    %end;
S_0x55ddbb7cc1c0 .scope task, "enableResetn" "enableResetn" 2 42, 2 42 0, S_0x55ddbb7a3910;
 .timescale -9 -11;
TD_tb_mod_reg16_4to16.enableResetn ;
    %wait E_0x55ddbb79de70;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddbb7cd370_0, 0, 1;
    %wait E_0x55ddbb79de70;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ddbb7cd370_0, 0, 1;
    %end;
S_0x55ddbb7cc3c0 .scope task, "enableWrite" "enableWrite" 2 61, 2 61 0, S_0x55ddbb7a3910;
 .timescale -9 -11;
TD_tb_mod_reg16_4to16.enableWrite ;
    %wait E_0x55ddbb79de70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ddbb7cd440_0, 0, 1;
    %wait E_0x55ddbb79dd60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddbb7cd440_0, 0, 1;
    %end;
S_0x55ddbb7cc590 .scope task, "test_read" "test_read" 2 108, 2 108 0, S_0x55ddbb7a3910;
 .timescale -9 -11;
TD_tb_mod_reg16_4to16.test_read ;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7cd010_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55ddbb7cd010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55ddbb7ccd10_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55ddbb7cd0b0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55ddbb7cd0b0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 115 "$display", "CORRECT! Output value: %h \012", S<0,vec4,u8> {1 0 0};
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ddbb7ccd10_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55ddbb7cd0b0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 117 "$display", "Expected value: %h ;; Value read: %h ;; Pos: %d \012", S<1,vec4,u8>, S<0,vec4,u8>, v0x55ddbb7cd010_0 {2 0 0};
T_3.3 ;
    %load/vec4 v0x55ddbb7cd010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ddbb7cd010_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x55ddbb7cc7b0 .scope task, "test_resetn" "test_resetn" 2 71, 2 71 0, S_0x55ddbb7a3910;
 .timescale -9 -11;
TD_tb_mod_reg16_4to16.test_resetn ;
    %load/vec4 v0x55ddbb7cd370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7cd010_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x55ddbb7cd010_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.7, 5;
    %delay 2000, 0;
    %load/vec4 v0x55ddbb7cd0b0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x55ddbb7cd0b0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 80 "$display", "Correct value in position %d \012", S<0,vec4,u8> {1 0 0};
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x55ddbb7cd0b0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 82 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x55ddbb7cd010_0 {1 0 0};
T_4.9 ;
    %load/vec4 v0x55ddbb7cd010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ddbb7cd010_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
T_4.4 ;
    %end;
S_0x55ddbb7cc980 .scope task, "test_setInput" "test_setInput" 2 89, 2 89 0, S_0x55ddbb7a3910;
 .timescale -9 -11;
v0x55ddbb7ccb50_0 .var "inn", 31 0;
v0x55ddbb7ccc30_0 .var/i "row", 31 0;
TD_tb_mod_reg16_4to16.test_setInput ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7cd010_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x55ddbb7cd010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x55ddbb7ccb50_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55ddbb7ccee0_0, 4, 8;
    %load/vec4 v0x55ddbb7ccee0_0;
    %load/vec4 v0x55ddbb7cd010_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55ddbb7cd010_0;
    %load/vec4 v0x55ddbb7ccc30_0;
    %muli 4, 0, 32;
    %add;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55ddbb7ccd10_0, 4, 8;
    %load/vec4 v0x55ddbb7cd010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ddbb7cd010_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %end;
    .scope S_0x55ddbb768140;
T_6 ;
    %wait E_0x55ddbb79ebc0;
    %load/vec4 v0x55ddbb7cbd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ddbb78df00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddbb7cbcc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7cba10_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55ddbb7cba10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55ddbb7cba10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55ddbb78e520_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55ddbb7cba10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55ddbb7cbb40_0, 4, 8;
    %load/vec4 v0x55ddbb7cba10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ddbb7cba10_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ddbb7cbe40_0;
    %load/vec4 v0x55ddbb7cbcc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7cba10_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x55ddbb7cba10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x55ddbb78e210_0;
    %load/vec4 v0x55ddbb7cba10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55ddbb78df00_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x55ddbb7cba10_0;
    %add;
    %pad/u 35;
    %muli 8, 0, 35;
    %ix/vec4 4;
    %store/vec4 v0x55ddbb78e520_0, 4, 8;
    %load/vec4 v0x55ddbb7cba10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ddbb7cba10_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %load/vec4 v0x55ddbb78df00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ddbb78df00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ddbb7cbcc0_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x55ddbb78df00_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55ddbb78df00_0, 0, 2;
T_6.9 ;
T_6.4 ;
    %load/vec4 v0x55ddbb7cbc00_0;
    %load/vec4 v0x55ddbb7cbcc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7cba10_0, 0, 32;
T_6.12 ;
    %load/vec4 v0x55ddbb7cba10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0x55ddbb78e520_0;
    %load/vec4 v0x55ddbb7cba10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55ddbb7cba10_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55ddbb7cbb40_0, 4, 8;
    %load/vec4 v0x55ddbb7cba10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ddbb7cba10_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddbb7cbcc0_0, 0, 1;
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ddbb7a3910;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v0x55ddbb7ccdf0_0;
    %nor/r;
    %store/vec4 v0x55ddbb7ccdf0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ddbb7a3910;
T_8 ;
    %vpi_call 2 36 "$dumpfile", "wv_mod_reg16_4to16.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ddbb7a3910 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55ddbb7a3910;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ddbb7ccdf0_0, 0, 1;
    %fork TD_tb_mod_reg16_4to16.enableResetn, S_0x55ddbb7cc1c0;
    %join;
    %pushi/vec4 15728880, 0, 32;
    %store/vec4 v0x55ddbb7ccb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ddbb7ccc30_0, 0, 32;
    %fork TD_tb_mod_reg16_4to16.test_setInput, S_0x55ddbb7cc980;
    %join;
    %fork TD_tb_mod_reg16_4to16.enableWrite, S_0x55ddbb7cc3c0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 287445282, 0, 32;
    %store/vec4 v0x55ddbb7ccb50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ddbb7ccc30_0, 0, 32;
    %fork TD_tb_mod_reg16_4to16.test_setInput, S_0x55ddbb7cc980;
    %join;
    %fork TD_tb_mod_reg16_4to16.enableWrite, S_0x55ddbb7cc3c0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x55ddbb7ccb50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55ddbb7ccc30_0, 0, 32;
    %fork TD_tb_mod_reg16_4to16.test_setInput, S_0x55ddbb7cc980;
    %join;
    %fork TD_tb_mod_reg16_4to16.enableWrite, S_0x55ddbb7cc3c0;
    %join;
    %delay 2000, 0;
    %pushi/vec4 808464432, 0, 32;
    %store/vec4 v0x55ddbb7ccb50_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55ddbb7ccc30_0, 0, 32;
    %fork TD_tb_mod_reg16_4to16.test_setInput, S_0x55ddbb7cc980;
    %join;
    %fork TD_tb_mod_reg16_4to16.enableWrite, S_0x55ddbb7cc3c0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg16_4to16.enableRead, S_0x55ddbb7cbfe0;
    %join;
    %fork TD_tb_mod_reg16_4to16.test_read, S_0x55ddbb7cc590;
    %join;
    %vpi_call 2 146 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_reg16_4to16.sv";
    "./../design/mod_reg16_4to16.sv";
