
---------- Begin Simulation Statistics ----------
final_tick                                 4209340000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     64                       # Simulator instruction rate (inst/s)
host_mem_usage                                5638124                       # Number of bytes of host memory used
host_op_rate                                       67                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2039.64                       # Real time elapsed on the host
host_tick_rate                                2055256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      131401                       # Number of instructions simulated
sim_ops                                        136028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004192                       # Number of seconds simulated
sim_ticks                                  4191977500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.017481                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   16149                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19221                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                105                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1398                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             17975                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                250                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             519                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              269                       # Number of indirect misses.
system.cpu.branchPred.lookups                   23152                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1733                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          224                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      125485                       # Number of instructions committed
system.cpu.committedOps                        129425                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.295103                       # CPI: cycles per instruction
system.cpu.discardedOps                          3918                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              79093                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             13216                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            30449                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          156351                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.303481                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       33                       # number of quiesce instructions executed
system.cpu.numCycles                           413486                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        33                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   87296     67.45%     67.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                    244      0.19%     67.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                  10670      8.24%     75.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 31215     24.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   129425                       # Class of committed instruction
system.cpu.quiesceCycles                      6293678                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          257135                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6468                       # Transaction distribution
system.membus.trans_dist::ReadResp               6886                       # Transaction distribution
system.membus.trans_dist::WriteReq               5817                       # Transaction distribution
system.membus.trans_dist::WriteResp              5817                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              194                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            22                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11794                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11794                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        23588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        23588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        25344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        25344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       754556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       754556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  785181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             36336                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032744                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   36297     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                      39      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36336                       # Request fanout histogram
system.membus.reqLayer6.occupancy            64355873                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              990000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              900531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              199250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             841390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           41926390                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2001750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      3908418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     19542090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      3908418                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     15633672                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     19542090                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     19542090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     19542090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     39084179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma         2048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.convolution1_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total     31267343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2     15633672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma     15633672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total     31267343                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.convolution1_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2     31267343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     62534687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        39337                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        39337                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16396                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        12308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        20500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        36866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        53250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       152402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       196844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       327916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       589828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       851972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2426829                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          200971000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    183740761                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    150697000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     11725254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     42992597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     15633672                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     11725254                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     27358925                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     27358925                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11725254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     70351523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     11725254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     27358925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       39084179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     11725254                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4031510                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      15756764                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     11725254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     39084179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4031510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      54840943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         6418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         6418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         5376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         5376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4102                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         2058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        10242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        23588                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]        65772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       327684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       754556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        15182                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        15182    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        15182                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     39761125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     37455000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      4579648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131208                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262280                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1095760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1101904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        32768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4102                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        36870                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1045578131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31267343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1092479146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31267343                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31299786                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62567130                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1076845474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62567130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1155046276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       589828                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       851972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       393216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       458756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       851972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       147457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       155649                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        98304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        14337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       112641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140703999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     31267343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    203238686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     93802030                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    109436656                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    203238686                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    234506030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    140703999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    406477373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      7598688                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      7926368                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       196608                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       196844                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       393452                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      1899672                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      1909912                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        49152                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         6154                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        55306                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1812673851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     31267343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     31267343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix2_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1890842210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     46901015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     46957313                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     93858328                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1859574867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     46957313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     31267343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     31267343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix2_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1984700538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma       262144                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total        57344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     78168358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     15633672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    109435702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     46901015                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     62534687                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    109435702                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     15633672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    125069374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     78168358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    218871404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        25344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        25344                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          396                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          415                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      6045834                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       290078                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        6335912                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      6045834                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      6045834                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      6045834                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       290078                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       6335912                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma        65772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       196612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             412732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         3073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        32443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     15689970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     46901969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma     31267343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4031510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            534354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98457590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          76336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31267343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     31267343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     15633672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      3908418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82153113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          76336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31299786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     15689970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     78169313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     46901015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      3908418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4031510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           534354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180610702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      1028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      5088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003304724000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5381                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    189988720                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               357568720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29760.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56010.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4995                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    913.808019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.319306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.820291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           30      3.65%      7.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      1.34%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      2.55%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      1.70%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      2.43%     15.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.85%     15.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.82%     17.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          677     82.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          823                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.810811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    610.991218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             33     89.19%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     144.972973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.178819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    285.291127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             26     70.27%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      8.11%     78.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      2.70%     81.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      2.70%     83.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      2.70%     86.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      2.70%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      2.70%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      2.70%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      2.70%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 408576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  343296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  412732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        97.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4191316250                       # Total gap between requests
system.mem_ctrls.avgGap                     354175.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma       129024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 15681381.877646051347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 46412462.853152237833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 30778791.155248329043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4031510.188210695051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534354.013111950131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76336.287587421451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31267343.395807825029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 31267343.395807825029                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 15633671.697903912514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 3648874.546678745188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         1029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         3073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           35                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma     45020470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    175826615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    117989575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16649950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2082110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1370824625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3402806250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  25960946375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  23341074000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     45859000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     43751.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57216.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     57612.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62830.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59488.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 274164925.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1661526.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12676243.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma  22794017.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    179136.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3801526250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    226800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    164898125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  66                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     119198821.969697                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    366734247.102382                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1189125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1522518375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       275778875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3933561125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        57248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            57248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        57248                       # number of overall hits
system.cpu.icache.overall_hits::total           57248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::total           396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17205000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17205000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17205000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17205000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        57644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        57644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        57644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        57644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006870                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006870                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006870                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006870                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43446.969697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43446.969697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43446.969697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43446.969697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16587625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16587625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16587625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16587625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006870                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006870                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006870                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006870                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41887.941919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41887.941919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41887.941919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41887.941919                       # average overall mshr miss latency
system.cpu.icache.replacements                    194                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        57248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           57248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17205000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17205000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        57644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        57644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006870                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006870                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43446.969697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43446.969697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16587625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16587625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41887.941919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41887.941919                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.777303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               194                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.582474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.777303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            115684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           115684                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18232                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18232                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18232                       # number of overall hits
system.cpu.dcache.overall_hits::total           18232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5534125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5534125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5534125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5534125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18305                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18305                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18305                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003988                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003988                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003988                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003988                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75809.931507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75809.931507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75809.931507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75809.931507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          491                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          491                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4042875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4042875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4042875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4042875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1089625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1089625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002950                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.195519                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.195519                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1479625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1479625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002051                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64331.521739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64331.521739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           50                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           50                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1089625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1089625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63681.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63681.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21792.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21792.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        81090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        81090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          441                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          441                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2641875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2641875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82558.593750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82558.593750                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        11794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        11794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    124261875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    124261875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10536.024674                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10536.024674                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data           45                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total           45                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        11749                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        11749                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    118193623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    118193623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10059.887905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10059.887905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           178.174740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  49                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.800000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   178.174740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.347998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.347998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.365234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            167626                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           167626                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4209340000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4209403125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     64                       # Simulator instruction rate (inst/s)
host_mem_usage                                5638124                       # Number of bytes of host memory used
host_op_rate                                       67                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2039.73                       # Real time elapsed on the host
host_tick_rate                                2055189                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      131410                       # Number of instructions simulated
sim_ops                                        136043                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004192                       # Number of seconds simulated
sim_ticks                                  4192040625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.009571                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   16150                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19224                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1400                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             17975                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                250                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             519                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              269                       # Number of indirect misses.
system.cpu.branchPred.lookups                   23157                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1735                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          224                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      125494                       # Number of instructions committed
system.cpu.committedOps                        129440                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.295672                       # CPI: cycles per instruction
system.cpu.discardedOps                          3926                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              79110                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             13216                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            30450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          156416                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.303428                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       33                       # number of quiesce instructions executed
system.cpu.numCycles                           413587                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        33                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   87304     67.45%     67.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                    244      0.19%     67.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                  10676      8.25%     75.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 31215     24.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   129440                       # Class of committed instruction
system.cpu.quiesceCycles                      6293678                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          257171                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6468                       # Transaction distribution
system.membus.trans_dist::ReadResp               6887                       # Transaction distribution
system.membus.trans_dist::WriteReq               5817                       # Transaction distribution
system.membus.trans_dist::WriteResp              5817                       # Transaction distribution
system.membus.trans_dist::WriteClean                5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              195                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            22                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11794                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11794                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        23588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        23588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        25408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       754556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       754556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  785245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             36337                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032744                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   36298     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                      39      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36337                       # Request fanout histogram
system.membus.reqLayer6.occupancy            64355873                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              990000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              903781                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              199250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             841390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           41926390                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2006750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      3908359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     19541795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      3908359                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     15633436                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     19541795                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     19541795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     19541795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     39083591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma         2048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.convolution1_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total     31266873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2     15633436                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma     15633436                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total     31266873                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.convolution1_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2     31266873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total     62533745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        36864                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        39337                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        39337                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16396                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        12308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        20500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port        36866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        53250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       152402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       196844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       327916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       589828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       851972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      2426829                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          200971000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    183740761                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          4.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    150697000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     11725077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     42991950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     15633436                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     11725077                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     27358513                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     27358513                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11725077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     70350463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     11725077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     27358513                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       39083591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     11725077                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      4031449                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      15756527                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     11725077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     39083591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4031449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      54840117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         6418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         6418                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         5376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         5376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4102                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         2058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        10242                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        23588                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]        65772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       327684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       754556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        15182                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        15182    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        15182                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     39761125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     37455000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      4579648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131208                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262280                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1095760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1101904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        32768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4102                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        36870                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1045562386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31266873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1092462695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     31266873                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     31299315                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     62566188                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1076829259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62566188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1155028883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       589828                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       851972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       393216                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       458756                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       851972                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       147457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       155649                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        98304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        14337                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       112641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    140701881                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     31266873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    203235626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     93800618                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    109435008                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    203235626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    234502498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    140701881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    406471252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      7598688                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      7926368                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       196608                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       196844                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       393452                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      1899672                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      1909912                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        49152                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         6154                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        55306                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1812646556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     31266873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     31266873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix2_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1890813737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     46900309                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     46956606                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     93856915                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1859546864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     46956606                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     31266873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     31266873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix2_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1984670652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma       262144                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total        57344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     78167181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     15633436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    109434054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     46900309                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     62533745                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    109434054                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     15633436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    125067490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     78167181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    218868108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        25408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        25408                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        25408                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          397                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          416                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      6061010                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       290074                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        6351083                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      6061010                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      6061010                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      6061010                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       290074                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       6351083                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma        65772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       196612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             412732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          344384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         3073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        32442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     15689733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     46901263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma     31266873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      4031449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            534346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              98456107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          76335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31266873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     31266873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     15633436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      3908359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82151876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          76335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31299315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     15689733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     78168136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     46900309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      3908359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4031449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           534346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180607983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      1028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      5088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples      3040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003304724000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5381                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    189988720                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               357568720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29760.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56010.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4995                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    913.808019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.319306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.820291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           30      3.65%      7.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      1.34%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      2.55%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      1.70%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      2.43%     15.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.85%     15.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.82%     17.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          677     82.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          823                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     175.810811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    610.991218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             33     89.19%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     144.972973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.178819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    285.291127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             26     70.27%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      8.11%     78.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      2.70%     81.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      2.70%     83.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      2.70%     86.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      2.70%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      2.70%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      2.70%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      2.70%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 408576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  343296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  412732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        97.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     98.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4191316250                       # Total gap between requests
system.mem_ctrls.avgGap                     354175.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       194560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma       129024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 15681145.742713311687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 46411763.960422024131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 30778327.679016709328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 4031449.480525967199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 534345.966649595648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76335.138092799374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31266872.562810625881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 31266872.562810625881                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 15633436.281405312940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 3648819.600835810415                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         1029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         3073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           35                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma     45020470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    175826615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    117989575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16649950                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2082110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1370824625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3402806250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  25960946375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  23341074000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     45859000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     43751.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57216.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     57612.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62830.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59488.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 274164925.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1661526.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12676243.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma  22794017.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    179136.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3801589375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    226800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    164898125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  66                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     119198821.969697                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    366734247.102382                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1189125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1522518375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       275842000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3933561125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        57256                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            57256                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        57256                       # number of overall hits
system.cpu.icache.overall_hits::total           57256                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          397                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          397                       # number of overall misses
system.cpu.icache.overall_misses::total           397                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17248750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17248750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17248750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17248750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        57653                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        57653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        57653                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        57653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43447.732997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43447.732997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43447.732997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43447.732997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     16629750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16629750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     16629750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16629750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41888.539043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41888.539043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41888.539043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41888.539043                       # average overall mshr miss latency
system.cpu.icache.replacements                    195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        57256                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           57256                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          397                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           397                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17248750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17248750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        57653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        57653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43447.732997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43447.732997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     16629750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16629750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41888.539043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41888.539043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.777547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               59817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               568                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.311620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.777547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.696831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.696831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            115703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           115703                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18238                       # number of overall hits
system.cpu.dcache.overall_hits::total           18238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5534125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5534125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5534125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5534125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75809.931507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75809.931507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75809.931507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75809.931507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          491                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          491                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4042875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4042875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4042875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4042875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1089625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1089625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002949                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002949                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002949                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002949                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74868.055556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.195519                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.195519                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1479625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1479625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64331.521739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64331.521739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           50                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           50                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1089625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1089625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63681.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63681.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21792.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21792.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4054500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        81090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        81090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           32                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          441                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          441                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2641875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2641875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82558.593750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82558.593750                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        11794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        11794                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    124261875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    124261875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10536.024674                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10536.024674                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data           45                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total           45                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        11749                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        11749                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    118193623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    118193623                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10059.887905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10059.887905                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           178.174873                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               192                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.572917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   178.174873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.347998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.347998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.365234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            167650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           167650                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4209403125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
