# autoDLD
A ruby script that generates verilog, circuit diagram, and kmap for any given non-trivial boolean function with input size less than 10.
