
*** Running vivado
    with args -log adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source adder.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source adder.tcl -notrace
Command: link_design -top adder -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/udrc/adder/adder.srcs/constrs_1/new/adder.xdc]
Finished Parsing XDC File [/home/udrc/adder/adder.srcs/constrs_1/new/adder.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.520 ; gain = 0.000 ; free physical = 19481 ; free virtual = 58637
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 70 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2469.520 ; gain = 1067.754 ; free physical = 19481 ; free virtual = 58637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2536.520 ; gain = 67.000 ; free physical = 19453 ; free virtual = 58609

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9e6b6629

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2771.707 ; gain = 235.188 ; free physical = 19213 ; free virtual = 58369

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ba51980

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10ba51980

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 118c594bf

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 118c594bf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 118c594bf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 118c594bf

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253
Ending Logic Optimization Task | Checksum: 15262eb33

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58253

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15262eb33

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58252

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15262eb33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58252

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58252
Ending Netlist Obfuscation Task | Checksum: 15262eb33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58252
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2894.582 ; gain = 425.062 ; free physical = 19097 ; free virtual = 58252
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.582 ; gain = 0.000 ; free physical = 19097 ; free virtual = 58252
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/udrc/adder/adder.runs/impl_1/adder_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file adder_drc_opted.rpt -pb adder_drc_opted.pb -rpx adder_drc_opted.rpx
Command: report_drc -file adder_drc_opted.rpt -pb adder_drc_opted.pb -rpx adder_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/udrc/adder/adder.runs/impl_1/adder_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.207 ; gain = 0.000 ; free physical = 19070 ; free virtual = 58225
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9aefa3f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3002.207 ; gain = 0.000 ; free physical = 19070 ; free virtual = 58225
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.207 ; gain = 0.000 ; free physical = 19070 ; free virtual = 58225

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d6a65cff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 4106.652 ; gain = 1104.445 ; free physical = 18098 ; free virtual = 57257

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f737c760

Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 4145.695 ; gain = 1143.488 ; free physical = 18064 ; free virtual = 57225

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f737c760

Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 4145.695 ; gain = 1143.488 ; free physical = 18064 ; free virtual = 57225
Phase 1 Placer Initialization | Checksum: 1f737c760

Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 4145.695 ; gain = 1143.488 ; free physical = 18064 ; free virtual = 57225

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19ca94cfb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 4145.695 ; gain = 1143.488 ; free physical = 17996 ; free virtual = 57157

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 17990 ; free virtual = 57151

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 251cd1ece

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17990 ; free virtual = 57151
Phase 2.2 Global Placement Core | Checksum: 1726c49be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17990 ; free virtual = 57151
Phase 2 Global Placement | Checksum: 1726c49be

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17990 ; free virtual = 57151

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e6f38933

Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17991 ; free virtual = 57151

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f38daf5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17987 ; free virtual = 57148

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e415c9e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17988 ; free virtual = 57148

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 2811706cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17976 ; free virtual = 57137

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 27f75cdc6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17978 ; free virtual = 57139

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 22f76be23

Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17961 ; free virtual = 57122

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 18b828bf4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14feadf18

Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13d9beac8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138
Phase 3 Detail Placement | Checksum: 13d9beac8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126e744df

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 126e744df

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.785. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 199b26536

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138
Phase 4.1 Post Commit Optimization | Checksum: 199b26536

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17977 ; free virtual = 57138

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199b26536

Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17988 ; free virtual = 57148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 17987 ; free virtual = 57147

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 256395609

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17987 ; free virtual = 57147

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 17987 ; free virtual = 57148
Phase 4.4 Final Placement Cleanup | Checksum: 1dc9dd1a5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17987 ; free virtual = 57148
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc9dd1a5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17987 ; free virtual = 57148
Ending Placer Task | Checksum: 12c446a7d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 4153.699 ; gain = 1151.492 ; free physical = 17987 ; free virtual = 57148
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 4153.699 ; gain = 1154.461 ; free physical = 18059 ; free virtual = 57220
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 18059 ; free virtual = 57220
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 18055 ; free virtual = 57219
INFO: [Common 17-1381] The checkpoint '/home/udrc/adder/adder.runs/impl_1/adder_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file adder_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 18030 ; free virtual = 57192
INFO: [runtcl-4] Executing : report_utilization -file adder_utilization_placed.rpt -pb adder_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file adder_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4153.699 ; gain = 0.000 ; free physical = 18055 ; free virtual = 57217
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2a6dc218 ConstDB: 0 ShapeSum: 454fb792 RouteDB: bc86f0d3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1dc773279

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4398.766 ; gain = 245.066 ; free physical = 17770 ; free virtual = 56932
Post Restoration Checksum: NetGraph: 12a41bc7 NumContArr: 10adb7 Constraints: 92d9df2f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a58ea8ad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4408.762 ; gain = 255.062 ; free physical = 17739 ; free virtual = 56901

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a58ea8ad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4457.543 ; gain = 303.844 ; free physical = 17681 ; free virtual = 56843

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a58ea8ad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 4457.543 ; gain = 303.844 ; free physical = 17681 ; free virtual = 56843

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 175d0e383

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4494.160 ; gain = 340.461 ; free physical = 17676 ; free virtual = 56838

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 21de5c8d8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4494.160 ; gain = 340.461 ; free physical = 17676 ; free virtual = 56838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.882  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2536c0b7c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4494.160 ; gain = 340.461 ; free physical = 17676 ; free virtual = 56838

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 398
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 343
  Number of Partially Routed Nets     = 55
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e6aaac0a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17659 ; free virtual = 56821

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.224  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2d68ae4ff

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17658 ; free virtual = 56820

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 27e30a818

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17658 ; free virtual = 56820
Phase 4 Rip-up And Reroute | Checksum: 27e30a818

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17658 ; free virtual = 56820

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27e30a818

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56823

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27e30a818

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56823
Phase 5 Delay and Skew Optimization | Checksum: 27e30a818

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56823

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d016d6a9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.224  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2941e38ea

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56824
Phase 6 Post Hold Fix | Checksum: 2941e38ea

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.116214 %
  Global Horizontal Routing Utilization  = 0.0208464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20ed5474d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17659 ; free virtual = 56821

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20ed5474d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17658 ; free virtual = 56820

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20ed5474d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17658 ; free virtual = 56820

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.224  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20ed5474d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17662 ; free virtual = 56823
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17732 ; free virtual = 56894

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 4495.426 ; gain = 341.727 ; free physical = 17732 ; free virtual = 56894
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4495.426 ; gain = 0.000 ; free physical = 17732 ; free virtual = 56894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4495.426 ; gain = 0.000 ; free physical = 17729 ; free virtual = 56895
INFO: [Common 17-1381] The checkpoint '/home/udrc/adder/adder.runs/impl_1/adder_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file adder_drc_routed.rpt -pb adder_drc_routed.pb -rpx adder_drc_routed.rpx
Command: report_drc -file adder_drc_routed.rpt -pb adder_drc_routed.pb -rpx adder_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/udrc/adder/adder.runs/impl_1/adder_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file adder_methodology_drc_routed.rpt -pb adder_methodology_drc_routed.pb -rpx adder_methodology_drc_routed.rpx
Command: report_methodology -file adder_methodology_drc_routed.rpt -pb adder_methodology_drc_routed.pb -rpx adder_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/udrc/adder/adder.runs/impl_1/adder_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4593.145 ; gain = 0.000 ; free physical = 17705 ; free virtual = 56868
INFO: [runtcl-4] Executing : report_power -file adder_power_routed.rpt -pb adder_power_summary_routed.pb -rpx adder_power_routed.rpx
Command: report_power -file adder_power_routed.rpt -pb adder_power_summary_routed.pb -rpx adder_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file adder_route_status.rpt -pb adder_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file adder_timing_summary_routed.rpt -pb adder_timing_summary_routed.pb -rpx adder_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file adder_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file adder_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file adder_bus_skew_routed.rpt -pb adder_bus_skew_routed.pb -rpx adder_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 20:54:35 2020...

*** Running vivado
    with args -log adder.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source adder.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source adder.tcl -notrace
Command: open_checkpoint adder_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1422.016 ; gain = 0.000 ; free physical = 20479 ; free virtual = 59642
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2712.008 ; gain = 0.000 ; free physical = 19186 ; free virtual = 58350
Restored from archive | CPU: 0.150000 secs | Memory: 1.487305 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2712.008 ; gain = 0.000 ; free physical = 19186 ; free virtual = 58350
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.977 ; gain = 0.000 ; free physical = 19187 ; free virtual = 58351
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 70 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2714.977 ; gain = 1292.961 ; free physical = 19186 ; free virtual = 58350
Command: write_bitstream -force adder.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 108 out of 108 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: a_TDATA[31:0], b_TDATA[31:0], c_TDATA[31:0], a_TREADY, a_TVALID, ap_clk, ap_done, ap_idle, ap_ready, ap_rst_n, ap_start, b_TREADY, b_TVALID, c_TREADY, and c_TVALID.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 108 out of 108 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: a_TDATA[31:0], b_TDATA[31:0], c_TDATA[31:0], a_TREADY, a_TVALID, ap_clk, ap_done, ap_idle, ap_ready, ap_rst_n, ap_start, b_TREADY, b_TVALID, c_TREADY, and c_TVALID.
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.836 ; gain = 228.859 ; free physical = 19156 ; free virtual = 58321
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Sep 28 20:59:13 2020...
