<stg><name>SgdLR_Pipeline_LABEL_CP</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %LABEL_CP_INNER

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
LABEL_CP_INNER:0 %i_2 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LABEL_CP_INNER:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
LABEL_CP_INNER:2 %icmp_ln263 = icmp_eq  i11 %i_2, i11 1125

]]></Node>
<StgValue><ssdm name="icmp_ln263"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LABEL_CP_INNER:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1125, i64 1125, i64 1125

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LABEL_CP_INNER:4 %add_ln263 = add i11 %i_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LABEL_CP_INNER:5 %br_ln263 = br i1 %icmp_ln263, void %LABEL_CP_INNER.split, void %TRAINING_INST.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="11">
<![CDATA[
LABEL_CP_INNER.split:0 %i_cast27 = zext i11 %i_2

]]></Node>
<StgValue><ssdm name="i_cast27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LABEL_CP_INNER.split:4 %label_r_addr = getelementptr i32 %label_r, i64 0, i64 %i_cast27

]]></Node>
<StgValue><ssdm name="label_r_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="11">
<![CDATA[
LABEL_CP_INNER.split:5 %tmp_label_V = load i11 %label_r_addr

]]></Node>
<StgValue><ssdm name="tmp_label_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
LABEL_CP_INNER.split:24 %store_ln263 = store i11 %add_ln263, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
TRAINING_INST.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
LABEL_CP_INNER.split:2 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="13">
<![CDATA[
LABEL_CP_INNER.split:3 %zext_ln266 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="11">
<![CDATA[
LABEL_CP_INNER.split:5 %tmp_label_V = load i11 %label_r_addr

]]></Node>
<StgValue><ssdm name="tmp_label_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
LABEL_CP_INNER.split:6 %trunc_ln628 = trunc i32 %tmp_label_V

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LABEL_CP_INNER.split:7 %label_local_V_addr = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="label_local_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:8 %store_ln368 = store i8 %trunc_ln628, i13 %label_local_V_addr

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:9 %or_ln268 = or i13 %shl_ln, i13 1

]]></Node>
<StgValue><ssdm name="or_ln268"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="13">
<![CDATA[
LABEL_CP_INNER.split:10 %zext_ln628 = zext i13 %or_ln268

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LABEL_CP_INNER.split:11 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LABEL_CP_INNER.split:12 %label_local_V_addr_1 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="label_local_V_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:13 %store_ln368 = store i8 %tmp_1, i13 %label_local_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LABEL_CP_INNER.split:16 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LABEL_CP_INNER.split:21 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_label_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LABEL_CP_INNER.split:1 %specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln263"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:14 %or_ln268_1 = or i13 %shl_ln, i13 2

]]></Node>
<StgValue><ssdm name="or_ln268_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="13">
<![CDATA[
LABEL_CP_INNER.split:15 %zext_ln628_1 = zext i13 %or_ln268_1

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LABEL_CP_INNER.split:17 %label_local_V_addr_2 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628_1

]]></Node>
<StgValue><ssdm name="label_local_V_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:18 %store_ln368 = store i8 %tmp_s, i13 %label_local_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:19 %or_ln268_2 = or i13 %shl_ln, i13 3

]]></Node>
<StgValue><ssdm name="or_ln268_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="13">
<![CDATA[
LABEL_CP_INNER.split:20 %zext_ln628_2 = zext i13 %or_ln268_2

]]></Node>
<StgValue><ssdm name="zext_ln628_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LABEL_CP_INNER.split:22 %label_local_V_addr_3 = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln628_2

]]></Node>
<StgValue><ssdm name="label_local_V_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
LABEL_CP_INNER.split:23 %store_ln368 = store i8 %tmp_2, i13 %label_local_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
LABEL_CP_INNER.split:25 %br_ln263 = br void %LABEL_CP_INNER

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
