

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Tue Dec  3 11:06:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.619|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3977|  3977|  3977|  3977|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  3976|  3976|       142|          -|          -|    28|    no    |
        | + col    |   140|   140|         5|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	4  / (!tmp_91_i)
	2  / (tmp_91_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %B_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %A_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%A_V_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %A_V)"   --->   Operation 10 'read' 'A_V_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %B_V)"   --->   Operation 11 'read' 'p_Val2_s' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%OP2_V_i = sext i18 %A_V_read to i37"   --->   Operation 12 'sext' 'OP2_V_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_94_i = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %p_Val2_s, i16 0)"   --->   Operation 13 'bitconcatenate' 'tmp_94_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_94_cast_i = sext i34 %tmp_94_i to i37"   --->   Operation 14 'sext' 'tmp_94_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "br label %0" [../src/CNN_final.cpp:227]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_i = phi i5 [ 0, %entry ], [ %j, %4 ]"   --->   Operation 16 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%tmp_i = icmp eq i5 %j_i, -4" [../src/CNN_final.cpp:227]   --->   Operation 17 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 18 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.10ns)   --->   "%j = add i5 %j_i, 1" [../src/CNN_final.cpp:227]   --->   Operation 19 'add' 'j' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.exit, label %1" [../src/CNN_final.cpp:227]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:228]   --->   Operation 21 'specloopname' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str131)" [../src/CNN_final.cpp:228]   --->   Operation 22 'specregionbegin' 'tmp_i_52' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %j_i, i5 0)" [../src/CNN_final.cpp:227]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [../src/CNN_final.cpp:227]   --->   Operation 24 'zext' 'p_shl_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_i, i2 0)" [../src/CNN_final.cpp:227]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_s to i11" [../src/CNN_final.cpp:231]   --->   Operation 26 'zext' 'p_shl1_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_80 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:231]   --->   Operation 27 'sub' 'tmp_80' <Predicate = (!tmp_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "br label %2" [../src/CNN_final.cpp:229]   --->   Operation 28 'br' <Predicate = (!tmp_i)> <Delay = 0.87>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k_i = phi i5 [ 0, %1 ], [ %k, %3 ]"   --->   Operation 30 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.88ns)   --->   "%tmp_91_i = icmp eq i5 %k_i, -4" [../src/CNN_final.cpp:229]   --->   Operation 31 'icmp' 'tmp_91_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 32 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.10ns)   --->   "%k = add i5 %k_i, 1" [../src/CNN_final.cpp:229]   --->   Operation 33 'add' 'k' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_91_i, label %4, label %3" [../src/CNN_final.cpp:229]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_92_i_cast = zext i5 %k_i to i11" [../src/CNN_final.cpp:231]   --->   Operation 35 'zext' 'tmp_92_i_cast' <Predicate = (!tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.35ns)   --->   "%tmp_81 = add i11 %tmp_92_i_cast, %tmp_80" [../src/CNN_final.cpp:231]   --->   Operation 36 'add' 'tmp_81' <Predicate = (!tmp_91_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i11 %tmp_81 to i64" [../src/CNN_final.cpp:231]   --->   Operation 37 'sext' 'tmp_99_cast' <Predicate = (!tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i25]* %in_image_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:231]   --->   Operation 38 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:231]   --->   Operation 39 'load' 'in_image_V_load' <Predicate = (!tmp_91_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str131, i32 %tmp_i_52)" [../src/CNN_final.cpp:233]   --->   Operation 40 'specregionend' 'empty_55' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %0" [../src/CNN_final.cpp:227]   --->   Operation 41 'br' <Predicate = (tmp_91_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 42 [1/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:231]   --->   Operation 42 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%OP1_V_i = sext i25 %in_image_V_load to i37" [../src/CNN_final.cpp:231]   --->   Operation 43 'sext' 'OP1_V_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (3.04ns)   --->   "%p_Val2_i = mul i37 %OP1_V_i, %OP2_V_i" [../src/CNN_final.cpp:231]   --->   Operation 44 'mul' 'p_Val2_i' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "%p_Val2_i = mul i37 %OP1_V_i, %OP2_V_i" [../src/CNN_final.cpp:231]   --->   Operation 45 'mul' 'p_Val2_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 46 [1/1] (2.70ns)   --->   "%p_Val2_i_54 = add i37 %p_Val2_i, %tmp_94_cast_i" [../src/CNN_final.cpp:231]   --->   Operation 46 'add' 'p_Val2_i_54' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.60> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str232) nounwind" [../src/CNN_final.cpp:230]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [784 x i48]* %out_image_V, i64 0, i64 %tmp_99_cast" [../src/CNN_final.cpp:231]   --->   Operation 48 'getelementptr' 'out_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_95_i = call i48 @_ssdm_op_BitConcatenate.i48.i37.i11(i37 %p_Val2_i_54, i11 0)" [../src/CNN_final.cpp:231]   --->   Operation 49 'bitconcatenate' 'tmp_95_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (2.26ns)   --->   "store i48 %tmp_95_i, i48* %out_image_V_addr, align 8" [../src/CNN_final.cpp:231]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [../src/CNN_final.cpp:229]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specinterface    ) [ 00000000]
empty_50         (specinterface    ) [ 00000000]
A_V_read         (read             ) [ 00000000]
p_Val2_s         (read             ) [ 00000000]
OP2_V_i          (sext             ) [ 00111111]
tmp_94_i         (bitconcatenate   ) [ 00000000]
tmp_94_cast_i    (sext             ) [ 00111111]
StgValue_15      (br               ) [ 01111111]
j_i              (phi              ) [ 00100000]
tmp_i            (icmp             ) [ 00111111]
empty_51         (speclooptripcount) [ 00000000]
j                (add              ) [ 01111111]
StgValue_20      (br               ) [ 00000000]
StgValue_21      (specloopname     ) [ 00000000]
tmp_i_52         (specregionbegin  ) [ 00011111]
tmp              (bitconcatenate   ) [ 00000000]
p_shl_cast       (zext             ) [ 00000000]
tmp_s            (bitconcatenate   ) [ 00000000]
p_shl1_cast      (zext             ) [ 00000000]
tmp_80           (sub              ) [ 00011111]
StgValue_28      (br               ) [ 00111111]
StgValue_29      (ret              ) [ 00000000]
k_i              (phi              ) [ 00010000]
tmp_91_i         (icmp             ) [ 00111111]
empty_53         (speclooptripcount) [ 00000000]
k                (add              ) [ 00111111]
StgValue_34      (br               ) [ 00000000]
tmp_92_i_cast    (zext             ) [ 00000000]
tmp_81           (add              ) [ 00000000]
tmp_99_cast      (sext             ) [ 00001111]
in_image_V_addr  (getelementptr    ) [ 00001000]
empty_55         (specregionend    ) [ 00000000]
StgValue_41      (br               ) [ 01111111]
in_image_V_load  (load             ) [ 00000100]
OP1_V_i          (sext             ) [ 00000010]
p_Val2_i         (mul              ) [ 00000000]
p_Val2_i_54      (add              ) [ 00000001]
StgValue_47      (specloopname     ) [ 00000000]
out_image_V_addr (getelementptr    ) [ 00000000]
tmp_95_i         (bitconcatenate   ) [ 00000000]
StgValue_50      (store            ) [ 00000000]
StgValue_51      (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_image_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i37.i11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="A_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="18" slack="0"/>
<pin id="61" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Val2_s_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="0" index="1" bw="18" slack="0"/>
<pin id="67" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="in_image_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="25" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_V_load/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="out_image_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="48" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="4"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_50_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="48" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/7 "/>
</bind>
</comp>

<comp id="96" class="1005" name="j_i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="1"/>
<pin id="98" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_i_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="k_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="k_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="OP2_V_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="1" index="1" bw="37" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_94_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="34" slack="0"/>
<pin id="124" dir="0" index="1" bw="18" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_94_cast_i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="34" slack="0"/>
<pin id="132" dir="1" index="1" bw="37" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_94_cast_i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl1_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_80_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_91_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91_i/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_92_i_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_i_cast/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_81_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="1"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_81/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_99_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_cast/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="OP1_V_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="25" slack="1"/>
<pin id="204" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_95_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="48" slack="0"/>
<pin id="207" dir="0" index="1" bw="37" slack="1"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95_i/7 "/>
</bind>
</comp>

<comp id="213" class="1007" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="4"/>
<pin id="216" dir="0" index="2" bw="34" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_i/5 p_Val2_i_54/6 "/>
</bind>
</comp>

<comp id="219" class="1005" name="OP2_V_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="37" slack="4"/>
<pin id="221" dir="1" index="1" bw="37" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_i "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_94_cast_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="37" slack="5"/>
<pin id="226" dir="1" index="1" bw="37" slack="5"/>
</pin_list>
<bind>
<opset="tmp_94_cast_i "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_80_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="1"/>
<pin id="239" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="245" class="1005" name="k_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_99_cast_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="4"/>
<pin id="252" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_99_cast "/>
</bind>
</comp>

<comp id="255" class="1005" name="in_image_V_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="in_image_V_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="25" slack="1"/>
<pin id="262" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_load "/>
</bind>
</comp>

<comp id="265" class="1005" name="OP1_V_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="37" slack="1"/>
<pin id="267" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_i "/>
</bind>
</comp>

<comp id="270" class="1005" name="p_Val2_i_54_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="37" slack="1"/>
<pin id="272" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_i_54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="58" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="64" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="100" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="100" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="100" pin="4"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="100" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="154" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="111" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="111" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="111" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="218"><net_src comp="202" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="118" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="227"><net_src comp="130" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="235"><net_src comp="140" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="240"><net_src comp="170" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="248"><net_src comp="182" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="253"><net_src comp="197" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="258"><net_src comp="70" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="263"><net_src comp="77" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="268"><net_src comp="202" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="273"><net_src comp="213" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="205" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {7 }
 - Input state : 
	Port: batch_norm : in_image_V | {3 4 }
	Port: batch_norm : A_V | {1 }
	Port: batch_norm : B_V | {1 }
  - Chain level:
	State 1
		tmp_94_cast_i : 1
	State 2
		tmp_i : 1
		j : 1
		StgValue_20 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_s : 1
		p_shl1_cast : 2
		tmp_80 : 3
	State 3
		tmp_91_i : 1
		k : 1
		StgValue_34 : 2
		tmp_92_i_cast : 1
		tmp_81 : 2
		tmp_99_cast : 3
		in_image_V_addr : 4
		in_image_V_load : 5
	State 4
	State 5
		p_Val2_i : 1
	State 6
		p_Val2_i_54 : 1
	State 7
		StgValue_50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       j_fu_140       |    0    |    0    |    15   |
|    add   |       k_fu_182       |    0    |    0    |    15   |
|          |     tmp_81_fu_192    |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   icmp   |     tmp_i_fu_134     |    0    |    0    |    11   |
|          |    tmp_91_i_fu_176   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_80_fu_170    |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_213      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |  A_V_read_read_fu_58 |    0    |    0    |    0    |
|          |  p_Val2_s_read_fu_64 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    OP2_V_i_fu_118    |    0    |    0    |    0    |
|   sext   | tmp_94_cast_i_fu_130 |    0    |    0    |    0    |
|          |  tmp_99_cast_fu_197  |    0    |    0    |    0    |
|          |    OP1_V_i_fu_202    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_94_i_fu_122   |    0    |    0    |    0    |
|bitconcatenate|      tmp_fu_146      |    0    |    0    |    0    |
|          |     tmp_s_fu_158     |    0    |    0    |    0    |
|          |    tmp_95_i_fu_205   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_154  |    0    |    0    |    0    |
|   zext   |  p_shl1_cast_fu_166  |    0    |    0    |    0    |
|          | tmp_92_i_cast_fu_188 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |    87   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    OP1_V_i_reg_265    |   37   |
|    OP2_V_i_reg_219    |   37   |
|in_image_V_addr_reg_255|   10   |
|in_image_V_load_reg_260|   25   |
|       j_i_reg_96      |    5   |
|       j_reg_232       |    5   |
|      k_i_reg_107      |    5   |
|       k_reg_245       |    5   |
|  p_Val2_i_54_reg_270  |   37   |
|     tmp_80_reg_237    |   11   |
| tmp_94_cast_i_reg_224 |   37   |
|  tmp_99_cast_reg_250  |   64   |
+-----------------------+--------+
|         Total         |   278  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_213    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_213    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   106  ||  2.616  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   278  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   278  |   114  |
+-----------+--------+--------+--------+--------+
