|MSX
CLOCK_27 => CLOCK_27.IN1
LED <= emsx_top:emsx.pLed
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_SCK => SPI_SCK.IN2
SPI_DO <> user_io:user_io.SPI_MISO
SPI_DI => SPI_DI.IN2
SPI_SS2 => ~NO_FANOUT~
SPI_SS3 => SPI_SS3.IN1
CONF_DATA0 => CONF_DATA0.IN1
SPI_SS4 => ~NO_FANOUT~
SDRAM_A[0] <= emsx_top:emsx.pMemAdr
SDRAM_A[1] <= emsx_top:emsx.pMemAdr
SDRAM_A[2] <= emsx_top:emsx.pMemAdr
SDRAM_A[3] <= emsx_top:emsx.pMemAdr
SDRAM_A[4] <= emsx_top:emsx.pMemAdr
SDRAM_A[5] <= emsx_top:emsx.pMemAdr
SDRAM_A[6] <= emsx_top:emsx.pMemAdr
SDRAM_A[7] <= emsx_top:emsx.pMemAdr
SDRAM_A[8] <= emsx_top:emsx.pMemAdr
SDRAM_A[9] <= emsx_top:emsx.pMemAdr
SDRAM_A[10] <= emsx_top:emsx.pMemAdr
SDRAM_A[11] <= emsx_top:emsx.pMemAdr
SDRAM_A[12] <= emsx_top:emsx.pMemAdr
SDRAM_DQ[0] <> emsx_top:emsx.pMemDat
SDRAM_DQ[1] <> emsx_top:emsx.pMemDat
SDRAM_DQ[2] <> emsx_top:emsx.pMemDat
SDRAM_DQ[3] <> emsx_top:emsx.pMemDat
SDRAM_DQ[4] <> emsx_top:emsx.pMemDat
SDRAM_DQ[5] <> emsx_top:emsx.pMemDat
SDRAM_DQ[6] <> emsx_top:emsx.pMemDat
SDRAM_DQ[7] <> emsx_top:emsx.pMemDat
SDRAM_DQ[8] <> emsx_top:emsx.pMemDat
SDRAM_DQ[9] <> emsx_top:emsx.pMemDat
SDRAM_DQ[10] <> emsx_top:emsx.pMemDat
SDRAM_DQ[11] <> emsx_top:emsx.pMemDat
SDRAM_DQ[12] <> emsx_top:emsx.pMemDat
SDRAM_DQ[13] <> emsx_top:emsx.pMemDat
SDRAM_DQ[14] <> emsx_top:emsx.pMemDat
SDRAM_DQ[15] <> emsx_top:emsx.pMemDat
SDRAM_DQML <= emsx_top:emsx.pMemLdq
SDRAM_DQMH <= emsx_top:emsx.pMemUdq
SDRAM_nWE <= emsx_top:emsx.pMemWe_n
SDRAM_nCAS <= emsx_top:emsx.pMemCas_n
SDRAM_nRAS <= emsx_top:emsx.pMemRas_n
SDRAM_nCS <= emsx_top:emsx.pMemCs_n
SDRAM_BA[0] <= emsx_top:emsx.pMemBa0
SDRAM_BA[1] <= emsx_top:emsx.pMemBa1
SDRAM_CLK <= memclk.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CKE <= emsx_top:emsx.pMemCke
AUDIO_L <= emsx_top:emsx.pDac_SL
AUDIO_R <= AUDIO_R.DB_MAX_OUTPUT_PORT_TYPE
UART_RX => rxD.DATAIN
UART_TX <= UART_TX~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|pll:pll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|MSX|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MSX|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|MSX|user_io:user_io
conf_str[0] => Mux1.IN4100
conf_str[1] => Mux2.IN4100
conf_str[2] => Mux3.IN4100
conf_str[3] => Mux4.IN4100
conf_str[4] => Mux5.IN4100
conf_str[5] => Mux6.IN4100
conf_str[6] => Mux7.IN4100
conf_str[7] => Mux8.IN4100
conf_str[8] => Mux1.IN4092
conf_str[9] => Mux2.IN4092
conf_str[10] => Mux3.IN4092
conf_str[11] => Mux4.IN4092
conf_str[12] => Mux5.IN4092
conf_str[13] => Mux6.IN4092
conf_str[14] => Mux7.IN4092
conf_str[15] => Mux8.IN4092
conf_str[16] => Mux1.IN4084
conf_str[17] => Mux2.IN4084
conf_str[18] => Mux3.IN4084
conf_str[19] => Mux4.IN4084
conf_str[20] => Mux5.IN4084
conf_str[21] => Mux6.IN4084
conf_str[22] => Mux7.IN4084
conf_str[23] => Mux8.IN4084
conf_str[24] => Mux1.IN4076
conf_str[25] => Mux2.IN4076
conf_str[26] => Mux3.IN4076
conf_str[27] => Mux4.IN4076
conf_str[28] => Mux5.IN4076
conf_str[29] => Mux6.IN4076
conf_str[30] => Mux7.IN4076
conf_str[31] => Mux8.IN4076
conf_str[32] => Mux1.IN4068
conf_str[33] => Mux2.IN4068
conf_str[34] => Mux3.IN4068
conf_str[35] => Mux4.IN4068
conf_str[36] => Mux5.IN4068
conf_str[37] => Mux6.IN4068
conf_str[38] => Mux7.IN4068
conf_str[39] => Mux8.IN4068
conf_str[40] => Mux1.IN4060
conf_str[41] => Mux2.IN4060
conf_str[42] => Mux3.IN4060
conf_str[43] => Mux4.IN4060
conf_str[44] => Mux5.IN4060
conf_str[45] => Mux6.IN4060
conf_str[46] => Mux7.IN4060
conf_str[47] => Mux8.IN4060
conf_str[48] => Mux1.IN4052
conf_str[49] => Mux2.IN4052
conf_str[50] => Mux3.IN4052
conf_str[51] => Mux4.IN4052
conf_str[52] => Mux5.IN4052
conf_str[53] => Mux6.IN4052
conf_str[54] => Mux7.IN4052
conf_str[55] => Mux8.IN4052
conf_str[56] => Mux1.IN4044
conf_str[57] => Mux2.IN4044
conf_str[58] => Mux3.IN4044
conf_str[59] => Mux4.IN4044
conf_str[60] => Mux5.IN4044
conf_str[61] => Mux6.IN4044
conf_str[62] => Mux7.IN4044
conf_str[63] => Mux8.IN4044
conf_str[64] => Mux1.IN4036
conf_str[65] => Mux2.IN4036
conf_str[66] => Mux3.IN4036
conf_str[67] => Mux4.IN4036
conf_str[68] => Mux5.IN4036
conf_str[69] => Mux6.IN4036
conf_str[70] => Mux7.IN4036
conf_str[71] => Mux8.IN4036
conf_str[72] => Mux1.IN4028
conf_str[73] => Mux2.IN4028
conf_str[74] => Mux3.IN4028
conf_str[75] => Mux4.IN4028
conf_str[76] => Mux5.IN4028
conf_str[77] => Mux6.IN4028
conf_str[78] => Mux7.IN4028
conf_str[79] => Mux8.IN4028
conf_str[80] => Mux1.IN4020
conf_str[81] => Mux2.IN4020
conf_str[82] => Mux3.IN4020
conf_str[83] => Mux4.IN4020
conf_str[84] => Mux5.IN4020
conf_str[85] => Mux6.IN4020
conf_str[86] => Mux7.IN4020
conf_str[87] => Mux8.IN4020
conf_str[88] => Mux1.IN4012
conf_str[89] => Mux2.IN4012
conf_str[90] => Mux3.IN4012
conf_str[91] => Mux4.IN4012
conf_str[92] => Mux5.IN4012
conf_str[93] => Mux6.IN4012
conf_str[94] => Mux7.IN4012
conf_str[95] => Mux8.IN4012
conf_str[96] => Mux1.IN4004
conf_str[97] => Mux2.IN4004
conf_str[98] => Mux3.IN4004
conf_str[99] => Mux4.IN4004
conf_str[100] => Mux5.IN4004
conf_str[101] => Mux6.IN4004
conf_str[102] => Mux7.IN4004
conf_str[103] => Mux8.IN4004
conf_str[104] => Mux1.IN3996
conf_str[105] => Mux2.IN3996
conf_str[106] => Mux3.IN3996
conf_str[107] => Mux4.IN3996
conf_str[108] => Mux5.IN3996
conf_str[109] => Mux6.IN3996
conf_str[110] => Mux7.IN3996
conf_str[111] => Mux8.IN3996
conf_str[112] => Mux1.IN3988
conf_str[113] => Mux2.IN3988
conf_str[114] => Mux3.IN3988
conf_str[115] => Mux4.IN3988
conf_str[116] => Mux5.IN3988
conf_str[117] => Mux6.IN3988
conf_str[118] => Mux7.IN3988
conf_str[119] => Mux8.IN3988
conf_str[120] => Mux1.IN3980
conf_str[121] => Mux2.IN3980
conf_str[122] => Mux3.IN3980
conf_str[123] => Mux4.IN3980
conf_str[124] => Mux5.IN3980
conf_str[125] => Mux6.IN3980
conf_str[126] => Mux7.IN3980
conf_str[127] => Mux8.IN3980
conf_str[128] => Mux1.IN3972
conf_str[129] => Mux2.IN3972
conf_str[130] => Mux3.IN3972
conf_str[131] => Mux4.IN3972
conf_str[132] => Mux5.IN3972
conf_str[133] => Mux6.IN3972
conf_str[134] => Mux7.IN3972
conf_str[135] => Mux8.IN3972
conf_str[136] => Mux1.IN3964
conf_str[137] => Mux2.IN3964
conf_str[138] => Mux3.IN3964
conf_str[139] => Mux4.IN3964
conf_str[140] => Mux5.IN3964
conf_str[141] => Mux6.IN3964
conf_str[142] => Mux7.IN3964
conf_str[143] => Mux8.IN3964
conf_str[144] => Mux1.IN3956
conf_str[145] => Mux2.IN3956
conf_str[146] => Mux3.IN3956
conf_str[147] => Mux4.IN3956
conf_str[148] => Mux5.IN3956
conf_str[149] => Mux6.IN3956
conf_str[150] => Mux7.IN3956
conf_str[151] => Mux8.IN3956
conf_str[152] => Mux1.IN3948
conf_str[153] => Mux2.IN3948
conf_str[154] => Mux3.IN3948
conf_str[155] => Mux4.IN3948
conf_str[156] => Mux5.IN3948
conf_str[157] => Mux6.IN3948
conf_str[158] => Mux7.IN3948
conf_str[159] => Mux8.IN3948
conf_str[160] => Mux1.IN3940
conf_str[161] => Mux2.IN3940
conf_str[162] => Mux3.IN3940
conf_str[163] => Mux4.IN3940
conf_str[164] => Mux5.IN3940
conf_str[165] => Mux6.IN3940
conf_str[166] => Mux7.IN3940
conf_str[167] => Mux8.IN3940
conf_str[168] => Mux1.IN3932
conf_str[169] => Mux2.IN3932
conf_str[170] => Mux3.IN3932
conf_str[171] => Mux4.IN3932
conf_str[172] => Mux5.IN3932
conf_str[173] => Mux6.IN3932
conf_str[174] => Mux7.IN3932
conf_str[175] => Mux8.IN3932
conf_str[176] => Mux1.IN3924
conf_str[177] => Mux2.IN3924
conf_str[178] => Mux3.IN3924
conf_str[179] => Mux4.IN3924
conf_str[180] => Mux5.IN3924
conf_str[181] => Mux6.IN3924
conf_str[182] => Mux7.IN3924
conf_str[183] => Mux8.IN3924
conf_str[184] => Mux1.IN3916
conf_str[185] => Mux2.IN3916
conf_str[186] => Mux3.IN3916
conf_str[187] => Mux4.IN3916
conf_str[188] => Mux5.IN3916
conf_str[189] => Mux6.IN3916
conf_str[190] => Mux7.IN3916
conf_str[191] => Mux8.IN3916
conf_str[192] => Mux1.IN3908
conf_str[193] => Mux2.IN3908
conf_str[194] => Mux3.IN3908
conf_str[195] => Mux4.IN3908
conf_str[196] => Mux5.IN3908
conf_str[197] => Mux6.IN3908
conf_str[198] => Mux7.IN3908
conf_str[199] => Mux8.IN3908
conf_str[200] => Mux1.IN3900
conf_str[201] => Mux2.IN3900
conf_str[202] => Mux3.IN3900
conf_str[203] => Mux4.IN3900
conf_str[204] => Mux5.IN3900
conf_str[205] => Mux6.IN3900
conf_str[206] => Mux7.IN3900
conf_str[207] => Mux8.IN3900
conf_str[208] => Mux1.IN3892
conf_str[209] => Mux2.IN3892
conf_str[210] => Mux3.IN3892
conf_str[211] => Mux4.IN3892
conf_str[212] => Mux5.IN3892
conf_str[213] => Mux6.IN3892
conf_str[214] => Mux7.IN3892
conf_str[215] => Mux8.IN3892
conf_str[216] => Mux1.IN3884
conf_str[217] => Mux2.IN3884
conf_str[218] => Mux3.IN3884
conf_str[219] => Mux4.IN3884
conf_str[220] => Mux5.IN3884
conf_str[221] => Mux6.IN3884
conf_str[222] => Mux7.IN3884
conf_str[223] => Mux8.IN3884
conf_str[224] => Mux1.IN3876
conf_str[225] => Mux2.IN3876
conf_str[226] => Mux3.IN3876
conf_str[227] => Mux4.IN3876
conf_str[228] => Mux5.IN3876
conf_str[229] => Mux6.IN3876
conf_str[230] => Mux7.IN3876
conf_str[231] => Mux8.IN3876
conf_str[232] => Mux1.IN3868
conf_str[233] => Mux2.IN3868
conf_str[234] => Mux3.IN3868
conf_str[235] => Mux4.IN3868
conf_str[236] => Mux5.IN3868
conf_str[237] => Mux6.IN3868
conf_str[238] => Mux7.IN3868
conf_str[239] => Mux8.IN3868
conf_str[240] => Mux1.IN3860
conf_str[241] => Mux2.IN3860
conf_str[242] => Mux3.IN3860
conf_str[243] => Mux4.IN3860
conf_str[244] => Mux5.IN3860
conf_str[245] => Mux6.IN3860
conf_str[246] => Mux7.IN3860
conf_str[247] => Mux8.IN3860
conf_str[248] => Mux1.IN3852
conf_str[249] => Mux2.IN3852
conf_str[250] => Mux3.IN3852
conf_str[251] => Mux4.IN3852
conf_str[252] => Mux5.IN3852
conf_str[253] => Mux6.IN3852
conf_str[254] => Mux7.IN3852
conf_str[255] => Mux8.IN3852
conf_str[256] => Mux1.IN3844
conf_str[257] => Mux2.IN3844
conf_str[258] => Mux3.IN3844
conf_str[259] => Mux4.IN3844
conf_str[260] => Mux5.IN3844
conf_str[261] => Mux6.IN3844
conf_str[262] => Mux7.IN3844
conf_str[263] => Mux8.IN3844
conf_str[264] => Mux1.IN3836
conf_str[265] => Mux2.IN3836
conf_str[266] => Mux3.IN3836
conf_str[267] => Mux4.IN3836
conf_str[268] => Mux5.IN3836
conf_str[269] => Mux6.IN3836
conf_str[270] => Mux7.IN3836
conf_str[271] => Mux8.IN3836
conf_str[272] => Mux1.IN3828
conf_str[273] => Mux2.IN3828
conf_str[274] => Mux3.IN3828
conf_str[275] => Mux4.IN3828
conf_str[276] => Mux5.IN3828
conf_str[277] => Mux6.IN3828
conf_str[278] => Mux7.IN3828
conf_str[279] => Mux8.IN3828
conf_str[280] => Mux1.IN3820
conf_str[281] => Mux2.IN3820
conf_str[282] => Mux3.IN3820
conf_str[283] => Mux4.IN3820
conf_str[284] => Mux5.IN3820
conf_str[285] => Mux6.IN3820
conf_str[286] => Mux7.IN3820
conf_str[287] => Mux8.IN3820
conf_str[288] => Mux1.IN3812
conf_str[289] => Mux2.IN3812
conf_str[290] => Mux3.IN3812
conf_str[291] => Mux4.IN3812
conf_str[292] => Mux5.IN3812
conf_str[293] => Mux6.IN3812
conf_str[294] => Mux7.IN3812
conf_str[295] => Mux8.IN3812
conf_str[296] => Mux1.IN3804
conf_str[297] => Mux2.IN3804
conf_str[298] => Mux3.IN3804
conf_str[299] => Mux4.IN3804
conf_str[300] => Mux5.IN3804
conf_str[301] => Mux6.IN3804
conf_str[302] => Mux7.IN3804
conf_str[303] => Mux8.IN3804
conf_str[304] => Mux1.IN3796
conf_str[305] => Mux2.IN3796
conf_str[306] => Mux3.IN3796
conf_str[307] => Mux4.IN3796
conf_str[308] => Mux5.IN3796
conf_str[309] => Mux6.IN3796
conf_str[310] => Mux7.IN3796
conf_str[311] => Mux8.IN3796
conf_str[312] => Mux1.IN3788
conf_str[313] => Mux2.IN3788
conf_str[314] => Mux3.IN3788
conf_str[315] => Mux4.IN3788
conf_str[316] => Mux5.IN3788
conf_str[317] => Mux6.IN3788
conf_str[318] => Mux7.IN3788
conf_str[319] => Mux8.IN3788
conf_str[320] => Mux1.IN3780
conf_str[321] => Mux2.IN3780
conf_str[322] => Mux3.IN3780
conf_str[323] => Mux4.IN3780
conf_str[324] => Mux5.IN3780
conf_str[325] => Mux6.IN3780
conf_str[326] => Mux7.IN3780
conf_str[327] => Mux8.IN3780
conf_str[328] => Mux1.IN3772
conf_str[329] => Mux2.IN3772
conf_str[330] => Mux3.IN3772
conf_str[331] => Mux4.IN3772
conf_str[332] => Mux5.IN3772
conf_str[333] => Mux6.IN3772
conf_str[334] => Mux7.IN3772
conf_str[335] => Mux8.IN3772
conf_str[336] => Mux1.IN3764
conf_str[337] => Mux2.IN3764
conf_str[338] => Mux3.IN3764
conf_str[339] => Mux4.IN3764
conf_str[340] => Mux5.IN3764
conf_str[341] => Mux6.IN3764
conf_str[342] => Mux7.IN3764
conf_str[343] => Mux8.IN3764
conf_str[344] => Mux1.IN3756
conf_str[345] => Mux2.IN3756
conf_str[346] => Mux3.IN3756
conf_str[347] => Mux4.IN3756
conf_str[348] => Mux5.IN3756
conf_str[349] => Mux6.IN3756
conf_str[350] => Mux7.IN3756
conf_str[351] => Mux8.IN3756
conf_str[352] => Mux1.IN3748
conf_str[353] => Mux2.IN3748
conf_str[354] => Mux3.IN3748
conf_str[355] => Mux4.IN3748
conf_str[356] => Mux5.IN3748
conf_str[357] => Mux6.IN3748
conf_str[358] => Mux7.IN3748
conf_str[359] => Mux8.IN3748
conf_str[360] => Mux1.IN3740
conf_str[361] => Mux2.IN3740
conf_str[362] => Mux3.IN3740
conf_str[363] => Mux4.IN3740
conf_str[364] => Mux5.IN3740
conf_str[365] => Mux6.IN3740
conf_str[366] => Mux7.IN3740
conf_str[367] => Mux8.IN3740
conf_str[368] => Mux1.IN3732
conf_str[369] => Mux2.IN3732
conf_str[370] => Mux3.IN3732
conf_str[371] => Mux4.IN3732
conf_str[372] => Mux5.IN3732
conf_str[373] => Mux6.IN3732
conf_str[374] => Mux7.IN3732
conf_str[375] => Mux8.IN3732
conf_str[376] => Mux1.IN3724
conf_str[377] => Mux2.IN3724
conf_str[378] => Mux3.IN3724
conf_str[379] => Mux4.IN3724
conf_str[380] => Mux5.IN3724
conf_str[381] => Mux6.IN3724
conf_str[382] => Mux7.IN3724
conf_str[383] => Mux8.IN3724
conf_str[384] => Mux1.IN3716
conf_str[385] => Mux2.IN3716
conf_str[386] => Mux3.IN3716
conf_str[387] => Mux4.IN3716
conf_str[388] => Mux5.IN3716
conf_str[389] => Mux6.IN3716
conf_str[390] => Mux7.IN3716
conf_str[391] => Mux8.IN3716
conf_str[392] => Mux1.IN3708
conf_str[393] => Mux2.IN3708
conf_str[394] => Mux3.IN3708
conf_str[395] => Mux4.IN3708
conf_str[396] => Mux5.IN3708
conf_str[397] => Mux6.IN3708
conf_str[398] => Mux7.IN3708
conf_str[399] => Mux8.IN3708
conf_str[400] => Mux1.IN3700
conf_str[401] => Mux2.IN3700
conf_str[402] => Mux3.IN3700
conf_str[403] => Mux4.IN3700
conf_str[404] => Mux5.IN3700
conf_str[405] => Mux6.IN3700
conf_str[406] => Mux7.IN3700
conf_str[407] => Mux8.IN3700
conf_str[408] => Mux1.IN3692
conf_str[409] => Mux2.IN3692
conf_str[410] => Mux3.IN3692
conf_str[411] => Mux4.IN3692
conf_str[412] => Mux5.IN3692
conf_str[413] => Mux6.IN3692
conf_str[414] => Mux7.IN3692
conf_str[415] => Mux8.IN3692
conf_str[416] => Mux1.IN3684
conf_str[417] => Mux2.IN3684
conf_str[418] => Mux3.IN3684
conf_str[419] => Mux4.IN3684
conf_str[420] => Mux5.IN3684
conf_str[421] => Mux6.IN3684
conf_str[422] => Mux7.IN3684
conf_str[423] => Mux8.IN3684
conf_str[424] => Mux1.IN3676
conf_str[425] => Mux2.IN3676
conf_str[426] => Mux3.IN3676
conf_str[427] => Mux4.IN3676
conf_str[428] => Mux5.IN3676
conf_str[429] => Mux6.IN3676
conf_str[430] => Mux7.IN3676
conf_str[431] => Mux8.IN3676
conf_str[432] => Mux1.IN3668
conf_str[433] => Mux2.IN3668
conf_str[434] => Mux3.IN3668
conf_str[435] => Mux4.IN3668
conf_str[436] => Mux5.IN3668
conf_str[437] => Mux6.IN3668
conf_str[438] => Mux7.IN3668
conf_str[439] => Mux8.IN3668
conf_str[440] => Mux1.IN3660
conf_str[441] => Mux2.IN3660
conf_str[442] => Mux3.IN3660
conf_str[443] => Mux4.IN3660
conf_str[444] => Mux5.IN3660
conf_str[445] => Mux6.IN3660
conf_str[446] => Mux7.IN3660
conf_str[447] => Mux8.IN3660
conf_str[448] => Mux1.IN3652
conf_str[449] => Mux2.IN3652
conf_str[450] => Mux3.IN3652
conf_str[451] => Mux4.IN3652
conf_str[452] => Mux5.IN3652
conf_str[453] => Mux6.IN3652
conf_str[454] => Mux7.IN3652
conf_str[455] => Mux8.IN3652
conf_str[456] => Mux1.IN3644
conf_str[457] => Mux2.IN3644
conf_str[458] => Mux3.IN3644
conf_str[459] => Mux4.IN3644
conf_str[460] => Mux5.IN3644
conf_str[461] => Mux6.IN3644
conf_str[462] => Mux7.IN3644
conf_str[463] => Mux8.IN3644
conf_str[464] => Mux1.IN3636
conf_str[465] => Mux2.IN3636
conf_str[466] => Mux3.IN3636
conf_str[467] => Mux4.IN3636
conf_str[468] => Mux5.IN3636
conf_str[469] => Mux6.IN3636
conf_str[470] => Mux7.IN3636
conf_str[471] => Mux8.IN3636
conf_str[472] => Mux1.IN3628
conf_str[473] => Mux2.IN3628
conf_str[474] => Mux3.IN3628
conf_str[475] => Mux4.IN3628
conf_str[476] => Mux5.IN3628
conf_str[477] => Mux6.IN3628
conf_str[478] => Mux7.IN3628
conf_str[479] => Mux8.IN3628
conf_str[480] => Mux1.IN3620
conf_str[481] => Mux2.IN3620
conf_str[482] => Mux3.IN3620
conf_str[483] => Mux4.IN3620
conf_str[484] => Mux5.IN3620
conf_str[485] => Mux6.IN3620
conf_str[486] => Mux7.IN3620
conf_str[487] => Mux8.IN3620
conf_str[488] => Mux1.IN3612
conf_str[489] => Mux2.IN3612
conf_str[490] => Mux3.IN3612
conf_str[491] => Mux4.IN3612
conf_str[492] => Mux5.IN3612
conf_str[493] => Mux6.IN3612
conf_str[494] => Mux7.IN3612
conf_str[495] => Mux8.IN3612
conf_str[496] => Mux1.IN3604
conf_str[497] => Mux2.IN3604
conf_str[498] => Mux3.IN3604
conf_str[499] => Mux4.IN3604
conf_str[500] => Mux5.IN3604
conf_str[501] => Mux6.IN3604
conf_str[502] => Mux7.IN3604
conf_str[503] => Mux8.IN3604
conf_str[504] => Mux1.IN3596
conf_str[505] => Mux2.IN3596
conf_str[506] => Mux3.IN3596
conf_str[507] => Mux4.IN3596
conf_str[508] => Mux5.IN3596
conf_str[509] => Mux6.IN3596
conf_str[510] => Mux7.IN3596
conf_str[511] => Mux8.IN3596
conf_str[512] => Mux1.IN3588
conf_str[513] => Mux2.IN3588
conf_str[514] => Mux3.IN3588
conf_str[515] => Mux4.IN3588
conf_str[516] => Mux5.IN3588
conf_str[517] => Mux6.IN3588
conf_str[518] => Mux7.IN3588
conf_str[519] => Mux8.IN3588
conf_str[520] => Mux1.IN3580
conf_str[521] => Mux2.IN3580
conf_str[522] => Mux3.IN3580
conf_str[523] => Mux4.IN3580
conf_str[524] => Mux5.IN3580
conf_str[525] => Mux6.IN3580
conf_str[526] => Mux7.IN3580
conf_str[527] => Mux8.IN3580
conf_str[528] => Mux1.IN3572
conf_str[529] => Mux2.IN3572
conf_str[530] => Mux3.IN3572
conf_str[531] => Mux4.IN3572
conf_str[532] => Mux5.IN3572
conf_str[533] => Mux6.IN3572
conf_str[534] => Mux7.IN3572
conf_str[535] => Mux8.IN3572
conf_str[536] => Mux1.IN3564
conf_str[537] => Mux2.IN3564
conf_str[538] => Mux3.IN3564
conf_str[539] => Mux4.IN3564
conf_str[540] => Mux5.IN3564
conf_str[541] => Mux6.IN3564
conf_str[542] => Mux7.IN3564
conf_str[543] => Mux8.IN3564
conf_str[544] => Mux1.IN3556
conf_str[545] => Mux2.IN3556
conf_str[546] => Mux3.IN3556
conf_str[547] => Mux4.IN3556
conf_str[548] => Mux5.IN3556
conf_str[549] => Mux6.IN3556
conf_str[550] => Mux7.IN3556
conf_str[551] => Mux8.IN3556
conf_str[552] => Mux1.IN3548
conf_str[553] => Mux2.IN3548
conf_str[554] => Mux3.IN3548
conf_str[555] => Mux4.IN3548
conf_str[556] => Mux5.IN3548
conf_str[557] => Mux6.IN3548
conf_str[558] => Mux7.IN3548
conf_str[559] => Mux8.IN3548
conf_str[560] => Mux1.IN3540
conf_str[561] => Mux2.IN3540
conf_str[562] => Mux3.IN3540
conf_str[563] => Mux4.IN3540
conf_str[564] => Mux5.IN3540
conf_str[565] => Mux6.IN3540
conf_str[566] => Mux7.IN3540
conf_str[567] => Mux8.IN3540
conf_str[568] => Mux1.IN3532
conf_str[569] => Mux2.IN3532
conf_str[570] => Mux3.IN3532
conf_str[571] => Mux4.IN3532
conf_str[572] => Mux5.IN3532
conf_str[573] => Mux6.IN3532
conf_str[574] => Mux7.IN3532
conf_str[575] => Mux8.IN3532
conf_str[576] => Mux1.IN3524
conf_str[577] => Mux2.IN3524
conf_str[578] => Mux3.IN3524
conf_str[579] => Mux4.IN3524
conf_str[580] => Mux5.IN3524
conf_str[581] => Mux6.IN3524
conf_str[582] => Mux7.IN3524
conf_str[583] => Mux8.IN3524
conf_str[584] => Mux1.IN3516
conf_str[585] => Mux2.IN3516
conf_str[586] => Mux3.IN3516
conf_str[587] => Mux4.IN3516
conf_str[588] => Mux5.IN3516
conf_str[589] => Mux6.IN3516
conf_str[590] => Mux7.IN3516
conf_str[591] => Mux8.IN3516
conf_str[592] => Mux1.IN3508
conf_str[593] => Mux2.IN3508
conf_str[594] => Mux3.IN3508
conf_str[595] => Mux4.IN3508
conf_str[596] => Mux5.IN3508
conf_str[597] => Mux6.IN3508
conf_str[598] => Mux7.IN3508
conf_str[599] => Mux8.IN3508
conf_str[600] => Mux1.IN3500
conf_str[601] => Mux2.IN3500
conf_str[602] => Mux3.IN3500
conf_str[603] => Mux4.IN3500
conf_str[604] => Mux5.IN3500
conf_str[605] => Mux6.IN3500
conf_str[606] => Mux7.IN3500
conf_str[607] => Mux8.IN3500
conf_str[608] => Mux1.IN3492
conf_str[609] => Mux2.IN3492
conf_str[610] => Mux3.IN3492
conf_str[611] => Mux4.IN3492
conf_str[612] => Mux5.IN3492
conf_str[613] => Mux6.IN3492
conf_str[614] => Mux7.IN3492
conf_str[615] => Mux8.IN3492
conf_str[616] => Mux1.IN3484
conf_str[617] => Mux2.IN3484
conf_str[618] => Mux3.IN3484
conf_str[619] => Mux4.IN3484
conf_str[620] => Mux5.IN3484
conf_str[621] => Mux6.IN3484
conf_str[622] => Mux7.IN3484
conf_str[623] => Mux8.IN3484
conf_str[624] => Mux1.IN3476
conf_str[625] => Mux2.IN3476
conf_str[626] => Mux3.IN3476
conf_str[627] => Mux4.IN3476
conf_str[628] => Mux5.IN3476
conf_str[629] => Mux6.IN3476
conf_str[630] => Mux7.IN3476
conf_str[631] => Mux8.IN3476
conf_str[632] => Mux1.IN3468
conf_str[633] => Mux2.IN3468
conf_str[634] => Mux3.IN3468
conf_str[635] => Mux4.IN3468
conf_str[636] => Mux5.IN3468
conf_str[637] => Mux6.IN3468
conf_str[638] => Mux7.IN3468
conf_str[639] => Mux8.IN3468
conf_str[640] => Mux1.IN3460
conf_str[641] => Mux2.IN3460
conf_str[642] => Mux3.IN3460
conf_str[643] => Mux4.IN3460
conf_str[644] => Mux5.IN3460
conf_str[645] => Mux6.IN3460
conf_str[646] => Mux7.IN3460
conf_str[647] => Mux8.IN3460
conf_str[648] => Mux1.IN3452
conf_str[649] => Mux2.IN3452
conf_str[650] => Mux3.IN3452
conf_str[651] => Mux4.IN3452
conf_str[652] => Mux5.IN3452
conf_str[653] => Mux6.IN3452
conf_str[654] => Mux7.IN3452
conf_str[655] => Mux8.IN3452
conf_str[656] => Mux1.IN3444
conf_str[657] => Mux2.IN3444
conf_str[658] => Mux3.IN3444
conf_str[659] => Mux4.IN3444
conf_str[660] => Mux5.IN3444
conf_str[661] => Mux6.IN3444
conf_str[662] => Mux7.IN3444
conf_str[663] => Mux8.IN3444
conf_str[664] => Mux1.IN3436
conf_str[665] => Mux2.IN3436
conf_str[666] => Mux3.IN3436
conf_str[667] => Mux4.IN3436
conf_str[668] => Mux5.IN3436
conf_str[669] => Mux6.IN3436
conf_str[670] => Mux7.IN3436
conf_str[671] => Mux8.IN3436
conf_str[672] => Mux1.IN3428
conf_str[673] => Mux2.IN3428
conf_str[674] => Mux3.IN3428
conf_str[675] => Mux4.IN3428
conf_str[676] => Mux5.IN3428
conf_str[677] => Mux6.IN3428
conf_str[678] => Mux7.IN3428
conf_str[679] => Mux8.IN3428
conf_str[680] => Mux1.IN3420
conf_str[681] => Mux2.IN3420
conf_str[682] => Mux3.IN3420
conf_str[683] => Mux4.IN3420
conf_str[684] => Mux5.IN3420
conf_str[685] => Mux6.IN3420
conf_str[686] => Mux7.IN3420
conf_str[687] => Mux8.IN3420
conf_str[688] => Mux1.IN3412
conf_str[689] => Mux2.IN3412
conf_str[690] => Mux3.IN3412
conf_str[691] => Mux4.IN3412
conf_str[692] => Mux5.IN3412
conf_str[693] => Mux6.IN3412
conf_str[694] => Mux7.IN3412
conf_str[695] => Mux8.IN3412
conf_str[696] => Mux1.IN3404
conf_str[697] => Mux2.IN3404
conf_str[698] => Mux3.IN3404
conf_str[699] => Mux4.IN3404
conf_str[700] => Mux5.IN3404
conf_str[701] => Mux6.IN3404
conf_str[702] => Mux7.IN3404
conf_str[703] => Mux8.IN3404
conf_str[704] => Mux1.IN3396
conf_str[705] => Mux2.IN3396
conf_str[706] => Mux3.IN3396
conf_str[707] => Mux4.IN3396
conf_str[708] => Mux5.IN3396
conf_str[709] => Mux6.IN3396
conf_str[710] => Mux7.IN3396
conf_str[711] => Mux8.IN3396
conf_str[712] => Mux1.IN3388
conf_str[713] => Mux2.IN3388
conf_str[714] => Mux3.IN3388
conf_str[715] => Mux4.IN3388
conf_str[716] => Mux5.IN3388
conf_str[717] => Mux6.IN3388
conf_str[718] => Mux7.IN3388
conf_str[719] => Mux8.IN3388
conf_str[720] => Mux1.IN3380
conf_str[721] => Mux2.IN3380
conf_str[722] => Mux3.IN3380
conf_str[723] => Mux4.IN3380
conf_str[724] => Mux5.IN3380
conf_str[725] => Mux6.IN3380
conf_str[726] => Mux7.IN3380
conf_str[727] => Mux8.IN3380
conf_str[728] => Mux1.IN3372
conf_str[729] => Mux2.IN3372
conf_str[730] => Mux3.IN3372
conf_str[731] => Mux4.IN3372
conf_str[732] => Mux5.IN3372
conf_str[733] => Mux6.IN3372
conf_str[734] => Mux7.IN3372
conf_str[735] => Mux8.IN3372
conf_str[736] => Mux1.IN3364
conf_str[737] => Mux2.IN3364
conf_str[738] => Mux3.IN3364
conf_str[739] => Mux4.IN3364
conf_str[740] => Mux5.IN3364
conf_str[741] => Mux6.IN3364
conf_str[742] => Mux7.IN3364
conf_str[743] => Mux8.IN3364
conf_str[744] => Mux1.IN3356
conf_str[745] => Mux2.IN3356
conf_str[746] => Mux3.IN3356
conf_str[747] => Mux4.IN3356
conf_str[748] => Mux5.IN3356
conf_str[749] => Mux6.IN3356
conf_str[750] => Mux7.IN3356
conf_str[751] => Mux8.IN3356
conf_str[752] => Mux1.IN3348
conf_str[753] => Mux2.IN3348
conf_str[754] => Mux3.IN3348
conf_str[755] => Mux4.IN3348
conf_str[756] => Mux5.IN3348
conf_str[757] => Mux6.IN3348
conf_str[758] => Mux7.IN3348
conf_str[759] => Mux8.IN3348
conf_str[760] => Mux1.IN3340
conf_str[761] => Mux2.IN3340
conf_str[762] => Mux3.IN3340
conf_str[763] => Mux4.IN3340
conf_str[764] => Mux5.IN3340
conf_str[765] => Mux6.IN3340
conf_str[766] => Mux7.IN3340
conf_str[767] => Mux8.IN3340
conf_str[768] => Mux1.IN3332
conf_str[769] => Mux2.IN3332
conf_str[770] => Mux3.IN3332
conf_str[771] => Mux4.IN3332
conf_str[772] => Mux5.IN3332
conf_str[773] => Mux6.IN3332
conf_str[774] => Mux7.IN3332
conf_str[775] => Mux8.IN3332
conf_str[776] => Mux1.IN3324
conf_str[777] => Mux2.IN3324
conf_str[778] => Mux3.IN3324
conf_str[779] => Mux4.IN3324
conf_str[780] => Mux5.IN3324
conf_str[781] => Mux6.IN3324
conf_str[782] => Mux7.IN3324
conf_str[783] => Mux8.IN3324
conf_str[784] => Mux1.IN3316
conf_str[785] => Mux2.IN3316
conf_str[786] => Mux3.IN3316
conf_str[787] => Mux4.IN3316
conf_str[788] => Mux5.IN3316
conf_str[789] => Mux6.IN3316
conf_str[790] => Mux7.IN3316
conf_str[791] => Mux8.IN3316
conf_str[792] => Mux1.IN3308
conf_str[793] => Mux2.IN3308
conf_str[794] => Mux3.IN3308
conf_str[795] => Mux4.IN3308
conf_str[796] => Mux5.IN3308
conf_str[797] => Mux6.IN3308
conf_str[798] => Mux7.IN3308
conf_str[799] => Mux8.IN3308
conf_str[800] => Mux1.IN3300
conf_str[801] => Mux2.IN3300
conf_str[802] => Mux3.IN3300
conf_str[803] => Mux4.IN3300
conf_str[804] => Mux5.IN3300
conf_str[805] => Mux6.IN3300
conf_str[806] => Mux7.IN3300
conf_str[807] => Mux8.IN3300
conf_str[808] => Mux1.IN3292
conf_str[809] => Mux2.IN3292
conf_str[810] => Mux3.IN3292
conf_str[811] => Mux4.IN3292
conf_str[812] => Mux5.IN3292
conf_str[813] => Mux6.IN3292
conf_str[814] => Mux7.IN3292
conf_str[815] => Mux8.IN3292
conf_str[816] => Mux1.IN3284
conf_str[817] => Mux2.IN3284
conf_str[818] => Mux3.IN3284
conf_str[819] => Mux4.IN3284
conf_str[820] => Mux5.IN3284
conf_str[821] => Mux6.IN3284
conf_str[822] => Mux7.IN3284
conf_str[823] => Mux8.IN3284
conf_str[824] => Mux1.IN3276
conf_str[825] => Mux2.IN3276
conf_str[826] => Mux3.IN3276
conf_str[827] => Mux4.IN3276
conf_str[828] => Mux5.IN3276
conf_str[829] => Mux6.IN3276
conf_str[830] => Mux7.IN3276
conf_str[831] => Mux8.IN3276
conf_str[832] => Mux1.IN3268
conf_str[833] => Mux2.IN3268
conf_str[834] => Mux3.IN3268
conf_str[835] => Mux4.IN3268
conf_str[836] => Mux5.IN3268
conf_str[837] => Mux6.IN3268
conf_str[838] => Mux7.IN3268
conf_str[839] => Mux8.IN3268
conf_str[840] => Mux1.IN3260
conf_str[841] => Mux2.IN3260
conf_str[842] => Mux3.IN3260
conf_str[843] => Mux4.IN3260
conf_str[844] => Mux5.IN3260
conf_str[845] => Mux6.IN3260
conf_str[846] => Mux7.IN3260
conf_str[847] => Mux8.IN3260
conf_str[848] => Mux1.IN3252
conf_str[849] => Mux2.IN3252
conf_str[850] => Mux3.IN3252
conf_str[851] => Mux4.IN3252
conf_str[852] => Mux5.IN3252
conf_str[853] => Mux6.IN3252
conf_str[854] => Mux7.IN3252
conf_str[855] => Mux8.IN3252
conf_str[856] => Mux1.IN3244
conf_str[857] => Mux2.IN3244
conf_str[858] => Mux3.IN3244
conf_str[859] => Mux4.IN3244
conf_str[860] => Mux5.IN3244
conf_str[861] => Mux6.IN3244
conf_str[862] => Mux7.IN3244
conf_str[863] => Mux8.IN3244
conf_str[864] => Mux1.IN3236
conf_str[865] => Mux2.IN3236
conf_str[866] => Mux3.IN3236
conf_str[867] => Mux4.IN3236
conf_str[868] => Mux5.IN3236
conf_str[869] => Mux6.IN3236
conf_str[870] => Mux7.IN3236
conf_str[871] => Mux8.IN3236
conf_str[872] => Mux1.IN3228
conf_str[873] => Mux2.IN3228
conf_str[874] => Mux3.IN3228
conf_str[875] => Mux4.IN3228
conf_str[876] => Mux5.IN3228
conf_str[877] => Mux6.IN3228
conf_str[878] => Mux7.IN3228
conf_str[879] => Mux8.IN3228
conf_str[880] => Mux1.IN3220
conf_str[881] => Mux2.IN3220
conf_str[882] => Mux3.IN3220
conf_str[883] => Mux4.IN3220
conf_str[884] => Mux5.IN3220
conf_str[885] => Mux6.IN3220
conf_str[886] => Mux7.IN3220
conf_str[887] => Mux8.IN3220
conf_str[888] => Mux1.IN3212
conf_str[889] => Mux2.IN3212
conf_str[890] => Mux3.IN3212
conf_str[891] => Mux4.IN3212
conf_str[892] => Mux5.IN3212
conf_str[893] => Mux6.IN3212
conf_str[894] => Mux7.IN3212
conf_str[895] => Mux8.IN3212
conf_str[896] => Mux1.IN3204
conf_str[897] => Mux2.IN3204
conf_str[898] => Mux3.IN3204
conf_str[899] => Mux4.IN3204
conf_str[900] => Mux5.IN3204
conf_str[901] => Mux6.IN3204
conf_str[902] => Mux7.IN3204
conf_str[903] => Mux8.IN3204
conf_str[904] => Mux1.IN3196
conf_str[905] => Mux2.IN3196
conf_str[906] => Mux3.IN3196
conf_str[907] => Mux4.IN3196
conf_str[908] => Mux5.IN3196
conf_str[909] => Mux6.IN3196
conf_str[910] => Mux7.IN3196
conf_str[911] => Mux8.IN3196
conf_str[912] => Mux1.IN3188
conf_str[913] => Mux2.IN3188
conf_str[914] => Mux3.IN3188
conf_str[915] => Mux4.IN3188
conf_str[916] => Mux5.IN3188
conf_str[917] => Mux6.IN3188
conf_str[918] => Mux7.IN3188
conf_str[919] => Mux8.IN3188
conf_str[920] => Mux1.IN3180
conf_str[921] => Mux2.IN3180
conf_str[922] => Mux3.IN3180
conf_str[923] => Mux4.IN3180
conf_str[924] => Mux5.IN3180
conf_str[925] => Mux6.IN3180
conf_str[926] => Mux7.IN3180
conf_str[927] => Mux8.IN3180
conf_str[928] => Mux1.IN3172
conf_str[929] => Mux2.IN3172
conf_str[930] => Mux3.IN3172
conf_str[931] => Mux4.IN3172
conf_str[932] => Mux5.IN3172
conf_str[933] => Mux6.IN3172
conf_str[934] => Mux7.IN3172
conf_str[935] => Mux8.IN3172
conf_str[936] => Mux1.IN3164
conf_str[937] => Mux2.IN3164
conf_str[938] => Mux3.IN3164
conf_str[939] => Mux4.IN3164
conf_str[940] => Mux5.IN3164
conf_str[941] => Mux6.IN3164
conf_str[942] => Mux7.IN3164
conf_str[943] => Mux8.IN3164
conf_str[944] => Mux1.IN3156
conf_str[945] => Mux2.IN3156
conf_str[946] => Mux3.IN3156
conf_str[947] => Mux4.IN3156
conf_str[948] => Mux5.IN3156
conf_str[949] => Mux6.IN3156
conf_str[950] => Mux7.IN3156
conf_str[951] => Mux8.IN3156
conf_str[952] => Mux1.IN3148
conf_str[953] => Mux2.IN3148
conf_str[954] => Mux3.IN3148
conf_str[955] => Mux4.IN3148
conf_str[956] => Mux5.IN3148
conf_str[957] => Mux6.IN3148
conf_str[958] => Mux7.IN3148
conf_str[959] => Mux8.IN3148
conf_str[960] => Mux1.IN3140
conf_str[961] => Mux2.IN3140
conf_str[962] => Mux3.IN3140
conf_str[963] => Mux4.IN3140
conf_str[964] => Mux5.IN3140
conf_str[965] => Mux6.IN3140
conf_str[966] => Mux7.IN3140
conf_str[967] => Mux8.IN3140
conf_str[968] => Mux1.IN3132
conf_str[969] => Mux2.IN3132
conf_str[970] => Mux3.IN3132
conf_str[971] => Mux4.IN3132
conf_str[972] => Mux5.IN3132
conf_str[973] => Mux6.IN3132
conf_str[974] => Mux7.IN3132
conf_str[975] => Mux8.IN3132
conf_str[976] => Mux1.IN3124
conf_str[977] => Mux2.IN3124
conf_str[978] => Mux3.IN3124
conf_str[979] => Mux4.IN3124
conf_str[980] => Mux5.IN3124
conf_str[981] => Mux6.IN3124
conf_str[982] => Mux7.IN3124
conf_str[983] => Mux8.IN3124
conf_str[984] => Mux1.IN3116
conf_str[985] => Mux2.IN3116
conf_str[986] => Mux3.IN3116
conf_str[987] => Mux4.IN3116
conf_str[988] => Mux5.IN3116
conf_str[989] => Mux6.IN3116
conf_str[990] => Mux7.IN3116
conf_str[991] => Mux8.IN3116
conf_str[992] => Mux1.IN3108
conf_str[993] => Mux2.IN3108
conf_str[994] => Mux3.IN3108
conf_str[995] => Mux4.IN3108
conf_str[996] => Mux5.IN3108
conf_str[997] => Mux6.IN3108
conf_str[998] => Mux7.IN3108
conf_str[999] => Mux8.IN3108
conf_str[1000] => Mux1.IN3100
conf_str[1001] => Mux2.IN3100
conf_str[1002] => Mux3.IN3100
conf_str[1003] => Mux4.IN3100
conf_str[1004] => Mux5.IN3100
conf_str[1005] => Mux6.IN3100
conf_str[1006] => Mux7.IN3100
conf_str[1007] => Mux8.IN3100
conf_str[1008] => Mux1.IN3092
conf_str[1009] => Mux2.IN3092
conf_str[1010] => Mux3.IN3092
conf_str[1011] => Mux4.IN3092
conf_str[1012] => Mux5.IN3092
conf_str[1013] => Mux6.IN3092
conf_str[1014] => Mux7.IN3092
conf_str[1015] => Mux8.IN3092
conf_str[1016] => Mux1.IN3084
conf_str[1017] => Mux2.IN3084
conf_str[1018] => Mux3.IN3084
conf_str[1019] => Mux4.IN3084
conf_str[1020] => Mux5.IN3084
conf_str[1021] => Mux6.IN3084
conf_str[1022] => Mux7.IN3084
conf_str[1023] => Mux8.IN3084
conf_str[1024] => Mux1.IN3076
conf_str[1025] => Mux2.IN3076
conf_str[1026] => Mux3.IN3076
conf_str[1027] => Mux4.IN3076
conf_str[1028] => Mux5.IN3076
conf_str[1029] => Mux6.IN3076
conf_str[1030] => Mux7.IN3076
conf_str[1031] => Mux8.IN3076
conf_str[1032] => Mux1.IN3068
conf_str[1033] => Mux2.IN3068
conf_str[1034] => Mux3.IN3068
conf_str[1035] => Mux4.IN3068
conf_str[1036] => Mux5.IN3068
conf_str[1037] => Mux6.IN3068
conf_str[1038] => Mux7.IN3068
conf_str[1039] => Mux8.IN3068
conf_str[1040] => Mux1.IN3060
conf_str[1041] => Mux2.IN3060
conf_str[1042] => Mux3.IN3060
conf_str[1043] => Mux4.IN3060
conf_str[1044] => Mux5.IN3060
conf_str[1045] => Mux6.IN3060
conf_str[1046] => Mux7.IN3060
conf_str[1047] => Mux8.IN3060
conf_str[1048] => Mux1.IN3052
conf_str[1049] => Mux2.IN3052
conf_str[1050] => Mux3.IN3052
conf_str[1051] => Mux4.IN3052
conf_str[1052] => Mux5.IN3052
conf_str[1053] => Mux6.IN3052
conf_str[1054] => Mux7.IN3052
conf_str[1055] => Mux8.IN3052
conf_str[1056] => Mux1.IN3044
conf_str[1057] => Mux2.IN3044
conf_str[1058] => Mux3.IN3044
conf_str[1059] => Mux4.IN3044
conf_str[1060] => Mux5.IN3044
conf_str[1061] => Mux6.IN3044
conf_str[1062] => Mux7.IN3044
conf_str[1063] => Mux8.IN3044
conf_str[1064] => Mux1.IN3036
conf_str[1065] => Mux2.IN3036
conf_str[1066] => Mux3.IN3036
conf_str[1067] => Mux4.IN3036
conf_str[1068] => Mux5.IN3036
conf_str[1069] => Mux6.IN3036
conf_str[1070] => Mux7.IN3036
conf_str[1071] => Mux8.IN3036
conf_str[1072] => Mux1.IN3028
conf_str[1073] => Mux2.IN3028
conf_str[1074] => Mux3.IN3028
conf_str[1075] => Mux4.IN3028
conf_str[1076] => Mux5.IN3028
conf_str[1077] => Mux6.IN3028
conf_str[1078] => Mux7.IN3028
conf_str[1079] => Mux8.IN3028
conf_str[1080] => Mux1.IN3020
conf_str[1081] => Mux2.IN3020
conf_str[1082] => Mux3.IN3020
conf_str[1083] => Mux4.IN3020
conf_str[1084] => Mux5.IN3020
conf_str[1085] => Mux6.IN3020
conf_str[1086] => Mux7.IN3020
conf_str[1087] => Mux8.IN3020
conf_str[1088] => Mux1.IN3012
conf_str[1089] => Mux2.IN3012
conf_str[1090] => Mux3.IN3012
conf_str[1091] => Mux4.IN3012
conf_str[1092] => Mux5.IN3012
conf_str[1093] => Mux6.IN3012
conf_str[1094] => Mux7.IN3012
conf_str[1095] => Mux8.IN3012
conf_str[1096] => Mux1.IN3004
conf_str[1097] => Mux2.IN3004
conf_str[1098] => Mux3.IN3004
conf_str[1099] => Mux4.IN3004
conf_str[1100] => Mux5.IN3004
conf_str[1101] => Mux6.IN3004
conf_str[1102] => Mux7.IN3004
conf_str[1103] => Mux8.IN3004
conf_str[1104] => Mux1.IN2996
conf_str[1105] => Mux2.IN2996
conf_str[1106] => Mux3.IN2996
conf_str[1107] => Mux4.IN2996
conf_str[1108] => Mux5.IN2996
conf_str[1109] => Mux6.IN2996
conf_str[1110] => Mux7.IN2996
conf_str[1111] => Mux8.IN2996
conf_str[1112] => Mux1.IN2988
conf_str[1113] => Mux2.IN2988
conf_str[1114] => Mux3.IN2988
conf_str[1115] => Mux4.IN2988
conf_str[1116] => Mux5.IN2988
conf_str[1117] => Mux6.IN2988
conf_str[1118] => Mux7.IN2988
conf_str[1119] => Mux8.IN2988
conf_str[1120] => Mux1.IN2980
conf_str[1121] => Mux2.IN2980
conf_str[1122] => Mux3.IN2980
conf_str[1123] => Mux4.IN2980
conf_str[1124] => Mux5.IN2980
conf_str[1125] => Mux6.IN2980
conf_str[1126] => Mux7.IN2980
conf_str[1127] => Mux8.IN2980
conf_str[1128] => Mux1.IN2972
conf_str[1129] => Mux2.IN2972
conf_str[1130] => Mux3.IN2972
conf_str[1131] => Mux4.IN2972
conf_str[1132] => Mux5.IN2972
conf_str[1133] => Mux6.IN2972
conf_str[1134] => Mux7.IN2972
conf_str[1135] => Mux8.IN2972
conf_str[1136] => Mux1.IN2964
conf_str[1137] => Mux2.IN2964
conf_str[1138] => Mux3.IN2964
conf_str[1139] => Mux4.IN2964
conf_str[1140] => Mux5.IN2964
conf_str[1141] => Mux6.IN2964
conf_str[1142] => Mux7.IN2964
conf_str[1143] => Mux8.IN2964
conf_str[1144] => Mux1.IN2956
conf_str[1145] => Mux2.IN2956
conf_str[1146] => Mux3.IN2956
conf_str[1147] => Mux4.IN2956
conf_str[1148] => Mux5.IN2956
conf_str[1149] => Mux6.IN2956
conf_str[1150] => Mux7.IN2956
conf_str[1151] => Mux8.IN2956
conf_str[1152] => Mux1.IN2948
conf_str[1153] => Mux2.IN2948
conf_str[1154] => Mux3.IN2948
conf_str[1155] => Mux4.IN2948
conf_str[1156] => Mux5.IN2948
conf_str[1157] => Mux6.IN2948
conf_str[1158] => Mux7.IN2948
conf_str[1159] => Mux8.IN2948
conf_str[1160] => Mux1.IN2940
conf_str[1161] => Mux2.IN2940
conf_str[1162] => Mux3.IN2940
conf_str[1163] => Mux4.IN2940
conf_str[1164] => Mux5.IN2940
conf_str[1165] => Mux6.IN2940
conf_str[1166] => Mux7.IN2940
conf_str[1167] => Mux8.IN2940
conf_str[1168] => Mux1.IN2932
conf_str[1169] => Mux2.IN2932
conf_str[1170] => Mux3.IN2932
conf_str[1171] => Mux4.IN2932
conf_str[1172] => Mux5.IN2932
conf_str[1173] => Mux6.IN2932
conf_str[1174] => Mux7.IN2932
conf_str[1175] => Mux8.IN2932
conf_str[1176] => Mux1.IN2924
conf_str[1177] => Mux2.IN2924
conf_str[1178] => Mux3.IN2924
conf_str[1179] => Mux4.IN2924
conf_str[1180] => Mux5.IN2924
conf_str[1181] => Mux6.IN2924
conf_str[1182] => Mux7.IN2924
conf_str[1183] => Mux8.IN2924
conf_str[1184] => Mux1.IN2916
conf_str[1185] => Mux2.IN2916
conf_str[1186] => Mux3.IN2916
conf_str[1187] => Mux4.IN2916
conf_str[1188] => Mux5.IN2916
conf_str[1189] => Mux6.IN2916
conf_str[1190] => Mux7.IN2916
conf_str[1191] => Mux8.IN2916
conf_str[1192] => Mux1.IN2908
conf_str[1193] => Mux2.IN2908
conf_str[1194] => Mux3.IN2908
conf_str[1195] => Mux4.IN2908
conf_str[1196] => Mux5.IN2908
conf_str[1197] => Mux6.IN2908
conf_str[1198] => Mux7.IN2908
conf_str[1199] => Mux8.IN2908
conf_str[1200] => Mux1.IN2900
conf_str[1201] => Mux2.IN2900
conf_str[1202] => Mux3.IN2900
conf_str[1203] => Mux4.IN2900
conf_str[1204] => Mux5.IN2900
conf_str[1205] => Mux6.IN2900
conf_str[1206] => Mux7.IN2900
conf_str[1207] => Mux8.IN2900
conf_str[1208] => Mux1.IN2892
conf_str[1209] => Mux2.IN2892
conf_str[1210] => Mux3.IN2892
conf_str[1211] => Mux4.IN2892
conf_str[1212] => Mux5.IN2892
conf_str[1213] => Mux6.IN2892
conf_str[1214] => Mux7.IN2892
conf_str[1215] => Mux8.IN2892
conf_str[1216] => Mux1.IN2884
conf_str[1217] => Mux2.IN2884
conf_str[1218] => Mux3.IN2884
conf_str[1219] => Mux4.IN2884
conf_str[1220] => Mux5.IN2884
conf_str[1221] => Mux6.IN2884
conf_str[1222] => Mux7.IN2884
conf_str[1223] => Mux8.IN2884
conf_str[1224] => Mux1.IN2876
conf_str[1225] => Mux2.IN2876
conf_str[1226] => Mux3.IN2876
conf_str[1227] => Mux4.IN2876
conf_str[1228] => Mux5.IN2876
conf_str[1229] => Mux6.IN2876
conf_str[1230] => Mux7.IN2876
conf_str[1231] => Mux8.IN2876
conf_str[1232] => Mux1.IN2868
conf_str[1233] => Mux2.IN2868
conf_str[1234] => Mux3.IN2868
conf_str[1235] => Mux4.IN2868
conf_str[1236] => Mux5.IN2868
conf_str[1237] => Mux6.IN2868
conf_str[1238] => Mux7.IN2868
conf_str[1239] => Mux8.IN2868
conf_str[1240] => Mux1.IN2860
conf_str[1241] => Mux2.IN2860
conf_str[1242] => Mux3.IN2860
conf_str[1243] => Mux4.IN2860
conf_str[1244] => Mux5.IN2860
conf_str[1245] => Mux6.IN2860
conf_str[1246] => Mux7.IN2860
conf_str[1247] => Mux8.IN2860
conf_str[1248] => Mux1.IN2852
conf_str[1249] => Mux2.IN2852
conf_str[1250] => Mux3.IN2852
conf_str[1251] => Mux4.IN2852
conf_str[1252] => Mux5.IN2852
conf_str[1253] => Mux6.IN2852
conf_str[1254] => Mux7.IN2852
conf_str[1255] => Mux8.IN2852
conf_str[1256] => Mux1.IN2844
conf_str[1257] => Mux2.IN2844
conf_str[1258] => Mux3.IN2844
conf_str[1259] => Mux4.IN2844
conf_str[1260] => Mux5.IN2844
conf_str[1261] => Mux6.IN2844
conf_str[1262] => Mux7.IN2844
conf_str[1263] => Mux8.IN2844
conf_str[1264] => Mux1.IN2836
conf_str[1265] => Mux2.IN2836
conf_str[1266] => Mux3.IN2836
conf_str[1267] => Mux4.IN2836
conf_str[1268] => Mux5.IN2836
conf_str[1269] => Mux6.IN2836
conf_str[1270] => Mux7.IN2836
conf_str[1271] => Mux8.IN2836
conf_str[1272] => Mux1.IN2828
conf_str[1273] => Mux2.IN2828
conf_str[1274] => Mux3.IN2828
conf_str[1275] => Mux4.IN2828
conf_str[1276] => Mux5.IN2828
conf_str[1277] => Mux6.IN2828
conf_str[1278] => Mux7.IN2828
conf_str[1279] => Mux8.IN2828
conf_str[1280] => Mux1.IN2820
conf_str[1281] => Mux2.IN2820
conf_str[1282] => Mux3.IN2820
conf_str[1283] => Mux4.IN2820
conf_str[1284] => Mux5.IN2820
conf_str[1285] => Mux6.IN2820
conf_str[1286] => Mux7.IN2820
conf_str[1287] => Mux8.IN2820
conf_str[1288] => Mux1.IN2812
conf_str[1289] => Mux2.IN2812
conf_str[1290] => Mux3.IN2812
conf_str[1291] => Mux4.IN2812
conf_str[1292] => Mux5.IN2812
conf_str[1293] => Mux6.IN2812
conf_str[1294] => Mux7.IN2812
conf_str[1295] => Mux8.IN2812
conf_str[1296] => Mux1.IN2804
conf_str[1297] => Mux2.IN2804
conf_str[1298] => Mux3.IN2804
conf_str[1299] => Mux4.IN2804
conf_str[1300] => Mux5.IN2804
conf_str[1301] => Mux6.IN2804
conf_str[1302] => Mux7.IN2804
conf_str[1303] => Mux8.IN2804
conf_str[1304] => Mux1.IN2796
conf_str[1305] => Mux2.IN2796
conf_str[1306] => Mux3.IN2796
conf_str[1307] => Mux4.IN2796
conf_str[1308] => Mux5.IN2796
conf_str[1309] => Mux6.IN2796
conf_str[1310] => Mux7.IN2796
conf_str[1311] => Mux8.IN2796
conf_str[1312] => Mux1.IN2788
conf_str[1313] => Mux2.IN2788
conf_str[1314] => Mux3.IN2788
conf_str[1315] => Mux4.IN2788
conf_str[1316] => Mux5.IN2788
conf_str[1317] => Mux6.IN2788
conf_str[1318] => Mux7.IN2788
conf_str[1319] => Mux8.IN2788
conf_str[1320] => Mux1.IN2780
conf_str[1321] => Mux2.IN2780
conf_str[1322] => Mux3.IN2780
conf_str[1323] => Mux4.IN2780
conf_str[1324] => Mux5.IN2780
conf_str[1325] => Mux6.IN2780
conf_str[1326] => Mux7.IN2780
conf_str[1327] => Mux8.IN2780
conf_str[1328] => Mux1.IN2772
conf_str[1329] => Mux2.IN2772
conf_str[1330] => Mux3.IN2772
conf_str[1331] => Mux4.IN2772
conf_str[1332] => Mux5.IN2772
conf_str[1333] => Mux6.IN2772
conf_str[1334] => Mux7.IN2772
conf_str[1335] => Mux8.IN2772
conf_str[1336] => Mux1.IN2764
conf_str[1337] => Mux2.IN2764
conf_str[1338] => Mux3.IN2764
conf_str[1339] => Mux4.IN2764
conf_str[1340] => Mux5.IN2764
conf_str[1341] => Mux6.IN2764
conf_str[1342] => Mux7.IN2764
conf_str[1343] => Mux8.IN2764
conf_str[1344] => Mux1.IN2756
conf_str[1345] => Mux2.IN2756
conf_str[1346] => Mux3.IN2756
conf_str[1347] => Mux4.IN2756
conf_str[1348] => Mux5.IN2756
conf_str[1349] => Mux6.IN2756
conf_str[1350] => Mux7.IN2756
conf_str[1351] => Mux8.IN2756
conf_str[1352] => Mux1.IN2748
conf_str[1353] => Mux2.IN2748
conf_str[1354] => Mux3.IN2748
conf_str[1355] => Mux4.IN2748
conf_str[1356] => Mux5.IN2748
conf_str[1357] => Mux6.IN2748
conf_str[1358] => Mux7.IN2748
conf_str[1359] => Mux8.IN2748
conf_str[1360] => Mux1.IN2740
conf_str[1361] => Mux2.IN2740
conf_str[1362] => Mux3.IN2740
conf_str[1363] => Mux4.IN2740
conf_str[1364] => Mux5.IN2740
conf_str[1365] => Mux6.IN2740
conf_str[1366] => Mux7.IN2740
conf_str[1367] => Mux8.IN2740
conf_str[1368] => Mux1.IN2732
conf_str[1369] => Mux2.IN2732
conf_str[1370] => Mux3.IN2732
conf_str[1371] => Mux4.IN2732
conf_str[1372] => Mux5.IN2732
conf_str[1373] => Mux6.IN2732
conf_str[1374] => Mux7.IN2732
conf_str[1375] => Mux8.IN2732
conf_str[1376] => Mux1.IN2724
conf_str[1377] => Mux2.IN2724
conf_str[1378] => Mux3.IN2724
conf_str[1379] => Mux4.IN2724
conf_str[1380] => Mux5.IN2724
conf_str[1381] => Mux6.IN2724
conf_str[1382] => Mux7.IN2724
conf_str[1383] => Mux8.IN2724
conf_str[1384] => Mux1.IN2716
conf_str[1385] => Mux2.IN2716
conf_str[1386] => Mux3.IN2716
conf_str[1387] => Mux4.IN2716
conf_str[1388] => Mux5.IN2716
conf_str[1389] => Mux6.IN2716
conf_str[1390] => Mux7.IN2716
conf_str[1391] => Mux8.IN2716
conf_str[1392] => Mux1.IN2708
conf_str[1393] => Mux2.IN2708
conf_str[1394] => Mux3.IN2708
conf_str[1395] => Mux4.IN2708
conf_str[1396] => Mux5.IN2708
conf_str[1397] => Mux6.IN2708
conf_str[1398] => Mux7.IN2708
conf_str[1399] => Mux8.IN2708
conf_str[1400] => Mux1.IN2700
conf_str[1401] => Mux2.IN2700
conf_str[1402] => Mux3.IN2700
conf_str[1403] => Mux4.IN2700
conf_str[1404] => Mux5.IN2700
conf_str[1405] => Mux6.IN2700
conf_str[1406] => Mux7.IN2700
conf_str[1407] => Mux8.IN2700
conf_str[1408] => Mux1.IN2692
conf_str[1409] => Mux2.IN2692
conf_str[1410] => Mux3.IN2692
conf_str[1411] => Mux4.IN2692
conf_str[1412] => Mux5.IN2692
conf_str[1413] => Mux6.IN2692
conf_str[1414] => Mux7.IN2692
conf_str[1415] => Mux8.IN2692
conf_str[1416] => Mux1.IN2684
conf_str[1417] => Mux2.IN2684
conf_str[1418] => Mux3.IN2684
conf_str[1419] => Mux4.IN2684
conf_str[1420] => Mux5.IN2684
conf_str[1421] => Mux6.IN2684
conf_str[1422] => Mux7.IN2684
conf_str[1423] => Mux8.IN2684
conf_str[1424] => Mux1.IN2676
conf_str[1425] => Mux2.IN2676
conf_str[1426] => Mux3.IN2676
conf_str[1427] => Mux4.IN2676
conf_str[1428] => Mux5.IN2676
conf_str[1429] => Mux6.IN2676
conf_str[1430] => Mux7.IN2676
conf_str[1431] => Mux8.IN2676
conf_str[1432] => Mux1.IN2668
conf_str[1433] => Mux2.IN2668
conf_str[1434] => Mux3.IN2668
conf_str[1435] => Mux4.IN2668
conf_str[1436] => Mux5.IN2668
conf_str[1437] => Mux6.IN2668
conf_str[1438] => Mux7.IN2668
conf_str[1439] => Mux8.IN2668
conf_str[1440] => Mux1.IN2660
conf_str[1441] => Mux2.IN2660
conf_str[1442] => Mux3.IN2660
conf_str[1443] => Mux4.IN2660
conf_str[1444] => Mux5.IN2660
conf_str[1445] => Mux6.IN2660
conf_str[1446] => Mux7.IN2660
conf_str[1447] => Mux8.IN2660
conf_str[1448] => Mux1.IN2652
conf_str[1449] => Mux2.IN2652
conf_str[1450] => Mux3.IN2652
conf_str[1451] => Mux4.IN2652
conf_str[1452] => Mux5.IN2652
conf_str[1453] => Mux6.IN2652
conf_str[1454] => Mux7.IN2652
conf_str[1455] => Mux8.IN2652
conf_str[1456] => Mux1.IN2644
conf_str[1457] => Mux2.IN2644
conf_str[1458] => Mux3.IN2644
conf_str[1459] => Mux4.IN2644
conf_str[1460] => Mux5.IN2644
conf_str[1461] => Mux6.IN2644
conf_str[1462] => Mux7.IN2644
conf_str[1463] => Mux8.IN2644
conf_str[1464] => Mux1.IN2636
conf_str[1465] => Mux2.IN2636
conf_str[1466] => Mux3.IN2636
conf_str[1467] => Mux4.IN2636
conf_str[1468] => Mux5.IN2636
conf_str[1469] => Mux6.IN2636
conf_str[1470] => Mux7.IN2636
conf_str[1471] => Mux8.IN2636
conf_str[1472] => Mux1.IN2628
conf_str[1473] => Mux2.IN2628
conf_str[1474] => Mux3.IN2628
conf_str[1475] => Mux4.IN2628
conf_str[1476] => Mux5.IN2628
conf_str[1477] => Mux6.IN2628
conf_str[1478] => Mux7.IN2628
conf_str[1479] => Mux8.IN2628
conf_str[1480] => Mux1.IN2620
conf_str[1481] => Mux2.IN2620
conf_str[1482] => Mux3.IN2620
conf_str[1483] => Mux4.IN2620
conf_str[1484] => Mux5.IN2620
conf_str[1485] => Mux6.IN2620
conf_str[1486] => Mux7.IN2620
conf_str[1487] => Mux8.IN2620
conf_str[1488] => Mux1.IN2612
conf_str[1489] => Mux2.IN2612
conf_str[1490] => Mux3.IN2612
conf_str[1491] => Mux4.IN2612
conf_str[1492] => Mux5.IN2612
conf_str[1493] => Mux6.IN2612
conf_str[1494] => Mux7.IN2612
conf_str[1495] => Mux8.IN2612
conf_str[1496] => Mux1.IN2604
conf_str[1497] => Mux2.IN2604
conf_str[1498] => Mux3.IN2604
conf_str[1499] => Mux4.IN2604
conf_str[1500] => Mux5.IN2604
conf_str[1501] => Mux6.IN2604
conf_str[1502] => Mux7.IN2604
conf_str[1503] => Mux8.IN2604
conf_str[1504] => Mux1.IN2596
conf_str[1505] => Mux2.IN2596
conf_str[1506] => Mux3.IN2596
conf_str[1507] => Mux4.IN2596
conf_str[1508] => Mux5.IN2596
conf_str[1509] => Mux6.IN2596
conf_str[1510] => Mux7.IN2596
conf_str[1511] => Mux8.IN2596
conf_str[1512] => Mux1.IN2588
conf_str[1513] => Mux2.IN2588
conf_str[1514] => Mux3.IN2588
conf_str[1515] => Mux4.IN2588
conf_str[1516] => Mux5.IN2588
conf_str[1517] => Mux6.IN2588
conf_str[1518] => Mux7.IN2588
conf_str[1519] => Mux8.IN2588
conf_str[1520] => Mux1.IN2580
conf_str[1521] => Mux2.IN2580
conf_str[1522] => Mux3.IN2580
conf_str[1523] => Mux4.IN2580
conf_str[1524] => Mux5.IN2580
conf_str[1525] => Mux6.IN2580
conf_str[1526] => Mux7.IN2580
conf_str[1527] => Mux8.IN2580
conf_str[1528] => Mux1.IN2572
conf_str[1529] => Mux2.IN2572
conf_str[1530] => Mux3.IN2572
conf_str[1531] => Mux4.IN2572
conf_str[1532] => Mux5.IN2572
conf_str[1533] => Mux6.IN2572
conf_str[1534] => Mux7.IN2572
conf_str[1535] => Mux8.IN2572
conf_str[1536] => Mux1.IN2564
conf_str[1537] => Mux2.IN2564
conf_str[1538] => Mux3.IN2564
conf_str[1539] => Mux4.IN2564
conf_str[1540] => Mux5.IN2564
conf_str[1541] => Mux6.IN2564
conf_str[1542] => Mux7.IN2564
conf_str[1543] => Mux8.IN2564
conf_str[1544] => Mux1.IN2556
conf_str[1545] => Mux2.IN2556
conf_str[1546] => Mux3.IN2556
conf_str[1547] => Mux4.IN2556
conf_str[1548] => Mux5.IN2556
conf_str[1549] => Mux6.IN2556
conf_str[1550] => Mux7.IN2556
conf_str[1551] => Mux8.IN2556
conf_str[1552] => Mux1.IN2548
conf_str[1553] => Mux2.IN2548
conf_str[1554] => Mux3.IN2548
conf_str[1555] => Mux4.IN2548
conf_str[1556] => Mux5.IN2548
conf_str[1557] => Mux6.IN2548
conf_str[1558] => Mux7.IN2548
conf_str[1559] => Mux8.IN2548
conf_str[1560] => Mux1.IN2540
conf_str[1561] => Mux2.IN2540
conf_str[1562] => Mux3.IN2540
conf_str[1563] => Mux4.IN2540
conf_str[1564] => Mux5.IN2540
conf_str[1565] => Mux6.IN2540
conf_str[1566] => Mux7.IN2540
conf_str[1567] => Mux8.IN2540
conf_str[1568] => Mux1.IN2532
conf_str[1569] => Mux2.IN2532
conf_str[1570] => Mux3.IN2532
conf_str[1571] => Mux4.IN2532
conf_str[1572] => Mux5.IN2532
conf_str[1573] => Mux6.IN2532
conf_str[1574] => Mux7.IN2532
conf_str[1575] => Mux8.IN2532
conf_str[1576] => Mux1.IN2524
conf_str[1577] => Mux2.IN2524
conf_str[1578] => Mux3.IN2524
conf_str[1579] => Mux4.IN2524
conf_str[1580] => Mux5.IN2524
conf_str[1581] => Mux6.IN2524
conf_str[1582] => Mux7.IN2524
conf_str[1583] => Mux8.IN2524
conf_str[1584] => Mux1.IN2516
conf_str[1585] => Mux2.IN2516
conf_str[1586] => Mux3.IN2516
conf_str[1587] => Mux4.IN2516
conf_str[1588] => Mux5.IN2516
conf_str[1589] => Mux6.IN2516
conf_str[1590] => Mux7.IN2516
conf_str[1591] => Mux8.IN2516
conf_str[1592] => Mux1.IN2508
conf_str[1593] => Mux2.IN2508
conf_str[1594] => Mux3.IN2508
conf_str[1595] => Mux4.IN2508
conf_str[1596] => Mux5.IN2508
conf_str[1597] => Mux6.IN2508
conf_str[1598] => Mux7.IN2508
conf_str[1599] => Mux8.IN2508
conf_str[1600] => Mux1.IN2500
conf_str[1601] => Mux2.IN2500
conf_str[1602] => Mux3.IN2500
conf_str[1603] => Mux4.IN2500
conf_str[1604] => Mux5.IN2500
conf_str[1605] => Mux6.IN2500
conf_str[1606] => Mux7.IN2500
conf_str[1607] => Mux8.IN2500
conf_str[1608] => Mux1.IN2492
conf_str[1609] => Mux2.IN2492
conf_str[1610] => Mux3.IN2492
conf_str[1611] => Mux4.IN2492
conf_str[1612] => Mux5.IN2492
conf_str[1613] => Mux6.IN2492
conf_str[1614] => Mux7.IN2492
conf_str[1615] => Mux8.IN2492
conf_str[1616] => Mux1.IN2484
conf_str[1617] => Mux2.IN2484
conf_str[1618] => Mux3.IN2484
conf_str[1619] => Mux4.IN2484
conf_str[1620] => Mux5.IN2484
conf_str[1621] => Mux6.IN2484
conf_str[1622] => Mux7.IN2484
conf_str[1623] => Mux8.IN2484
conf_str[1624] => Mux1.IN2476
conf_str[1625] => Mux2.IN2476
conf_str[1626] => Mux3.IN2476
conf_str[1627] => Mux4.IN2476
conf_str[1628] => Mux5.IN2476
conf_str[1629] => Mux6.IN2476
conf_str[1630] => Mux7.IN2476
conf_str[1631] => Mux8.IN2476
conf_str[1632] => Mux1.IN2468
conf_str[1633] => Mux2.IN2468
conf_str[1634] => Mux3.IN2468
conf_str[1635] => Mux4.IN2468
conf_str[1636] => Mux5.IN2468
conf_str[1637] => Mux6.IN2468
conf_str[1638] => Mux7.IN2468
conf_str[1639] => Mux8.IN2468
conf_str[1640] => Mux1.IN2460
conf_str[1641] => Mux2.IN2460
conf_str[1642] => Mux3.IN2460
conf_str[1643] => Mux4.IN2460
conf_str[1644] => Mux5.IN2460
conf_str[1645] => Mux6.IN2460
conf_str[1646] => Mux7.IN2460
conf_str[1647] => Mux8.IN2460
conf_str[1648] => Mux1.IN2452
conf_str[1649] => Mux2.IN2452
conf_str[1650] => Mux3.IN2452
conf_str[1651] => Mux4.IN2452
conf_str[1652] => Mux5.IN2452
conf_str[1653] => Mux6.IN2452
conf_str[1654] => Mux7.IN2452
conf_str[1655] => Mux8.IN2452
conf_str[1656] => Mux1.IN2444
conf_str[1657] => Mux2.IN2444
conf_str[1658] => Mux3.IN2444
conf_str[1659] => Mux4.IN2444
conf_str[1660] => Mux5.IN2444
conf_str[1661] => Mux6.IN2444
conf_str[1662] => Mux7.IN2444
conf_str[1663] => Mux8.IN2444
conf_str[1664] => Mux1.IN2436
conf_str[1665] => Mux2.IN2436
conf_str[1666] => Mux3.IN2436
conf_str[1667] => Mux4.IN2436
conf_str[1668] => Mux5.IN2436
conf_str[1669] => Mux6.IN2436
conf_str[1670] => Mux7.IN2436
conf_str[1671] => Mux8.IN2436
conf_str[1672] => Mux1.IN2428
conf_str[1673] => Mux2.IN2428
conf_str[1674] => Mux3.IN2428
conf_str[1675] => Mux4.IN2428
conf_str[1676] => Mux5.IN2428
conf_str[1677] => Mux6.IN2428
conf_str[1678] => Mux7.IN2428
conf_str[1679] => Mux8.IN2428
conf_str[1680] => Mux1.IN2420
conf_str[1681] => Mux2.IN2420
conf_str[1682] => Mux3.IN2420
conf_str[1683] => Mux4.IN2420
conf_str[1684] => Mux5.IN2420
conf_str[1685] => Mux6.IN2420
conf_str[1686] => Mux7.IN2420
conf_str[1687] => Mux8.IN2420
conf_str[1688] => Mux1.IN2412
conf_str[1689] => Mux2.IN2412
conf_str[1690] => Mux3.IN2412
conf_str[1691] => Mux4.IN2412
conf_str[1692] => Mux5.IN2412
conf_str[1693] => Mux6.IN2412
conf_str[1694] => Mux7.IN2412
conf_str[1695] => Mux8.IN2412
conf_str[1696] => Mux1.IN2404
conf_str[1697] => Mux2.IN2404
conf_str[1698] => Mux3.IN2404
conf_str[1699] => Mux4.IN2404
conf_str[1700] => Mux5.IN2404
conf_str[1701] => Mux6.IN2404
conf_str[1702] => Mux7.IN2404
conf_str[1703] => Mux8.IN2404
conf_str[1704] => Mux1.IN2396
conf_str[1705] => Mux2.IN2396
conf_str[1706] => Mux3.IN2396
conf_str[1707] => Mux4.IN2396
conf_str[1708] => Mux5.IN2396
conf_str[1709] => Mux6.IN2396
conf_str[1710] => Mux7.IN2396
conf_str[1711] => Mux8.IN2396
conf_str[1712] => Mux1.IN2388
conf_str[1713] => Mux2.IN2388
conf_str[1714] => Mux3.IN2388
conf_str[1715] => Mux4.IN2388
conf_str[1716] => Mux5.IN2388
conf_str[1717] => Mux6.IN2388
conf_str[1718] => Mux7.IN2388
conf_str[1719] => Mux8.IN2388
conf_str[1720] => Mux1.IN2380
conf_str[1721] => Mux2.IN2380
conf_str[1722] => Mux3.IN2380
conf_str[1723] => Mux4.IN2380
conf_str[1724] => Mux5.IN2380
conf_str[1725] => Mux6.IN2380
conf_str[1726] => Mux7.IN2380
conf_str[1727] => Mux8.IN2380
conf_str[1728] => Mux1.IN2372
conf_str[1729] => Mux2.IN2372
conf_str[1730] => Mux3.IN2372
conf_str[1731] => Mux4.IN2372
conf_str[1732] => Mux5.IN2372
conf_str[1733] => Mux6.IN2372
conf_str[1734] => Mux7.IN2372
conf_str[1735] => Mux8.IN2372
conf_str[1736] => Mux1.IN2364
conf_str[1737] => Mux2.IN2364
conf_str[1738] => Mux3.IN2364
conf_str[1739] => Mux4.IN2364
conf_str[1740] => Mux5.IN2364
conf_str[1741] => Mux6.IN2364
conf_str[1742] => Mux7.IN2364
conf_str[1743] => Mux8.IN2364
conf_str[1744] => Mux1.IN2356
conf_str[1745] => Mux2.IN2356
conf_str[1746] => Mux3.IN2356
conf_str[1747] => Mux4.IN2356
conf_str[1748] => Mux5.IN2356
conf_str[1749] => Mux6.IN2356
conf_str[1750] => Mux7.IN2356
conf_str[1751] => Mux8.IN2356
conf_str[1752] => Mux1.IN2348
conf_str[1753] => Mux2.IN2348
conf_str[1754] => Mux3.IN2348
conf_str[1755] => Mux4.IN2348
conf_str[1756] => Mux5.IN2348
conf_str[1757] => Mux6.IN2348
conf_str[1758] => Mux7.IN2348
conf_str[1759] => Mux8.IN2348
conf_str[1760] => Mux1.IN2340
conf_str[1761] => Mux2.IN2340
conf_str[1762] => Mux3.IN2340
conf_str[1763] => Mux4.IN2340
conf_str[1764] => Mux5.IN2340
conf_str[1765] => Mux6.IN2340
conf_str[1766] => Mux7.IN2340
conf_str[1767] => Mux8.IN2340
conf_str[1768] => Mux1.IN2332
conf_str[1769] => Mux2.IN2332
conf_str[1770] => Mux3.IN2332
conf_str[1771] => Mux4.IN2332
conf_str[1772] => Mux5.IN2332
conf_str[1773] => Mux6.IN2332
conf_str[1774] => Mux7.IN2332
conf_str[1775] => Mux8.IN2332
conf_str[1776] => Mux1.IN2324
conf_str[1777] => Mux2.IN2324
conf_str[1778] => Mux3.IN2324
conf_str[1779] => Mux4.IN2324
conf_str[1780] => Mux5.IN2324
conf_str[1781] => Mux6.IN2324
conf_str[1782] => Mux7.IN2324
conf_str[1783] => Mux8.IN2324
conf_str[1784] => Mux1.IN2316
conf_str[1785] => Mux2.IN2316
conf_str[1786] => Mux3.IN2316
conf_str[1787] => Mux4.IN2316
conf_str[1788] => Mux5.IN2316
conf_str[1789] => Mux6.IN2316
conf_str[1790] => Mux7.IN2316
conf_str[1791] => Mux8.IN2316
conf_str[1792] => Mux1.IN2308
conf_str[1793] => Mux2.IN2308
conf_str[1794] => Mux3.IN2308
conf_str[1795] => Mux4.IN2308
conf_str[1796] => Mux5.IN2308
conf_str[1797] => Mux6.IN2308
conf_str[1798] => Mux7.IN2308
conf_str[1799] => Mux8.IN2308
conf_str[1800] => Mux1.IN2300
conf_str[1801] => Mux2.IN2300
conf_str[1802] => Mux3.IN2300
conf_str[1803] => Mux4.IN2300
conf_str[1804] => Mux5.IN2300
conf_str[1805] => Mux6.IN2300
conf_str[1806] => Mux7.IN2300
conf_str[1807] => Mux8.IN2300
conf_str[1808] => Mux1.IN2292
conf_str[1809] => Mux2.IN2292
conf_str[1810] => Mux3.IN2292
conf_str[1811] => Mux4.IN2292
conf_str[1812] => Mux5.IN2292
conf_str[1813] => Mux6.IN2292
conf_str[1814] => Mux7.IN2292
conf_str[1815] => Mux8.IN2292
conf_str[1816] => Mux1.IN2284
conf_str[1817] => Mux2.IN2284
conf_str[1818] => Mux3.IN2284
conf_str[1819] => Mux4.IN2284
conf_str[1820] => Mux5.IN2284
conf_str[1821] => Mux6.IN2284
conf_str[1822] => Mux7.IN2284
conf_str[1823] => Mux8.IN2284
conf_str[1824] => Mux1.IN2276
conf_str[1825] => Mux2.IN2276
conf_str[1826] => Mux3.IN2276
conf_str[1827] => Mux4.IN2276
conf_str[1828] => Mux5.IN2276
conf_str[1829] => Mux6.IN2276
conf_str[1830] => Mux7.IN2276
conf_str[1831] => Mux8.IN2276
conf_str[1832] => Mux1.IN2268
conf_str[1833] => Mux2.IN2268
conf_str[1834] => Mux3.IN2268
conf_str[1835] => Mux4.IN2268
conf_str[1836] => Mux5.IN2268
conf_str[1837] => Mux6.IN2268
conf_str[1838] => Mux7.IN2268
conf_str[1839] => Mux8.IN2268
conf_str[1840] => Mux1.IN2260
conf_str[1841] => Mux2.IN2260
conf_str[1842] => Mux3.IN2260
conf_str[1843] => Mux4.IN2260
conf_str[1844] => Mux5.IN2260
conf_str[1845] => Mux6.IN2260
conf_str[1846] => Mux7.IN2260
conf_str[1847] => Mux8.IN2260
conf_str[1848] => Mux1.IN2252
conf_str[1849] => Mux2.IN2252
conf_str[1850] => Mux3.IN2252
conf_str[1851] => Mux4.IN2252
conf_str[1852] => Mux5.IN2252
conf_str[1853] => Mux6.IN2252
conf_str[1854] => Mux7.IN2252
conf_str[1855] => Mux8.IN2252
conf_str[1856] => Mux1.IN2244
conf_str[1857] => Mux2.IN2244
conf_str[1858] => Mux3.IN2244
conf_str[1859] => Mux4.IN2244
conf_str[1860] => Mux5.IN2244
conf_str[1861] => Mux6.IN2244
conf_str[1862] => Mux7.IN2244
conf_str[1863] => Mux8.IN2244
conf_str[1864] => Mux1.IN2236
conf_str[1865] => Mux2.IN2236
conf_str[1866] => Mux3.IN2236
conf_str[1867] => Mux4.IN2236
conf_str[1868] => Mux5.IN2236
conf_str[1869] => Mux6.IN2236
conf_str[1870] => Mux7.IN2236
conf_str[1871] => Mux8.IN2236
conf_str[1872] => Mux1.IN2228
conf_str[1873] => Mux2.IN2228
conf_str[1874] => Mux3.IN2228
conf_str[1875] => Mux4.IN2228
conf_str[1876] => Mux5.IN2228
conf_str[1877] => Mux6.IN2228
conf_str[1878] => Mux7.IN2228
conf_str[1879] => Mux8.IN2228
conf_str[1880] => Mux1.IN2220
conf_str[1881] => Mux2.IN2220
conf_str[1882] => Mux3.IN2220
conf_str[1883] => Mux4.IN2220
conf_str[1884] => Mux5.IN2220
conf_str[1885] => Mux6.IN2220
conf_str[1886] => Mux7.IN2220
conf_str[1887] => Mux8.IN2220
conf_str[1888] => Mux1.IN2212
conf_str[1889] => Mux2.IN2212
conf_str[1890] => Mux3.IN2212
conf_str[1891] => Mux4.IN2212
conf_str[1892] => Mux5.IN2212
conf_str[1893] => Mux6.IN2212
conf_str[1894] => Mux7.IN2212
conf_str[1895] => Mux8.IN2212
conf_str[1896] => Mux1.IN2204
conf_str[1897] => Mux2.IN2204
conf_str[1898] => Mux3.IN2204
conf_str[1899] => Mux4.IN2204
conf_str[1900] => Mux5.IN2204
conf_str[1901] => Mux6.IN2204
conf_str[1902] => Mux7.IN2204
conf_str[1903] => Mux8.IN2204
conf_str[1904] => Mux1.IN2196
conf_str[1905] => Mux2.IN2196
conf_str[1906] => Mux3.IN2196
conf_str[1907] => Mux4.IN2196
conf_str[1908] => Mux5.IN2196
conf_str[1909] => Mux6.IN2196
conf_str[1910] => Mux7.IN2196
conf_str[1911] => Mux8.IN2196
conf_str[1912] => Mux1.IN2188
conf_str[1913] => Mux2.IN2188
conf_str[1914] => Mux3.IN2188
conf_str[1915] => Mux4.IN2188
conf_str[1916] => Mux5.IN2188
conf_str[1917] => Mux6.IN2188
conf_str[1918] => Mux7.IN2188
conf_str[1919] => Mux8.IN2188
conf_str[1920] => Mux1.IN2180
conf_str[1921] => Mux2.IN2180
conf_str[1922] => Mux3.IN2180
conf_str[1923] => Mux4.IN2180
conf_str[1924] => Mux5.IN2180
conf_str[1925] => Mux6.IN2180
conf_str[1926] => Mux7.IN2180
conf_str[1927] => Mux8.IN2180
conf_str[1928] => Mux1.IN2172
conf_str[1929] => Mux2.IN2172
conf_str[1930] => Mux3.IN2172
conf_str[1931] => Mux4.IN2172
conf_str[1932] => Mux5.IN2172
conf_str[1933] => Mux6.IN2172
conf_str[1934] => Mux7.IN2172
conf_str[1935] => Mux8.IN2172
conf_str[1936] => Mux1.IN2164
conf_str[1937] => Mux2.IN2164
conf_str[1938] => Mux3.IN2164
conf_str[1939] => Mux4.IN2164
conf_str[1940] => Mux5.IN2164
conf_str[1941] => Mux6.IN2164
conf_str[1942] => Mux7.IN2164
conf_str[1943] => Mux8.IN2164
conf_str[1944] => Mux1.IN2156
conf_str[1945] => Mux2.IN2156
conf_str[1946] => Mux3.IN2156
conf_str[1947] => Mux4.IN2156
conf_str[1948] => Mux5.IN2156
conf_str[1949] => Mux6.IN2156
conf_str[1950] => Mux7.IN2156
conf_str[1951] => Mux8.IN2156
conf_str[1952] => Mux1.IN2148
conf_str[1953] => Mux2.IN2148
conf_str[1954] => Mux3.IN2148
conf_str[1955] => Mux4.IN2148
conf_str[1956] => Mux5.IN2148
conf_str[1957] => Mux6.IN2148
conf_str[1958] => Mux7.IN2148
conf_str[1959] => Mux8.IN2148
conf_str[1960] => Mux1.IN2140
conf_str[1961] => Mux2.IN2140
conf_str[1962] => Mux3.IN2140
conf_str[1963] => Mux4.IN2140
conf_str[1964] => Mux5.IN2140
conf_str[1965] => Mux6.IN2140
conf_str[1966] => Mux7.IN2140
conf_str[1967] => Mux8.IN2140
conf_str[1968] => Mux1.IN2132
conf_str[1969] => Mux2.IN2132
conf_str[1970] => Mux3.IN2132
conf_str[1971] => Mux4.IN2132
conf_str[1972] => Mux5.IN2132
conf_str[1973] => Mux6.IN2132
conf_str[1974] => Mux7.IN2132
conf_str[1975] => Mux8.IN2132
conf_str[1976] => Mux1.IN2124
conf_str[1977] => Mux2.IN2124
conf_str[1978] => Mux3.IN2124
conf_str[1979] => Mux4.IN2124
conf_str[1980] => Mux5.IN2124
conf_str[1981] => Mux6.IN2124
conf_str[1982] => Mux7.IN2124
conf_str[1983] => Mux8.IN2124
conf_str[1984] => Mux1.IN2116
conf_str[1985] => Mux2.IN2116
conf_str[1986] => Mux3.IN2116
conf_str[1987] => Mux4.IN2116
conf_str[1988] => Mux5.IN2116
conf_str[1989] => Mux6.IN2116
conf_str[1990] => Mux7.IN2116
conf_str[1991] => Mux8.IN2116
conf_str[1992] => Mux1.IN2108
conf_str[1993] => Mux2.IN2108
conf_str[1994] => Mux3.IN2108
conf_str[1995] => Mux4.IN2108
conf_str[1996] => Mux5.IN2108
conf_str[1997] => Mux6.IN2108
conf_str[1998] => Mux7.IN2108
conf_str[1999] => Mux8.IN2108
conf_str[2000] => Mux1.IN2100
conf_str[2001] => Mux2.IN2100
conf_str[2002] => Mux3.IN2100
conf_str[2003] => Mux4.IN2100
conf_str[2004] => Mux5.IN2100
conf_str[2005] => Mux6.IN2100
conf_str[2006] => Mux7.IN2100
conf_str[2007] => Mux8.IN2100
conf_str[2008] => Mux1.IN2092
conf_str[2009] => Mux2.IN2092
conf_str[2010] => Mux3.IN2092
conf_str[2011] => Mux4.IN2092
conf_str[2012] => Mux5.IN2092
conf_str[2013] => Mux6.IN2092
conf_str[2014] => Mux7.IN2092
conf_str[2015] => Mux8.IN2092
conf_str[2016] => Mux1.IN2084
conf_str[2017] => Mux2.IN2084
conf_str[2018] => Mux3.IN2084
conf_str[2019] => Mux4.IN2084
conf_str[2020] => Mux5.IN2084
conf_str[2021] => Mux6.IN2084
conf_str[2022] => Mux7.IN2084
conf_str[2023] => Mux8.IN2084
conf_str[2024] => Mux1.IN2076
conf_str[2025] => Mux2.IN2076
conf_str[2026] => Mux3.IN2076
conf_str[2027] => Mux4.IN2076
conf_str[2028] => Mux5.IN2076
conf_str[2029] => Mux6.IN2076
conf_str[2030] => Mux7.IN2076
conf_str[2031] => Mux8.IN2076
conf_str[2032] => Mux1.IN2068
conf_str[2033] => Mux2.IN2068
conf_str[2034] => Mux3.IN2068
conf_str[2035] => Mux4.IN2068
conf_str[2036] => Mux5.IN2068
conf_str[2037] => Mux6.IN2068
conf_str[2038] => Mux7.IN2068
conf_str[2039] => Mux8.IN2068
conf_str[2040] => Mux1.IN2060
conf_str[2041] => Mux2.IN2060
conf_str[2042] => Mux3.IN2060
conf_str[2043] => Mux4.IN2060
conf_str[2044] => Mux5.IN2060
conf_str[2045] => Mux6.IN2060
conf_str[2046] => Mux7.IN2060
conf_str[2047] => Mux8.IN2060
conf_str[2048] => Mux1.IN2052
conf_str[2049] => Mux2.IN2043
conf_str[2050] => Mux3.IN2043
conf_str[2051] => Mux4.IN2043
conf_str[2052] => Mux5.IN2043
conf_str[2053] => Mux6.IN2043
conf_str[2054] => Mux7.IN2043
conf_str[2055] => Mux8.IN2043
conf_addr[0] <= byte_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[1] <= byte_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[2] <= byte_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[3] <= byte_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[4] <= byte_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[5] <= byte_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[6] <= byte_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[7] <= byte_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[8] <= byte_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
conf_addr[9] <= byte_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
conf_chr[0] => ~NO_FANOUT~
conf_chr[1] => ~NO_FANOUT~
conf_chr[2] => ~NO_FANOUT~
conf_chr[3] => ~NO_FANOUT~
conf_chr[4] => ~NO_FANOUT~
conf_chr[5] => ~NO_FANOUT~
conf_chr[6] => ~NO_FANOUT~
conf_chr[7] => ~NO_FANOUT~
clk_sys => clk_sys.IN2
clk_sd => sd_dout[0]~reg0.CLK
clk_sd => sd_dout[1]~reg0.CLK
clk_sd => sd_dout[2]~reg0.CLK
clk_sd => sd_dout[3]~reg0.CLK
clk_sd => sd_dout[4]~reg0.CLK
clk_sd => sd_dout[5]~reg0.CLK
clk_sd => sd_dout[6]~reg0.CLK
clk_sd => sd_dout[7]~reg0.CLK
clk_sd => img_size[0]~reg0.CLK
clk_sd => img_size[1]~reg0.CLK
clk_sd => img_size[2]~reg0.CLK
clk_sd => img_size[3]~reg0.CLK
clk_sd => img_size[4]~reg0.CLK
clk_sd => img_size[5]~reg0.CLK
clk_sd => img_size[6]~reg0.CLK
clk_sd => img_size[7]~reg0.CLK
clk_sd => img_size[8]~reg0.CLK
clk_sd => img_size[9]~reg0.CLK
clk_sd => img_size[10]~reg0.CLK
clk_sd => img_size[11]~reg0.CLK
clk_sd => img_size[12]~reg0.CLK
clk_sd => img_size[13]~reg0.CLK
clk_sd => img_size[14]~reg0.CLK
clk_sd => img_size[15]~reg0.CLK
clk_sd => img_size[16]~reg0.CLK
clk_sd => img_size[17]~reg0.CLK
clk_sd => img_size[18]~reg0.CLK
clk_sd => img_size[19]~reg0.CLK
clk_sd => img_size[20]~reg0.CLK
clk_sd => img_size[21]~reg0.CLK
clk_sd => img_size[22]~reg0.CLK
clk_sd => img_size[23]~reg0.CLK
clk_sd => img_size[24]~reg0.CLK
clk_sd => img_size[25]~reg0.CLK
clk_sd => img_size[26]~reg0.CLK
clk_sd => img_size[27]~reg0.CLK
clk_sd => img_size[28]~reg0.CLK
clk_sd => img_size[29]~reg0.CLK
clk_sd => img_size[30]~reg0.CLK
clk_sd => img_size[31]~reg0.CLK
clk_sd => img_size[32]~reg0.CLK
clk_sd => img_size[33]~reg0.CLK
clk_sd => img_size[34]~reg0.CLK
clk_sd => img_size[35]~reg0.CLK
clk_sd => img_size[36]~reg0.CLK
clk_sd => img_size[37]~reg0.CLK
clk_sd => img_size[38]~reg0.CLK
clk_sd => img_size[39]~reg0.CLK
clk_sd => img_size[40]~reg0.CLK
clk_sd => img_size[41]~reg0.CLK
clk_sd => img_size[42]~reg0.CLK
clk_sd => img_size[43]~reg0.CLK
clk_sd => img_size[44]~reg0.CLK
clk_sd => img_size[45]~reg0.CLK
clk_sd => img_size[46]~reg0.CLK
clk_sd => img_size[47]~reg0.CLK
clk_sd => img_size[48]~reg0.CLK
clk_sd => img_size[49]~reg0.CLK
clk_sd => img_size[50]~reg0.CLK
clk_sd => img_size[51]~reg0.CLK
clk_sd => img_size[52]~reg0.CLK
clk_sd => img_size[53]~reg0.CLK
clk_sd => img_size[54]~reg0.CLK
clk_sd => img_size[55]~reg0.CLK
clk_sd => img_size[56]~reg0.CLK
clk_sd => img_size[57]~reg0.CLK
clk_sd => img_size[58]~reg0.CLK
clk_sd => img_size[59]~reg0.CLK
clk_sd => img_size[60]~reg0.CLK
clk_sd => img_size[61]~reg0.CLK
clk_sd => img_size[62]~reg0.CLK
clk_sd => img_size[63]~reg0.CLK
clk_sd => sd_block.acmd[0].CLK
clk_sd => sd_block.acmd[1].CLK
clk_sd => sd_block.acmd[2].CLK
clk_sd => sd_block.acmd[3].CLK
clk_sd => sd_block.acmd[4].CLK
clk_sd => sd_block.acmd[5].CLK
clk_sd => sd_block.acmd[6].CLK
clk_sd => sd_block.acmd[7].CLK
clk_sd => sd_ack_x[0]~reg0.CLK
clk_sd => sd_ack_x[1]~reg0.CLK
clk_sd => sd_ack_conf~reg0.CLK
clk_sd => sd_ack~reg0.CLK
clk_sd => sd_block.abyte_cnt[0].CLK
clk_sd => sd_block.abyte_cnt[1].CLK
clk_sd => sd_block.abyte_cnt[2].CLK
clk_sd => sd_block.abyte_cnt[3].CLK
clk_sd => sd_block.abyte_cnt[4].CLK
clk_sd => sd_block.abyte_cnt[5].CLK
clk_sd => sd_block.abyte_cnt[6].CLK
clk_sd => sd_block.abyte_cnt[7].CLK
clk_sd => img_mounted[0]~reg0.CLK
clk_sd => img_mounted[1]~reg0.CLK
clk_sd => sd_block.sd_wrD[0].CLK
clk_sd => sd_block.sd_wrD[1].CLK
clk_sd => sd_din_strobe~reg0.CLK
clk_sd => sd_buff_addr[0]~reg0.CLK
clk_sd => sd_buff_addr[1]~reg0.CLK
clk_sd => sd_buff_addr[2]~reg0.CLK
clk_sd => sd_buff_addr[3]~reg0.CLK
clk_sd => sd_buff_addr[4]~reg0.CLK
clk_sd => sd_buff_addr[5]~reg0.CLK
clk_sd => sd_buff_addr[6]~reg0.CLK
clk_sd => sd_buff_addr[7]~reg0.CLK
clk_sd => sd_buff_addr[8]~reg0.CLK
clk_sd => sd_dout_strobe~reg0.CLK
clk_sd => sd_block.spi_transfer_end.CLK
clk_sd => sd_block.spi_transfer_endD.CLK
clk_sd => sd_block.spi_receiver_strobe.CLK
clk_sd => sd_block.spi_receiver_strobeD.CLK
SPI_CLK => spi_receiver_strobe_r.CLK
SPI_CLK => spi_byte_in[0].CLK
SPI_CLK => spi_byte_in[1].CLK
SPI_CLK => spi_byte_in[2].CLK
SPI_CLK => spi_byte_in[3].CLK
SPI_CLK => spi_byte_in[4].CLK
SPI_CLK => spi_byte_in[5].CLK
SPI_CLK => spi_byte_in[6].CLK
SPI_CLK => spi_byte_in[7].CLK
SPI_CLK => sbuf[0].CLK
SPI_CLK => sbuf[1].CLK
SPI_CLK => sbuf[2].CLK
SPI_CLK => sbuf[3].CLK
SPI_CLK => sbuf[4].CLK
SPI_CLK => sbuf[5].CLK
SPI_CLK => sbuf[6].CLK
SPI_CLK => spi_transfer_end_r.CLK
SPI_CLK => spi_transmitter.ps2_kbd_rx_strobeD.CLK
SPI_CLK => spi_transmitter.ps2_mouse_rx_strobeD.CLK
SPI_CLK => spi_transmitter.drive_sel_r[0].CLK
SPI_CLK => spi_transmitter.drive_sel_r[1].CLK
SPI_CLK => spi_transmitter.sd_lba_r[0].CLK
SPI_CLK => spi_transmitter.sd_lba_r[1].CLK
SPI_CLK => spi_transmitter.sd_lba_r[2].CLK
SPI_CLK => spi_transmitter.sd_lba_r[3].CLK
SPI_CLK => spi_transmitter.sd_lba_r[4].CLK
SPI_CLK => spi_transmitter.sd_lba_r[5].CLK
SPI_CLK => spi_transmitter.sd_lba_r[6].CLK
SPI_CLK => spi_transmitter.sd_lba_r[7].CLK
SPI_CLK => spi_transmitter.sd_lba_r[8].CLK
SPI_CLK => spi_transmitter.sd_lba_r[9].CLK
SPI_CLK => spi_transmitter.sd_lba_r[10].CLK
SPI_CLK => spi_transmitter.sd_lba_r[11].CLK
SPI_CLK => spi_transmitter.sd_lba_r[12].CLK
SPI_CLK => spi_transmitter.sd_lba_r[13].CLK
SPI_CLK => spi_transmitter.sd_lba_r[14].CLK
SPI_CLK => spi_transmitter.sd_lba_r[15].CLK
SPI_CLK => spi_transmitter.sd_lba_r[16].CLK
SPI_CLK => spi_transmitter.sd_lba_r[17].CLK
SPI_CLK => spi_transmitter.sd_lba_r[18].CLK
SPI_CLK => spi_transmitter.sd_lba_r[19].CLK
SPI_CLK => spi_transmitter.sd_lba_r[20].CLK
SPI_CLK => spi_transmitter.sd_lba_r[21].CLK
SPI_CLK => spi_transmitter.sd_lba_r[22].CLK
SPI_CLK => spi_transmitter.sd_lba_r[23].CLK
SPI_CLK => spi_transmitter.sd_lba_r[24].CLK
SPI_CLK => spi_transmitter.sd_lba_r[25].CLK
SPI_CLK => spi_transmitter.sd_lba_r[26].CLK
SPI_CLK => spi_transmitter.sd_lba_r[27].CLK
SPI_CLK => spi_transmitter.sd_lba_r[28].CLK
SPI_CLK => spi_transmitter.sd_lba_r[29].CLK
SPI_CLK => spi_transmitter.sd_lba_r[30].CLK
SPI_CLK => spi_transmitter.sd_lba_r[31].CLK
SPI_CLK => cmd[0].CLK
SPI_CLK => cmd[1].CLK
SPI_CLK => cmd[2].CLK
SPI_CLK => cmd[3].CLK
SPI_CLK => cmd[4].CLK
SPI_CLK => cmd[5].CLK
SPI_CLK => cmd[6].CLK
SPI_CLK => cmd[7].CLK
SPI_CLK => spi_byte_out[0].CLK
SPI_CLK => spi_byte_out[1].CLK
SPI_CLK => spi_byte_out[2].CLK
SPI_CLK => spi_byte_out[3].CLK
SPI_CLK => spi_byte_out[4].CLK
SPI_CLK => spi_byte_out[5].CLK
SPI_CLK => spi_byte_out[6].CLK
SPI_CLK => spi_byte_out[7].CLK
SPI_CLK => byte_cnt[0].CLK
SPI_CLK => byte_cnt[1].CLK
SPI_CLK => byte_cnt[2].CLK
SPI_CLK => byte_cnt[3].CLK
SPI_CLK => byte_cnt[4].CLK
SPI_CLK => byte_cnt[5].CLK
SPI_CLK => byte_cnt[6].CLK
SPI_CLK => byte_cnt[7].CLK
SPI_CLK => byte_cnt[8].CLK
SPI_CLK => byte_cnt[9].CLK
SPI_CLK => bit_cnt[0].CLK
SPI_CLK => bit_cnt[1].CLK
SPI_CLK => bit_cnt[2].CLK
SPI_CLK => serial_out_rptr[0].CLK
SPI_CLK => serial_out_rptr[1].CLK
SPI_CLK => serial_out_rptr[2].CLK
SPI_CLK => serial_out_rptr[3].CLK
SPI_CLK => serial_out_rptr[4].CLK
SPI_CLK => serial_out_rptr[5].CLK
SPI_CLK => SPI_MISO~reg0.CLK
SPI_CLK => SPI_MISO~en.CLK
SPI_SS_IO => spi_byte_in[0].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[1].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[2].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[3].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[4].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[5].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[6].OUTPUTSELECT
SPI_SS_IO => spi_byte_in[7].OUTPUTSELECT
SPI_SS_IO => spi_transfer_end_r.PRESET
SPI_SS_IO => spi_byte_out[0].ALOAD
SPI_SS_IO => spi_byte_out[1].ALOAD
SPI_SS_IO => spi_byte_out[2].ALOAD
SPI_SS_IO => spi_byte_out[3].ALOAD
SPI_SS_IO => spi_byte_out[4].ALOAD
SPI_SS_IO => spi_byte_out[5].ALOAD
SPI_SS_IO => spi_byte_out[6].ALOAD
SPI_SS_IO => spi_byte_out[7].ALOAD
SPI_SS_IO => SPI_MISO~en.ACLR
SPI_SS_IO => byte_cnt[0].ACLR
SPI_SS_IO => byte_cnt[1].ACLR
SPI_SS_IO => byte_cnt[2].ACLR
SPI_SS_IO => byte_cnt[3].ACLR
SPI_SS_IO => byte_cnt[4].ACLR
SPI_SS_IO => byte_cnt[5].ACLR
SPI_SS_IO => byte_cnt[6].ACLR
SPI_SS_IO => byte_cnt[7].ACLR
SPI_SS_IO => byte_cnt[8].ACLR
SPI_SS_IO => byte_cnt[9].ACLR
SPI_SS_IO => bit_cnt[0].ACLR
SPI_SS_IO => bit_cnt[1].ACLR
SPI_SS_IO => bit_cnt[2].ACLR
SPI_SS_IO => cmd[7].ENA
SPI_SS_IO => cmd[6].ENA
SPI_SS_IO => cmd[5].ENA
SPI_SS_IO => cmd[4].ENA
SPI_SS_IO => cmd[3].ENA
SPI_SS_IO => cmd[2].ENA
SPI_SS_IO => cmd[1].ENA
SPI_SS_IO => cmd[0].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[31].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[30].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[29].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[28].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[27].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[26].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[25].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[24].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[23].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[22].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[21].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[20].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[19].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[18].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[17].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[16].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[15].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[14].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[13].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[12].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[11].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[10].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[9].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[8].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[7].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[6].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[5].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[4].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[3].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[2].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[1].ENA
SPI_SS_IO => spi_transmitter.sd_lba_r[0].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[1].ENA
SPI_SS_IO => spi_transmitter.drive_sel_r[0].ENA
SPI_SS_IO => spi_transmitter.ps2_mouse_rx_strobeD.ENA
SPI_SS_IO => spi_transmitter.ps2_kbd_rx_strobeD.ENA
SPI_SS_IO => sbuf[6].ENA
SPI_SS_IO => sbuf[5].ENA
SPI_SS_IO => sbuf[4].ENA
SPI_SS_IO => sbuf[3].ENA
SPI_SS_IO => sbuf[2].ENA
SPI_SS_IO => sbuf[1].ENA
SPI_SS_IO => sbuf[0].ENA
SPI_SS_IO => spi_receiver_strobe_r.ENA
SPI_MISO <= SPI_MISO.DB_MAX_OUTPUT_PORT_TYPE
SPI_MOSI => always6.DATAB
SPI_MOSI => sbuf.DATAB
SPI_MOSI => spi_byte_in.DATAB
joystick_0[0] <= joystick_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[1] <= joystick_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[2] <= joystick_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[3] <= joystick_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[4] <= joystick_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[5] <= joystick_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[6] <= joystick_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[7] <= joystick_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[8] <= joystick_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[9] <= joystick_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[10] <= joystick_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[11] <= joystick_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[12] <= joystick_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[13] <= joystick_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[14] <= joystick_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[15] <= joystick_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[16] <= joystick_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[17] <= joystick_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[18] <= joystick_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[19] <= joystick_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[20] <= joystick_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[21] <= joystick_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[22] <= joystick_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[23] <= joystick_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[24] <= joystick_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[25] <= joystick_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[26] <= joystick_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[27] <= joystick_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[28] <= joystick_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[29] <= joystick_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[30] <= joystick_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_0[31] <= joystick_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[0] <= joystick_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[1] <= joystick_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[2] <= joystick_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[3] <= joystick_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[4] <= joystick_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[5] <= joystick_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[6] <= joystick_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[7] <= joystick_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[8] <= joystick_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[9] <= joystick_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[10] <= joystick_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[11] <= joystick_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[12] <= joystick_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[13] <= joystick_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[14] <= joystick_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[15] <= joystick_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[16] <= joystick_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[17] <= joystick_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[18] <= joystick_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[19] <= joystick_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[20] <= joystick_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[21] <= joystick_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[22] <= joystick_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[23] <= joystick_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[24] <= joystick_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[25] <= joystick_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[26] <= joystick_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[27] <= joystick_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[28] <= joystick_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[29] <= joystick_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[30] <= joystick_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_1[31] <= joystick_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[0] <= joystick_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[1] <= joystick_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[2] <= joystick_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[3] <= joystick_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[4] <= joystick_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[5] <= joystick_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[6] <= joystick_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[7] <= joystick_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[8] <= joystick_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[9] <= joystick_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[10] <= joystick_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[11] <= joystick_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[12] <= joystick_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[13] <= joystick_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[14] <= joystick_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[15] <= joystick_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[16] <= joystick_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[17] <= joystick_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[18] <= joystick_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[19] <= joystick_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[20] <= joystick_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[21] <= joystick_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[22] <= joystick_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[23] <= joystick_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[24] <= joystick_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[25] <= joystick_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[26] <= joystick_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[27] <= joystick_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[28] <= joystick_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[29] <= joystick_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[30] <= joystick_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_2[31] <= joystick_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[0] <= joystick_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[1] <= joystick_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[2] <= joystick_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[3] <= joystick_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[4] <= joystick_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[5] <= joystick_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[6] <= joystick_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[7] <= joystick_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[8] <= joystick_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[9] <= joystick_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[10] <= joystick_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[11] <= joystick_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[12] <= joystick_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[13] <= joystick_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[14] <= joystick_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[15] <= joystick_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[16] <= joystick_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[17] <= joystick_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[18] <= joystick_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[19] <= joystick_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[20] <= joystick_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[21] <= joystick_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[22] <= joystick_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[23] <= joystick_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[24] <= joystick_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[25] <= joystick_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[26] <= joystick_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[27] <= joystick_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[28] <= joystick_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[29] <= joystick_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[30] <= joystick_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_3[31] <= joystick_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[0] <= joystick_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[1] <= joystick_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[2] <= joystick_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[3] <= joystick_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[4] <= joystick_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[5] <= joystick_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[6] <= joystick_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[7] <= joystick_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[8] <= joystick_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[9] <= joystick_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[10] <= joystick_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[11] <= joystick_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[12] <= joystick_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[13] <= joystick_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[14] <= joystick_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[15] <= joystick_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[16] <= joystick_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[17] <= joystick_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[18] <= joystick_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[19] <= joystick_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[20] <= joystick_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[21] <= joystick_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[22] <= joystick_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[23] <= joystick_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[24] <= joystick_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[25] <= joystick_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[26] <= joystick_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[27] <= joystick_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[28] <= joystick_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[29] <= joystick_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[30] <= joystick_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_4[31] <= joystick_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[0] <= joystick_analog_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[1] <= joystick_analog_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[2] <= joystick_analog_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[3] <= joystick_analog_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[4] <= joystick_analog_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[5] <= joystick_analog_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[6] <= joystick_analog_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[7] <= joystick_analog_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[8] <= joystick_analog_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[9] <= joystick_analog_0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[10] <= joystick_analog_0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[11] <= joystick_analog_0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[12] <= joystick_analog_0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[13] <= joystick_analog_0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[14] <= joystick_analog_0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[15] <= joystick_analog_0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[16] <= joystick_analog_0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[17] <= joystick_analog_0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[18] <= joystick_analog_0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[19] <= joystick_analog_0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[20] <= joystick_analog_0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[21] <= joystick_analog_0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[22] <= joystick_analog_0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[23] <= joystick_analog_0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[24] <= joystick_analog_0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[25] <= joystick_analog_0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[26] <= joystick_analog_0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[27] <= joystick_analog_0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[28] <= joystick_analog_0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[29] <= joystick_analog_0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[30] <= joystick_analog_0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_0[31] <= joystick_analog_0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[0] <= joystick_analog_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[1] <= joystick_analog_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[2] <= joystick_analog_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[3] <= joystick_analog_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[4] <= joystick_analog_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[5] <= joystick_analog_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[6] <= joystick_analog_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[7] <= joystick_analog_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[8] <= joystick_analog_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[9] <= joystick_analog_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[10] <= joystick_analog_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[11] <= joystick_analog_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[12] <= joystick_analog_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[13] <= joystick_analog_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[14] <= joystick_analog_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[15] <= joystick_analog_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[16] <= joystick_analog_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[17] <= joystick_analog_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[18] <= joystick_analog_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[19] <= joystick_analog_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[20] <= joystick_analog_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[21] <= joystick_analog_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[22] <= joystick_analog_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[23] <= joystick_analog_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[24] <= joystick_analog_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[25] <= joystick_analog_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[26] <= joystick_analog_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[27] <= joystick_analog_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[28] <= joystick_analog_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[29] <= joystick_analog_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[30] <= joystick_analog_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joystick_analog_1[31] <= joystick_analog_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buttons[0] <= but_sw[0].DB_MAX_OUTPUT_PORT_TYPE
buttons[1] <= but_sw[1].DB_MAX_OUTPUT_PORT_TYPE
switches[0] <= but_sw[2].DB_MAX_OUTPUT_PORT_TYPE
switches[1] <= but_sw[3].DB_MAX_OUTPUT_PORT_TYPE
scandoubler_disable <= but_sw[4].DB_MAX_OUTPUT_PORT_TYPE
ypbpr <= but_sw[5].DB_MAX_OUTPUT_PORT_TYPE
no_csync <= but_sw[6].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[32] <= status[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[33] <= status[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[34] <= status[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[35] <= status[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[36] <= status[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[37] <= status[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[38] <= status[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[39] <= status[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[40] <= status[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[41] <= status[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[42] <= status[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[43] <= status[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[44] <= status[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[45] <= status[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[46] <= status[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[47] <= status[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[48] <= status[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[49] <= status[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[50] <= status[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[51] <= status[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[52] <= status[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[53] <= status[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[54] <= status[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[55] <= status[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[56] <= status[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[57] <= status[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[58] <= status[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[59] <= status[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[60] <= status[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[61] <= status[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[62] <= status[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[63] <= status[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[0] <= core_mod[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[1] <= core_mod[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[2] <= core_mod[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[3] <= core_mod[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[4] <= core_mod[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[5] <= core_mod[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
core_mod[6] <= core_mod[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[0] <= rtc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[1] <= rtc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[2] <= rtc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[3] <= rtc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[4] <= rtc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[5] <= rtc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[6] <= rtc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[7] <= rtc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[8] <= rtc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[9] <= rtc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[10] <= rtc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[11] <= rtc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[12] <= rtc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[13] <= rtc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[14] <= rtc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[15] <= rtc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[16] <= rtc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[17] <= rtc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[18] <= rtc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[19] <= rtc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[20] <= rtc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[21] <= rtc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[22] <= rtc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[23] <= rtc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[24] <= rtc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[25] <= rtc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[26] <= rtc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[27] <= rtc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[28] <= rtc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[29] <= rtc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[30] <= rtc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[31] <= rtc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[32] <= rtc[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[33] <= rtc[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[34] <= rtc[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[35] <= rtc[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[36] <= rtc[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[37] <= rtc[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[38] <= rtc[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[39] <= rtc[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[40] <= rtc[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[41] <= rtc[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[42] <= rtc[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[43] <= rtc[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[44] <= rtc[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[45] <= rtc[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[46] <= rtc[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[47] <= rtc[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[48] <= rtc[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[49] <= rtc[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[50] <= rtc[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[51] <= rtc[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[52] <= rtc[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[53] <= rtc[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[54] <= rtc[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[55] <= rtc[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[56] <= rtc[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[57] <= rtc[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[58] <= rtc[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[59] <= rtc[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[60] <= rtc[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[61] <= rtc[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[62] <= rtc[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc[63] <= rtc[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[0] => sd_lba_r.DATAB
sd_lba[1] => sd_lba_r.DATAB
sd_lba[2] => sd_lba_r.DATAB
sd_lba[3] => sd_lba_r.DATAB
sd_lba[4] => sd_lba_r.DATAB
sd_lba[5] => sd_lba_r.DATAB
sd_lba[6] => sd_lba_r.DATAB
sd_lba[7] => sd_lba_r.DATAB
sd_lba[8] => sd_lba_r.DATAB
sd_lba[9] => sd_lba_r.DATAB
sd_lba[10] => sd_lba_r.DATAB
sd_lba[11] => sd_lba_r.DATAB
sd_lba[12] => sd_lba_r.DATAB
sd_lba[13] => sd_lba_r.DATAB
sd_lba[14] => sd_lba_r.DATAB
sd_lba[15] => sd_lba_r.DATAB
sd_lba[16] => sd_lba_r.DATAB
sd_lba[17] => sd_lba_r.DATAB
sd_lba[18] => sd_lba_r.DATAB
sd_lba[19] => sd_lba_r.DATAB
sd_lba[20] => sd_lba_r.DATAB
sd_lba[21] => sd_lba_r.DATAB
sd_lba[22] => sd_lba_r.DATAB
sd_lba[23] => sd_lba_r.DATAB
sd_lba[24] => sd_lba_r.DATAB
sd_lba[25] => sd_lba_r.DATAB
sd_lba[26] => sd_lba_r.DATAB
sd_lba[27] => sd_lba_r.DATAB
sd_lba[28] => sd_lba_r.DATAB
sd_lba[29] => sd_lba_r.DATAB
sd_lba[30] => sd_lba_r.DATAB
sd_lba[31] => sd_lba_r.DATAB
sd_rd[0] => sd_cmd[0].DATAA
sd_rd[1] => always0.IN0
sd_rd[1] => sd_cmd[0].DATAB
sd_wr[0] => sd_cmd[1].DATAA
sd_wr[0] => always9.IN1
sd_wr[0] => sd_block.sd_wrD[0].DATAIN
sd_wr[1] => always0.IN1
sd_wr[1] => sd_cmd[1].DATAB
sd_wr[1] => always9.IN1
sd_wr[1] => sd_block.sd_wrD[1].DATAIN
sd_ack <= sd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_conf <= sd_ack_conf~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_x[0] <= sd_ack_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack_x[1] <= sd_ack_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_conf => spi_byte_out.DATAB
sd_sdhc => spi_byte_out.DATAB
sd_dout[0] <= sd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[1] <= sd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[2] <= sd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[3] <= sd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[4] <= sd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[5] <= sd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[6] <= sd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout[7] <= sd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_dout_strobe <= sd_dout_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_din[0] => Selector7.IN13
sd_din[1] => Selector6.IN13
sd_din[2] => Selector5.IN13
sd_din[3] => Selector4.IN13
sd_din[4] => Selector3.IN13
sd_din[5] => Selector2.IN13
sd_din[6] => Selector1.IN13
sd_din[7] => Selector0.IN15
sd_din_strobe <= sd_din_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[0] <= sd_buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[1] <= sd_buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[2] <= sd_buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[3] <= sd_buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[4] <= sd_buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[5] <= sd_buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[6] <= sd_buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[7] <= sd_buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_addr[8] <= sd_buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[0] <= img_mounted[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_mounted[1] <= img_mounted[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[0] <= img_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[1] <= img_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[2] <= img_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[3] <= img_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[4] <= img_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[5] <= img_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[6] <= img_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[7] <= img_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[8] <= img_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[9] <= img_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[10] <= img_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[11] <= img_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[12] <= img_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[13] <= img_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[14] <= img_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[15] <= img_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[16] <= img_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[17] <= img_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[18] <= img_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[19] <= img_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[20] <= img_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[21] <= img_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[22] <= img_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[23] <= img_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[24] <= img_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[25] <= img_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[26] <= img_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[27] <= img_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[28] <= img_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[29] <= img_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[30] <= img_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[31] <= img_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[32] <= img_size[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[33] <= img_size[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[34] <= img_size[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[35] <= img_size[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[36] <= img_size[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[37] <= img_size[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[38] <= img_size[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[39] <= img_size[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[40] <= img_size[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[41] <= img_size[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[42] <= img_size[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[43] <= img_size[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[44] <= img_size[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[45] <= img_size[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[46] <= img_size[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[47] <= img_size[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[48] <= img_size[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[49] <= img_size[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[50] <= img_size[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[51] <= img_size[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[52] <= img_size[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[53] <= img_size[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[54] <= img_size[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[55] <= img_size[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[56] <= img_size[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[57] <= img_size[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[58] <= img_size[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[59] <= img_size[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[60] <= img_size[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[61] <= img_size[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[62] <= img_size[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
img_size[63] <= img_size[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_kbd_clk <= user_io_ps2:ps2_kbd.ps2_clk_o
ps2_kbd_data <= user_io_ps2:ps2_kbd.ps2_data_o
ps2_kbd_clk_i => ps2_kbd_clk_i.IN1
ps2_kbd_data_i => ps2_kbd_data_i.IN1
ps2_mouse_clk <= user_io_ps2:ps2_mouse.ps2_clk_o
ps2_mouse_data <= user_io_ps2:ps2_mouse.ps2_data_o
ps2_mouse_clk_i => ps2_mouse_clk_i.IN1
ps2_mouse_data_i => ps2_mouse_data_i.IN1
key_pressed <= key_pressed~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_extended <= key_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[0] <= key_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[1] <= key_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[2] <= key_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[3] <= key_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[4] <= key_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[5] <= key_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[6] <= key_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_code[7] <= key_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_strobe <= key_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
kbd_out_data[0] => ~NO_FANOUT~
kbd_out_data[1] => ~NO_FANOUT~
kbd_out_data[2] => ~NO_FANOUT~
kbd_out_data[3] => ~NO_FANOUT~
kbd_out_data[4] => ~NO_FANOUT~
kbd_out_data[5] => ~NO_FANOUT~
kbd_out_data[6] => ~NO_FANOUT~
kbd_out_data[7] => ~NO_FANOUT~
kbd_out_strobe => ~NO_FANOUT~
mouse_x[0] <= mouse_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[1] <= mouse_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[2] <= mouse_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[3] <= mouse_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[4] <= mouse_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[5] <= mouse_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[6] <= mouse_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[7] <= mouse_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_x[8] <= mouse_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[0] <= mouse_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[1] <= mouse_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[2] <= mouse_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[3] <= mouse_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[4] <= mouse_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[5] <= mouse_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[6] <= mouse_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[7] <= mouse_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_y[8] <= mouse_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[0] <= mouse_z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[1] <= mouse_z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[2] <= mouse_z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_z[3] <= mouse_z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[0] <= mouse_flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[1] <= mouse_flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[2] <= mouse_flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[3] <= mouse_flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[4] <= mouse_flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[5] <= mouse_flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[6] <= mouse_flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_flags[7] <= mouse_flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_strobe <= mouse_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_idx <= mouse_idx~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data[0] => serial_out_fifo.data_a[0].DATAIN
serial_data[0] => serial_out_fifo.DATAIN
serial_data[1] => serial_out_fifo.data_a[1].DATAIN
serial_data[1] => serial_out_fifo.DATAIN1
serial_data[2] => serial_out_fifo.data_a[2].DATAIN
serial_data[2] => serial_out_fifo.DATAIN2
serial_data[3] => serial_out_fifo.data_a[3].DATAIN
serial_data[3] => serial_out_fifo.DATAIN3
serial_data[4] => serial_out_fifo.data_a[4].DATAIN
serial_data[4] => serial_out_fifo.DATAIN4
serial_data[5] => serial_out_fifo.data_a[5].DATAIN
serial_data[5] => serial_out_fifo.DATAIN5
serial_data[6] => serial_out_fifo.data_a[6].DATAIN
serial_data[6] => serial_out_fifo.DATAIN6
serial_data[7] => serial_out_fifo.data_a[7].DATAIN
serial_data[7] => serial_out_fifo.DATAIN7
serial_strobe => serial_out_fifo.we_a.CLK
serial_strobe => serial_out_fifo.waddr_a[5].CLK
serial_strobe => serial_out_fifo.waddr_a[4].CLK
serial_strobe => serial_out_fifo.waddr_a[3].CLK
serial_strobe => serial_out_fifo.waddr_a[2].CLK
serial_strobe => serial_out_fifo.waddr_a[1].CLK
serial_strobe => serial_out_fifo.waddr_a[0].CLK
serial_strobe => serial_out_fifo.data_a[7].CLK
serial_strobe => serial_out_fifo.data_a[6].CLK
serial_strobe => serial_out_fifo.data_a[5].CLK
serial_strobe => serial_out_fifo.data_a[4].CLK
serial_strobe => serial_out_fifo.data_a[3].CLK
serial_strobe => serial_out_fifo.data_a[2].CLK
serial_strobe => serial_out_fifo.data_a[1].CLK
serial_strobe => serial_out_fifo.data_a[0].CLK
serial_strobe => serial_out_wptr[0].CLK
serial_strobe => serial_out_wptr[1].CLK
serial_strobe => serial_out_wptr[2].CLK
serial_strobe => serial_out_wptr[3].CLK
serial_strobe => serial_out_wptr[4].CLK
serial_strobe => serial_out_wptr[5].CLK
serial_strobe => serial_out_fifo.CLK0


|MSX|user_io:user_io|user_io_ps2:ps2_kbd
clk_sys => ps2_fifo.we_a.CLK
clk_sys => ps2_fifo.waddr_a[3].CLK
clk_sys => ps2_fifo.waddr_a[2].CLK
clk_sys => ps2_fifo.waddr_a[1].CLK
clk_sys => ps2_fifo.waddr_a[0].CLK
clk_sys => ps2_fifo.data_a[7].CLK
clk_sys => ps2_fifo.data_a[6].CLK
clk_sys => ps2_fifo.data_a[5].CLK
clk_sys => ps2_fifo.data_a[4].CLK
clk_sys => ps2_fifo.data_a[3].CLK
clk_sys => ps2_fifo.data_a[2].CLK
clk_sys => ps2_fifo.data_a[1].CLK
clk_sys => ps2_fifo.data_a[0].CLK
clk_sys => ps2_rx_strobe~reg0.CLK
clk_sys => ps2_rx_byte[0]~reg0.CLK
clk_sys => ps2_rx_byte[1]~reg0.CLK
clk_sys => ps2_rx_byte[2]~reg0.CLK
clk_sys => ps2_rx_byte[3]~reg0.CLK
clk_sys => ps2_rx_byte[4]~reg0.CLK
clk_sys => ps2_rx_byte[5]~reg0.CLK
clk_sys => ps2_rx_byte[6]~reg0.CLK
clk_sys => ps2_rx_byte[7]~reg0.CLK
clk_sys => ps2_tx_state[0].CLK
clk_sys => ps2_tx_state[1].CLK
clk_sys => ps2_tx_state[2].CLK
clk_sys => ps2_tx_state[3].CLK
clk_sys => ps2_parity.CLK
clk_sys => ps2_tx_shift_reg[0].CLK
clk_sys => ps2_tx_shift_reg[1].CLK
clk_sys => ps2_tx_shift_reg[2].CLK
clk_sys => ps2_tx_shift_reg[3].CLK
clk_sys => ps2_tx_shift_reg[4].CLK
clk_sys => ps2_tx_shift_reg[5].CLK
clk_sys => ps2_tx_shift_reg[6].CLK
clk_sys => ps2_tx_shift_reg[7].CLK
clk_sys => ps2_data_o~reg0.CLK
clk_sys => ps2_rptr[0].CLK
clk_sys => ps2_rptr[1].CLK
clk_sys => ps2_rptr[2].CLK
clk_sys => ps2_rptr[3].CLK
clk_sys => ps2_txrx.ps2_r_inc.CLK
clk_sys => ps2_txrx.ps2_clkD.CLK
clk_sys => ps2_wptr[0].CLK
clk_sys => ps2_wptr[1].CLK
clk_sys => ps2_wptr[2].CLK
clk_sys => ps2_wptr[3].CLK
clk_sys => ps2_fifo.CLK0
ps2_clk => ps2_clk_o.IN1
ps2_clk => always1.IN1
ps2_clk => ps2_txrx.ps2_clkD.DATAIN
ps2_clk_i => ~NO_FANOUT~
ps2_clk_o <= ps2_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_i => ~NO_FANOUT~
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_tx_strobe => ps2_fifo.we_a.DATAIN
ps2_tx_strobe => ps2_wptr[0].ENA
ps2_tx_strobe => ps2_wptr[1].ENA
ps2_tx_strobe => ps2_wptr[2].ENA
ps2_tx_strobe => ps2_wptr[3].ENA
ps2_tx_strobe => ps2_fifo.WE
ps2_tx_byte[0] => ps2_fifo.data_a[0].DATAIN
ps2_tx_byte[0] => ps2_fifo.DATAIN
ps2_tx_byte[1] => ps2_fifo.data_a[1].DATAIN
ps2_tx_byte[1] => ps2_fifo.DATAIN1
ps2_tx_byte[2] => ps2_fifo.data_a[2].DATAIN
ps2_tx_byte[2] => ps2_fifo.DATAIN2
ps2_tx_byte[3] => ps2_fifo.data_a[3].DATAIN
ps2_tx_byte[3] => ps2_fifo.DATAIN3
ps2_tx_byte[4] => ps2_fifo.data_a[4].DATAIN
ps2_tx_byte[4] => ps2_fifo.DATAIN4
ps2_tx_byte[5] => ps2_fifo.data_a[5].DATAIN
ps2_tx_byte[5] => ps2_fifo.DATAIN5
ps2_tx_byte[6] => ps2_fifo.data_a[6].DATAIN
ps2_tx_byte[6] => ps2_fifo.DATAIN6
ps2_tx_byte[7] => ps2_fifo.data_a[7].DATAIN
ps2_tx_byte[7] => ps2_fifo.DATAIN7
ps2_rx_strobe <= ps2_rx_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[0] <= ps2_rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[1] <= ps2_rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[2] <= ps2_rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[3] <= ps2_rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[4] <= ps2_rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[5] <= ps2_rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[6] <= ps2_rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[7] <= ps2_rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_fifo_ready <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|user_io:user_io|user_io_ps2:ps2_mouse
clk_sys => ps2_fifo.we_a.CLK
clk_sys => ps2_fifo.waddr_a[2].CLK
clk_sys => ps2_fifo.waddr_a[1].CLK
clk_sys => ps2_fifo.waddr_a[0].CLK
clk_sys => ps2_fifo.data_a[7].CLK
clk_sys => ps2_fifo.data_a[6].CLK
clk_sys => ps2_fifo.data_a[5].CLK
clk_sys => ps2_fifo.data_a[4].CLK
clk_sys => ps2_fifo.data_a[3].CLK
clk_sys => ps2_fifo.data_a[2].CLK
clk_sys => ps2_fifo.data_a[1].CLK
clk_sys => ps2_fifo.data_a[0].CLK
clk_sys => ps2_rx_strobe~reg0.CLK
clk_sys => ps2_rx_byte[0]~reg0.CLK
clk_sys => ps2_rx_byte[1]~reg0.CLK
clk_sys => ps2_rx_byte[2]~reg0.CLK
clk_sys => ps2_rx_byte[3]~reg0.CLK
clk_sys => ps2_rx_byte[4]~reg0.CLK
clk_sys => ps2_rx_byte[5]~reg0.CLK
clk_sys => ps2_rx_byte[6]~reg0.CLK
clk_sys => ps2_rx_byte[7]~reg0.CLK
clk_sys => ps2_tx_state[0].CLK
clk_sys => ps2_tx_state[1].CLK
clk_sys => ps2_tx_state[2].CLK
clk_sys => ps2_tx_state[3].CLK
clk_sys => ps2_parity.CLK
clk_sys => ps2_tx_shift_reg[0].CLK
clk_sys => ps2_tx_shift_reg[1].CLK
clk_sys => ps2_tx_shift_reg[2].CLK
clk_sys => ps2_tx_shift_reg[3].CLK
clk_sys => ps2_tx_shift_reg[4].CLK
clk_sys => ps2_tx_shift_reg[5].CLK
clk_sys => ps2_tx_shift_reg[6].CLK
clk_sys => ps2_tx_shift_reg[7].CLK
clk_sys => ps2_data_o~reg0.CLK
clk_sys => ps2_rptr[0].CLK
clk_sys => ps2_rptr[1].CLK
clk_sys => ps2_rptr[2].CLK
clk_sys => ps2_txrx.ps2_r_inc.CLK
clk_sys => ps2_txrx.ps2_clkD.CLK
clk_sys => ps2_wptr[0].CLK
clk_sys => ps2_wptr[1].CLK
clk_sys => ps2_wptr[2].CLK
clk_sys => ps2_fifo.CLK0
ps2_clk => ps2_clk_o.IN1
ps2_clk => always1.IN1
ps2_clk => ps2_txrx.ps2_clkD.DATAIN
ps2_clk_i => ~NO_FANOUT~
ps2_clk_o <= ps2_clk_o.DB_MAX_OUTPUT_PORT_TYPE
ps2_data_i => ~NO_FANOUT~
ps2_data_o <= ps2_data_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_tx_strobe => ps2_fifo.we_a.DATAIN
ps2_tx_strobe => ps2_wptr[0].ENA
ps2_tx_strobe => ps2_wptr[1].ENA
ps2_tx_strobe => ps2_wptr[2].ENA
ps2_tx_strobe => ps2_fifo.WE
ps2_tx_byte[0] => ps2_fifo.data_a[0].DATAIN
ps2_tx_byte[0] => ps2_fifo.DATAIN
ps2_tx_byte[1] => ps2_fifo.data_a[1].DATAIN
ps2_tx_byte[1] => ps2_fifo.DATAIN1
ps2_tx_byte[2] => ps2_fifo.data_a[2].DATAIN
ps2_tx_byte[2] => ps2_fifo.DATAIN2
ps2_tx_byte[3] => ps2_fifo.data_a[3].DATAIN
ps2_tx_byte[3] => ps2_fifo.DATAIN3
ps2_tx_byte[4] => ps2_fifo.data_a[4].DATAIN
ps2_tx_byte[4] => ps2_fifo.DATAIN4
ps2_tx_byte[5] => ps2_fifo.data_a[5].DATAIN
ps2_tx_byte[5] => ps2_fifo.DATAIN5
ps2_tx_byte[6] => ps2_fifo.data_a[6].DATAIN
ps2_tx_byte[6] => ps2_fifo.DATAIN6
ps2_tx_byte[7] => ps2_fifo.data_a[7].DATAIN
ps2_tx_byte[7] => ps2_fifo.DATAIN7
ps2_rx_strobe <= ps2_rx_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[0] <= ps2_rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[1] <= ps2_rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[2] <= ps2_rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[3] <= ps2_rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[4] <= ps2_rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[5] <= ps2_rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[6] <= ps2_rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_rx_byte[7] <= ps2_rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_fifo_ready <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|sd_card:sd_card
clk_sys => clk_sys.IN2
sd_lba[0] <= sd_lba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[1] <= sd_lba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[2] <= sd_lba[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[3] <= sd_lba[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[4] <= sd_lba[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[5] <= sd_lba[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[6] <= sd_lba[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[7] <= sd_lba[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[8] <= sd_lba[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[9] <= sd_lba[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[10] <= sd_lba[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[11] <= sd_lba[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[12] <= sd_lba[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[13] <= sd_lba[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[14] <= sd_lba[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[15] <= sd_lba[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[16] <= sd_lba[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[17] <= sd_lba[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[18] <= sd_lba[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[19] <= sd_lba[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[20] <= sd_lba[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[21] <= sd_lba[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[22] <= sd_lba[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[23] <= sd_lba[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[24] <= sd_lba[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[25] <= sd_lba[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[26] <= sd_lba[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[27] <= sd_lba[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[28] <= sd_lba[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[29] <= sd_lba[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[30] <= sd_lba[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_lba[31] <= sd_lba[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_rd <= sd_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_wr <= sd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ack => comb.IN0
sd_ack => ack[0].DATAIN
sd_ack_conf => always0.IN0
sd_conf <= sd_configuring.DB_MAX_OUTPUT_PORT_TYPE
sd_sdhc <= sd_sdhc.DB_MAX_OUTPUT_PORT_TYPE
img_mounted => always0.IN1
img_mounted => old_mounted.DATAIN
img_size[0] => WideOr255.IN0
img_size[1] => WideOr255.IN1
img_size[2] => WideOr255.IN2
img_size[3] => WideOr255.IN3
img_size[4] => WideOr255.IN4
img_size[5] => WideOr255.IN5
img_size[6] => WideOr255.IN6
img_size[7] => WideOr255.IN7
img_size[8] => WideOr255.IN8
img_size[9] => WideOr255.IN9
img_size[10] => WideOr255.IN10
img_size[11] => WideOr255.IN11
img_size[12] => WideOr255.IN12
img_size[13] => WideOr255.IN13
img_size[14] => WideOr255.IN14
img_size[15] => WideOr255.IN15
img_size[16] => WideOr255.IN16
img_size[17] => WideOr255.IN17
img_size[18] => WideOr255.IN18
img_size[18] => vhd_size[18].DATAIN
img_size[19] => WideOr255.IN19
img_size[19] => vhd_size[19].DATAIN
img_size[20] => WideOr255.IN20
img_size[20] => vhd_size[20].DATAIN
img_size[21] => WideOr255.IN21
img_size[21] => vhd_size[21].DATAIN
img_size[22] => WideOr255.IN22
img_size[22] => vhd_size[22].DATAIN
img_size[23] => WideOr255.IN23
img_size[23] => vhd_size[23].DATAIN
img_size[24] => WideOr255.IN24
img_size[24] => vhd_size[24].DATAIN
img_size[25] => WideOr255.IN25
img_size[25] => vhd_size[25].DATAIN
img_size[26] => WideOr255.IN26
img_size[26] => vhd_size[26].DATAIN
img_size[27] => WideOr255.IN27
img_size[27] => vhd_size[27].DATAIN
img_size[28] => WideOr255.IN28
img_size[28] => vhd_size[28].DATAIN
img_size[29] => WideOr255.IN29
img_size[29] => vhd_size[29].DATAIN
img_size[30] => WideOr255.IN30
img_size[30] => vhd_size[30].DATAIN
img_size[31] => WideOr255.IN31
img_size[31] => vhd_size[31].DATAIN
img_size[32] => WideOr255.IN32
img_size[32] => vhd_size[32].DATAIN
img_size[33] => WideOr255.IN33
img_size[33] => vhd_size[33].DATAIN
img_size[34] => WideOr255.IN34
img_size[34] => vhd_size[34].DATAIN
img_size[35] => WideOr255.IN35
img_size[35] => vhd_size[35].DATAIN
img_size[36] => WideOr255.IN36
img_size[36] => vhd_size[36].DATAIN
img_size[37] => WideOr255.IN37
img_size[37] => vhd_size[37].DATAIN
img_size[38] => WideOr255.IN38
img_size[38] => vhd_size[38].DATAIN
img_size[39] => WideOr255.IN39
img_size[39] => vhd_size[39].DATAIN
img_size[40] => WideOr255.IN40
img_size[40] => vhd_size[40].DATAIN
img_size[41] => WideOr255.IN41
img_size[42] => WideOr255.IN42
img_size[43] => WideOr255.IN43
img_size[44] => WideOr255.IN44
img_size[45] => WideOr255.IN45
img_size[46] => WideOr255.IN46
img_size[47] => WideOr255.IN47
img_size[48] => WideOr255.IN48
img_size[49] => WideOr255.IN49
img_size[50] => WideOr255.IN50
img_size[51] => WideOr255.IN51
img_size[52] => WideOr255.IN52
img_size[53] => WideOr255.IN53
img_size[54] => WideOr255.IN54
img_size[55] => WideOr255.IN55
img_size[56] => WideOr255.IN56
img_size[57] => WideOr255.IN57
img_size[58] => WideOr255.IN58
img_size[59] => WideOr255.IN59
img_size[60] => WideOr255.IN60
img_size[61] => WideOr255.IN61
img_size[62] => WideOr255.IN62
img_size[63] => WideOr255.IN63
sd_busy <= sd_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_buff_dout[0] => sd_buff_dout[0].IN1
sd_buff_dout[1] => sd_buff_dout[1].IN1
sd_buff_dout[2] => sd_buff_dout[2].IN1
sd_buff_dout[3] => sd_buff_dout[3].IN1
sd_buff_dout[4] => sd_buff_dout[4].IN1
sd_buff_dout[5] => sd_buff_dout[5].IN1
sd_buff_dout[6] => sd_buff_dout[6].IN1
sd_buff_dout[7] => sd_buff_dout[7].IN1
sd_buff_wr => comb.IN1
sd_buff_wr => always0.IN1
sd_buff_din[0] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[1] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[2] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[3] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[4] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[5] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[6] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_din[7] <= sd_card_dpram:buffer_dpram.q_a
sd_buff_addr[0] => sd_buff_addr[0].IN1
sd_buff_addr[1] => sd_buff_addr[1].IN1
sd_buff_addr[2] => sd_buff_addr[2].IN1
sd_buff_addr[3] => sd_buff_addr[3].IN1
sd_buff_addr[4] => sd_buff_addr[4].IN1
sd_buff_addr[5] => sd_buff_addr[5].IN1
sd_buff_addr[6] => sd_buff_addr[6].IN1
sd_buff_addr[7] => sd_buff_addr[7].IN1
sd_buff_addr[8] => sd_buff_addr[8].IN1
allow_sdhc => sd_sdhc.IN1
allow_sdhc => OCR[30].IN1
sd_cs => bit_cnt.OUTPUTSELECT
sd_cs => bit_cnt.OUTPUTSELECT
sd_cs => bit_cnt.OUTPUTSELECT
sd_cs => terminate_cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => cmd.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => read_state.OUTPUTSELECT
sd_cs => reply_len.OUTPUTSELECT
sd_cs => reply_len.OUTPUTSELECT
sd_cs => reply_len.OUTPUTSELECT
sd_cs => reply_len.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => buffer_ptr.OUTPUTSELECT
sd_cs => wr_first.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => buffer_write_strobe.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => buffer_din.OUTPUTSELECT
sd_cs => always1.IN1
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => write_state.OUTPUTSELECT
sd_cs => always1.IN1
sd_cs => reply3[0].ENA
sd_cs => reply3[1].ENA
sd_cs => reply3[2].ENA
sd_cs => reply3[3].ENA
sd_cs => reply3[4].ENA
sd_cs => reply3[5].ENA
sd_cs => reply3[6].ENA
sd_cs => reply3[7].ENA
sd_cs => reply2[0].ENA
sd_cs => reply2[1].ENA
sd_cs => reply2[2].ENA
sd_cs => reply2[3].ENA
sd_cs => reply2[4].ENA
sd_cs => reply2[5].ENA
sd_cs => reply2[6].ENA
sd_cs => reply2[7].ENA
sd_cs => reply1[0].ENA
sd_cs => reply1[1].ENA
sd_cs => reply1[2].ENA
sd_cs => reply1[3].ENA
sd_cs => reply1[4].ENA
sd_cs => reply1[5].ENA
sd_cs => reply1[6].ENA
sd_cs => reply1[7].ENA
sd_cs => reply0[0].ENA
sd_cs => reply0[1].ENA
sd_cs => reply0[2].ENA
sd_cs => reply0[3].ENA
sd_cs => reply0[4].ENA
sd_cs => reply0[5].ENA
sd_cs => reply0[6].ENA
sd_cs => reply0[7].ENA
sd_cs => card_is_reset.ENA
sd_cs => cmd55.ENA
sd_cs => reply[0].ENA
sd_cs => reply[1].ENA
sd_cs => reply[2].ENA
sd_cs => reply[3].ENA
sd_cs => reply[4].ENA
sd_cs => reply[5].ENA
sd_cs => reply[6].ENA
sd_cs => reply[7].ENA
sd_cs => args[8].ENA
sd_cs => args[9].ENA
sd_cs => args[10].ENA
sd_cs => args[11].ENA
sd_cs => args[12].ENA
sd_cs => args[13].ENA
sd_cs => args[14].ENA
sd_cs => args[15].ENA
sd_cs => args[16].ENA
sd_cs => args[17].ENA
sd_cs => args[18].ENA
sd_cs => args[19].ENA
sd_cs => args[20].ENA
sd_cs => args[21].ENA
sd_cs => args[22].ENA
sd_cs => args[23].ENA
sd_cs => args[24].ENA
sd_cs => args[25].ENA
sd_cs => args[26].ENA
sd_cs => args[27].ENA
sd_cs => args[28].ENA
sd_cs => args[29].ENA
sd_cs => args[30].ENA
sd_cs => args[31].ENA
sd_cs => args[32].ENA
sd_cs => args[33].ENA
sd_cs => args[34].ENA
sd_cs => args[35].ENA
sd_cs => args[36].ENA
sd_cs => args[37].ENA
sd_cs => args[38].ENA
sd_cs => args[39].ENA
sd_cs => byte_cnt[0].ENA
sd_cs => byte_cnt[1].ENA
sd_cs => byte_cnt[2].ENA
sd_cs => byte_cnt[3].ENA
sd_cs => sbuf[0].ENA
sd_cs => sbuf[1].ENA
sd_cs => sbuf[2].ENA
sd_cs => sbuf[3].ENA
sd_cs => sbuf[4].ENA
sd_cs => sbuf[5].ENA
sd_cs => sbuf[6].ENA
sd_sck => always1.IN1
sd_sck => old_sd_sck.DATAIN
sd_sck => always1.IN1
sd_sdi => cmd.DATAA
sd_sdi => args.DATAB
sd_sdi => args.DATAB
sd_sdi => args.DATAB
sd_sdi => args.DATAB
sd_sdi => sbuf.DATAB
sd_sdi => buffer_din.DATAB
sd_sdi => Equal18.IN7
sd_sdi => Equal27.IN6
sd_sdi => Equal29.IN6
sd_sdo <= sd_sdo~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|sd_card:sd_card|sd_card_dpram:buffer_dpram
clock_a => ram.we_a.CLK
clock_a => ram.waddr_a[9].CLK
clock_a => ram.waddr_a[8].CLK
clock_a => ram.waddr_a[7].CLK
clock_a => ram.waddr_a[6].CLK
clock_a => ram.waddr_a[5].CLK
clock_a => ram.waddr_a[4].CLK
clock_a => ram.waddr_a[3].CLK
clock_a => ram.waddr_a[2].CLK
clock_a => ram.waddr_a[1].CLK
clock_a => ram.waddr_a[0].CLK
clock_a => ram.data_a[7].CLK
clock_a => ram.data_a[6].CLK
clock_a => ram.data_a[5].CLK
clock_a => ram.data_a[4].CLK
clock_a => ram.data_a[3].CLK
clock_a => ram.data_a[2].CLK
clock_a => ram.data_a[1].CLK
clock_a => ram.data_a[0].CLK
clock_a => q_a[0]~reg0.CLK
clock_a => q_a[1]~reg0.CLK
clock_a => q_a[2]~reg0.CLK
clock_a => q_a[3]~reg0.CLK
clock_a => q_a[4]~reg0.CLK
clock_a => q_a[5]~reg0.CLK
clock_a => q_a[6]~reg0.CLK
clock_a => q_a[7]~reg0.CLK
clock_a => ram.CLK0
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram.waddr_a[7].DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram.waddr_a[8].DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_a[9] => ram.waddr_a[9].DATAIN
address_a[9] => ram.WADDR9
address_a[9] => ram.RADDR9
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
wren_a => ram.we_a.DATAIN
wren_a => ram.WE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_b => ram.we_b.CLK
clock_b => ram.waddr_b[9].CLK
clock_b => ram.waddr_b[8].CLK
clock_b => ram.waddr_b[7].CLK
clock_b => ram.waddr_b[6].CLK
clock_b => ram.waddr_b[5].CLK
clock_b => ram.waddr_b[4].CLK
clock_b => ram.waddr_b[3].CLK
clock_b => ram.waddr_b[2].CLK
clock_b => ram.waddr_b[1].CLK
clock_b => ram.waddr_b[0].CLK
clock_b => ram.data_b[7].CLK
clock_b => ram.data_b[6].CLK
clock_b => ram.data_b[5].CLK
clock_b => ram.data_b[4].CLK
clock_b => ram.data_b[3].CLK
clock_b => ram.data_b[2].CLK
clock_b => ram.data_b[1].CLK
clock_b => ram.data_b[0].CLK
clock_b => q_b[0]~reg0.CLK
clock_b => q_b[1]~reg0.CLK
clock_b => q_b[2]~reg0.CLK
clock_b => q_b[3]~reg0.CLK
clock_b => q_b[4]~reg0.CLK
clock_b => q_b[5]~reg0.CLK
clock_b => q_b[6]~reg0.CLK
clock_b => q_b[7]~reg0.CLK
clock_b => ram.PORTBCLK0
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram.waddr_b[7].DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram.waddr_b[8].DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
address_b[9] => ram.waddr_b[9].DATAIN
address_b[9] => ram.PORTBWADDR9
address_b[9] => ram.PORTBRADDR9
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
wren_b => ram.we_b.DATAIN
wren_b => ram.PORTBWE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx
clk21m => pLedPwr.DATAB
clk21m => iplrom:U02.clk
clk21m => vram_page[0].CLK
clk21m => vram_page[1].CLK
clk21m => vram_page[2].CLK
clk21m => vram_page[3].CLK
clk21m => vram_page[4].CLK
clk21m => vram_page[5].CLK
clk21m => vram_page[6].CLK
clk21m => vram_page[7].CLK
clk21m => RamAck.CLK
clk21m => ff_Scro.CLK
clk21m => pDac_SR[0]~reg0.CLK
clk21m => pDac_SR[1]~reg0.CLK
clk21m => pDac_SR[1]~en.CLK
clk21m => pDac_SR[2]~reg0.CLK
clk21m => pDac_SR[2]~en.CLK
clk21m => pDac_SR[3]~reg0.CLK
clk21m => pDac_SR[3]~en.CLK
clk21m => pDac_SR[4]~reg0.CLK
clk21m => pDac_SR[4]~en.CLK
clk21m => pDac_SR[5]~reg0.CLK
clk21m => DACin[0].CLK
clk21m => DACin[1].CLK
clk21m => DACin[2].CLK
clk21m => DACin[3].CLK
clk21m => DACin[4].CLK
clk21m => DACin[5].CLK
clk21m => DACin[6].CLK
clk21m => DACin[7].CLK
clk21m => DACin[8].CLK
clk21m => DACin[9].CLK
clk21m => DACin[10].CLK
clk21m => DACin[11].CLK
clk21m => DACin[12].CLK
clk21m => DACin[13].CLK
clk21m => ff_pre_dacin[0].CLK
clk21m => ff_pre_dacin[1].CLK
clk21m => ff_pre_dacin[2].CLK
clk21m => ff_pre_dacin[3].CLK
clk21m => ff_pre_dacin[4].CLK
clk21m => ff_pre_dacin[5].CLK
clk21m => ff_pre_dacin[6].CLK
clk21m => ff_pre_dacin[7].CLK
clk21m => ff_pre_dacin[8].CLK
clk21m => ff_pre_dacin[9].CLK
clk21m => ff_pre_dacin[10].CLK
clk21m => ff_pre_dacin[11].CLK
clk21m => ff_pre_dacin[12].CLK
clk21m => ff_pre_dacin[13].CLK
clk21m => ff_pre_dacin[14].CLK
clk21m => ff_pre_dacin[15].CLK
clk21m => ff_tr_pcm[0].CLK
clk21m => ff_tr_pcm[1].CLK
clk21m => ff_tr_pcm[2].CLK
clk21m => ff_tr_pcm[3].CLK
clk21m => ff_tr_pcm[4].CLK
clk21m => ff_tr_pcm[5].CLK
clk21m => ff_tr_pcm[6].CLK
clk21m => ff_tr_pcm[7].CLK
clk21m => ff_tr_pcm[8].CLK
clk21m => ff_tr_pcm[9].CLK
clk21m => ff_tr_pcm[10].CLK
clk21m => ff_tr_pcm[11].CLK
clk21m => ff_tr_pcm[12].CLK
clk21m => ff_tr_pcm[13].CLK
clk21m => ff_tr_pcm[14].CLK
clk21m => ff_tr_pcm[15].CLK
clk21m => ff_opll[0].CLK
clk21m => ff_opll[1].CLK
clk21m => ff_opll[2].CLK
clk21m => ff_opll[3].CLK
clk21m => ff_opll[4].CLK
clk21m => ff_opll[5].CLK
clk21m => ff_opll[6].CLK
clk21m => ff_opll[7].CLK
clk21m => ff_opll[8].CLK
clk21m => ff_opll[9].CLK
clk21m => ff_opll[10].CLK
clk21m => ff_opll[11].CLK
clk21m => ff_opll[12].CLK
clk21m => ff_opll[13].CLK
clk21m => ff_opll[14].CLK
clk21m => ff_opll[15].CLK
clk21m => ff_scc[0].CLK
clk21m => ff_scc[1].CLK
clk21m => ff_scc[2].CLK
clk21m => ff_scc[3].CLK
clk21m => ff_scc[4].CLK
clk21m => ff_scc[5].CLK
clk21m => ff_scc[6].CLK
clk21m => ff_scc[7].CLK
clk21m => ff_scc[8].CLK
clk21m => ff_scc[9].CLK
clk21m => ff_scc[10].CLK
clk21m => ff_scc[11].CLK
clk21m => ff_scc[12].CLK
clk21m => ff_scc[13].CLK
clk21m => ff_scc[14].CLK
clk21m => ff_scc[15].CLK
clk21m => m_SccVol[0].CLK
clk21m => m_SccVol[1].CLK
clk21m => m_SccVol[2].CLK
clk21m => ff_prescc[0].CLK
clk21m => ff_prescc[1].CLK
clk21m => ff_prescc[2].CLK
clk21m => ff_prescc[3].CLK
clk21m => ff_prescc[4].CLK
clk21m => ff_prescc[5].CLK
clk21m => ff_prescc[6].CLK
clk21m => ff_prescc[7].CLK
clk21m => ff_prescc[8].CLK
clk21m => ff_prescc[9].CLK
clk21m => ff_prescc[10].CLK
clk21m => ff_prescc[11].CLK
clk21m => ff_prescc[12].CLK
clk21m => ff_prescc[13].CLK
clk21m => ff_prescc[14].CLK
clk21m => ff_prescc[15].CLK
clk21m => ff_psg[0].CLK
clk21m => ff_psg[1].CLK
clk21m => ff_psg[2].CLK
clk21m => ff_psg[3].CLK
clk21m => ff_psg[4].CLK
clk21m => ff_psg[5].CLK
clk21m => ff_psg[6].CLK
clk21m => ff_psg[7].CLK
clk21m => ff_psg[8].CLK
clk21m => ff_psg[9].CLK
clk21m => ff_psg[10].CLK
clk21m => ff_psg[11].CLK
clk21m => ff_psg[12].CLK
clk21m => ff_psg[13].CLK
clk21m => ff_psg[14].CLK
clk21m => ff_psg[15].CLK
clk21m => ff_prepsg[0].CLK
clk21m => ff_prepsg[1].CLK
clk21m => ff_prepsg[2].CLK
clk21m => ff_prepsg[3].CLK
clk21m => ff_prepsg[4].CLK
clk21m => ff_prepsg[5].CLK
clk21m => ff_prepsg[6].CLK
clk21m => ff_prepsg[7].CLK
clk21m => ff_prepsg[8].CLK
clk21m => vFKeys[0].CLK
clk21m => vFKeys[1].CLK
clk21m => vFKeys[2].CLK
clk21m => vFKeys[3].CLK
clk21m => vFKeys[4].CLK
clk21m => vFKeys[5].CLK
clk21m => vFKeys[6].CLK
clk21m => vFKeys[7].CLK
clk21m => ff_Reso.CLK
clk21m => legacy_vga.CLK
clk21m => pVideoVS_n~reg0.CLK
clk21m => pVideoHS_n~reg0.CLK
clk21m => pVideoHS_n~en.CLK
clk21m => Reso_v.CLK
clk21m => pDac_VB[0]~reg0.CLK
clk21m => pDac_VB[1]~reg0.CLK
clk21m => pDac_VB[2]~reg0.CLK
clk21m => pDac_VB[3]~reg0.CLK
clk21m => pDac_VB[4]~reg0.CLK
clk21m => pDac_VB[5]~reg0.CLK
clk21m => pDac_VG[0]~reg0.CLK
clk21m => pDac_VG[1]~reg0.CLK
clk21m => pDac_VG[2]~reg0.CLK
clk21m => pDac_VG[3]~reg0.CLK
clk21m => pDac_VG[4]~reg0.CLK
clk21m => pDac_VG[5]~reg0.CLK
clk21m => pDac_VR[0]~reg0.CLK
clk21m => pDac_VR[1]~reg0.CLK
clk21m => pDac_VR[2]~reg0.CLK
clk21m => pDac_VR[3]~reg0.CLK
clk21m => pDac_VR[4]~reg0.CLK
clk21m => pDac_VR[5]~reg0.CLK
clk21m => ExpSlot3[0].CLK
clk21m => ExpSlot3[1].CLK
clk21m => ExpSlot3[2].CLK
clk21m => ExpSlot3[3].CLK
clk21m => ExpSlot3[4].CLK
clk21m => ExpSlot3[5].CLK
clk21m => ExpSlot3[6].CLK
clk21m => ExpSlot3[7].CLK
clk21m => ExpSlot0[0].CLK
clk21m => ExpSlot0[1].CLK
clk21m => ExpSlot0[2].CLK
clk21m => ExpSlot0[3].CLK
clk21m => ExpSlot0[4].CLK
clk21m => ExpSlot0[5].CLK
clk21m => ExpSlot0[6].CLK
clk21m => ExpSlot0[7].CLK
clk21m => ff_ldbios_n.CLK
clk21m => PpiPortC[0].CLK
clk21m => PpiPortC[1].CLK
clk21m => PpiPortC[2].CLK
clk21m => PpiPortC[3].CLK
clk21m => PpiPortC[4].CLK
clk21m => PpiPortC[5].CLK
clk21m => PpiPortC[6].CLK
clk21m => PpiPortC[7].CLK
clk21m => PpiPortA[0].CLK
clk21m => PpiPortA[1].CLK
clk21m => PpiPortA[2].CLK
clk21m => PpiPortA[3].CLK
clk21m => PpiPortA[4].CLK
clk21m => PpiPortA[5].CLK
clk21m => PpiPortA[6].CLK
clk21m => PpiPortA[7].CLK
clk21m => portF4_bit7.CLK
clk21m => portF2[0].CLK
clk21m => portF2[1].CLK
clk21m => portF2[2].CLK
clk21m => portF2[3].CLK
clk21m => portF2[4].CLK
clk21m => portF2[5].CLK
clk21m => portF2[6].CLK
clk21m => portF2[7].CLK
clk21m => dlydbi[0].CLK
clk21m => dlydbi[1].CLK
clk21m => dlydbi[2].CLK
clk21m => dlydbi[3].CLK
clk21m => dlydbi[4].CLK
clk21m => dlydbi[5].CLK
clk21m => dlydbi[6].CLK
clk21m => dlydbi[7].CLK
clk21m => iack.CLK
clk21m => iSltDat[0].CLK
clk21m => iSltDat[1].CLK
clk21m => iSltDat[2].CLK
clk21m => iSltDat[3].CLK
clk21m => iSltDat[4].CLK
clk21m => iSltDat[5].CLK
clk21m => iSltDat[6].CLK
clk21m => iSltDat[7].CLK
clk21m => iSltAdr[0].CLK
clk21m => iSltAdr[1].CLK
clk21m => iSltAdr[2].CLK
clk21m => iSltAdr[3].CLK
clk21m => iSltAdr[4].CLK
clk21m => iSltAdr[5].CLK
clk21m => iSltAdr[6].CLK
clk21m => iSltAdr[7].CLK
clk21m => iSltAdr[8].CLK
clk21m => iSltAdr[9].CLK
clk21m => iSltAdr[10].CLK
clk21m => iSltAdr[11].CLK
clk21m => iSltAdr[12].CLK
clk21m => iSltAdr[13].CLK
clk21m => iSltAdr[14].CLK
clk21m => iSltAdr[15].CLK
clk21m => xSltWr_n.CLK
clk21m => xSltRd_n.CLK
clk21m => iSltIorq_n.CLK
clk21m => iSltMerq_n.CLK
clk21m => iSltRfsh_n.CLK
clk21m => ExpDec.CLK
clk21m => ff_dip_req[0].CLK
clk21m => ff_dip_req[1].CLK
clk21m => ff_dip_req[2].CLK
clk21m => ff_dip_req[3].CLK
clk21m => ff_dip_req[4].CLK
clk21m => ff_dip_req[5].CLK
clk21m => ff_dip_req[6].CLK
clk21m => ff_dip_req[7].CLK
clk21m => MmcEnaLed.CLK
clk21m => Blink_s.CLK
clk21m => GreenLv[0].CLK
clk21m => GreenLv[1].CLK
clk21m => GreenLv[2].CLK
clk21m => GreenLv[3].CLK
clk21m => GreenLv[4].CLK
clk21m => GreenLv[5].CLK
clk21m => GreenLv[6].CLK
clk21m => GreenLv_cnt[0].CLK
clk21m => GreenLv_cnt[1].CLK
clk21m => GreenLv_cnt[2].CLK
clk21m => GreenLv_cnt[3].CLK
clk21m => w_10hz_lfsr[0].CLK
clk21m => w_10hz_lfsr[1].CLK
clk21m => w_10hz_lfsr[2].CLK
clk21m => w_10hz_lfsr[3].CLK
clk21m => w_10hz_lfsr[4].CLK
clk21m => w_10hz_lfsr[5].CLK
clk21m => w_10hz_lfsr[6].CLK
clk21m => w_10hz_lfsr[7].CLK
clk21m => w_10hz_lfsr[8].CLK
clk21m => w_10hz_lfsr[9].CLK
clk21m => w_10hz_lfsr[10].CLK
clk21m => w_10hz_lfsr[11].CLK
clk21m => w_10hz_lfsr[12].CLK
clk21m => w_10hz_lfsr[13].CLK
clk21m => w_10hz_lfsr[14].CLK
clk21m => w_10hz_lfsr[15].CLK
clk21m => w_10hz_lfsr[16].CLK
clk21m => w_10hz_lfsr[17].CLK
clk21m => w_10hz_lfsr[18].CLK
clk21m => w_10hz_lfsr[19].CLK
clk21m => w_10hz_lfsr[20].CLK
clk21m => w_10hz_lfsr[21].CLK
clk21m => ff_clk21m_cnt[0].CLK
clk21m => ff_clk21m_cnt[1].CLK
clk21m => ff_clk21m_cnt[2].CLK
clk21m => ff_clk21m_cnt[3].CLK
clk21m => ff_clk21m_cnt[4].CLK
clk21m => ff_clk21m_cnt[5].CLK
clk21m => ff_clk21m_cnt[6].CLK
clk21m => ff_clk21m_cnt[7].CLK
clk21m => ff_clk21m_cnt[8].CLK
clk21m => ff_clk21m_cnt[9].CLK
clk21m => ff_clk21m_cnt[10].CLK
clk21m => ff_clk21m_cnt[11].CLK
clk21m => ff_clk21m_cnt[12].CLK
clk21m => ff_clk21m_cnt[13].CLK
clk21m => ff_clk21m_cnt[14].CLK
clk21m => ff_clk21m_cnt[15].CLK
clk21m => ff_clk21m_cnt[16].CLK
clk21m => ff_clk21m_cnt[17].CLK
clk21m => ff_clk21m_cnt[18].CLK
clk21m => ff_clk21m_cnt[19].CLK
clk21m => ff_clk21m_cnt[20].CLK
clk21m => HardRst_cnt[0].CLK
clk21m => HardRst_cnt[1].CLK
clk21m => HardRst_cnt[2].CLK
clk21m => HardRst_cnt[3].CLK
clk21m => iSltRst_n.CLK
clk21m => rtcdiv3[0].CLK
clk21m => rtcdiv3[1].CLK
clk21m => rtcclk.CLK
clk21m => Slot2Mode[0].CLK
clk21m => Slot2Mode[1].CLK
clk21m => Slot1Mode.CLK
clk21m => DisplayMode[0].CLK
clk21m => DisplayMode[1].CLK
clk21m => CmtScro.CLK
clk21m => Kmap.CLK
clk21m => LogoRstCnt[0].CLK
clk21m => LogoRstCnt[1].CLK
clk21m => LogoRstCnt[2].CLK
clk21m => LogoRstCnt[3].CLK
clk21m => LogoRstCnt[4].CLK
clk21m => LogoRstCnt[5].CLK
clk21m => logo_timeout[0].CLK
clk21m => logo_timeout[1].CLK
clk21m => hybridclk_n.CLK
clk21m => hybtoutcnt[0].CLK
clk21m => hybtoutcnt[1].CLK
clk21m => hybtoutcnt[2].CLK
clk21m => hybstartcnt[0].CLK
clk21m => hybstartcnt[1].CLK
clk21m => hybstartcnt[2].CLK
clk21m => clkdiv[0].CLK
clk21m => clkdiv[1].CLK
clk21m => clkdiv3[0].CLK
clk21m => clkdiv3[1].CLK
clk21m => cpuclk.CLK
clk21m => clkena.CLK
clk21m => megasd:U03.clk21m
clk21m => mapper:U05.clk21m
clk21m => eseps2:U06.clk21m
clk21m => rtc_mist:U07.clk21m
clk21m => kanji:U08.clk21m
clk21m => vdp:U20.clk21m
clk21m => vencode:U21.clk21m
clk21m => psg:U30.clk21m
clk21m => megaram:U31_1.clk21m
clk21m => megaram:U31_2.clk21m
clk21m => eseopll:U32.clk21m
clk21m => interpo:u_interpo.clk21m
clk21m => lpf2:u_lpf2.clk21m
clk21m => esepwm:U33.clk
clk21m => system_timer:U34.clk21m
clk21m => switched_io_ports:U35.clk21m
clk21m => tr_pcm:U40.clk21m
clk21m => wifi:uwifi.clk_i
clk21m => midi:umidi.clk_i
clk21m => wrt.CLK
clk21m => jSltMem.CLK
clk21m => jSltScc2.CLK
clk21m => jSltScc1.CLK
clk21m => ff_clksel.CLK
clk21m => ff_clksel5m_n.CLK
memclk => ff_sdr_seq[0].CLK
memclk => ff_sdr_seq[1].CLK
memclk => ff_sdr_seq[2].CLK
memclk => VrmDbi[0].CLK
memclk => VrmDbi[1].CLK
memclk => VrmDbi[2].CLK
memclk => VrmDbi[3].CLK
memclk => VrmDbi[4].CLK
memclk => VrmDbi[5].CLK
memclk => VrmDbi[6].CLK
memclk => VrmDbi[7].CLK
memclk => VrmDbi[8].CLK
memclk => VrmDbi[9].CLK
memclk => VrmDbi[10].CLK
memclk => VrmDbi[11].CLK
memclk => VrmDbi[12].CLK
memclk => VrmDbi[13].CLK
memclk => VrmDbi[14].CLK
memclk => VrmDbi[15].CLK
memclk => RamDbi[0].CLK
memclk => RamDbi[1].CLK
memclk => RamDbi[2].CLK
memclk => RamDbi[3].CLK
memclk => RamDbi[4].CLK
memclk => RamDbi[5].CLK
memclk => RamDbi[6].CLK
memclk => RamDbi[7].CLK
memclk => SdrDat[0].CLK
memclk => SdrDat[0]~en.CLK
memclk => SdrDat[1].CLK
memclk => SdrDat[1]~en.CLK
memclk => SdrDat[2].CLK
memclk => SdrDat[2]~en.CLK
memclk => SdrDat[3].CLK
memclk => SdrDat[3]~en.CLK
memclk => SdrDat[4].CLK
memclk => SdrDat[4]~en.CLK
memclk => SdrDat[5].CLK
memclk => SdrDat[5]~en.CLK
memclk => SdrDat[6].CLK
memclk => SdrDat[6]~en.CLK
memclk => SdrDat[7].CLK
memclk => SdrDat[7]~en.CLK
memclk => SdrDat[8].CLK
memclk => SdrDat[8]~en.CLK
memclk => SdrDat[9].CLK
memclk => SdrDat[9]~en.CLK
memclk => SdrDat[10].CLK
memclk => SdrDat[10]~en.CLK
memclk => SdrDat[11].CLK
memclk => SdrDat[11]~en.CLK
memclk => SdrDat[12].CLK
memclk => SdrDat[12]~en.CLK
memclk => SdrDat[13].CLK
memclk => SdrDat[13]~en.CLK
memclk => SdrDat[14].CLK
memclk => SdrDat[14]~en.CLK
memclk => SdrDat[15].CLK
memclk => SdrDat[15]~en.CLK
memclk => iSlt0_1.CLK
memclk => SdrSize[0].CLK
memclk => SdrSize[1].CLK
memclk => SdrBa[0].CLK
memclk => SdrBa[1].CLK
memclk => SdrAdr[0].CLK
memclk => SdrAdr[1].CLK
memclk => SdrAdr[2].CLK
memclk => SdrAdr[3].CLK
memclk => SdrAdr[4].CLK
memclk => SdrAdr[5].CLK
memclk => SdrAdr[6].CLK
memclk => SdrAdr[7].CLK
memclk => SdrAdr[8].CLK
memclk => SdrAdr[9].CLK
memclk => SdrAdr[10].CLK
memclk => SdrAdr[11].CLK
memclk => SdrAdr[12].CLK
memclk => SdrLdq.CLK
memclk => SdrUdq.CLK
memclk => SdrCmd[0].CLK
memclk => SdrCmd[1].CLK
memclk => SdrCmd[2].CLK
memclk => SdrCmd[3].CLK
memclk => SdrSta[0].CLK
memclk => SdrSta[1].CLK
memclk => SdrSta[2].CLK
memclk => power_on_reset.CLK
memclk => reset.CLK
memclk => xSltRst_n.CLK
memclk => ff_reload_n.CLK
memclk => RstSeq[0].CLK
memclk => RstSeq[1].CLK
memclk => RstSeq[2].CLK
memclk => RstSeq[3].CLK
memclk => RstSeq[4].CLK
memclk => FreeCounter[0].CLK
memclk => FreeCounter[1].CLK
memclk => FreeCounter[2].CLK
memclk => FreeCounter[3].CLK
memclk => FreeCounter[4].CLK
memclk => FreeCounter[5].CLK
memclk => FreeCounter[6].CLK
memclk => FreeCounter[7].CLK
memclk => FreeCounter[8].CLK
memclk => FreeCounter[9].CLK
memclk => FreeCounter[10].CLK
memclk => FreeCounter[11].CLK
memclk => FreeCounter[12].CLK
memclk => FreeCounter[13].CLK
memclk => FreeCounter[14].CLK
memclk => FreeCounter[15].CLK
memclk => ff_mem_seq[0].CLK
memclk => ff_mem_seq[1].CLK
pCpuClk <= pCpuClk.DB_MAX_OUTPUT_PORT_TYPE
pSltClk => ~NO_FANOUT~
pSltRst_n => xSltRst_n.IN1
pSltSltsl_n <> pSltSltsl_n
pSltSlts2_n <> pSltSlts2_n
pSltIorq_n <> pSltIorq_n
pSltRd_n <> pSltRd_n
pSltWr_n <> pSltWr_n
pSltAdr[0] <> pSltAdr[0]
pSltAdr[1] <> pSltAdr[1]
pSltAdr[2] <> pSltAdr[2]
pSltAdr[3] <> pSltAdr[3]
pSltAdr[4] <> pSltAdr[4]
pSltAdr[5] <> pSltAdr[5]
pSltAdr[6] <> pSltAdr[6]
pSltAdr[7] <> pSltAdr[7]
pSltAdr[8] <> pSltAdr[8]
pSltAdr[9] <> pSltAdr[9]
pSltAdr[10] <> pSltAdr[10]
pSltAdr[11] <> pSltAdr[11]
pSltAdr[12] <> pSltAdr[12]
pSltAdr[13] <> pSltAdr[13]
pSltAdr[14] <> pSltAdr[14]
pSltAdr[15] <> pSltAdr[15]
pSltDat[0] <> t80a:U01.D[0]
pSltDat[0] <> pSltDat[0]
pSltDat[1] <> t80a:U01.D[1]
pSltDat[1] <> pSltDat[1]
pSltDat[2] <> t80a:U01.D[2]
pSltDat[2] <> pSltDat[2]
pSltDat[3] <> t80a:U01.D[3]
pSltDat[3] <> pSltDat[3]
pSltDat[4] <> t80a:U01.D[4]
pSltDat[4] <> pSltDat[4]
pSltDat[5] <> t80a:U01.D[5]
pSltDat[5] <> pSltDat[5]
pSltDat[6] <> t80a:U01.D[6]
pSltDat[6] <> pSltDat[6]
pSltDat[7] <> t80a:U01.D[7]
pSltDat[7] <> pSltDat[7]
pSltBdir_n <= pSltBdir_n.DB_MAX_OUTPUT_PORT_TYPE
pSltCs1_n <> pSltCs1_n
pSltCs2_n <> pSltCs2_n
pSltCs12_n <> pSltCs12_n
pSltRfsh_n <> pSltRfsh_n
pSltWait_n <> pSltWait_n
pSltInt_n <> pSltInt_n
pSltM1_n <> pSltM1_n
pSltMerq_n <> pSltMerq_n
pSltRsv5 <> pSltRsv5
pSltRsv16 <> pSltRsv16
pSltSw1 <> pSltSw1
pSltSw2 <> pSltSw2
pMemCke <= <VCC>
pMemCs_n <= SdrCmd[3].DB_MAX_OUTPUT_PORT_TYPE
pMemRas_n <= SdrCmd[2].DB_MAX_OUTPUT_PORT_TYPE
pMemCas_n <= SdrCmd[1].DB_MAX_OUTPUT_PORT_TYPE
pMemWe_n <= SdrCmd[0].DB_MAX_OUTPUT_PORT_TYPE
pMemUdq <= SdrUdq.DB_MAX_OUTPUT_PORT_TYPE
pMemLdq <= SdrLdq.DB_MAX_OUTPUT_PORT_TYPE
pMemBa1 <= SdrBa[1].DB_MAX_OUTPUT_PORT_TYPE
pMemBa0 <= SdrBa[0].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[0] <= SdrAdr[0].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[1] <= SdrAdr[1].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[2] <= SdrAdr[2].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[3] <= SdrAdr[3].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[4] <= SdrAdr[4].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[5] <= SdrAdr[5].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[6] <= SdrAdr[6].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[7] <= SdrAdr[7].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[8] <= SdrAdr[8].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[9] <= SdrAdr[9].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[10] <= SdrAdr[10].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[11] <= SdrAdr[11].DB_MAX_OUTPUT_PORT_TYPE
pMemAdr[12] <= SdrAdr[12].DB_MAX_OUTPUT_PORT_TYPE
pMemDat[0] <> pMemDat[0]
pMemDat[1] <> pMemDat[1]
pMemDat[2] <> pMemDat[2]
pMemDat[3] <> pMemDat[3]
pMemDat[4] <> pMemDat[4]
pMemDat[5] <> pMemDat[5]
pMemDat[6] <> pMemDat[6]
pMemDat[7] <> pMemDat[7]
pMemDat[8] <> pMemDat[8]
pMemDat[9] <> pMemDat[9]
pMemDat[10] <> pMemDat[10]
pMemDat[11] <> pMemDat[11]
pMemDat[12] <> pMemDat[12]
pMemDat[13] <> pMemDat[13]
pMemDat[14] <> pMemDat[14]
pMemDat[15] <> pMemDat[15]
pPs2Clk <> eseps2:U06.pPs2Clk
pPs2Dat <> eseps2:U06.pPs2Dat
pJoyA[0] <> psg:U30.joya[0]
pJoyA[1] <> psg:U30.joya[1]
pJoyA[2] <> psg:U30.joya[2]
pJoyA[3] <> psg:U30.joya[3]
pJoyA[4] <> psg:U30.joya[4]
pJoyA[5] <> psg:U30.joya[5]
pStrA <= psg:U30.stra
pJoyB[0] <> psg:U30.joyb[0]
pJoyB[0] <> pJoyB[0]
pJoyB[1] <> psg:U30.joyb[1]
pJoyB[2] <> psg:U30.joyb[2]
pJoyB[3] <> psg:U30.joyb[3]
pJoyB[4] <> psg:U30.joyb[4]
pJoyB[5] <> psg:U30.joyb[5]
pStrB <= psg:U30.strb
pSd_Ck <= megasd:U03.mmc_ck
pSd_Cm <= megasd:U03.mmc_di
pSd_Dt[0] <> pSd_Dt[0]
pSd_Dt[1] <> pSd_Dt[1]
pSd_Dt[2] <> pSd_Dt[2]
pSd_Dt[3] <> pSd_Dt[3]
pDip[0] => ff_dip_req[0].DATAIN
pDip[1] => ff_dip_req[1].DATAIN
pDip[2] => ff_dip_req[2].DATAIN
pDip[3] => ff_dip_req[3].DATAIN
pDip[4] => ff_dip_req[4].DATAIN
pDip[5] => ff_dip_req[5].DATAIN
pDip[6] => ff_dip_req[6].DATAIN
pDip[7] => ff_dip_req[7].DATAIN
pLed[0] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[1] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[2] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[3] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[4] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[5] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[6] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLed[7] <= pLed.DB_MAX_OUTPUT_PORT_TYPE
pLedPwr <= pLedPwr.DB_MAX_OUTPUT_PORT_TYPE
pDac_VR[0] <> pDac_VR[0]~reg0
pDac_VR[1] <> pDac_VR[1]~reg0
pDac_VR[2] <> pDac_VR[2]~reg0
pDac_VR[3] <> pDac_VR[3]~reg0
pDac_VR[4] <> pDac_VR[4]~reg0
pDac_VR[5] <> pDac_VR[5]~reg0
pDac_VG[0] <> pDac_VG[0]~reg0
pDac_VG[1] <> pDac_VG[1]~reg0
pDac_VG[2] <> pDac_VG[2]~reg0
pDac_VG[3] <> pDac_VG[3]~reg0
pDac_VG[4] <> pDac_VG[4]~reg0
pDac_VG[5] <> pDac_VG[5]~reg0
pDac_VB[0] <> pDac_VB[0]~reg0
pDac_VB[1] <> pDac_VB[1]~reg0
pDac_VB[2] <> pDac_VB[2]~reg0
pDac_VB[3] <> pDac_VB[3]~reg0
pDac_VB[4] <> pDac_VB[4]~reg0
pDac_VB[5] <> pDac_VB[5]~reg0
pDac_SL[0] <= pDac_SL[0].DB_MAX_OUTPUT_PORT_TYPE
pDac_SL[1] <= pDac_SL[1].DB_MAX_OUTPUT_PORT_TYPE
pDac_SL[2] <= pDac_SL[2].DB_MAX_OUTPUT_PORT_TYPE
pDac_SL[3] <= pDac_SL[3].DB_MAX_OUTPUT_PORT_TYPE
pDac_SL[4] <= pDac_SL[4].DB_MAX_OUTPUT_PORT_TYPE
pDac_SL[5] <= pDac_SL[5].DB_MAX_OUTPUT_PORT_TYPE
pDac_SR[0] <> pDac_SR[0]~reg0
pDac_SR[1] <> pDac_SR[1]
pDac_SR[2] <> pDac_SR[2]
pDac_SR[3] <> pDac_SR[3]
pDac_SR[4] <> pDac_SR[4]
pDac_SR[5] <> pDac_SR[5]~reg0
pVideoHS_n <= pVideoHS_n.DB_MAX_OUTPUT_PORT_TYPE
pVideoVS_n <= pVideoVS_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
pVideoClk <= pVideoClk.DB_MAX_OUTPUT_PORT_TYPE
pVideoDat <= pVideoDat.DB_MAX_OUTPUT_PORT_TYPE
CmtIn => psg:U30.cmtin
CmtOut <= PpiPortC[5].DB_MAX_OUTPUT_PORT_TYPE
iRTC[0] => rtc_mist:U07.rtc[0]
iRTC[1] => rtc_mist:U07.rtc[1]
iRTC[2] => rtc_mist:U07.rtc[2]
iRTC[3] => rtc_mist:U07.rtc[3]
iRTC[4] => rtc_mist:U07.rtc[4]
iRTC[5] => rtc_mist:U07.rtc[5]
iRTC[6] => rtc_mist:U07.rtc[6]
iRTC[7] => rtc_mist:U07.rtc[7]
iRTC[8] => rtc_mist:U07.rtc[8]
iRTC[9] => rtc_mist:U07.rtc[9]
iRTC[10] => rtc_mist:U07.rtc[10]
iRTC[11] => rtc_mist:U07.rtc[11]
iRTC[12] => rtc_mist:U07.rtc[12]
iRTC[13] => rtc_mist:U07.rtc[13]
iRTC[14] => rtc_mist:U07.rtc[14]
iRTC[15] => rtc_mist:U07.rtc[15]
iRTC[16] => rtc_mist:U07.rtc[16]
iRTC[17] => rtc_mist:U07.rtc[17]
iRTC[18] => rtc_mist:U07.rtc[18]
iRTC[19] => rtc_mist:U07.rtc[19]
iRTC[20] => rtc_mist:U07.rtc[20]
iRTC[21] => rtc_mist:U07.rtc[21]
iRTC[22] => rtc_mist:U07.rtc[22]
iRTC[23] => rtc_mist:U07.rtc[23]
iRTC[24] => rtc_mist:U07.rtc[24]
iRTC[25] => rtc_mist:U07.rtc[25]
iRTC[26] => rtc_mist:U07.rtc[26]
iRTC[27] => rtc_mist:U07.rtc[27]
iRTC[28] => rtc_mist:U07.rtc[28]
iRTC[29] => rtc_mist:U07.rtc[29]
iRTC[30] => rtc_mist:U07.rtc[30]
iRTC[31] => rtc_mist:U07.rtc[31]
iRTC[32] => rtc_mist:U07.rtc[32]
iRTC[33] => rtc_mist:U07.rtc[33]
iRTC[34] => rtc_mist:U07.rtc[34]
iRTC[35] => rtc_mist:U07.rtc[35]
iRTC[36] => rtc_mist:U07.rtc[36]
iRTC[37] => rtc_mist:U07.rtc[37]
iRTC[38] => rtc_mist:U07.rtc[38]
iRTC[39] => rtc_mist:U07.rtc[39]
iRTC[40] => rtc_mist:U07.rtc[40]
iRTC[41] => rtc_mist:U07.rtc[41]
iRTC[42] => rtc_mist:U07.rtc[42]
iRTC[43] => rtc_mist:U07.rtc[43]
iRTC[44] => rtc_mist:U07.rtc[44]
iRTC[45] => rtc_mist:U07.rtc[45]
iRTC[46] => rtc_mist:U07.rtc[46]
iRTC[47] => rtc_mist:U07.rtc[47]
iRTC[48] => rtc_mist:U07.rtc[48]
iRTC[49] => rtc_mist:U07.rtc[49]
iRTC[50] => rtc_mist:U07.rtc[50]
iRTC[51] => rtc_mist:U07.rtc[51]
iRTC[52] => rtc_mist:U07.rtc[52]
iRTC[53] => rtc_mist:U07.rtc[53]
iRTC[54] => rtc_mist:U07.rtc[54]
iRTC[55] => rtc_mist:U07.rtc[55]
iRTC[56] => rtc_mist:U07.rtc[56]
iRTC[57] => rtc_mist:U07.rtc[57]
iRTC[58] => rtc_mist:U07.rtc[58]
iRTC[59] => rtc_mist:U07.rtc[59]
iRTC[60] => rtc_mist:U07.rtc[60]
iRTC[61] => rtc_mist:U07.rtc[61]
iRTC[62] => rtc_mist:U07.rtc[62]
iRTC[63] => rtc_mist:U07.rtc[63]
oMidi <= midi:umidi.rx_o
pUsbP1 => wifi:uwifi.tx_i
pUsbN1 <= wifi:uwifi.rx_o
pUsbP2 <> pUsbP2
pUsbN2 <> pUsbN2
pIopRsv14 => ~NO_FANOUT~
pIopRsv15 => ~NO_FANOUT~
pIopRsv16 => ~NO_FANOUT~
pIopRsv17 => ~NO_FANOUT~
pIopRsv18 => ~NO_FANOUT~
pIopRsv19 => ~NO_FANOUT~
pIopRsv20 => ~NO_FANOUT~
pIopRsv21 => ~NO_FANOUT~


|MSX|emsx_top:emsx|scc_mix_mul:u_mul
a[0] => Mult0.IN16
a[1] => Mult0.IN15
a[2] => Mult0.IN14
a[3] => Mult0.IN13
a[4] => Mult0.IN12
a[5] => Mult0.IN11
a[6] => Mult0.IN10
a[7] => Mult0.IN9
a[8] => Mult0.IN8
a[9] => Mult0.IN7
a[10] => Mult0.IN6
a[11] => Mult0.IN5
a[12] => Mult0.IN4
a[13] => Mult0.IN3
a[14] => Mult0.IN2
a[15] => Mult0.IN1
b[0] => Mult0.IN19
b[1] => Mult0.IN18
b[2] => Mult0.IN17
c[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|T80a:U01
RESET_n => Reset_s.ACLR
RESET_n => IORQ_t2.PRESET
R800_mode => T80:u0.R800_mode
CLK_n => T80:u0.CLK_n
CLK_n => IORQ_t2.CLK
CLK_n => IORQ_int.CLK
CLK_n => Req_Inhibit.CLK
CLK_n => Reset_s.CLK
CLK_n => DI_Reg[0].CLK
CLK_n => DI_Reg[1].CLK
CLK_n => DI_Reg[2].CLK
CLK_n => DI_Reg[3].CLK
CLK_n => DI_Reg[4].CLK
CLK_n => DI_Reg[5].CLK
CLK_n => DI_Reg[6].CLK
CLK_n => DI_Reg[7].CLK
CLK_n => Wait_s.CLK
CLK_n => WR_t2.CLK
CLK_n => MReq_Inhibit.CLK
CLK_n => MREQ.CLK
CLK_n => RD.CLK
CLK_n => IORQ_int_inhibit[0].CLK
CLK_n => IORQ_int_inhibit[1].CLK
CLK_n => IORQ_int_inhibit[2].CLK
CLK_n => IORQ_t1.CLK
WAIT_n => process_3.IN1
WAIT_n => Wait_s.DATAIN
INT_n => T80:u0.INT_n
NMI_n => T80:u0.NMI_n
BUSRQ_n => T80:u0.BUSRQ_n
M1_n <= T80:u0.M1_n
MREQ_n <= MREQ_n.DB_MAX_OUTPUT_PORT_TYPE
IORQ_n <= IORQ_n.DB_MAX_OUTPUT_PORT_TYPE
RD_n <= RD_n.DB_MAX_OUTPUT_PORT_TYPE
WR_n <= WR_n.DB_MAX_OUTPUT_PORT_TYPE
RFSH_n <= RFSH_n.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= T80:u0.HALT_n
BUSAK_n <= T80:u0.BUSAK_n
A[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE
D[0] <> D[0]
D[1] <> D[1]
D[2] <> D[2]
D[3] <> D[3]
D[4] <> D[4]
D[5] <> D[5]
D[6] <> D[6]
D[7] <> D[7]


|MSX|emsx_top:emsx|T80a:U01|T80:u0
RESET_n => BUSAK_n.IN1
RESET_n => I_RXDD.ACLR
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => SP[0].PRESET
RESET_n => SP[1].PRESET
RESET_n => SP[2].PRESET
RESET_n => SP[3].PRESET
RESET_n => SP[4].PRESET
RESET_n => SP[5].PRESET
RESET_n => SP[6].PRESET
RESET_n => SP[7].PRESET
RESET_n => SP[8].PRESET
RESET_n => SP[9].PRESET
RESET_n => SP[10].PRESET
RESET_n => SP[11].PRESET
RESET_n => SP[12].PRESET
RESET_n => SP[13].PRESET
RESET_n => SP[14].PRESET
RESET_n => SP[15].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => F[0].PRESET
RESET_n => F[1].PRESET
RESET_n => F[2].PRESET
RESET_n => F[3].PRESET
RESET_n => F[4].PRESET
RESET_n => F[5].PRESET
RESET_n => F[6].PRESET
RESET_n => F[7].PRESET
RESET_n => ACC[0].PRESET
RESET_n => ACC[1].PRESET
RESET_n => ACC[2].PRESET
RESET_n => ACC[3].PRESET
RESET_n => ACC[4].PRESET
RESET_n => ACC[5].PRESET
RESET_n => ACC[6].PRESET
RESET_n => ACC[7].PRESET
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => WZ[0].ACLR
RESET_n => WZ[1].ACLR
RESET_n => WZ[2].ACLR
RESET_n => WZ[3].ACLR
RESET_n => WZ[4].ACLR
RESET_n => WZ[5].ACLR
RESET_n => WZ[6].ACLR
RESET_n => WZ[7].ACLR
RESET_n => WZ[8].ACLR
RESET_n => WZ[9].ACLR
RESET_n => WZ[10].ACLR
RESET_n => WZ[11].ACLR
RESET_n => WZ[12].ACLR
RESET_n => WZ[13].ACLR
RESET_n => WZ[14].ACLR
RESET_n => WZ[15].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => NMI_s.ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => BusAck.ENA
RESET_n => OldNMI_n.ENA
RESET_n => BusReq_s.ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => BusAck.CLK
CLK_n => BusReq_s.CLK
CLK_n => NMI_s.CLK
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => MULU_Fakt1[0].CLK
CLK_n => MULU_Fakt1[1].CLK
CLK_n => MULU_Fakt1[2].CLK
CLK_n => MULU_Fakt1[3].CLK
CLK_n => MULU_Fakt1[4].CLK
CLK_n => MULU_Fakt1[5].CLK
CLK_n => MULU_Fakt1[6].CLK
CLK_n => MULU_Fakt1[7].CLK
CLK_n => MULU_Fakt1[8].CLK
CLK_n => MULU_Fakt1[9].CLK
CLK_n => MULU_Fakt1[10].CLK
CLK_n => MULU_Fakt1[11].CLK
CLK_n => MULU_Fakt1[12].CLK
CLK_n => MULU_Fakt1[13].CLK
CLK_n => MULU_Fakt1[14].CLK
CLK_n => MULU_Fakt1[15].CLK
CLK_n => MULU_Prod32[0].CLK
CLK_n => MULU_Prod32[1].CLK
CLK_n => MULU_Prod32[2].CLK
CLK_n => MULU_Prod32[3].CLK
CLK_n => MULU_Prod32[4].CLK
CLK_n => MULU_Prod32[5].CLK
CLK_n => MULU_Prod32[6].CLK
CLK_n => MULU_Prod32[7].CLK
CLK_n => MULU_Prod32[8].CLK
CLK_n => MULU_Prod32[9].CLK
CLK_n => MULU_Prod32[10].CLK
CLK_n => MULU_Prod32[11].CLK
CLK_n => MULU_Prod32[12].CLK
CLK_n => MULU_Prod32[13].CLK
CLK_n => MULU_Prod32[14].CLK
CLK_n => MULU_Prod32[15].CLK
CLK_n => MULU_Prod32[16].CLK
CLK_n => MULU_Prod32[17].CLK
CLK_n => MULU_Prod32[18].CLK
CLK_n => MULU_Prod32[19].CLK
CLK_n => MULU_Prod32[20].CLK
CLK_n => MULU_Prod32[21].CLK
CLK_n => MULU_Prod32[22].CLK
CLK_n => MULU_Prod32[23].CLK
CLK_n => MULU_Prod32[24].CLK
CLK_n => MULU_Prod32[25].CLK
CLK_n => MULU_Prod32[26].CLK
CLK_n => MULU_Prod32[27].CLK
CLK_n => MULU_Prod32[28].CLK
CLK_n => MULU_Prod32[29].CLK
CLK_n => MULU_Prod32[30].CLK
CLK_n => MULU_Prod32[31].CLK
CLK_n => I_RXDD.CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => WZ[0].CLK
CLK_n => WZ[1].CLK
CLK_n => WZ[2].CLK
CLK_n => WZ[3].CLK
CLK_n => WZ[4].CLK
CLK_n => WZ[5].CLK
CLK_n => WZ[6].CLK
CLK_n => WZ[7].CLK
CLK_n => WZ[8].CLK
CLK_n => WZ[9].CLK
CLK_n => WZ[10].CLK
CLK_n => WZ[11].CLK
CLK_n => WZ[12].CLK
CLK_n => WZ[13].CLK
CLK_n => WZ[14].CLK
CLK_n => WZ[15].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => process_6.IN0
CEN => BusReq_s.OUTPUTSELECT
CEN => Auto_Wait_t2.OUTPUTSELECT
CEN => Auto_Wait_t1.OUTPUTSELECT
CEN => No_BTR.OUTPUTSELECT
CEN => IntE_FF1.OUTPUTSELECT
CEN => IntE_FF2.OUTPUTSELECT
CEN => Halt_FF.OUTPUTSELECT
CEN => M1_n.OUTPUTSELECT
CEN => BusAck.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => TState.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => MCycle.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => Pre_XY_F_M.OUTPUTSELECT
CEN => IntCycle.OUTPUTSELECT
CEN => NMICycle.OUTPUTSELECT
CEN => NMI_s.OUTPUTSELECT
WAIT_n => process_3.IN1
WAIT_n => process_6.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
INT_n => process_7.IN1
NMI_n => OldNMI_n.DATAA
NMI_n => process_7.IN1
BUSRQ_n => BusReq_s.DATAB
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BUSAK_n.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => WZ.DATAB
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => WZ.DATAB
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => WZ.DATAB
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => WZ.DATAB
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => WZ.DATAB
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => WZ.DATAB
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => WZ.DATAB
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => WZ.DATAB
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => Add3.IN32
DI[0] => A.DATAA
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add8.IN16
DI[0] => Add9.IN32
DI[0] => Add12.IN32
DI[0] => WZ.DATAB
DI[0] => WZ.DATAB
DI[0] => Equal26.IN15
DI[0] => F.IN0
DI[0] => Mux111.IN15
DI[0] => Mux119.IN15
DI[0] => BusA.DATAB
DI[0] => BusB.DATAB
DI[1] => Save_Mux.DATAB
DI[1] => Add3.IN31
DI[1] => A.DATAA
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add8.IN15
DI[1] => Add9.IN31
DI[1] => Add12.IN31
DI[1] => WZ.DATAB
DI[1] => WZ.DATAB
DI[1] => Equal26.IN14
DI[1] => F.IN1
DI[1] => Mux110.IN15
DI[1] => Mux118.IN15
DI[1] => BusA.DATAB
DI[1] => BusB.DATAB
DI[2] => Save_Mux.DATAB
DI[2] => Add3.IN30
DI[2] => A.DATAA
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add8.IN14
DI[2] => Add9.IN30
DI[2] => Add12.IN30
DI[2] => WZ.DATAB
DI[2] => WZ.DATAB
DI[2] => Equal26.IN13
DI[2] => F.IN1
DI[2] => Mux109.IN15
DI[2] => Mux117.IN15
DI[2] => BusA.DATAB
DI[2] => BusB.DATAB
DI[3] => Save_Mux.DATAB
DI[3] => Add3.IN29
DI[3] => A.DATAA
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add8.IN13
DI[3] => Add9.IN29
DI[3] => Add12.IN29
DI[3] => WZ.DATAB
DI[3] => WZ.DATAB
DI[3] => Equal26.IN12
DI[3] => F.IN1
DI[3] => F.DATAB
DI[3] => Mux108.IN15
DI[3] => Mux116.IN15
DI[3] => BusA.DATAB
DI[3] => BusB.DATAB
DI[4] => Save_Mux.DATAB
DI[4] => Add3.IN28
DI[4] => A.DATAA
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add8.IN12
DI[4] => Add9.IN28
DI[4] => Add12.IN28
DI[4] => WZ.DATAB
DI[4] => WZ.DATAB
DI[4] => Equal26.IN11
DI[4] => F.IN1
DI[4] => Mux107.IN15
DI[4] => Mux115.IN15
DI[4] => BusA.DATAB
DI[4] => BusB.DATAB
DI[5] => Save_Mux.DATAB
DI[5] => Add3.IN27
DI[5] => A.DATAA
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add8.IN11
DI[5] => Add9.IN27
DI[5] => Add12.IN27
DI[5] => WZ.DATAB
DI[5] => WZ.DATAB
DI[5] => Equal26.IN10
DI[5] => F.IN1
DI[5] => F.DATAB
DI[5] => Mux106.IN15
DI[5] => Mux114.IN15
DI[5] => BusA.DATAB
DI[5] => BusB.DATAB
DI[6] => Save_Mux.DATAB
DI[6] => Add3.IN26
DI[6] => A.DATAA
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add8.IN10
DI[6] => Add9.IN26
DI[6] => Add12.IN26
DI[6] => WZ.DATAB
DI[6] => WZ.DATAB
DI[6] => Equal26.IN9
DI[6] => F.IN1
DI[6] => Mux105.IN15
DI[6] => Mux113.IN15
DI[6] => BusA.DATAB
DI[6] => BusB.DATAB
DI[7] => Save_Mux.DATAB
DI[7] => Add3.IN25
DI[7] => A.DATAA
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add8.IN9
DI[7] => F.DATAB
DI[7] => Add9.IN17
DI[7] => Add9.IN18
DI[7] => Add9.IN19
DI[7] => Add9.IN20
DI[7] => Add9.IN21
DI[7] => Add9.IN22
DI[7] => Add9.IN23
DI[7] => Add9.IN24
DI[7] => Add9.IN25
DI[7] => Add12.IN17
DI[7] => Add12.IN18
DI[7] => Add12.IN19
DI[7] => Add12.IN20
DI[7] => Add12.IN21
DI[7] => Add12.IN22
DI[7] => Add12.IN23
DI[7] => Add12.IN24
DI[7] => Add12.IN25
DI[7] => WZ.DATAB
DI[7] => WZ.DATAB
DI[7] => Equal26.IN8
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux104.IN15
DI[7] => Mux112.IN15
DI[7] => BusA.DATAB
DI[7] => BusB.DATAB
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ
R800_mode => T80_MCode:mcode.R800_mode
out0 => process_5.IN1
REG[0] <= ACC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[1] <= ACC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[2] <= ACC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[3] <= ACC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[4] <= ACC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[5] <= ACC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[6] <= ACC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[7] <= ACC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[8] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
REG[9] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
REG[10] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
REG[11] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
REG[12] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
REG[13] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
REG[14] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
REG[15] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
REG[16] <= Ap[0].DB_MAX_OUTPUT_PORT_TYPE
REG[17] <= Ap[1].DB_MAX_OUTPUT_PORT_TYPE
REG[18] <= Ap[2].DB_MAX_OUTPUT_PORT_TYPE
REG[19] <= Ap[3].DB_MAX_OUTPUT_PORT_TYPE
REG[20] <= Ap[4].DB_MAX_OUTPUT_PORT_TYPE
REG[21] <= Ap[5].DB_MAX_OUTPUT_PORT_TYPE
REG[22] <= Ap[6].DB_MAX_OUTPUT_PORT_TYPE
REG[23] <= Ap[7].DB_MAX_OUTPUT_PORT_TYPE
REG[24] <= Fp[0].DB_MAX_OUTPUT_PORT_TYPE
REG[25] <= Fp[1].DB_MAX_OUTPUT_PORT_TYPE
REG[26] <= Fp[2].DB_MAX_OUTPUT_PORT_TYPE
REG[27] <= Fp[3].DB_MAX_OUTPUT_PORT_TYPE
REG[28] <= Fp[4].DB_MAX_OUTPUT_PORT_TYPE
REG[29] <= Fp[5].DB_MAX_OUTPUT_PORT_TYPE
REG[30] <= Fp[6].DB_MAX_OUTPUT_PORT_TYPE
REG[31] <= Fp[7].DB_MAX_OUTPUT_PORT_TYPE
REG[32] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
REG[33] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
REG[34] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
REG[35] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
REG[36] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
REG[37] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
REG[38] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
REG[39] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
REG[40] <= R[0].DB_MAX_OUTPUT_PORT_TYPE
REG[41] <= R[1].DB_MAX_OUTPUT_PORT_TYPE
REG[42] <= R[2].DB_MAX_OUTPUT_PORT_TYPE
REG[43] <= R[3].DB_MAX_OUTPUT_PORT_TYPE
REG[44] <= R[4].DB_MAX_OUTPUT_PORT_TYPE
REG[45] <= R[5].DB_MAX_OUTPUT_PORT_TYPE
REG[46] <= R[6].DB_MAX_OUTPUT_PORT_TYPE
REG[47] <= R[7].DB_MAX_OUTPUT_PORT_TYPE
REG[48] <= SP[0].DB_MAX_OUTPUT_PORT_TYPE
REG[49] <= SP[1].DB_MAX_OUTPUT_PORT_TYPE
REG[50] <= SP[2].DB_MAX_OUTPUT_PORT_TYPE
REG[51] <= SP[3].DB_MAX_OUTPUT_PORT_TYPE
REG[52] <= SP[4].DB_MAX_OUTPUT_PORT_TYPE
REG[53] <= SP[5].DB_MAX_OUTPUT_PORT_TYPE
REG[54] <= SP[6].DB_MAX_OUTPUT_PORT_TYPE
REG[55] <= SP[7].DB_MAX_OUTPUT_PORT_TYPE
REG[56] <= SP[8].DB_MAX_OUTPUT_PORT_TYPE
REG[57] <= SP[9].DB_MAX_OUTPUT_PORT_TYPE
REG[58] <= SP[10].DB_MAX_OUTPUT_PORT_TYPE
REG[59] <= SP[11].DB_MAX_OUTPUT_PORT_TYPE
REG[60] <= SP[12].DB_MAX_OUTPUT_PORT_TYPE
REG[61] <= SP[13].DB_MAX_OUTPUT_PORT_TYPE
REG[62] <= SP[14].DB_MAX_OUTPUT_PORT_TYPE
REG[63] <= SP[15].DB_MAX_OUTPUT_PORT_TYPE
REG[64] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
REG[65] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
REG[66] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
REG[67] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
REG[68] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
REG[69] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
REG[70] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
REG[71] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
REG[72] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
REG[73] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
REG[74] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
REG[75] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
REG[76] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
REG[77] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
REG[78] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
REG[79] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
REG[80] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[81] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[82] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[83] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[84] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[85] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[86] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[87] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[88] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[89] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[90] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[91] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[92] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[93] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[94] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[95] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[96] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[97] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[98] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[99] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[100] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[101] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[102] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[103] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[104] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[105] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[106] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[107] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[108] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[109] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[110] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[111] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[112] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[113] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[114] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[115] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[116] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[117] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[118] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[119] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[120] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[121] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[122] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[123] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[124] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[125] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[126] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[127] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[128] <= T80_Reg:Regs.DOR[48]
REG[129] <= T80_Reg:Regs.DOR[49]
REG[130] <= T80_Reg:Regs.DOR[50]
REG[131] <= T80_Reg:Regs.DOR[51]
REG[132] <= T80_Reg:Regs.DOR[52]
REG[133] <= T80_Reg:Regs.DOR[53]
REG[134] <= T80_Reg:Regs.DOR[54]
REG[135] <= T80_Reg:Regs.DOR[55]
REG[136] <= T80_Reg:Regs.DOR[56]
REG[137] <= T80_Reg:Regs.DOR[57]
REG[138] <= T80_Reg:Regs.DOR[58]
REG[139] <= T80_Reg:Regs.DOR[59]
REG[140] <= T80_Reg:Regs.DOR[60]
REG[141] <= T80_Reg:Regs.DOR[61]
REG[142] <= T80_Reg:Regs.DOR[62]
REG[143] <= T80_Reg:Regs.DOR[63]
REG[144] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[145] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[146] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[147] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[148] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[149] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[150] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[151] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[152] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[153] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[154] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[155] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[156] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[157] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[158] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[159] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[160] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[161] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[162] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[163] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[164] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[165] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[166] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[167] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[168] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[169] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[170] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[171] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[172] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[173] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[174] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[175] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[176] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[177] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[178] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[179] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[180] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[181] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[182] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[183] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[184] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[185] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[186] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[187] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[188] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[189] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[190] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[191] <= REG.DB_MAX_OUTPUT_PORT_TYPE
REG[192] <= T80_Reg:Regs.DOR[112]
REG[193] <= T80_Reg:Regs.DOR[113]
REG[194] <= T80_Reg:Regs.DOR[114]
REG[195] <= T80_Reg:Regs.DOR[115]
REG[196] <= T80_Reg:Regs.DOR[116]
REG[197] <= T80_Reg:Regs.DOR[117]
REG[198] <= T80_Reg:Regs.DOR[118]
REG[199] <= T80_Reg:Regs.DOR[119]
REG[200] <= T80_Reg:Regs.DOR[120]
REG[201] <= T80_Reg:Regs.DOR[121]
REG[202] <= T80_Reg:Regs.DOR[122]
REG[203] <= T80_Reg:Regs.DOR[123]
REG[204] <= T80_Reg:Regs.DOR[124]
REG[205] <= T80_Reg:Regs.DOR[125]
REG[206] <= T80_Reg:Regs.DOR[126]
REG[207] <= T80_Reg:Regs.DOR[127]
REG[208] <= IStatus[0].DB_MAX_OUTPUT_PORT_TYPE
REG[209] <= IStatus[1].DB_MAX_OUTPUT_PORT_TYPE
REG[210] <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
REG[211] <= IntE_FF2.DB_MAX_OUTPUT_PORT_TYPE
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => ACC.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => F.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Ap.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => Fp.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => I.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => R.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => SP.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => PC.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => A.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IStatus.OUTPUTSELECT
DIRSet => IntE_FF2.OUTPUTSELECT
DIRSet => IntE_FF1.OUTPUTSELECT
DIRSet => OldNMI_n.OUTPUTSELECT
DIRSet => BusReq_s.OUTPUTSELECT
DIRSet => BusAck.OUTPUTSELECT
DIRSet => T80_Reg:Regs.DIRSet
DIRSet => process_6.IN1
DIRSet => WZ[15].ENA
DIRSet => WZ[14].ENA
DIRSet => WZ[13].ENA
DIRSet => WZ[12].ENA
DIRSet => WZ[11].ENA
DIRSet => WZ[10].ENA
DIRSet => WZ[9].ENA
DIRSet => WZ[8].ENA
DIRSet => WZ[7].ENA
DIRSet => WZ[6].ENA
DIRSet => WZ[5].ENA
DIRSet => WZ[4].ENA
DIRSet => WZ[3].ENA
DIRSet => WZ[2].ENA
DIRSet => WZ[1].ENA
DIRSet => WZ[0].ENA
DIRSet => IR[7].ENA
DIRSet => IR[6].ENA
DIRSet => IR[5].ENA
DIRSet => IR[4].ENA
DIRSet => IR[3].ENA
DIRSet => IR[2].ENA
DIRSet => IR[1].ENA
DIRSet => IR[0].ENA
DIRSet => ISet[1].ENA
DIRSet => ISet[0].ENA
DIRSet => XY_State[1].ENA
DIRSet => XY_State[0].ENA
DIRSet => MCycles[2].ENA
DIRSet => MCycles[1].ENA
DIRSet => MCycles[0].ENA
DIRSet => DO[7]~reg0.ENA
DIRSet => DO[6]~reg0.ENA
DIRSet => DO[5]~reg0.ENA
DIRSet => DO[4]~reg0.ENA
DIRSet => DO[3]~reg0.ENA
DIRSet => DO[2]~reg0.ENA
DIRSet => DO[1]~reg0.ENA
DIRSet => DO[0]~reg0.ENA
DIRSet => Alternate.ENA
DIRSet => Read_To_Reg_r[4].ENA
DIRSet => Read_To_Reg_r[3].ENA
DIRSet => Read_To_Reg_r[2].ENA
DIRSet => Read_To_Reg_r[1].ENA
DIRSet => Read_To_Reg_r[0].ENA
DIRSet => Arith16_r.ENA
DIRSet => BTR_r.ENA
DIRSet => Z16_r.ENA
DIRSet => ALU_Op_r[3].ENA
DIRSet => ALU_Op_r[2].ENA
DIRSet => ALU_Op_r[1].ENA
DIRSet => ALU_Op_r[0].ENA
DIRSet => Save_ALU_r.ENA
DIRSet => PreserveC_r.ENA
DIRSet => XY_Ind.ENA
DIRSet => I_RXDD.ENA
DIRSet => MCycle[2].ENA
DIRSet => MCycle[1].ENA
DIRSet => MCycle[0].ENA
DIRSet => TState[2].ENA
DIRSet => TState[1].ENA
DIRSet => TState[0].ENA
DIRSet => Pre_XY_F_M[2].ENA
DIRSet => Pre_XY_F_M[1].ENA
DIRSet => Pre_XY_F_M[0].ENA
DIRSet => Halt_FF.ENA
DIRSet => NMICycle.ENA
DIRSet => IntCycle.ENA
DIRSet => No_BTR.ENA
DIRSet => Auto_Wait_t1.ENA
DIRSet => Auto_Wait_t2.ENA
DIRSet => M1_n~reg0.ENA
DIRSet => NMI_s.ENA
DIR[0] => ACC.DATAB
DIR[1] => ACC.DATAB
DIR[2] => ACC.DATAB
DIR[3] => ACC.DATAB
DIR[4] => ACC.DATAB
DIR[5] => ACC.DATAB
DIR[6] => ACC.DATAB
DIR[7] => ACC.DATAB
DIR[8] => F.DATAB
DIR[9] => F.DATAB
DIR[10] => F.DATAB
DIR[11] => F.DATAB
DIR[12] => F.DATAB
DIR[13] => F.DATAB
DIR[14] => F.DATAB
DIR[15] => F.DATAB
DIR[16] => Ap.DATAB
DIR[17] => Ap.DATAB
DIR[18] => Ap.DATAB
DIR[19] => Ap.DATAB
DIR[20] => Ap.DATAB
DIR[21] => Ap.DATAB
DIR[22] => Ap.DATAB
DIR[23] => Ap.DATAB
DIR[24] => Fp.DATAB
DIR[25] => Fp.DATAB
DIR[26] => Fp.DATAB
DIR[27] => Fp.DATAB
DIR[28] => Fp.DATAB
DIR[29] => Fp.DATAB
DIR[30] => Fp.DATAB
DIR[31] => Fp.DATAB
DIR[32] => I.DATAB
DIR[33] => I.DATAB
DIR[34] => I.DATAB
DIR[35] => I.DATAB
DIR[36] => I.DATAB
DIR[37] => I.DATAB
DIR[38] => I.DATAB
DIR[39] => I.DATAB
DIR[40] => R.DATAB
DIR[41] => R.DATAB
DIR[42] => R.DATAB
DIR[43] => R.DATAB
DIR[44] => R.DATAB
DIR[45] => R.DATAB
DIR[46] => R.DATAB
DIR[47] => R.DATAB
DIR[48] => SP.DATAB
DIR[49] => SP.DATAB
DIR[50] => SP.DATAB
DIR[51] => SP.DATAB
DIR[52] => SP.DATAB
DIR[53] => SP.DATAB
DIR[54] => SP.DATAB
DIR[55] => SP.DATAB
DIR[56] => SP.DATAB
DIR[57] => SP.DATAB
DIR[58] => SP.DATAB
DIR[59] => SP.DATAB
DIR[60] => SP.DATAB
DIR[61] => SP.DATAB
DIR[62] => SP.DATAB
DIR[63] => SP.DATAB
DIR[64] => PC.DATAB
DIR[64] => A.DATAB
DIR[65] => PC.DATAB
DIR[65] => A.DATAB
DIR[66] => PC.DATAB
DIR[66] => A.DATAB
DIR[67] => PC.DATAB
DIR[67] => A.DATAB
DIR[68] => PC.DATAB
DIR[68] => A.DATAB
DIR[69] => PC.DATAB
DIR[69] => A.DATAB
DIR[70] => PC.DATAB
DIR[70] => A.DATAB
DIR[71] => PC.DATAB
DIR[71] => A.DATAB
DIR[72] => PC.DATAB
DIR[72] => A.DATAB
DIR[73] => PC.DATAB
DIR[73] => A.DATAB
DIR[74] => PC.DATAB
DIR[74] => A.DATAB
DIR[75] => PC.DATAB
DIR[75] => A.DATAB
DIR[76] => PC.DATAB
DIR[76] => A.DATAB
DIR[77] => PC.DATAB
DIR[77] => A.DATAB
DIR[78] => PC.DATAB
DIR[78] => A.DATAB
DIR[79] => PC.DATAB
DIR[79] => A.DATAB
DIR[80] => T80_Reg:Regs.DIR[0]
DIR[81] => T80_Reg:Regs.DIR[1]
DIR[82] => T80_Reg:Regs.DIR[2]
DIR[83] => T80_Reg:Regs.DIR[3]
DIR[84] => T80_Reg:Regs.DIR[4]
DIR[85] => T80_Reg:Regs.DIR[5]
DIR[86] => T80_Reg:Regs.DIR[6]
DIR[87] => T80_Reg:Regs.DIR[7]
DIR[88] => T80_Reg:Regs.DIR[8]
DIR[89] => T80_Reg:Regs.DIR[9]
DIR[90] => T80_Reg:Regs.DIR[10]
DIR[91] => T80_Reg:Regs.DIR[11]
DIR[92] => T80_Reg:Regs.DIR[12]
DIR[93] => T80_Reg:Regs.DIR[13]
DIR[94] => T80_Reg:Regs.DIR[14]
DIR[95] => T80_Reg:Regs.DIR[15]
DIR[96] => T80_Reg:Regs.DIR[16]
DIR[97] => T80_Reg:Regs.DIR[17]
DIR[98] => T80_Reg:Regs.DIR[18]
DIR[99] => T80_Reg:Regs.DIR[19]
DIR[100] => T80_Reg:Regs.DIR[20]
DIR[101] => T80_Reg:Regs.DIR[21]
DIR[102] => T80_Reg:Regs.DIR[22]
DIR[103] => T80_Reg:Regs.DIR[23]
DIR[104] => T80_Reg:Regs.DIR[24]
DIR[105] => T80_Reg:Regs.DIR[25]
DIR[106] => T80_Reg:Regs.DIR[26]
DIR[107] => T80_Reg:Regs.DIR[27]
DIR[108] => T80_Reg:Regs.DIR[28]
DIR[109] => T80_Reg:Regs.DIR[29]
DIR[110] => T80_Reg:Regs.DIR[30]
DIR[111] => T80_Reg:Regs.DIR[31]
DIR[112] => T80_Reg:Regs.DIR[32]
DIR[113] => T80_Reg:Regs.DIR[33]
DIR[114] => T80_Reg:Regs.DIR[34]
DIR[115] => T80_Reg:Regs.DIR[35]
DIR[116] => T80_Reg:Regs.DIR[36]
DIR[117] => T80_Reg:Regs.DIR[37]
DIR[118] => T80_Reg:Regs.DIR[38]
DIR[119] => T80_Reg:Regs.DIR[39]
DIR[120] => T80_Reg:Regs.DIR[40]
DIR[121] => T80_Reg:Regs.DIR[41]
DIR[122] => T80_Reg:Regs.DIR[42]
DIR[123] => T80_Reg:Regs.DIR[43]
DIR[124] => T80_Reg:Regs.DIR[44]
DIR[125] => T80_Reg:Regs.DIR[45]
DIR[126] => T80_Reg:Regs.DIR[46]
DIR[127] => T80_Reg:Regs.DIR[47]
DIR[128] => T80_Reg:Regs.DIR[48]
DIR[129] => T80_Reg:Regs.DIR[49]
DIR[130] => T80_Reg:Regs.DIR[50]
DIR[131] => T80_Reg:Regs.DIR[51]
DIR[132] => T80_Reg:Regs.DIR[52]
DIR[133] => T80_Reg:Regs.DIR[53]
DIR[134] => T80_Reg:Regs.DIR[54]
DIR[135] => T80_Reg:Regs.DIR[55]
DIR[136] => T80_Reg:Regs.DIR[56]
DIR[137] => T80_Reg:Regs.DIR[57]
DIR[138] => T80_Reg:Regs.DIR[58]
DIR[139] => T80_Reg:Regs.DIR[59]
DIR[140] => T80_Reg:Regs.DIR[60]
DIR[141] => T80_Reg:Regs.DIR[61]
DIR[142] => T80_Reg:Regs.DIR[62]
DIR[143] => T80_Reg:Regs.DIR[63]
DIR[144] => T80_Reg:Regs.DIR[64]
DIR[145] => T80_Reg:Regs.DIR[65]
DIR[146] => T80_Reg:Regs.DIR[66]
DIR[147] => T80_Reg:Regs.DIR[67]
DIR[148] => T80_Reg:Regs.DIR[68]
DIR[149] => T80_Reg:Regs.DIR[69]
DIR[150] => T80_Reg:Regs.DIR[70]
DIR[151] => T80_Reg:Regs.DIR[71]
DIR[152] => T80_Reg:Regs.DIR[72]
DIR[153] => T80_Reg:Regs.DIR[73]
DIR[154] => T80_Reg:Regs.DIR[74]
DIR[155] => T80_Reg:Regs.DIR[75]
DIR[156] => T80_Reg:Regs.DIR[76]
DIR[157] => T80_Reg:Regs.DIR[77]
DIR[158] => T80_Reg:Regs.DIR[78]
DIR[159] => T80_Reg:Regs.DIR[79]
DIR[160] => T80_Reg:Regs.DIR[80]
DIR[161] => T80_Reg:Regs.DIR[81]
DIR[162] => T80_Reg:Regs.DIR[82]
DIR[163] => T80_Reg:Regs.DIR[83]
DIR[164] => T80_Reg:Regs.DIR[84]
DIR[165] => T80_Reg:Regs.DIR[85]
DIR[166] => T80_Reg:Regs.DIR[86]
DIR[167] => T80_Reg:Regs.DIR[87]
DIR[168] => T80_Reg:Regs.DIR[88]
DIR[169] => T80_Reg:Regs.DIR[89]
DIR[170] => T80_Reg:Regs.DIR[90]
DIR[171] => T80_Reg:Regs.DIR[91]
DIR[172] => T80_Reg:Regs.DIR[92]
DIR[173] => T80_Reg:Regs.DIR[93]
DIR[174] => T80_Reg:Regs.DIR[94]
DIR[175] => T80_Reg:Regs.DIR[95]
DIR[176] => T80_Reg:Regs.DIR[96]
DIR[177] => T80_Reg:Regs.DIR[97]
DIR[178] => T80_Reg:Regs.DIR[98]
DIR[179] => T80_Reg:Regs.DIR[99]
DIR[180] => T80_Reg:Regs.DIR[100]
DIR[181] => T80_Reg:Regs.DIR[101]
DIR[182] => T80_Reg:Regs.DIR[102]
DIR[183] => T80_Reg:Regs.DIR[103]
DIR[184] => T80_Reg:Regs.DIR[104]
DIR[185] => T80_Reg:Regs.DIR[105]
DIR[186] => T80_Reg:Regs.DIR[106]
DIR[187] => T80_Reg:Regs.DIR[107]
DIR[188] => T80_Reg:Regs.DIR[108]
DIR[189] => T80_Reg:Regs.DIR[109]
DIR[190] => T80_Reg:Regs.DIR[110]
DIR[191] => T80_Reg:Regs.DIR[111]
DIR[192] => T80_Reg:Regs.DIR[112]
DIR[193] => T80_Reg:Regs.DIR[113]
DIR[194] => T80_Reg:Regs.DIR[114]
DIR[195] => T80_Reg:Regs.DIR[115]
DIR[196] => T80_Reg:Regs.DIR[116]
DIR[197] => T80_Reg:Regs.DIR[117]
DIR[198] => T80_Reg:Regs.DIR[118]
DIR[199] => T80_Reg:Regs.DIR[119]
DIR[200] => T80_Reg:Regs.DIR[120]
DIR[201] => T80_Reg:Regs.DIR[121]
DIR[202] => T80_Reg:Regs.DIR[122]
DIR[203] => T80_Reg:Regs.DIR[123]
DIR[204] => T80_Reg:Regs.DIR[124]
DIR[205] => T80_Reg:Regs.DIR[125]
DIR[206] => T80_Reg:Regs.DIR[126]
DIR[207] => T80_Reg:Regs.DIR[127]
DIR[208] => IStatus.DATAB
DIR[209] => IStatus.DATAB
DIR[210] => IntE_FF1.DATAB
DIR[211] => IntE_FF2.DATAB


|MSX|emsx_top:emsx|T80a:U01|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux26.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN158
IR[0] => Mux63.IN159
IR[0] => Mux63.IN160
IR[0] => Mux63.IN161
IR[0] => Mux63.IN162
IR[0] => Mux63.IN163
IR[0] => Mux63.IN164
IR[0] => Mux63.IN165
IR[0] => Mux63.IN166
IR[0] => Mux63.IN167
IR[0] => Mux63.IN168
IR[0] => Mux63.IN169
IR[0] => Mux63.IN170
IR[0] => Mux63.IN171
IR[0] => Mux63.IN172
IR[0] => Mux63.IN173
IR[0] => Mux63.IN174
IR[0] => Mux63.IN175
IR[0] => Mux63.IN176
IR[0] => Mux63.IN177
IR[0] => Mux63.IN178
IR[0] => Mux63.IN179
IR[0] => Mux63.IN180
IR[0] => Mux63.IN181
IR[0] => Mux63.IN182
IR[0] => Mux63.IN183
IR[0] => Mux63.IN184
IR[0] => Mux63.IN185
IR[0] => Mux63.IN186
IR[0] => Mux63.IN187
IR[0] => Mux63.IN188
IR[0] => Mux63.IN189
IR[0] => Mux63.IN190
IR[0] => Mux63.IN191
IR[0] => Mux63.IN192
IR[0] => Mux63.IN193
IR[0] => Mux63.IN194
IR[0] => Mux63.IN195
IR[0] => Mux63.IN196
IR[0] => Mux63.IN197
IR[0] => Mux63.IN198
IR[0] => Mux63.IN199
IR[0] => Mux63.IN200
IR[0] => Mux63.IN201
IR[0] => Mux63.IN202
IR[0] => Mux63.IN203
IR[0] => Mux63.IN204
IR[0] => Mux63.IN205
IR[0] => Mux63.IN206
IR[0] => Mux63.IN207
IR[0] => Mux63.IN208
IR[0] => Mux63.IN209
IR[0] => Mux63.IN210
IR[0] => Mux63.IN211
IR[0] => Mux63.IN212
IR[0] => Mux63.IN213
IR[0] => Mux63.IN214
IR[0] => Mux63.IN215
IR[0] => Mux63.IN216
IR[0] => Mux63.IN217
IR[0] => Mux63.IN218
IR[0] => Mux63.IN219
IR[0] => Mux63.IN220
IR[0] => Mux63.IN221
IR[0] => Mux63.IN222
IR[0] => Mux63.IN223
IR[0] => Mux63.IN224
IR[0] => Mux63.IN225
IR[0] => Mux63.IN226
IR[0] => Mux63.IN227
IR[0] => Mux63.IN228
IR[0] => Mux63.IN229
IR[0] => Mux63.IN230
IR[0] => Mux63.IN231
IR[0] => Mux63.IN232
IR[0] => Mux63.IN233
IR[0] => Mux63.IN234
IR[0] => Mux63.IN235
IR[0] => Mux63.IN236
IR[0] => Mux63.IN237
IR[0] => Mux63.IN238
IR[0] => Mux63.IN239
IR[0] => Mux63.IN240
IR[0] => Mux63.IN241
IR[0] => Mux63.IN242
IR[0] => Mux63.IN243
IR[0] => Mux63.IN244
IR[0] => Mux63.IN245
IR[0] => Mux63.IN246
IR[0] => Mux63.IN247
IR[0] => Mux63.IN248
IR[0] => Mux63.IN249
IR[0] => Mux63.IN250
IR[0] => Mux63.IN251
IR[0] => Mux63.IN252
IR[0] => Mux63.IN253
IR[0] => Mux63.IN254
IR[0] => Mux63.IN255
IR[0] => Mux63.IN256
IR[0] => Mux63.IN257
IR[0] => Mux63.IN258
IR[0] => Mux63.IN259
IR[0] => Mux63.IN260
IR[0] => Mux63.IN261
IR[0] => Mux63.IN262
IR[0] => Mux63.IN263
IR[0] => Mux64.IN263
IR[0] => Mux65.IN69
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN262
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN69
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN263
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN263
IR[0] => Mux100.IN263
IR[0] => Mux101.IN263
IR[0] => Mux102.IN263
IR[0] => Mux103.IN263
IR[0] => Mux104.IN263
IR[0] => Mux105.IN263
IR[0] => Mux106.IN263
IR[0] => Mux107.IN263
IR[0] => Mux108.IN263
IR[0] => Mux109.IN263
IR[0] => Mux110.IN263
IR[0] => Mux111.IN69
IR[0] => Mux112.IN69
IR[0] => Mux113.IN263
IR[0] => Mux114.IN263
IR[0] => Mux115.IN263
IR[0] => Mux116.IN263
IR[0] => Mux117.IN36
IR[0] => Mux118.IN263
IR[0] => Mux119.IN263
IR[0] => Mux120.IN263
IR[0] => Mux123.IN36
IR[0] => Mux124.IN36
IR[0] => Mux125.IN36
IR[0] => Mux126.IN36
IR[0] => Mux127.IN36
IR[0] => Mux128.IN36
IR[0] => Mux129.IN36
IR[0] => Mux130.IN36
IR[0] => Mux131.IN36
IR[0] => Mux132.IN36
IR[0] => Mux133.IN36
IR[0] => Mux134.IN36
IR[0] => Mux135.IN36
IR[0] => Mux201.IN69
IR[0] => Mux202.IN134
IR[0] => Mux203.IN134
IR[0] => Mux204.IN263
IR[0] => Mux205.IN263
IR[0] => Mux206.IN263
IR[0] => Mux207.IN134
IR[0] => Mux208.IN257
IR[0] => Mux209.IN263
IR[0] => Mux210.IN69
IR[0] => Mux211.IN69
IR[0] => Mux212.IN263
IR[0] => Mux213.IN69
IR[0] => Mux214.IN263
IR[0] => Mux215.IN69
IR[0] => Mux216.IN263
IR[0] => Mux217.IN69
IR[0] => Mux218.IN263
IR[0] => Mux219.IN263
IR[0] => Mux220.IN263
IR[0] => Mux221.IN69
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN134
IR[0] => Mux226.IN263
IR[0] => Mux227.IN69
IR[0] => Mux228.IN69
IR[0] => Mux229.IN69
IR[0] => Mux230.IN69
IR[0] => Mux231.IN263
IR[0] => Mux232.IN263
IR[0] => Mux233.IN263
IR[0] => Mux234.IN263
IR[0] => Mux235.IN69
IR[0] => Mux236.IN263
IR[0] => Mux237.IN263
IR[0] => Mux238.IN263
IR[0] => Mux239.IN69
IR[0] => Mux240.IN69
IR[0] => Mux241.IN36
IR[0] => Mux242.IN134
IR[0] => Mux243.IN134
IR[0] => Mux244.IN134
IR[0] => Mux245.IN134
IR[0] => Mux246.IN263
IR[0] => Mux247.IN263
IR[0] => Mux248.IN36
IR[0] => Mux249.IN69
IR[0] => Mux250.IN36
IR[0] => Mux251.IN69
IR[0] => Mux252.IN69
IR[0] => Mux253.IN263
IR[0] => Mux257.IN3
IR[0] => Mux262.IN3
IR[0] => Set_BusB_To.DATAB
IR[0] => Equal6.IN4
IR[0] => Equal8.IN7
IR[1] => Mux4.IN7
IR[1] => Mux25.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN157
IR[1] => Mux62.IN158
IR[1] => Mux62.IN159
IR[1] => Mux62.IN160
IR[1] => Mux62.IN161
IR[1] => Mux62.IN162
IR[1] => Mux62.IN163
IR[1] => Mux62.IN164
IR[1] => Mux62.IN165
IR[1] => Mux62.IN166
IR[1] => Mux62.IN167
IR[1] => Mux62.IN168
IR[1] => Mux62.IN169
IR[1] => Mux62.IN170
IR[1] => Mux62.IN171
IR[1] => Mux62.IN172
IR[1] => Mux62.IN173
IR[1] => Mux62.IN174
IR[1] => Mux62.IN175
IR[1] => Mux62.IN176
IR[1] => Mux62.IN177
IR[1] => Mux62.IN178
IR[1] => Mux62.IN179
IR[1] => Mux62.IN180
IR[1] => Mux62.IN181
IR[1] => Mux62.IN182
IR[1] => Mux62.IN183
IR[1] => Mux62.IN184
IR[1] => Mux62.IN185
IR[1] => Mux62.IN186
IR[1] => Mux62.IN187
IR[1] => Mux62.IN188
IR[1] => Mux62.IN189
IR[1] => Mux62.IN190
IR[1] => Mux62.IN191
IR[1] => Mux62.IN192
IR[1] => Mux62.IN193
IR[1] => Mux62.IN194
IR[1] => Mux62.IN195
IR[1] => Mux62.IN196
IR[1] => Mux62.IN197
IR[1] => Mux62.IN198
IR[1] => Mux62.IN199
IR[1] => Mux62.IN200
IR[1] => Mux62.IN201
IR[1] => Mux62.IN202
IR[1] => Mux62.IN203
IR[1] => Mux62.IN204
IR[1] => Mux62.IN205
IR[1] => Mux62.IN206
IR[1] => Mux62.IN207
IR[1] => Mux62.IN208
IR[1] => Mux62.IN209
IR[1] => Mux62.IN210
IR[1] => Mux62.IN211
IR[1] => Mux62.IN212
IR[1] => Mux62.IN213
IR[1] => Mux62.IN214
IR[1] => Mux62.IN215
IR[1] => Mux62.IN216
IR[1] => Mux62.IN217
IR[1] => Mux62.IN218
IR[1] => Mux62.IN219
IR[1] => Mux62.IN220
IR[1] => Mux62.IN221
IR[1] => Mux62.IN222
IR[1] => Mux62.IN223
IR[1] => Mux62.IN224
IR[1] => Mux62.IN225
IR[1] => Mux62.IN226
IR[1] => Mux62.IN227
IR[1] => Mux62.IN228
IR[1] => Mux62.IN229
IR[1] => Mux62.IN230
IR[1] => Mux62.IN231
IR[1] => Mux62.IN232
IR[1] => Mux62.IN233
IR[1] => Mux62.IN234
IR[1] => Mux62.IN235
IR[1] => Mux62.IN236
IR[1] => Mux62.IN237
IR[1] => Mux62.IN238
IR[1] => Mux62.IN239
IR[1] => Mux62.IN240
IR[1] => Mux62.IN241
IR[1] => Mux62.IN242
IR[1] => Mux62.IN243
IR[1] => Mux62.IN244
IR[1] => Mux62.IN245
IR[1] => Mux62.IN246
IR[1] => Mux62.IN247
IR[1] => Mux62.IN248
IR[1] => Mux62.IN249
IR[1] => Mux62.IN250
IR[1] => Mux62.IN251
IR[1] => Mux62.IN252
IR[1] => Mux62.IN253
IR[1] => Mux62.IN254
IR[1] => Mux62.IN255
IR[1] => Mux62.IN256
IR[1] => Mux62.IN257
IR[1] => Mux62.IN258
IR[1] => Mux62.IN259
IR[1] => Mux62.IN260
IR[1] => Mux62.IN261
IR[1] => Mux62.IN262
IR[1] => Mux63.IN157
IR[1] => Mux64.IN262
IR[1] => Mux65.IN68
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN261
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN68
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN262
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN262
IR[1] => Mux100.IN262
IR[1] => Mux101.IN262
IR[1] => Mux102.IN262
IR[1] => Mux103.IN262
IR[1] => Mux104.IN262
IR[1] => Mux105.IN262
IR[1] => Mux106.IN262
IR[1] => Mux107.IN262
IR[1] => Mux108.IN262
IR[1] => Mux109.IN262
IR[1] => Mux110.IN262
IR[1] => Mux111.IN68
IR[1] => Mux112.IN68
IR[1] => Mux113.IN262
IR[1] => Mux114.IN262
IR[1] => Mux115.IN262
IR[1] => Mux116.IN262
IR[1] => Mux117.IN35
IR[1] => Mux118.IN262
IR[1] => Mux119.IN262
IR[1] => Mux120.IN262
IR[1] => Mux123.IN35
IR[1] => Mux124.IN35
IR[1] => Mux125.IN35
IR[1] => Mux126.IN35
IR[1] => Mux127.IN35
IR[1] => Mux128.IN35
IR[1] => Mux129.IN35
IR[1] => Mux130.IN35
IR[1] => Mux131.IN35
IR[1] => Mux132.IN35
IR[1] => Mux133.IN35
IR[1] => Mux134.IN35
IR[1] => Mux135.IN35
IR[1] => Mux201.IN68
IR[1] => Mux202.IN133
IR[1] => Mux203.IN133
IR[1] => Mux204.IN262
IR[1] => Mux205.IN262
IR[1] => Mux206.IN262
IR[1] => Mux207.IN133
IR[1] => Mux208.IN256
IR[1] => Mux209.IN262
IR[1] => Mux210.IN68
IR[1] => Mux211.IN68
IR[1] => Mux212.IN262
IR[1] => Mux213.IN68
IR[1] => Mux214.IN262
IR[1] => Mux215.IN68
IR[1] => Mux216.IN262
IR[1] => Mux217.IN68
IR[1] => Mux218.IN262
IR[1] => Mux219.IN262
IR[1] => Mux220.IN262
IR[1] => Mux221.IN68
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN133
IR[1] => Mux226.IN262
IR[1] => Mux227.IN68
IR[1] => Mux228.IN68
IR[1] => Mux229.IN68
IR[1] => Mux230.IN68
IR[1] => Mux231.IN262
IR[1] => Mux232.IN262
IR[1] => Mux233.IN262
IR[1] => Mux234.IN262
IR[1] => Mux235.IN68
IR[1] => Mux236.IN262
IR[1] => Mux237.IN262
IR[1] => Mux238.IN262
IR[1] => Mux239.IN68
IR[1] => Mux240.IN68
IR[1] => Mux241.IN35
IR[1] => Mux242.IN133
IR[1] => Mux243.IN133
IR[1] => Mux244.IN133
IR[1] => Mux245.IN133
IR[1] => Mux246.IN262
IR[1] => Mux247.IN262
IR[1] => Mux248.IN35
IR[1] => Mux249.IN68
IR[1] => Mux250.IN35
IR[1] => Mux251.IN68
IR[1] => Mux252.IN68
IR[1] => Mux253.IN262
IR[1] => Mux256.IN3
IR[1] => Mux261.IN3
IR[1] => Set_BusB_To.DATAB
IR[1] => Equal6.IN3
IR[1] => Equal8.IN3
IR[2] => Mux3.IN7
IR[2] => Mux24.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux60.IN261
IR[2] => Mux61.IN156
IR[2] => Mux61.IN157
IR[2] => Mux61.IN158
IR[2] => Mux61.IN159
IR[2] => Mux61.IN160
IR[2] => Mux61.IN161
IR[2] => Mux61.IN162
IR[2] => Mux61.IN163
IR[2] => Mux61.IN164
IR[2] => Mux61.IN165
IR[2] => Mux61.IN166
IR[2] => Mux61.IN167
IR[2] => Mux61.IN168
IR[2] => Mux61.IN169
IR[2] => Mux61.IN170
IR[2] => Mux61.IN171
IR[2] => Mux61.IN172
IR[2] => Mux61.IN173
IR[2] => Mux61.IN174
IR[2] => Mux61.IN175
IR[2] => Mux61.IN176
IR[2] => Mux61.IN177
IR[2] => Mux61.IN178
IR[2] => Mux61.IN179
IR[2] => Mux61.IN180
IR[2] => Mux61.IN181
IR[2] => Mux61.IN182
IR[2] => Mux61.IN183
IR[2] => Mux61.IN184
IR[2] => Mux61.IN185
IR[2] => Mux61.IN186
IR[2] => Mux61.IN187
IR[2] => Mux61.IN188
IR[2] => Mux61.IN189
IR[2] => Mux61.IN190
IR[2] => Mux61.IN191
IR[2] => Mux61.IN192
IR[2] => Mux61.IN193
IR[2] => Mux61.IN194
IR[2] => Mux61.IN195
IR[2] => Mux61.IN196
IR[2] => Mux61.IN197
IR[2] => Mux61.IN198
IR[2] => Mux61.IN199
IR[2] => Mux61.IN200
IR[2] => Mux61.IN201
IR[2] => Mux61.IN202
IR[2] => Mux61.IN203
IR[2] => Mux61.IN204
IR[2] => Mux61.IN205
IR[2] => Mux61.IN206
IR[2] => Mux61.IN207
IR[2] => Mux61.IN208
IR[2] => Mux61.IN209
IR[2] => Mux61.IN210
IR[2] => Mux61.IN211
IR[2] => Mux61.IN212
IR[2] => Mux61.IN213
IR[2] => Mux61.IN214
IR[2] => Mux61.IN215
IR[2] => Mux61.IN216
IR[2] => Mux61.IN217
IR[2] => Mux61.IN218
IR[2] => Mux61.IN219
IR[2] => Mux61.IN220
IR[2] => Mux61.IN221
IR[2] => Mux61.IN222
IR[2] => Mux61.IN223
IR[2] => Mux61.IN224
IR[2] => Mux61.IN225
IR[2] => Mux61.IN226
IR[2] => Mux61.IN227
IR[2] => Mux61.IN228
IR[2] => Mux61.IN229
IR[2] => Mux61.IN230
IR[2] => Mux61.IN231
IR[2] => Mux61.IN232
IR[2] => Mux61.IN233
IR[2] => Mux61.IN234
IR[2] => Mux61.IN235
IR[2] => Mux61.IN236
IR[2] => Mux61.IN237
IR[2] => Mux61.IN238
IR[2] => Mux61.IN239
IR[2] => Mux61.IN240
IR[2] => Mux61.IN241
IR[2] => Mux61.IN242
IR[2] => Mux61.IN243
IR[2] => Mux61.IN244
IR[2] => Mux61.IN245
IR[2] => Mux61.IN246
IR[2] => Mux61.IN247
IR[2] => Mux61.IN248
IR[2] => Mux61.IN249
IR[2] => Mux61.IN250
IR[2] => Mux61.IN251
IR[2] => Mux61.IN252
IR[2] => Mux61.IN253
IR[2] => Mux61.IN254
IR[2] => Mux61.IN255
IR[2] => Mux61.IN256
IR[2] => Mux61.IN257
IR[2] => Mux61.IN258
IR[2] => Mux61.IN259
IR[2] => Mux61.IN260
IR[2] => Mux61.IN261
IR[2] => Mux62.IN156
IR[2] => Mux63.IN156
IR[2] => Mux64.IN261
IR[2] => Mux65.IN67
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN260
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN67
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN261
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN261
IR[2] => Mux100.IN261
IR[2] => Mux101.IN261
IR[2] => Mux102.IN261
IR[2] => Mux103.IN261
IR[2] => Mux104.IN261
IR[2] => Mux105.IN261
IR[2] => Mux106.IN261
IR[2] => Mux107.IN261
IR[2] => Mux108.IN261
IR[2] => Mux109.IN261
IR[2] => Mux110.IN261
IR[2] => Mux111.IN67
IR[2] => Mux112.IN67
IR[2] => Mux113.IN261
IR[2] => Mux114.IN261
IR[2] => Mux115.IN261
IR[2] => Mux116.IN261
IR[2] => Mux117.IN34
IR[2] => Mux118.IN261
IR[2] => Mux119.IN261
IR[2] => Mux120.IN261
IR[2] => Mux123.IN34
IR[2] => Mux124.IN34
IR[2] => Mux125.IN34
IR[2] => Mux126.IN34
IR[2] => Mux127.IN34
IR[2] => Mux128.IN34
IR[2] => Mux129.IN34
IR[2] => Mux130.IN34
IR[2] => Mux131.IN34
IR[2] => Mux132.IN34
IR[2] => Mux133.IN34
IR[2] => Mux134.IN34
IR[2] => Mux135.IN34
IR[2] => Mux201.IN67
IR[2] => Mux202.IN132
IR[2] => Mux203.IN132
IR[2] => Mux204.IN261
IR[2] => Mux205.IN261
IR[2] => Mux206.IN261
IR[2] => Mux207.IN132
IR[2] => Mux208.IN255
IR[2] => Mux209.IN261
IR[2] => Mux210.IN67
IR[2] => Mux211.IN67
IR[2] => Mux212.IN261
IR[2] => Mux213.IN67
IR[2] => Mux214.IN261
IR[2] => Mux215.IN67
IR[2] => Mux216.IN261
IR[2] => Mux217.IN67
IR[2] => Mux218.IN261
IR[2] => Mux219.IN261
IR[2] => Mux220.IN261
IR[2] => Mux221.IN67
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN132
IR[2] => Mux226.IN261
IR[2] => Mux227.IN67
IR[2] => Mux228.IN67
IR[2] => Mux229.IN67
IR[2] => Mux230.IN67
IR[2] => Mux231.IN261
IR[2] => Mux232.IN261
IR[2] => Mux233.IN261
IR[2] => Mux234.IN261
IR[2] => Mux235.IN67
IR[2] => Mux236.IN261
IR[2] => Mux237.IN261
IR[2] => Mux238.IN261
IR[2] => Mux239.IN67
IR[2] => Mux240.IN67
IR[2] => Mux241.IN34
IR[2] => Mux242.IN132
IR[2] => Mux243.IN132
IR[2] => Mux244.IN132
IR[2] => Mux245.IN132
IR[2] => Mux246.IN261
IR[2] => Mux247.IN261
IR[2] => Mux248.IN34
IR[2] => Mux249.IN67
IR[2] => Mux250.IN34
IR[2] => Mux251.IN67
IR[2] => Mux252.IN67
IR[2] => Mux253.IN261
IR[2] => Mux255.IN3
IR[2] => Mux260.IN3
IR[2] => Set_BusB_To.DATAB
IR[2] => Equal6.IN7
IR[2] => Equal8.IN2
IR[3] => Mux2.IN7
IR[3] => Mux29.IN2
IR[3] => Mux29.IN3
IR[3] => Mux29.IN4
IR[3] => Mux29.IN5
IR[3] => Mux29.IN6
IR[3] => Mux29.IN7
IR[3] => Mux44.IN6
IR[3] => Mux60.IN260
IR[3] => Mux61.IN155
IR[3] => Mux62.IN155
IR[3] => Mux63.IN155
IR[3] => Mux64.IN260
IR[3] => Mux65.IN66
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN197
IR[3] => Mux68.IN198
IR[3] => Mux68.IN199
IR[3] => Mux68.IN200
IR[3] => Mux68.IN201
IR[3] => Mux68.IN202
IR[3] => Mux68.IN203
IR[3] => Mux68.IN204
IR[3] => Mux68.IN205
IR[3] => Mux68.IN206
IR[3] => Mux68.IN207
IR[3] => Mux68.IN208
IR[3] => Mux68.IN209
IR[3] => Mux68.IN210
IR[3] => Mux68.IN211
IR[3] => Mux68.IN212
IR[3] => Mux68.IN213
IR[3] => Mux68.IN214
IR[3] => Mux68.IN215
IR[3] => Mux68.IN216
IR[3] => Mux68.IN217
IR[3] => Mux68.IN218
IR[3] => Mux68.IN219
IR[3] => Mux68.IN220
IR[3] => Mux68.IN221
IR[3] => Mux68.IN222
IR[3] => Mux68.IN223
IR[3] => Mux68.IN224
IR[3] => Mux68.IN225
IR[3] => Mux68.IN226
IR[3] => Mux68.IN227
IR[3] => Mux68.IN228
IR[3] => Mux68.IN229
IR[3] => Mux68.IN230
IR[3] => Mux68.IN231
IR[3] => Mux68.IN232
IR[3] => Mux68.IN233
IR[3] => Mux68.IN234
IR[3] => Mux68.IN235
IR[3] => Mux68.IN236
IR[3] => Mux68.IN237
IR[3] => Mux68.IN238
IR[3] => Mux68.IN239
IR[3] => Mux68.IN240
IR[3] => Mux68.IN241
IR[3] => Mux68.IN242
IR[3] => Mux68.IN243
IR[3] => Mux68.IN244
IR[3] => Mux68.IN245
IR[3] => Mux68.IN246
IR[3] => Mux68.IN247
IR[3] => Mux68.IN248
IR[3] => Mux68.IN249
IR[3] => Mux68.IN250
IR[3] => Mux68.IN251
IR[3] => Mux68.IN252
IR[3] => Mux68.IN253
IR[3] => Mux68.IN254
IR[3] => Mux68.IN255
IR[3] => Mux68.IN256
IR[3] => Mux68.IN257
IR[3] => Mux68.IN258
IR[3] => Mux68.IN259
IR[3] => Mux68.IN260
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN259
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN66
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN260
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux99.IN260
IR[3] => Mux100.IN260
IR[3] => Mux101.IN30
IR[3] => Mux101.IN31
IR[3] => Mux101.IN32
IR[3] => Mux101.IN33
IR[3] => Mux101.IN34
IR[3] => Mux101.IN35
IR[3] => Mux101.IN36
IR[3] => Mux101.IN37
IR[3] => Mux101.IN38
IR[3] => Mux101.IN39
IR[3] => Mux101.IN40
IR[3] => Mux101.IN41
IR[3] => Mux101.IN42
IR[3] => Mux101.IN43
IR[3] => Mux101.IN44
IR[3] => Mux101.IN45
IR[3] => Mux101.IN46
IR[3] => Mux101.IN47
IR[3] => Mux101.IN48
IR[3] => Mux101.IN49
IR[3] => Mux101.IN50
IR[3] => Mux101.IN51
IR[3] => Mux101.IN52
IR[3] => Mux101.IN53
IR[3] => Mux101.IN54
IR[3] => Mux101.IN55
IR[3] => Mux101.IN56
IR[3] => Mux101.IN57
IR[3] => Mux101.IN58
IR[3] => Mux101.IN59
IR[3] => Mux101.IN60
IR[3] => Mux101.IN61
IR[3] => Mux101.IN62
IR[3] => Mux101.IN63
IR[3] => Mux101.IN64
IR[3] => Mux101.IN65
IR[3] => Mux101.IN66
IR[3] => Mux101.IN67
IR[3] => Mux101.IN68
IR[3] => Mux101.IN69
IR[3] => Mux101.IN70
IR[3] => Mux101.IN71
IR[3] => Mux101.IN72
IR[3] => Mux101.IN73
IR[3] => Mux101.IN74
IR[3] => Mux101.IN75
IR[3] => Mux101.IN76
IR[3] => Mux101.IN77
IR[3] => Mux101.IN78
IR[3] => Mux101.IN79
IR[3] => Mux101.IN80
IR[3] => Mux101.IN81
IR[3] => Mux101.IN82
IR[3] => Mux101.IN83
IR[3] => Mux101.IN84
IR[3] => Mux101.IN85
IR[3] => Mux101.IN86
IR[3] => Mux101.IN87
IR[3] => Mux101.IN88
IR[3] => Mux101.IN89
IR[3] => Mux101.IN90
IR[3] => Mux101.IN91
IR[3] => Mux101.IN92
IR[3] => Mux101.IN93
IR[3] => Mux101.IN94
IR[3] => Mux101.IN95
IR[3] => Mux101.IN96
IR[3] => Mux101.IN97
IR[3] => Mux101.IN98
IR[3] => Mux101.IN99
IR[3] => Mux101.IN100
IR[3] => Mux101.IN101
IR[3] => Mux101.IN102
IR[3] => Mux101.IN103
IR[3] => Mux101.IN104
IR[3] => Mux101.IN105
IR[3] => Mux101.IN106
IR[3] => Mux101.IN107
IR[3] => Mux101.IN108
IR[3] => Mux101.IN109
IR[3] => Mux101.IN110
IR[3] => Mux101.IN111
IR[3] => Mux101.IN112
IR[3] => Mux101.IN113
IR[3] => Mux101.IN114
IR[3] => Mux101.IN115
IR[3] => Mux101.IN116
IR[3] => Mux101.IN117
IR[3] => Mux101.IN118
IR[3] => Mux101.IN119
IR[3] => Mux101.IN120
IR[3] => Mux101.IN121
IR[3] => Mux101.IN122
IR[3] => Mux101.IN123
IR[3] => Mux101.IN124
IR[3] => Mux101.IN125
IR[3] => Mux101.IN126
IR[3] => Mux101.IN127
IR[3] => Mux101.IN128
IR[3] => Mux101.IN129
IR[3] => Mux101.IN130
IR[3] => Mux101.IN131
IR[3] => Mux101.IN132
IR[3] => Mux101.IN133
IR[3] => Mux101.IN134
IR[3] => Mux101.IN135
IR[3] => Mux101.IN136
IR[3] => Mux101.IN137
IR[3] => Mux101.IN138
IR[3] => Mux101.IN139
IR[3] => Mux101.IN140
IR[3] => Mux101.IN141
IR[3] => Mux101.IN142
IR[3] => Mux101.IN143
IR[3] => Mux101.IN144
IR[3] => Mux101.IN145
IR[3] => Mux101.IN146
IR[3] => Mux101.IN147
IR[3] => Mux101.IN148
IR[3] => Mux101.IN149
IR[3] => Mux101.IN150
IR[3] => Mux101.IN151
IR[3] => Mux101.IN152
IR[3] => Mux101.IN153
IR[3] => Mux101.IN154
IR[3] => Mux101.IN155
IR[3] => Mux101.IN156
IR[3] => Mux101.IN157
IR[3] => Mux101.IN158
IR[3] => Mux101.IN159
IR[3] => Mux101.IN160
IR[3] => Mux101.IN161
IR[3] => Mux101.IN162
IR[3] => Mux101.IN163
IR[3] => Mux101.IN164
IR[3] => Mux101.IN165
IR[3] => Mux101.IN166
IR[3] => Mux101.IN167
IR[3] => Mux101.IN168
IR[3] => Mux101.IN169
IR[3] => Mux101.IN170
IR[3] => Mux101.IN171
IR[3] => Mux101.IN172
IR[3] => Mux101.IN173
IR[3] => Mux101.IN174
IR[3] => Mux101.IN175
IR[3] => Mux101.IN176
IR[3] => Mux101.IN177
IR[3] => Mux101.IN178
IR[3] => Mux101.IN179
IR[3] => Mux101.IN180
IR[3] => Mux101.IN181
IR[3] => Mux101.IN182
IR[3] => Mux101.IN183
IR[3] => Mux101.IN184
IR[3] => Mux101.IN185
IR[3] => Mux101.IN186
IR[3] => Mux101.IN187
IR[3] => Mux101.IN188
IR[3] => Mux101.IN189
IR[3] => Mux101.IN190
IR[3] => Mux101.IN191
IR[3] => Mux101.IN192
IR[3] => Mux101.IN193
IR[3] => Mux101.IN194
IR[3] => Mux101.IN195
IR[3] => Mux101.IN196
IR[3] => Mux101.IN197
IR[3] => Mux101.IN198
IR[3] => Mux101.IN199
IR[3] => Mux101.IN200
IR[3] => Mux101.IN201
IR[3] => Mux101.IN202
IR[3] => Mux101.IN203
IR[3] => Mux101.IN204
IR[3] => Mux101.IN205
IR[3] => Mux101.IN206
IR[3] => Mux101.IN207
IR[3] => Mux101.IN208
IR[3] => Mux101.IN209
IR[3] => Mux101.IN210
IR[3] => Mux101.IN211
IR[3] => Mux101.IN212
IR[3] => Mux101.IN213
IR[3] => Mux101.IN214
IR[3] => Mux101.IN215
IR[3] => Mux101.IN216
IR[3] => Mux101.IN217
IR[3] => Mux101.IN218
IR[3] => Mux101.IN219
IR[3] => Mux101.IN220
IR[3] => Mux101.IN221
IR[3] => Mux101.IN222
IR[3] => Mux101.IN223
IR[3] => Mux101.IN224
IR[3] => Mux101.IN225
IR[3] => Mux101.IN226
IR[3] => Mux101.IN227
IR[3] => Mux101.IN228
IR[3] => Mux101.IN229
IR[3] => Mux101.IN230
IR[3] => Mux101.IN231
IR[3] => Mux101.IN232
IR[3] => Mux101.IN233
IR[3] => Mux101.IN234
IR[3] => Mux101.IN235
IR[3] => Mux101.IN236
IR[3] => Mux101.IN237
IR[3] => Mux101.IN238
IR[3] => Mux101.IN239
IR[3] => Mux101.IN240
IR[3] => Mux101.IN241
IR[3] => Mux101.IN242
IR[3] => Mux101.IN243
IR[3] => Mux101.IN244
IR[3] => Mux101.IN245
IR[3] => Mux101.IN246
IR[3] => Mux101.IN247
IR[3] => Mux101.IN248
IR[3] => Mux101.IN249
IR[3] => Mux101.IN250
IR[3] => Mux101.IN251
IR[3] => Mux101.IN252
IR[3] => Mux101.IN253
IR[3] => Mux101.IN254
IR[3] => Mux101.IN255
IR[3] => Mux101.IN256
IR[3] => Mux101.IN257
IR[3] => Mux101.IN258
IR[3] => Mux101.IN259
IR[3] => Mux101.IN260
IR[3] => Mux102.IN260
IR[3] => Mux103.IN260
IR[3] => Mux104.IN260
IR[3] => Mux105.IN260
IR[3] => Mux106.IN260
IR[3] => Mux107.IN260
IR[3] => Mux108.IN260
IR[3] => Mux109.IN260
IR[3] => Mux110.IN260
IR[3] => Mux111.IN66
IR[3] => Mux113.IN260
IR[3] => Mux114.IN260
IR[3] => Mux115.IN260
IR[3] => Mux116.IN260
IR[3] => Mux118.IN260
IR[3] => Mux119.IN260
IR[3] => Mux120.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux146.IN6
IR[3] => Mux146.IN7
IR[3] => Mux150.IN1
IR[3] => Mux150.IN2
IR[3] => Mux150.IN3
IR[3] => Mux150.IN4
IR[3] => Mux150.IN5
IR[3] => Mux150.IN6
IR[3] => Mux150.IN7
IR[3] => Mux152.IN7
IR[3] => Mux155.IN1
IR[3] => Mux155.IN2
IR[3] => Mux155.IN3
IR[3] => Mux155.IN4
IR[3] => Mux155.IN5
IR[3] => Mux155.IN6
IR[3] => Mux155.IN7
IR[3] => Mux165.IN1
IR[3] => Mux165.IN2
IR[3] => Mux165.IN3
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux181.IN3
IR[3] => Mux189.IN1
IR[3] => Mux189.IN2
IR[3] => Mux189.IN3
IR[3] => Mux189.IN4
IR[3] => Mux189.IN5
IR[3] => Mux189.IN6
IR[3] => Mux189.IN7
IR[3] => Mux190.IN3
IR[3] => Mux194.IN7
IR[3] => Mux203.IN131
IR[3] => Mux204.IN260
IR[3] => Mux205.IN260
IR[3] => Mux206.IN260
IR[3] => Mux208.IN254
IR[3] => Mux209.IN260
IR[3] => Mux210.IN66
IR[3] => Mux211.IN66
IR[3] => Mux212.IN260
IR[3] => Mux214.IN260
IR[3] => Mux215.IN66
IR[3] => Mux216.IN260
IR[3] => Mux217.IN66
IR[3] => Mux218.IN260
IR[3] => Mux219.IN260
IR[3] => Mux220.IN260
IR[3] => Mux221.IN66
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Mux225.IN131
IR[3] => Mux226.IN260
IR[3] => Mux231.IN260
IR[3] => Mux232.IN260
IR[3] => Mux233.IN260
IR[3] => Mux234.IN38
IR[3] => Mux234.IN39
IR[3] => Mux234.IN40
IR[3] => Mux234.IN41
IR[3] => Mux234.IN42
IR[3] => Mux234.IN43
IR[3] => Mux234.IN44
IR[3] => Mux234.IN45
IR[3] => Mux234.IN46
IR[3] => Mux234.IN47
IR[3] => Mux234.IN48
IR[3] => Mux234.IN49
IR[3] => Mux234.IN50
IR[3] => Mux234.IN51
IR[3] => Mux234.IN52
IR[3] => Mux234.IN53
IR[3] => Mux234.IN54
IR[3] => Mux234.IN55
IR[3] => Mux234.IN56
IR[3] => Mux234.IN57
IR[3] => Mux234.IN58
IR[3] => Mux234.IN59
IR[3] => Mux234.IN60
IR[3] => Mux234.IN61
IR[3] => Mux234.IN62
IR[3] => Mux234.IN63
IR[3] => Mux234.IN64
IR[3] => Mux234.IN65
IR[3] => Mux234.IN66
IR[3] => Mux234.IN67
IR[3] => Mux234.IN68
IR[3] => Mux234.IN69
IR[3] => Mux234.IN70
IR[3] => Mux234.IN71
IR[3] => Mux234.IN72
IR[3] => Mux234.IN73
IR[3] => Mux234.IN74
IR[3] => Mux234.IN75
IR[3] => Mux234.IN76
IR[3] => Mux234.IN77
IR[3] => Mux234.IN78
IR[3] => Mux234.IN79
IR[3] => Mux234.IN80
IR[3] => Mux234.IN81
IR[3] => Mux234.IN82
IR[3] => Mux234.IN83
IR[3] => Mux234.IN84
IR[3] => Mux234.IN85
IR[3] => Mux234.IN86
IR[3] => Mux234.IN87
IR[3] => Mux234.IN88
IR[3] => Mux234.IN89
IR[3] => Mux234.IN90
IR[3] => Mux234.IN91
IR[3] => Mux234.IN92
IR[3] => Mux234.IN93
IR[3] => Mux234.IN94
IR[3] => Mux234.IN95
IR[3] => Mux234.IN96
IR[3] => Mux234.IN97
IR[3] => Mux234.IN98
IR[3] => Mux234.IN99
IR[3] => Mux234.IN100
IR[3] => Mux234.IN101
IR[3] => Mux234.IN102
IR[3] => Mux234.IN103
IR[3] => Mux234.IN104
IR[3] => Mux234.IN105
IR[3] => Mux234.IN106
IR[3] => Mux234.IN107
IR[3] => Mux234.IN108
IR[3] => Mux234.IN109
IR[3] => Mux234.IN110
IR[3] => Mux234.IN111
IR[3] => Mux234.IN112
IR[3] => Mux234.IN113
IR[3] => Mux234.IN114
IR[3] => Mux234.IN115
IR[3] => Mux234.IN116
IR[3] => Mux234.IN117
IR[3] => Mux234.IN118
IR[3] => Mux234.IN119
IR[3] => Mux234.IN120
IR[3] => Mux234.IN121
IR[3] => Mux234.IN122
IR[3] => Mux234.IN123
IR[3] => Mux234.IN124
IR[3] => Mux234.IN125
IR[3] => Mux234.IN126
IR[3] => Mux234.IN127
IR[3] => Mux234.IN128
IR[3] => Mux234.IN129
IR[3] => Mux234.IN130
IR[3] => Mux234.IN131
IR[3] => Mux234.IN132
IR[3] => Mux234.IN133
IR[3] => Mux234.IN134
IR[3] => Mux234.IN135
IR[3] => Mux234.IN136
IR[3] => Mux234.IN137
IR[3] => Mux234.IN138
IR[3] => Mux234.IN139
IR[3] => Mux234.IN140
IR[3] => Mux234.IN141
IR[3] => Mux234.IN142
IR[3] => Mux234.IN143
IR[3] => Mux234.IN144
IR[3] => Mux234.IN145
IR[3] => Mux234.IN146
IR[3] => Mux234.IN147
IR[3] => Mux234.IN148
IR[3] => Mux234.IN149
IR[3] => Mux234.IN150
IR[3] => Mux234.IN151
IR[3] => Mux234.IN152
IR[3] => Mux234.IN153
IR[3] => Mux234.IN154
IR[3] => Mux234.IN155
IR[3] => Mux234.IN156
IR[3] => Mux234.IN157
IR[3] => Mux234.IN158
IR[3] => Mux234.IN159
IR[3] => Mux234.IN160
IR[3] => Mux234.IN161
IR[3] => Mux234.IN162
IR[3] => Mux234.IN163
IR[3] => Mux234.IN164
IR[3] => Mux234.IN165
IR[3] => Mux234.IN166
IR[3] => Mux234.IN167
IR[3] => Mux234.IN168
IR[3] => Mux234.IN169
IR[3] => Mux234.IN170
IR[3] => Mux234.IN171
IR[3] => Mux234.IN172
IR[3] => Mux234.IN173
IR[3] => Mux234.IN174
IR[3] => Mux234.IN175
IR[3] => Mux234.IN176
IR[3] => Mux234.IN177
IR[3] => Mux234.IN178
IR[3] => Mux234.IN179
IR[3] => Mux234.IN180
IR[3] => Mux234.IN181
IR[3] => Mux234.IN182
IR[3] => Mux234.IN183
IR[3] => Mux234.IN184
IR[3] => Mux234.IN185
IR[3] => Mux234.IN186
IR[3] => Mux234.IN187
IR[3] => Mux234.IN188
IR[3] => Mux234.IN189
IR[3] => Mux234.IN190
IR[3] => Mux234.IN191
IR[3] => Mux234.IN192
IR[3] => Mux234.IN193
IR[3] => Mux234.IN194
IR[3] => Mux234.IN195
IR[3] => Mux234.IN196
IR[3] => Mux234.IN197
IR[3] => Mux234.IN198
IR[3] => Mux234.IN199
IR[3] => Mux234.IN200
IR[3] => Mux234.IN201
IR[3] => Mux234.IN202
IR[3] => Mux234.IN203
IR[3] => Mux234.IN204
IR[3] => Mux234.IN205
IR[3] => Mux234.IN206
IR[3] => Mux234.IN207
IR[3] => Mux234.IN208
IR[3] => Mux234.IN209
IR[3] => Mux234.IN210
IR[3] => Mux234.IN211
IR[3] => Mux234.IN212
IR[3] => Mux234.IN213
IR[3] => Mux234.IN214
IR[3] => Mux234.IN215
IR[3] => Mux234.IN216
IR[3] => Mux234.IN217
IR[3] => Mux234.IN218
IR[3] => Mux234.IN219
IR[3] => Mux234.IN220
IR[3] => Mux234.IN221
IR[3] => Mux234.IN222
IR[3] => Mux234.IN223
IR[3] => Mux234.IN224
IR[3] => Mux234.IN225
IR[3] => Mux234.IN226
IR[3] => Mux234.IN227
IR[3] => Mux234.IN228
IR[3] => Mux234.IN229
IR[3] => Mux234.IN230
IR[3] => Mux234.IN231
IR[3] => Mux234.IN232
IR[3] => Mux234.IN233
IR[3] => Mux234.IN234
IR[3] => Mux234.IN235
IR[3] => Mux234.IN236
IR[3] => Mux234.IN237
IR[3] => Mux234.IN238
IR[3] => Mux234.IN239
IR[3] => Mux234.IN240
IR[3] => Mux234.IN241
IR[3] => Mux234.IN242
IR[3] => Mux234.IN243
IR[3] => Mux234.IN244
IR[3] => Mux234.IN245
IR[3] => Mux234.IN246
IR[3] => Mux234.IN247
IR[3] => Mux234.IN248
IR[3] => Mux234.IN249
IR[3] => Mux234.IN250
IR[3] => Mux234.IN251
IR[3] => Mux234.IN252
IR[3] => Mux234.IN253
IR[3] => Mux234.IN254
IR[3] => Mux234.IN255
IR[3] => Mux234.IN256
IR[3] => Mux234.IN257
IR[3] => Mux234.IN258
IR[3] => Mux234.IN259
IR[3] => Mux234.IN260
IR[3] => Mux236.IN260
IR[3] => Mux237.IN260
IR[3] => Mux238.IN260
IR[3] => Mux242.IN131
IR[3] => Mux243.IN131
IR[3] => Mux244.IN131
IR[3] => Mux245.IN131
IR[3] => Mux246.IN260
IR[3] => Mux247.IN260
IR[3] => Mux253.IN260
IR[3] => Equal4.IN2
IR[3] => Equal6.IN2
IR[3] => Equal8.IN6
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux44.IN5
IR[4] => Mux60.IN259
IR[4] => Mux61.IN154
IR[4] => Mux62.IN154
IR[4] => Mux63.IN154
IR[4] => Mux64.IN259
IR[4] => Mux66.IN259
IR[4] => Mux67.IN196
IR[4] => Mux67.IN197
IR[4] => Mux67.IN198
IR[4] => Mux67.IN199
IR[4] => Mux67.IN200
IR[4] => Mux67.IN201
IR[4] => Mux67.IN202
IR[4] => Mux67.IN203
IR[4] => Mux67.IN204
IR[4] => Mux67.IN205
IR[4] => Mux67.IN206
IR[4] => Mux67.IN207
IR[4] => Mux67.IN208
IR[4] => Mux67.IN209
IR[4] => Mux67.IN210
IR[4] => Mux67.IN211
IR[4] => Mux67.IN212
IR[4] => Mux67.IN213
IR[4] => Mux67.IN214
IR[4] => Mux67.IN215
IR[4] => Mux67.IN216
IR[4] => Mux67.IN217
IR[4] => Mux67.IN218
IR[4] => Mux67.IN219
IR[4] => Mux67.IN220
IR[4] => Mux67.IN221
IR[4] => Mux67.IN222
IR[4] => Mux67.IN223
IR[4] => Mux67.IN224
IR[4] => Mux67.IN225
IR[4] => Mux67.IN226
IR[4] => Mux67.IN227
IR[4] => Mux67.IN228
IR[4] => Mux67.IN229
IR[4] => Mux67.IN230
IR[4] => Mux67.IN231
IR[4] => Mux67.IN232
IR[4] => Mux67.IN233
IR[4] => Mux67.IN234
IR[4] => Mux67.IN235
IR[4] => Mux67.IN236
IR[4] => Mux67.IN237
IR[4] => Mux67.IN238
IR[4] => Mux67.IN239
IR[4] => Mux67.IN240
IR[4] => Mux67.IN241
IR[4] => Mux67.IN242
IR[4] => Mux67.IN243
IR[4] => Mux67.IN244
IR[4] => Mux67.IN245
IR[4] => Mux67.IN246
IR[4] => Mux67.IN247
IR[4] => Mux67.IN248
IR[4] => Mux67.IN249
IR[4] => Mux67.IN250
IR[4] => Mux67.IN251
IR[4] => Mux67.IN252
IR[4] => Mux67.IN253
IR[4] => Mux67.IN254
IR[4] => Mux67.IN255
IR[4] => Mux67.IN256
IR[4] => Mux67.IN257
IR[4] => Mux67.IN258
IR[4] => Mux67.IN259
IR[4] => Mux68.IN196
IR[4] => Mux69.IN259
IR[4] => Mux70.IN259
IR[4] => Mux71.IN258
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN259
IR[4] => Mux89.IN259
IR[4] => Mux90.IN259
IR[4] => Mux91.IN251
IR[4] => Mux91.IN252
IR[4] => Mux91.IN253
IR[4] => Mux91.IN254
IR[4] => Mux91.IN255
IR[4] => Mux91.IN256
IR[4] => Mux91.IN257
IR[4] => Mux91.IN258
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux96.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN259
IR[4] => Mux99.IN259
IR[4] => Mux100.IN29
IR[4] => Mux100.IN30
IR[4] => Mux100.IN31
IR[4] => Mux100.IN32
IR[4] => Mux100.IN33
IR[4] => Mux100.IN34
IR[4] => Mux100.IN35
IR[4] => Mux100.IN36
IR[4] => Mux100.IN37
IR[4] => Mux100.IN38
IR[4] => Mux100.IN39
IR[4] => Mux100.IN40
IR[4] => Mux100.IN41
IR[4] => Mux100.IN42
IR[4] => Mux100.IN43
IR[4] => Mux100.IN44
IR[4] => Mux100.IN45
IR[4] => Mux100.IN46
IR[4] => Mux100.IN47
IR[4] => Mux100.IN48
IR[4] => Mux100.IN49
IR[4] => Mux100.IN50
IR[4] => Mux100.IN51
IR[4] => Mux100.IN52
IR[4] => Mux100.IN53
IR[4] => Mux100.IN54
IR[4] => Mux100.IN55
IR[4] => Mux100.IN56
IR[4] => Mux100.IN57
IR[4] => Mux100.IN58
IR[4] => Mux100.IN59
IR[4] => Mux100.IN60
IR[4] => Mux100.IN61
IR[4] => Mux100.IN62
IR[4] => Mux100.IN63
IR[4] => Mux100.IN64
IR[4] => Mux100.IN65
IR[4] => Mux100.IN66
IR[4] => Mux100.IN67
IR[4] => Mux100.IN68
IR[4] => Mux100.IN69
IR[4] => Mux100.IN70
IR[4] => Mux100.IN71
IR[4] => Mux100.IN72
IR[4] => Mux100.IN73
IR[4] => Mux100.IN74
IR[4] => Mux100.IN75
IR[4] => Mux100.IN76
IR[4] => Mux100.IN77
IR[4] => Mux100.IN78
IR[4] => Mux100.IN79
IR[4] => Mux100.IN80
IR[4] => Mux100.IN81
IR[4] => Mux100.IN82
IR[4] => Mux100.IN83
IR[4] => Mux100.IN84
IR[4] => Mux100.IN85
IR[4] => Mux100.IN86
IR[4] => Mux100.IN87
IR[4] => Mux100.IN88
IR[4] => Mux100.IN89
IR[4] => Mux100.IN90
IR[4] => Mux100.IN91
IR[4] => Mux100.IN92
IR[4] => Mux100.IN93
IR[4] => Mux100.IN94
IR[4] => Mux100.IN95
IR[4] => Mux100.IN96
IR[4] => Mux100.IN97
IR[4] => Mux100.IN98
IR[4] => Mux100.IN99
IR[4] => Mux100.IN100
IR[4] => Mux100.IN101
IR[4] => Mux100.IN102
IR[4] => Mux100.IN103
IR[4] => Mux100.IN104
IR[4] => Mux100.IN105
IR[4] => Mux100.IN106
IR[4] => Mux100.IN107
IR[4] => Mux100.IN108
IR[4] => Mux100.IN109
IR[4] => Mux100.IN110
IR[4] => Mux100.IN111
IR[4] => Mux100.IN112
IR[4] => Mux100.IN113
IR[4] => Mux100.IN114
IR[4] => Mux100.IN115
IR[4] => Mux100.IN116
IR[4] => Mux100.IN117
IR[4] => Mux100.IN118
IR[4] => Mux100.IN119
IR[4] => Mux100.IN120
IR[4] => Mux100.IN121
IR[4] => Mux100.IN122
IR[4] => Mux100.IN123
IR[4] => Mux100.IN124
IR[4] => Mux100.IN125
IR[4] => Mux100.IN126
IR[4] => Mux100.IN127
IR[4] => Mux100.IN128
IR[4] => Mux100.IN129
IR[4] => Mux100.IN130
IR[4] => Mux100.IN131
IR[4] => Mux100.IN132
IR[4] => Mux100.IN133
IR[4] => Mux100.IN134
IR[4] => Mux100.IN135
IR[4] => Mux100.IN136
IR[4] => Mux100.IN137
IR[4] => Mux100.IN138
IR[4] => Mux100.IN139
IR[4] => Mux100.IN140
IR[4] => Mux100.IN141
IR[4] => Mux100.IN142
IR[4] => Mux100.IN143
IR[4] => Mux100.IN144
IR[4] => Mux100.IN145
IR[4] => Mux100.IN146
IR[4] => Mux100.IN147
IR[4] => Mux100.IN148
IR[4] => Mux100.IN149
IR[4] => Mux100.IN150
IR[4] => Mux100.IN151
IR[4] => Mux100.IN152
IR[4] => Mux100.IN153
IR[4] => Mux100.IN154
IR[4] => Mux100.IN155
IR[4] => Mux100.IN156
IR[4] => Mux100.IN157
IR[4] => Mux100.IN158
IR[4] => Mux100.IN159
IR[4] => Mux100.IN160
IR[4] => Mux100.IN161
IR[4] => Mux100.IN162
IR[4] => Mux100.IN163
IR[4] => Mux100.IN164
IR[4] => Mux100.IN165
IR[4] => Mux100.IN166
IR[4] => Mux100.IN167
IR[4] => Mux100.IN168
IR[4] => Mux100.IN169
IR[4] => Mux100.IN170
IR[4] => Mux100.IN171
IR[4] => Mux100.IN172
IR[4] => Mux100.IN173
IR[4] => Mux100.IN174
IR[4] => Mux100.IN175
IR[4] => Mux100.IN176
IR[4] => Mux100.IN177
IR[4] => Mux100.IN178
IR[4] => Mux100.IN179
IR[4] => Mux100.IN180
IR[4] => Mux100.IN181
IR[4] => Mux100.IN182
IR[4] => Mux100.IN183
IR[4] => Mux100.IN184
IR[4] => Mux100.IN185
IR[4] => Mux100.IN186
IR[4] => Mux100.IN187
IR[4] => Mux100.IN188
IR[4] => Mux100.IN189
IR[4] => Mux100.IN190
IR[4] => Mux100.IN191
IR[4] => Mux100.IN192
IR[4] => Mux100.IN193
IR[4] => Mux100.IN194
IR[4] => Mux100.IN195
IR[4] => Mux100.IN196
IR[4] => Mux100.IN197
IR[4] => Mux100.IN198
IR[4] => Mux100.IN199
IR[4] => Mux100.IN200
IR[4] => Mux100.IN201
IR[4] => Mux100.IN202
IR[4] => Mux100.IN203
IR[4] => Mux100.IN204
IR[4] => Mux100.IN205
IR[4] => Mux100.IN206
IR[4] => Mux100.IN207
IR[4] => Mux100.IN208
IR[4] => Mux100.IN209
IR[4] => Mux100.IN210
IR[4] => Mux100.IN211
IR[4] => Mux100.IN212
IR[4] => Mux100.IN213
IR[4] => Mux100.IN214
IR[4] => Mux100.IN215
IR[4] => Mux100.IN216
IR[4] => Mux100.IN217
IR[4] => Mux100.IN218
IR[4] => Mux100.IN219
IR[4] => Mux100.IN220
IR[4] => Mux100.IN221
IR[4] => Mux100.IN222
IR[4] => Mux100.IN223
IR[4] => Mux100.IN224
IR[4] => Mux100.IN225
IR[4] => Mux100.IN226
IR[4] => Mux100.IN227
IR[4] => Mux100.IN228
IR[4] => Mux100.IN229
IR[4] => Mux100.IN230
IR[4] => Mux100.IN231
IR[4] => Mux100.IN232
IR[4] => Mux100.IN233
IR[4] => Mux100.IN234
IR[4] => Mux100.IN235
IR[4] => Mux100.IN236
IR[4] => Mux100.IN237
IR[4] => Mux100.IN238
IR[4] => Mux100.IN239
IR[4] => Mux100.IN240
IR[4] => Mux100.IN241
IR[4] => Mux100.IN242
IR[4] => Mux100.IN243
IR[4] => Mux100.IN244
IR[4] => Mux100.IN245
IR[4] => Mux100.IN246
IR[4] => Mux100.IN247
IR[4] => Mux100.IN248
IR[4] => Mux100.IN249
IR[4] => Mux100.IN250
IR[4] => Mux100.IN251
IR[4] => Mux100.IN252
IR[4] => Mux100.IN253
IR[4] => Mux100.IN254
IR[4] => Mux100.IN255
IR[4] => Mux100.IN256
IR[4] => Mux100.IN257
IR[4] => Mux100.IN258
IR[4] => Mux100.IN259
IR[4] => Mux101.IN29
IR[4] => Mux102.IN259
IR[4] => Mux103.IN259
IR[4] => Mux104.IN259
IR[4] => Mux105.IN259
IR[4] => Mux106.IN259
IR[4] => Mux107.IN259
IR[4] => Mux108.IN259
IR[4] => Mux109.IN259
IR[4] => Mux110.IN259
IR[4] => Mux113.IN259
IR[4] => Mux114.IN259
IR[4] => Mux115.IN259
IR[4] => Mux116.IN259
IR[4] => Mux118.IN259
IR[4] => Mux119.IN259
IR[4] => Mux120.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux149.IN1
IR[4] => Mux149.IN2
IR[4] => Mux149.IN3
IR[4] => Mux149.IN4
IR[4] => Mux149.IN5
IR[4] => Mux149.IN6
IR[4] => Mux149.IN7
IR[4] => Mux154.IN1
IR[4] => Mux154.IN2
IR[4] => Mux154.IN3
IR[4] => Mux154.IN4
IR[4] => Mux154.IN5
IR[4] => Mux154.IN6
IR[4] => Mux154.IN7
IR[4] => Mux159.IN5
IR[4] => Mux160.IN5
IR[4] => Mux161.IN5
IR[4] => Mux162.IN2
IR[4] => Mux162.IN3
IR[4] => Mux162.IN4
IR[4] => Mux162.IN5
IR[4] => Mux164.IN1
IR[4] => Mux164.IN2
IR[4] => Mux164.IN3
IR[4] => Mux171.IN1
IR[4] => Mux171.IN2
IR[4] => Mux171.IN3
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux188.IN1
IR[4] => Mux188.IN2
IR[4] => Mux188.IN3
IR[4] => Mux188.IN4
IR[4] => Mux188.IN5
IR[4] => Mux188.IN6
IR[4] => Mux188.IN7
IR[4] => Mux193.IN7
IR[4] => Mux202.IN131
IR[4] => Mux204.IN259
IR[4] => Mux205.IN259
IR[4] => Mux206.IN259
IR[4] => Mux207.IN131
IR[4] => Mux208.IN253
IR[4] => Mux209.IN259
IR[4] => Mux212.IN259
IR[4] => Mux214.IN259
IR[4] => Mux216.IN259
IR[4] => Mux218.IN259
IR[4] => Mux219.IN259
IR[4] => Mux220.IN259
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN259
IR[4] => Mux226.IN259
IR[4] => Mux231.IN259
IR[4] => Mux232.IN259
IR[4] => Mux233.IN37
IR[4] => Mux233.IN38
IR[4] => Mux233.IN39
IR[4] => Mux233.IN40
IR[4] => Mux233.IN41
IR[4] => Mux233.IN42
IR[4] => Mux233.IN43
IR[4] => Mux233.IN44
IR[4] => Mux233.IN45
IR[4] => Mux233.IN46
IR[4] => Mux233.IN47
IR[4] => Mux233.IN48
IR[4] => Mux233.IN49
IR[4] => Mux233.IN50
IR[4] => Mux233.IN51
IR[4] => Mux233.IN52
IR[4] => Mux233.IN53
IR[4] => Mux233.IN54
IR[4] => Mux233.IN55
IR[4] => Mux233.IN56
IR[4] => Mux233.IN57
IR[4] => Mux233.IN58
IR[4] => Mux233.IN59
IR[4] => Mux233.IN60
IR[4] => Mux233.IN61
IR[4] => Mux233.IN62
IR[4] => Mux233.IN63
IR[4] => Mux233.IN64
IR[4] => Mux233.IN65
IR[4] => Mux233.IN66
IR[4] => Mux233.IN67
IR[4] => Mux233.IN68
IR[4] => Mux233.IN69
IR[4] => Mux233.IN70
IR[4] => Mux233.IN71
IR[4] => Mux233.IN72
IR[4] => Mux233.IN73
IR[4] => Mux233.IN74
IR[4] => Mux233.IN75
IR[4] => Mux233.IN76
IR[4] => Mux233.IN77
IR[4] => Mux233.IN78
IR[4] => Mux233.IN79
IR[4] => Mux233.IN80
IR[4] => Mux233.IN81
IR[4] => Mux233.IN82
IR[4] => Mux233.IN83
IR[4] => Mux233.IN84
IR[4] => Mux233.IN85
IR[4] => Mux233.IN86
IR[4] => Mux233.IN87
IR[4] => Mux233.IN88
IR[4] => Mux233.IN89
IR[4] => Mux233.IN90
IR[4] => Mux233.IN91
IR[4] => Mux233.IN92
IR[4] => Mux233.IN93
IR[4] => Mux233.IN94
IR[4] => Mux233.IN95
IR[4] => Mux233.IN96
IR[4] => Mux233.IN97
IR[4] => Mux233.IN98
IR[4] => Mux233.IN99
IR[4] => Mux233.IN100
IR[4] => Mux233.IN101
IR[4] => Mux233.IN102
IR[4] => Mux233.IN103
IR[4] => Mux233.IN104
IR[4] => Mux233.IN105
IR[4] => Mux233.IN106
IR[4] => Mux233.IN107
IR[4] => Mux233.IN108
IR[4] => Mux233.IN109
IR[4] => Mux233.IN110
IR[4] => Mux233.IN111
IR[4] => Mux233.IN112
IR[4] => Mux233.IN113
IR[4] => Mux233.IN114
IR[4] => Mux233.IN115
IR[4] => Mux233.IN116
IR[4] => Mux233.IN117
IR[4] => Mux233.IN118
IR[4] => Mux233.IN119
IR[4] => Mux233.IN120
IR[4] => Mux233.IN121
IR[4] => Mux233.IN122
IR[4] => Mux233.IN123
IR[4] => Mux233.IN124
IR[4] => Mux233.IN125
IR[4] => Mux233.IN126
IR[4] => Mux233.IN127
IR[4] => Mux233.IN128
IR[4] => Mux233.IN129
IR[4] => Mux233.IN130
IR[4] => Mux233.IN131
IR[4] => Mux233.IN132
IR[4] => Mux233.IN133
IR[4] => Mux233.IN134
IR[4] => Mux233.IN135
IR[4] => Mux233.IN136
IR[4] => Mux233.IN137
IR[4] => Mux233.IN138
IR[4] => Mux233.IN139
IR[4] => Mux233.IN140
IR[4] => Mux233.IN141
IR[4] => Mux233.IN142
IR[4] => Mux233.IN143
IR[4] => Mux233.IN144
IR[4] => Mux233.IN145
IR[4] => Mux233.IN146
IR[4] => Mux233.IN147
IR[4] => Mux233.IN148
IR[4] => Mux233.IN149
IR[4] => Mux233.IN150
IR[4] => Mux233.IN151
IR[4] => Mux233.IN152
IR[4] => Mux233.IN153
IR[4] => Mux233.IN154
IR[4] => Mux233.IN155
IR[4] => Mux233.IN156
IR[4] => Mux233.IN157
IR[4] => Mux233.IN158
IR[4] => Mux233.IN159
IR[4] => Mux233.IN160
IR[4] => Mux233.IN161
IR[4] => Mux233.IN162
IR[4] => Mux233.IN163
IR[4] => Mux233.IN164
IR[4] => Mux233.IN165
IR[4] => Mux233.IN166
IR[4] => Mux233.IN167
IR[4] => Mux233.IN168
IR[4] => Mux233.IN169
IR[4] => Mux233.IN170
IR[4] => Mux233.IN171
IR[4] => Mux233.IN172
IR[4] => Mux233.IN173
IR[4] => Mux233.IN174
IR[4] => Mux233.IN175
IR[4] => Mux233.IN176
IR[4] => Mux233.IN177
IR[4] => Mux233.IN178
IR[4] => Mux233.IN179
IR[4] => Mux233.IN180
IR[4] => Mux233.IN181
IR[4] => Mux233.IN182
IR[4] => Mux233.IN183
IR[4] => Mux233.IN184
IR[4] => Mux233.IN185
IR[4] => Mux233.IN186
IR[4] => Mux233.IN187
IR[4] => Mux233.IN188
IR[4] => Mux233.IN189
IR[4] => Mux233.IN190
IR[4] => Mux233.IN191
IR[4] => Mux233.IN192
IR[4] => Mux233.IN193
IR[4] => Mux233.IN194
IR[4] => Mux233.IN195
IR[4] => Mux233.IN196
IR[4] => Mux233.IN197
IR[4] => Mux233.IN198
IR[4] => Mux233.IN199
IR[4] => Mux233.IN200
IR[4] => Mux233.IN201
IR[4] => Mux233.IN202
IR[4] => Mux233.IN203
IR[4] => Mux233.IN204
IR[4] => Mux233.IN205
IR[4] => Mux233.IN206
IR[4] => Mux233.IN207
IR[4] => Mux233.IN208
IR[4] => Mux233.IN209
IR[4] => Mux233.IN210
IR[4] => Mux233.IN211
IR[4] => Mux233.IN212
IR[4] => Mux233.IN213
IR[4] => Mux233.IN214
IR[4] => Mux233.IN215
IR[4] => Mux233.IN216
IR[4] => Mux233.IN217
IR[4] => Mux233.IN218
IR[4] => Mux233.IN219
IR[4] => Mux233.IN220
IR[4] => Mux233.IN221
IR[4] => Mux233.IN222
IR[4] => Mux233.IN223
IR[4] => Mux233.IN224
IR[4] => Mux233.IN225
IR[4] => Mux233.IN226
IR[4] => Mux233.IN227
IR[4] => Mux233.IN228
IR[4] => Mux233.IN229
IR[4] => Mux233.IN230
IR[4] => Mux233.IN231
IR[4] => Mux233.IN232
IR[4] => Mux233.IN233
IR[4] => Mux233.IN234
IR[4] => Mux233.IN235
IR[4] => Mux233.IN236
IR[4] => Mux233.IN237
IR[4] => Mux233.IN238
IR[4] => Mux233.IN239
IR[4] => Mux233.IN240
IR[4] => Mux233.IN241
IR[4] => Mux233.IN242
IR[4] => Mux233.IN243
IR[4] => Mux233.IN244
IR[4] => Mux233.IN245
IR[4] => Mux233.IN246
IR[4] => Mux233.IN247
IR[4] => Mux233.IN248
IR[4] => Mux233.IN249
IR[4] => Mux233.IN250
IR[4] => Mux233.IN251
IR[4] => Mux233.IN252
IR[4] => Mux233.IN253
IR[4] => Mux233.IN254
IR[4] => Mux233.IN255
IR[4] => Mux233.IN256
IR[4] => Mux233.IN257
IR[4] => Mux233.IN258
IR[4] => Mux233.IN259
IR[4] => Mux234.IN37
IR[4] => Mux236.IN259
IR[4] => Mux237.IN259
IR[4] => Mux238.IN259
IR[4] => Mux242.IN130
IR[4] => Mux243.IN130
IR[4] => Mux246.IN259
IR[4] => Mux247.IN259
IR[4] => Mux253.IN259
IR[4] => Equal3.IN1
IR[4] => Equal4.IN1
IR[4] => Equal6.IN6
IR[4] => Equal8.IN1
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux44.IN4
IR[5] => Mux60.IN258
IR[5] => Mux61.IN153
IR[5] => Mux62.IN153
IR[5] => Mux63.IN153
IR[5] => Mux64.IN258
IR[5] => Mux66.IN195
IR[5] => Mux66.IN196
IR[5] => Mux66.IN197
IR[5] => Mux66.IN198
IR[5] => Mux66.IN199
IR[5] => Mux66.IN200
IR[5] => Mux66.IN201
IR[5] => Mux66.IN202
IR[5] => Mux66.IN203
IR[5] => Mux66.IN204
IR[5] => Mux66.IN205
IR[5] => Mux66.IN206
IR[5] => Mux66.IN207
IR[5] => Mux66.IN208
IR[5] => Mux66.IN209
IR[5] => Mux66.IN210
IR[5] => Mux66.IN211
IR[5] => Mux66.IN212
IR[5] => Mux66.IN213
IR[5] => Mux66.IN214
IR[5] => Mux66.IN215
IR[5] => Mux66.IN216
IR[5] => Mux66.IN217
IR[5] => Mux66.IN218
IR[5] => Mux66.IN219
IR[5] => Mux66.IN220
IR[5] => Mux66.IN221
IR[5] => Mux66.IN222
IR[5] => Mux66.IN223
IR[5] => Mux66.IN224
IR[5] => Mux66.IN225
IR[5] => Mux66.IN226
IR[5] => Mux66.IN227
IR[5] => Mux66.IN228
IR[5] => Mux66.IN229
IR[5] => Mux66.IN230
IR[5] => Mux66.IN231
IR[5] => Mux66.IN232
IR[5] => Mux66.IN233
IR[5] => Mux66.IN234
IR[5] => Mux66.IN235
IR[5] => Mux66.IN236
IR[5] => Mux66.IN237
IR[5] => Mux66.IN238
IR[5] => Mux66.IN239
IR[5] => Mux66.IN240
IR[5] => Mux66.IN241
IR[5] => Mux66.IN242
IR[5] => Mux66.IN243
IR[5] => Mux66.IN244
IR[5] => Mux66.IN245
IR[5] => Mux66.IN246
IR[5] => Mux66.IN247
IR[5] => Mux66.IN248
IR[5] => Mux66.IN249
IR[5] => Mux66.IN250
IR[5] => Mux66.IN251
IR[5] => Mux66.IN252
IR[5] => Mux66.IN253
IR[5] => Mux66.IN254
IR[5] => Mux66.IN255
IR[5] => Mux66.IN256
IR[5] => Mux66.IN257
IR[5] => Mux66.IN258
IR[5] => Mux67.IN195
IR[5] => Mux68.IN195
IR[5] => Mux69.IN258
IR[5] => Mux70.IN258
IR[5] => Mux71.IN257
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN258
IR[5] => Mux80.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN258
IR[5] => Mux88.IN258
IR[5] => Mux89.IN258
IR[5] => Mux90.IN250
IR[5] => Mux90.IN251
IR[5] => Mux90.IN252
IR[5] => Mux90.IN253
IR[5] => Mux90.IN254
IR[5] => Mux90.IN255
IR[5] => Mux90.IN256
IR[5] => Mux90.IN257
IR[5] => Mux90.IN258
IR[5] => Mux91.IN250
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux96.IN258
IR[5] => Mux97.IN258
IR[5] => Mux98.IN258
IR[5] => Mux99.IN28
IR[5] => Mux99.IN29
IR[5] => Mux99.IN30
IR[5] => Mux99.IN31
IR[5] => Mux99.IN32
IR[5] => Mux99.IN33
IR[5] => Mux99.IN34
IR[5] => Mux99.IN35
IR[5] => Mux99.IN36
IR[5] => Mux99.IN37
IR[5] => Mux99.IN38
IR[5] => Mux99.IN39
IR[5] => Mux99.IN40
IR[5] => Mux99.IN41
IR[5] => Mux99.IN42
IR[5] => Mux99.IN43
IR[5] => Mux99.IN44
IR[5] => Mux99.IN45
IR[5] => Mux99.IN46
IR[5] => Mux99.IN47
IR[5] => Mux99.IN48
IR[5] => Mux99.IN49
IR[5] => Mux99.IN50
IR[5] => Mux99.IN51
IR[5] => Mux99.IN52
IR[5] => Mux99.IN53
IR[5] => Mux99.IN54
IR[5] => Mux99.IN55
IR[5] => Mux99.IN56
IR[5] => Mux99.IN57
IR[5] => Mux99.IN58
IR[5] => Mux99.IN59
IR[5] => Mux99.IN60
IR[5] => Mux99.IN61
IR[5] => Mux99.IN62
IR[5] => Mux99.IN63
IR[5] => Mux99.IN64
IR[5] => Mux99.IN65
IR[5] => Mux99.IN66
IR[5] => Mux99.IN67
IR[5] => Mux99.IN68
IR[5] => Mux99.IN69
IR[5] => Mux99.IN70
IR[5] => Mux99.IN71
IR[5] => Mux99.IN72
IR[5] => Mux99.IN73
IR[5] => Mux99.IN74
IR[5] => Mux99.IN75
IR[5] => Mux99.IN76
IR[5] => Mux99.IN77
IR[5] => Mux99.IN78
IR[5] => Mux99.IN79
IR[5] => Mux99.IN80
IR[5] => Mux99.IN81
IR[5] => Mux99.IN82
IR[5] => Mux99.IN83
IR[5] => Mux99.IN84
IR[5] => Mux99.IN85
IR[5] => Mux99.IN86
IR[5] => Mux99.IN87
IR[5] => Mux99.IN88
IR[5] => Mux99.IN89
IR[5] => Mux99.IN90
IR[5] => Mux99.IN91
IR[5] => Mux99.IN92
IR[5] => Mux99.IN93
IR[5] => Mux99.IN94
IR[5] => Mux99.IN95
IR[5] => Mux99.IN96
IR[5] => Mux99.IN97
IR[5] => Mux99.IN98
IR[5] => Mux99.IN99
IR[5] => Mux99.IN100
IR[5] => Mux99.IN101
IR[5] => Mux99.IN102
IR[5] => Mux99.IN103
IR[5] => Mux99.IN104
IR[5] => Mux99.IN105
IR[5] => Mux99.IN106
IR[5] => Mux99.IN107
IR[5] => Mux99.IN108
IR[5] => Mux99.IN109
IR[5] => Mux99.IN110
IR[5] => Mux99.IN111
IR[5] => Mux99.IN112
IR[5] => Mux99.IN113
IR[5] => Mux99.IN114
IR[5] => Mux99.IN115
IR[5] => Mux99.IN116
IR[5] => Mux99.IN117
IR[5] => Mux99.IN118
IR[5] => Mux99.IN119
IR[5] => Mux99.IN120
IR[5] => Mux99.IN121
IR[5] => Mux99.IN122
IR[5] => Mux99.IN123
IR[5] => Mux99.IN124
IR[5] => Mux99.IN125
IR[5] => Mux99.IN126
IR[5] => Mux99.IN127
IR[5] => Mux99.IN128
IR[5] => Mux99.IN129
IR[5] => Mux99.IN130
IR[5] => Mux99.IN131
IR[5] => Mux99.IN132
IR[5] => Mux99.IN133
IR[5] => Mux99.IN134
IR[5] => Mux99.IN135
IR[5] => Mux99.IN136
IR[5] => Mux99.IN137
IR[5] => Mux99.IN138
IR[5] => Mux99.IN139
IR[5] => Mux99.IN140
IR[5] => Mux99.IN141
IR[5] => Mux99.IN142
IR[5] => Mux99.IN143
IR[5] => Mux99.IN144
IR[5] => Mux99.IN145
IR[5] => Mux99.IN146
IR[5] => Mux99.IN147
IR[5] => Mux99.IN148
IR[5] => Mux99.IN149
IR[5] => Mux99.IN150
IR[5] => Mux99.IN151
IR[5] => Mux99.IN152
IR[5] => Mux99.IN153
IR[5] => Mux99.IN154
IR[5] => Mux99.IN155
IR[5] => Mux99.IN156
IR[5] => Mux99.IN157
IR[5] => Mux99.IN158
IR[5] => Mux99.IN159
IR[5] => Mux99.IN160
IR[5] => Mux99.IN161
IR[5] => Mux99.IN162
IR[5] => Mux99.IN163
IR[5] => Mux99.IN164
IR[5] => Mux99.IN165
IR[5] => Mux99.IN166
IR[5] => Mux99.IN167
IR[5] => Mux99.IN168
IR[5] => Mux99.IN169
IR[5] => Mux99.IN170
IR[5] => Mux99.IN171
IR[5] => Mux99.IN172
IR[5] => Mux99.IN173
IR[5] => Mux99.IN174
IR[5] => Mux99.IN175
IR[5] => Mux99.IN176
IR[5] => Mux99.IN177
IR[5] => Mux99.IN178
IR[5] => Mux99.IN179
IR[5] => Mux99.IN180
IR[5] => Mux99.IN181
IR[5] => Mux99.IN182
IR[5] => Mux99.IN183
IR[5] => Mux99.IN184
IR[5] => Mux99.IN185
IR[5] => Mux99.IN186
IR[5] => Mux99.IN187
IR[5] => Mux99.IN188
IR[5] => Mux99.IN189
IR[5] => Mux99.IN190
IR[5] => Mux99.IN191
IR[5] => Mux99.IN192
IR[5] => Mux99.IN193
IR[5] => Mux99.IN194
IR[5] => Mux99.IN195
IR[5] => Mux99.IN196
IR[5] => Mux99.IN197
IR[5] => Mux99.IN198
IR[5] => Mux99.IN199
IR[5] => Mux99.IN200
IR[5] => Mux99.IN201
IR[5] => Mux99.IN202
IR[5] => Mux99.IN203
IR[5] => Mux99.IN204
IR[5] => Mux99.IN205
IR[5] => Mux99.IN206
IR[5] => Mux99.IN207
IR[5] => Mux99.IN208
IR[5] => Mux99.IN209
IR[5] => Mux99.IN210
IR[5] => Mux99.IN211
IR[5] => Mux99.IN212
IR[5] => Mux99.IN213
IR[5] => Mux99.IN214
IR[5] => Mux99.IN215
IR[5] => Mux99.IN216
IR[5] => Mux99.IN217
IR[5] => Mux99.IN218
IR[5] => Mux99.IN219
IR[5] => Mux99.IN220
IR[5] => Mux99.IN221
IR[5] => Mux99.IN222
IR[5] => Mux99.IN223
IR[5] => Mux99.IN224
IR[5] => Mux99.IN225
IR[5] => Mux99.IN226
IR[5] => Mux99.IN227
IR[5] => Mux99.IN228
IR[5] => Mux99.IN229
IR[5] => Mux99.IN230
IR[5] => Mux99.IN231
IR[5] => Mux99.IN232
IR[5] => Mux99.IN233
IR[5] => Mux99.IN234
IR[5] => Mux99.IN235
IR[5] => Mux99.IN236
IR[5] => Mux99.IN237
IR[5] => Mux99.IN238
IR[5] => Mux99.IN239
IR[5] => Mux99.IN240
IR[5] => Mux99.IN241
IR[5] => Mux99.IN242
IR[5] => Mux99.IN243
IR[5] => Mux99.IN244
IR[5] => Mux99.IN245
IR[5] => Mux99.IN246
IR[5] => Mux99.IN247
IR[5] => Mux99.IN248
IR[5] => Mux99.IN249
IR[5] => Mux99.IN250
IR[5] => Mux99.IN251
IR[5] => Mux99.IN252
IR[5] => Mux99.IN253
IR[5] => Mux99.IN254
IR[5] => Mux99.IN255
IR[5] => Mux99.IN256
IR[5] => Mux99.IN257
IR[5] => Mux99.IN258
IR[5] => Mux100.IN28
IR[5] => Mux101.IN28
IR[5] => Mux102.IN258
IR[5] => Mux103.IN258
IR[5] => Mux104.IN258
IR[5] => Mux105.IN258
IR[5] => Mux106.IN258
IR[5] => Mux107.IN258
IR[5] => Mux108.IN258
IR[5] => Mux109.IN258
IR[5] => Mux110.IN258
IR[5] => Mux112.IN66
IR[5] => Mux113.IN258
IR[5] => Mux114.IN258
IR[5] => Mux115.IN258
IR[5] => Mux116.IN258
IR[5] => Mux118.IN258
IR[5] => Mux119.IN258
IR[5] => Mux120.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux148.IN1
IR[5] => Mux148.IN2
IR[5] => Mux148.IN3
IR[5] => Mux148.IN4
IR[5] => Mux148.IN5
IR[5] => Mux148.IN6
IR[5] => Mux148.IN7
IR[5] => Mux153.IN1
IR[5] => Mux153.IN2
IR[5] => Mux153.IN3
IR[5] => Mux153.IN4
IR[5] => Mux153.IN5
IR[5] => Mux153.IN6
IR[5] => Mux153.IN7
IR[5] => Mux159.IN4
IR[5] => Mux160.IN4
IR[5] => Mux161.IN1
IR[5] => Mux161.IN2
IR[5] => Mux161.IN3
IR[5] => Mux161.IN4
IR[5] => Mux162.IN1
IR[5] => Mux163.IN1
IR[5] => Mux163.IN2
IR[5] => Mux163.IN3
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux187.IN1
IR[5] => Mux187.IN2
IR[5] => Mux187.IN3
IR[5] => Mux187.IN4
IR[5] => Mux187.IN5
IR[5] => Mux187.IN6
IR[5] => Mux187.IN7
IR[5] => Mux192.IN7
IR[5] => Mux201.IN66
IR[5] => Mux202.IN130
IR[5] => Mux203.IN130
IR[5] => Mux204.IN258
IR[5] => Mux205.IN258
IR[5] => Mux206.IN258
IR[5] => Mux207.IN130
IR[5] => Mux208.IN252
IR[5] => Mux209.IN258
IR[5] => Mux212.IN258
IR[5] => Mux213.IN66
IR[5] => Mux214.IN258
IR[5] => Mux216.IN258
IR[5] => Mux218.IN258
IR[5] => Mux219.IN258
IR[5] => Mux220.IN258
IR[5] => Mux222.IN258
IR[5] => Mux223.IN258
IR[5] => Mux224.IN258
IR[5] => Mux225.IN130
IR[5] => Mux226.IN258
IR[5] => Mux227.IN66
IR[5] => Mux228.IN66
IR[5] => Mux229.IN66
IR[5] => Mux230.IN66
IR[5] => Mux231.IN258
IR[5] => Mux232.IN36
IR[5] => Mux232.IN37
IR[5] => Mux232.IN38
IR[5] => Mux232.IN39
IR[5] => Mux232.IN40
IR[5] => Mux232.IN41
IR[5] => Mux232.IN42
IR[5] => Mux232.IN43
IR[5] => Mux232.IN44
IR[5] => Mux232.IN45
IR[5] => Mux232.IN46
IR[5] => Mux232.IN47
IR[5] => Mux232.IN48
IR[5] => Mux232.IN49
IR[5] => Mux232.IN50
IR[5] => Mux232.IN51
IR[5] => Mux232.IN52
IR[5] => Mux232.IN53
IR[5] => Mux232.IN54
IR[5] => Mux232.IN55
IR[5] => Mux232.IN56
IR[5] => Mux232.IN57
IR[5] => Mux232.IN58
IR[5] => Mux232.IN59
IR[5] => Mux232.IN60
IR[5] => Mux232.IN61
IR[5] => Mux232.IN62
IR[5] => Mux232.IN63
IR[5] => Mux232.IN64
IR[5] => Mux232.IN65
IR[5] => Mux232.IN66
IR[5] => Mux232.IN67
IR[5] => Mux232.IN68
IR[5] => Mux232.IN69
IR[5] => Mux232.IN70
IR[5] => Mux232.IN71
IR[5] => Mux232.IN72
IR[5] => Mux232.IN73
IR[5] => Mux232.IN74
IR[5] => Mux232.IN75
IR[5] => Mux232.IN76
IR[5] => Mux232.IN77
IR[5] => Mux232.IN78
IR[5] => Mux232.IN79
IR[5] => Mux232.IN80
IR[5] => Mux232.IN81
IR[5] => Mux232.IN82
IR[5] => Mux232.IN83
IR[5] => Mux232.IN84
IR[5] => Mux232.IN85
IR[5] => Mux232.IN86
IR[5] => Mux232.IN87
IR[5] => Mux232.IN88
IR[5] => Mux232.IN89
IR[5] => Mux232.IN90
IR[5] => Mux232.IN91
IR[5] => Mux232.IN92
IR[5] => Mux232.IN93
IR[5] => Mux232.IN94
IR[5] => Mux232.IN95
IR[5] => Mux232.IN96
IR[5] => Mux232.IN97
IR[5] => Mux232.IN98
IR[5] => Mux232.IN99
IR[5] => Mux232.IN100
IR[5] => Mux232.IN101
IR[5] => Mux232.IN102
IR[5] => Mux232.IN103
IR[5] => Mux232.IN104
IR[5] => Mux232.IN105
IR[5] => Mux232.IN106
IR[5] => Mux232.IN107
IR[5] => Mux232.IN108
IR[5] => Mux232.IN109
IR[5] => Mux232.IN110
IR[5] => Mux232.IN111
IR[5] => Mux232.IN112
IR[5] => Mux232.IN113
IR[5] => Mux232.IN114
IR[5] => Mux232.IN115
IR[5] => Mux232.IN116
IR[5] => Mux232.IN117
IR[5] => Mux232.IN118
IR[5] => Mux232.IN119
IR[5] => Mux232.IN120
IR[5] => Mux232.IN121
IR[5] => Mux232.IN122
IR[5] => Mux232.IN123
IR[5] => Mux232.IN124
IR[5] => Mux232.IN125
IR[5] => Mux232.IN126
IR[5] => Mux232.IN127
IR[5] => Mux232.IN128
IR[5] => Mux232.IN129
IR[5] => Mux232.IN130
IR[5] => Mux232.IN131
IR[5] => Mux232.IN132
IR[5] => Mux232.IN133
IR[5] => Mux232.IN134
IR[5] => Mux232.IN135
IR[5] => Mux232.IN136
IR[5] => Mux232.IN137
IR[5] => Mux232.IN138
IR[5] => Mux232.IN139
IR[5] => Mux232.IN140
IR[5] => Mux232.IN141
IR[5] => Mux232.IN142
IR[5] => Mux232.IN143
IR[5] => Mux232.IN144
IR[5] => Mux232.IN145
IR[5] => Mux232.IN146
IR[5] => Mux232.IN147
IR[5] => Mux232.IN148
IR[5] => Mux232.IN149
IR[5] => Mux232.IN150
IR[5] => Mux232.IN151
IR[5] => Mux232.IN152
IR[5] => Mux232.IN153
IR[5] => Mux232.IN154
IR[5] => Mux232.IN155
IR[5] => Mux232.IN156
IR[5] => Mux232.IN157
IR[5] => Mux232.IN158
IR[5] => Mux232.IN159
IR[5] => Mux232.IN160
IR[5] => Mux232.IN161
IR[5] => Mux232.IN162
IR[5] => Mux232.IN163
IR[5] => Mux232.IN164
IR[5] => Mux232.IN165
IR[5] => Mux232.IN166
IR[5] => Mux232.IN167
IR[5] => Mux232.IN168
IR[5] => Mux232.IN169
IR[5] => Mux232.IN170
IR[5] => Mux232.IN171
IR[5] => Mux232.IN172
IR[5] => Mux232.IN173
IR[5] => Mux232.IN174
IR[5] => Mux232.IN175
IR[5] => Mux232.IN176
IR[5] => Mux232.IN177
IR[5] => Mux232.IN178
IR[5] => Mux232.IN179
IR[5] => Mux232.IN180
IR[5] => Mux232.IN181
IR[5] => Mux232.IN182
IR[5] => Mux232.IN183
IR[5] => Mux232.IN184
IR[5] => Mux232.IN185
IR[5] => Mux232.IN186
IR[5] => Mux232.IN187
IR[5] => Mux232.IN188
IR[5] => Mux232.IN189
IR[5] => Mux232.IN190
IR[5] => Mux232.IN191
IR[5] => Mux232.IN192
IR[5] => Mux232.IN193
IR[5] => Mux232.IN194
IR[5] => Mux232.IN195
IR[5] => Mux232.IN196
IR[5] => Mux232.IN197
IR[5] => Mux232.IN198
IR[5] => Mux232.IN199
IR[5] => Mux232.IN200
IR[5] => Mux232.IN201
IR[5] => Mux232.IN202
IR[5] => Mux232.IN203
IR[5] => Mux232.IN204
IR[5] => Mux232.IN205
IR[5] => Mux232.IN206
IR[5] => Mux232.IN207
IR[5] => Mux232.IN208
IR[5] => Mux232.IN209
IR[5] => Mux232.IN210
IR[5] => Mux232.IN211
IR[5] => Mux232.IN212
IR[5] => Mux232.IN213
IR[5] => Mux232.IN214
IR[5] => Mux232.IN215
IR[5] => Mux232.IN216
IR[5] => Mux232.IN217
IR[5] => Mux232.IN218
IR[5] => Mux232.IN219
IR[5] => Mux232.IN220
IR[5] => Mux232.IN221
IR[5] => Mux232.IN222
IR[5] => Mux232.IN223
IR[5] => Mux232.IN224
IR[5] => Mux232.IN225
IR[5] => Mux232.IN226
IR[5] => Mux232.IN227
IR[5] => Mux232.IN228
IR[5] => Mux232.IN229
IR[5] => Mux232.IN230
IR[5] => Mux232.IN231
IR[5] => Mux232.IN232
IR[5] => Mux232.IN233
IR[5] => Mux232.IN234
IR[5] => Mux232.IN235
IR[5] => Mux232.IN236
IR[5] => Mux232.IN237
IR[5] => Mux232.IN238
IR[5] => Mux232.IN239
IR[5] => Mux232.IN240
IR[5] => Mux232.IN241
IR[5] => Mux232.IN242
IR[5] => Mux232.IN243
IR[5] => Mux232.IN244
IR[5] => Mux232.IN245
IR[5] => Mux232.IN246
IR[5] => Mux232.IN247
IR[5] => Mux232.IN248
IR[5] => Mux232.IN249
IR[5] => Mux232.IN250
IR[5] => Mux232.IN251
IR[5] => Mux232.IN252
IR[5] => Mux232.IN253
IR[5] => Mux232.IN254
IR[5] => Mux232.IN255
IR[5] => Mux232.IN256
IR[5] => Mux232.IN257
IR[5] => Mux232.IN258
IR[5] => Mux233.IN36
IR[5] => Mux234.IN36
IR[5] => Mux235.IN66
IR[5] => Mux236.IN258
IR[5] => Mux237.IN258
IR[5] => Mux238.IN258
IR[5] => Mux239.IN66
IR[5] => Mux240.IN66
IR[5] => Mux244.IN130
IR[5] => Mux245.IN130
IR[5] => Mux246.IN258
IR[5] => Mux247.IN258
IR[5] => Mux249.IN66
IR[5] => Mux251.IN66
IR[5] => Mux252.IN66
IR[5] => Mux253.IN258
IR[5] => Equal3.IN0
IR[5] => Equal4.IN0
IR[5] => Equal6.IN5
IR[5] => Equal8.IN0
IR[6] => Mux60.IN257
IR[6] => Mux61.IN152
IR[6] => Mux62.IN152
IR[6] => Mux63.IN152
IR[6] => Mux64.IN257
IR[6] => Mux65.IN65
IR[6] => Mux66.IN194
IR[6] => Mux67.IN194
IR[6] => Mux68.IN194
IR[6] => Mux69.IN257
IR[6] => Mux70.IN257
IR[6] => Mux71.IN256
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN257
IR[6] => Mux80.IN257
IR[6] => Mux81.IN65
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN257
IR[6] => Mux88.IN257
IR[6] => Mux89.IN257
IR[6] => Mux90.IN249
IR[6] => Mux91.IN249
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN257
IR[6] => Mux97.IN257
IR[6] => Mux98.IN257
IR[6] => Mux99.IN27
IR[6] => Mux100.IN27
IR[6] => Mux101.IN27
IR[6] => Mux102.IN257
IR[6] => Mux103.IN257
IR[6] => Mux104.IN257
IR[6] => Mux105.IN257
IR[6] => Mux106.IN257
IR[6] => Mux107.IN257
IR[6] => Mux108.IN257
IR[6] => Mux109.IN257
IR[6] => Mux110.IN257
IR[6] => Mux111.IN65
IR[6] => Mux112.IN65
IR[6] => Mux113.IN257
IR[6] => Mux114.IN257
IR[6] => Mux115.IN257
IR[6] => Mux116.IN257
IR[6] => Mux117.IN33
IR[6] => Mux118.IN257
IR[6] => Mux119.IN257
IR[6] => Mux120.IN257
IR[6] => Mux123.IN33
IR[6] => Mux124.IN33
IR[6] => Mux125.IN33
IR[6] => Mux126.IN33
IR[6] => Mux127.IN33
IR[6] => Mux128.IN33
IR[6] => Mux129.IN33
IR[6] => Mux130.IN33
IR[6] => Mux131.IN33
IR[6] => Mux132.IN33
IR[6] => Mux133.IN33
IR[6] => Mux134.IN33
IR[6] => Mux135.IN33
IR[6] => Mux201.IN65
IR[6] => Mux202.IN129
IR[6] => Mux203.IN129
IR[6] => Mux204.IN257
IR[6] => Mux205.IN257
IR[6] => Mux206.IN257
IR[6] => Mux207.IN129
IR[6] => Mux208.IN251
IR[6] => Mux209.IN257
IR[6] => Mux210.IN65
IR[6] => Mux211.IN65
IR[6] => Mux212.IN257
IR[6] => Mux213.IN65
IR[6] => Mux214.IN257
IR[6] => Mux215.IN65
IR[6] => Mux216.IN257
IR[6] => Mux217.IN65
IR[6] => Mux218.IN257
IR[6] => Mux219.IN257
IR[6] => Mux220.IN257
IR[6] => Mux221.IN65
IR[6] => Mux222.IN257
IR[6] => Mux223.IN257
IR[6] => Mux224.IN257
IR[6] => Mux225.IN129
IR[6] => Mux226.IN257
IR[6] => Mux227.IN65
IR[6] => Mux228.IN65
IR[6] => Mux229.IN65
IR[6] => Mux230.IN65
IR[6] => Mux231.IN257
IR[6] => Mux232.IN35
IR[6] => Mux233.IN35
IR[6] => Mux234.IN35
IR[6] => Mux235.IN65
IR[6] => Mux236.IN257
IR[6] => Mux237.IN257
IR[6] => Mux238.IN257
IR[6] => Mux239.IN65
IR[6] => Mux240.IN65
IR[6] => Mux241.IN33
IR[6] => Mux242.IN129
IR[6] => Mux243.IN129
IR[6] => Mux244.IN129
IR[6] => Mux245.IN129
IR[6] => Mux246.IN257
IR[6] => Mux247.IN257
IR[6] => Mux248.IN33
IR[6] => Mux249.IN65
IR[6] => Mux250.IN33
IR[6] => Mux251.IN65
IR[6] => Mux252.IN65
IR[6] => Mux253.IN257
IR[6] => Equal6.IN1
IR[6] => Equal8.IN5
IR[7] => Mux60.IN256
IR[7] => Mux61.IN151
IR[7] => Mux62.IN151
IR[7] => Mux63.IN151
IR[7] => Mux64.IN256
IR[7] => Mux65.IN64
IR[7] => Mux66.IN193
IR[7] => Mux67.IN193
IR[7] => Mux68.IN193
IR[7] => Mux69.IN256
IR[7] => Mux70.IN256
IR[7] => Mux71.IN255
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN256
IR[7] => Mux80.IN256
IR[7] => Mux81.IN64
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN256
IR[7] => Mux88.IN256
IR[7] => Mux89.IN256
IR[7] => Mux90.IN248
IR[7] => Mux91.IN248
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN256
IR[7] => Mux97.IN256
IR[7] => Mux98.IN256
IR[7] => Mux99.IN26
IR[7] => Mux100.IN26
IR[7] => Mux101.IN26
IR[7] => Mux102.IN256
IR[7] => Mux103.IN256
IR[7] => Mux104.IN256
IR[7] => Mux105.IN256
IR[7] => Mux106.IN256
IR[7] => Mux107.IN256
IR[7] => Mux108.IN256
IR[7] => Mux109.IN256
IR[7] => Mux110.IN256
IR[7] => Mux111.IN64
IR[7] => Mux112.IN64
IR[7] => Mux113.IN256
IR[7] => Mux114.IN256
IR[7] => Mux115.IN256
IR[7] => Mux116.IN256
IR[7] => Mux117.IN32
IR[7] => Mux118.IN256
IR[7] => Mux119.IN256
IR[7] => Mux120.IN256
IR[7] => Mux123.IN32
IR[7] => Mux124.IN32
IR[7] => Mux125.IN32
IR[7] => Mux126.IN32
IR[7] => Mux127.IN32
IR[7] => Mux128.IN32
IR[7] => Mux129.IN32
IR[7] => Mux130.IN32
IR[7] => Mux131.IN32
IR[7] => Mux132.IN32
IR[7] => Mux133.IN32
IR[7] => Mux134.IN32
IR[7] => Mux135.IN32
IR[7] => Mux201.IN64
IR[7] => Mux202.IN128
IR[7] => Mux203.IN128
IR[7] => Mux204.IN256
IR[7] => Mux205.IN256
IR[7] => Mux206.IN256
IR[7] => Mux207.IN128
IR[7] => Mux208.IN250
IR[7] => Mux209.IN256
IR[7] => Mux210.IN64
IR[7] => Mux211.IN64
IR[7] => Mux212.IN256
IR[7] => Mux213.IN64
IR[7] => Mux214.IN256
IR[7] => Mux215.IN64
IR[7] => Mux216.IN256
IR[7] => Mux217.IN64
IR[7] => Mux218.IN256
IR[7] => Mux219.IN256
IR[7] => Mux220.IN256
IR[7] => Mux221.IN64
IR[7] => Mux222.IN256
IR[7] => Mux223.IN256
IR[7] => Mux224.IN256
IR[7] => Mux225.IN128
IR[7] => Mux226.IN256
IR[7] => Mux227.IN64
IR[7] => Mux228.IN64
IR[7] => Mux229.IN64
IR[7] => Mux230.IN64
IR[7] => Mux231.IN256
IR[7] => Mux232.IN34
IR[7] => Mux233.IN34
IR[7] => Mux234.IN34
IR[7] => Mux235.IN64
IR[7] => Mux236.IN256
IR[7] => Mux237.IN256
IR[7] => Mux238.IN256
IR[7] => Mux239.IN64
IR[7] => Mux240.IN64
IR[7] => Mux241.IN32
IR[7] => Mux242.IN128
IR[7] => Mux243.IN128
IR[7] => Mux244.IN128
IR[7] => Mux245.IN128
IR[7] => Mux246.IN256
IR[7] => Mux247.IN256
IR[7] => Mux248.IN32
IR[7] => Mux249.IN64
IR[7] => Mux250.IN32
IR[7] => Mux251.IN64
IR[7] => Mux252.IN64
IR[7] => Mux253.IN256
IR[7] => Equal6.IN0
IR[7] => Equal8.IN4
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[0] => Mux280.IN5
ISet[0] => Mux281.IN5
ISet[0] => Mux282.IN5
ISet[0] => Mux283.IN5
ISet[0] => Mux284.IN5
ISet[0] => Mux285.IN5
ISet[0] => Mux286.IN5
ISet[0] => Mux287.IN5
ISet[0] => Mux288.IN5
ISet[0] => Mux289.IN5
ISet[0] => Mux290.IN5
ISet[0] => Mux291.IN5
ISet[0] => Mux292.IN5
ISet[0] => Mux293.IN5
ISet[0] => Mux294.IN5
ISet[0] => Mux295.IN5
ISet[0] => Mux296.IN5
ISet[0] => Mux297.IN5
ISet[0] => Mux298.IN5
ISet[0] => Mux299.IN5
ISet[0] => Mux300.IN5
ISet[0] => Mux301.IN5
ISet[0] => Mux302.IN5
ISet[0] => Mux303.IN5
ISet[0] => Mux304.IN5
ISet[0] => Mux305.IN5
ISet[0] => Mux306.IN5
ISet[0] => Mux307.IN5
ISet[0] => Mux308.IN5
ISet[0] => Mux309.IN5
ISet[0] => Mux310.IN5
ISet[0] => Mux311.IN5
ISet[0] => Mux312.IN5
ISet[0] => Mux313.IN5
ISet[0] => Mux314.IN5
ISet[0] => Mux315.IN5
ISet[0] => Equal9.IN0
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Mux280.IN4
ISet[1] => Mux281.IN4
ISet[1] => Mux282.IN4
ISet[1] => Mux283.IN4
ISet[1] => Mux284.IN4
ISet[1] => Mux285.IN4
ISet[1] => Mux286.IN4
ISet[1] => Mux287.IN4
ISet[1] => Mux288.IN4
ISet[1] => Mux289.IN4
ISet[1] => Mux290.IN4
ISet[1] => Mux291.IN4
ISet[1] => Mux292.IN4
ISet[1] => Mux293.IN4
ISet[1] => Mux294.IN4
ISet[1] => Mux295.IN4
ISet[1] => Mux296.IN4
ISet[1] => Mux297.IN4
ISet[1] => Mux298.IN4
ISet[1] => Mux299.IN4
ISet[1] => Mux300.IN4
ISet[1] => Mux301.IN4
ISet[1] => Mux302.IN4
ISet[1] => Mux303.IN4
ISet[1] => Mux304.IN4
ISet[1] => Mux305.IN4
ISet[1] => Mux306.IN4
ISet[1] => Mux307.IN4
ISet[1] => Mux308.IN4
ISet[1] => Mux309.IN4
ISet[1] => Mux310.IN4
ISet[1] => Mux311.IN4
ISet[1] => Mux312.IN4
ISet[1] => Mux313.IN4
ISet[1] => Mux314.IN4
ISet[1] => Mux315.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
ISet[1] => I_MULUB.OUTPUTSELECT
ISet[1] => I_MULU.OUTPUTSELECT
ISet[1] => Equal9.IN1
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux21.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN9
MCycle[0] => Mux31.IN9
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN9
MCycle[0] => Mux36.IN9
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN5
MCycle[0] => Mux40.IN5
MCycle[0] => Mux41.IN5
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux51.IN10
MCycle[0] => Mux52.IN10
MCycle[0] => Mux53.IN10
MCycle[0] => Mux54.IN10
MCycle[0] => Mux55.IN10
MCycle[0] => Mux56.IN10
MCycle[0] => Mux57.IN10
MCycle[0] => Mux58.IN10
MCycle[0] => Mux59.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux138.IN10
MCycle[0] => Mux139.IN10
MCycle[0] => Mux140.IN10
MCycle[0] => Mux141.IN10
MCycle[0] => Mux142.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux150.IN10
MCycle[0] => Mux151.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux172.IN5
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Mux181.IN5
MCycle[0] => Mux182.IN10
MCycle[0] => Mux183.IN10
MCycle[0] => Mux184.IN10
MCycle[0] => Mux185.IN10
MCycle[0] => Mux186.IN10
MCycle[0] => Mux187.IN10
MCycle[0] => Mux188.IN10
MCycle[0] => Mux189.IN10
MCycle[0] => Mux191.IN10
MCycle[0] => Mux192.IN10
MCycle[0] => Mux193.IN10
MCycle[0] => Mux194.IN10
MCycle[0] => Mux195.IN10
MCycle[0] => Mux196.IN10
MCycle[0] => Mux197.IN10
MCycle[0] => Mux198.IN10
MCycle[0] => Mux199.IN10
MCycle[0] => Mux200.IN10
MCycle[0] => Equal0.IN0
MCycle[0] => Equal1.IN2
MCycle[0] => Equal5.IN2
MCycle[0] => Equal7.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN9
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN8
MCycle[1] => Mux31.IN8
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN8
MCycle[1] => Mux36.IN8
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux51.IN9
MCycle[1] => Mux52.IN9
MCycle[1] => Mux53.IN9
MCycle[1] => Mux54.IN9
MCycle[1] => Mux55.IN9
MCycle[1] => Mux56.IN9
MCycle[1] => Mux57.IN9
MCycle[1] => Mux58.IN9
MCycle[1] => Mux59.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux136.IN5
MCycle[1] => Mux137.IN5
MCycle[1] => Mux138.IN9
MCycle[1] => Mux139.IN9
MCycle[1] => Mux140.IN9
MCycle[1] => Mux141.IN9
MCycle[1] => Mux142.IN9
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN9
MCycle[1] => Mux151.IN9
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux163.IN5
MCycle[1] => Mux164.IN5
MCycle[1] => Mux165.IN5
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN5
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Mux182.IN9
MCycle[1] => Mux183.IN9
MCycle[1] => Mux184.IN9
MCycle[1] => Mux185.IN9
MCycle[1] => Mux186.IN9
MCycle[1] => Mux187.IN9
MCycle[1] => Mux188.IN9
MCycle[1] => Mux189.IN9
MCycle[1] => Mux190.IN5
MCycle[1] => Mux191.IN9
MCycle[1] => Mux192.IN9
MCycle[1] => Mux193.IN9
MCycle[1] => Mux194.IN9
MCycle[1] => Mux195.IN9
MCycle[1] => Mux196.IN9
MCycle[1] => Mux197.IN9
MCycle[1] => Mux198.IN9
MCycle[1] => Mux199.IN9
MCycle[1] => Mux200.IN9
MCycle[1] => Equal0.IN2
MCycle[1] => Equal1.IN0
MCycle[1] => Equal5.IN1
MCycle[1] => Equal7.IN1
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN8
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN7
MCycle[2] => Mux31.IN7
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN7
MCycle[2] => Mux36.IN7
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN4
MCycle[2] => Mux40.IN4
MCycle[2] => Mux41.IN4
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux51.IN8
MCycle[2] => Mux52.IN8
MCycle[2] => Mux53.IN8
MCycle[2] => Mux54.IN8
MCycle[2] => Mux55.IN8
MCycle[2] => Mux56.IN8
MCycle[2] => Mux57.IN8
MCycle[2] => Mux58.IN8
MCycle[2] => Mux59.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux136.IN4
MCycle[2] => Mux137.IN4
MCycle[2] => Mux138.IN8
MCycle[2] => Mux139.IN8
MCycle[2] => Mux140.IN8
MCycle[2] => Mux141.IN8
MCycle[2] => Mux142.IN8
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN8
MCycle[2] => Mux151.IN8
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux163.IN4
MCycle[2] => Mux164.IN4
MCycle[2] => Mux165.IN4
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN4
MCycle[2] => Mux172.IN4
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Mux181.IN4
MCycle[2] => Mux182.IN8
MCycle[2] => Mux183.IN8
MCycle[2] => Mux184.IN8
MCycle[2] => Mux185.IN8
MCycle[2] => Mux186.IN8
MCycle[2] => Mux187.IN8
MCycle[2] => Mux188.IN8
MCycle[2] => Mux189.IN8
MCycle[2] => Mux190.IN4
MCycle[2] => Mux191.IN8
MCycle[2] => Mux192.IN8
MCycle[2] => Mux193.IN8
MCycle[2] => Mux194.IN8
MCycle[2] => Mux195.IN8
MCycle[2] => Mux196.IN8
MCycle[2] => Mux197.IN8
MCycle[2] => Mux198.IN8
MCycle[2] => Mux199.IN8
MCycle[2] => Mux200.IN8
MCycle[2] => Equal0.IN1
MCycle[2] => Equal1.IN1
MCycle[2] => Equal5.IN0
MCycle[2] => Equal7.IN0
F[0] => Mux30.IN10
F[0] => Mux31.IN10
F[0] => Mux44.IN10
F[0] => Mux44.IN1
F[0] => Mux33.IN7
F[0] => Mux34.IN7
F[1] => ~NO_FANOUT~
F[2] => Mux44.IN9
F[2] => Mux44.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux35.IN10
F[6] => Mux36.IN10
F[6] => Mux44.IN8
F[6] => Mux44.IN0
F[6] => Mux37.IN7
F[6] => Mux38.IN7
F[7] => Mux44.IN7
F[7] => Mux44.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux71.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => Write.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
XY_State[0] => Equal2.IN1
XY_State[1] => Equal2.IN0
MCycles[0] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= TStates.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= Mux314.DB_MAX_OUTPUT_PORT_TYPE
Prefix[1] <= Mux313.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC <= Inc_PC.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux285.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux284.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux283.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux282.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Set_BusB_To.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux295.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux294.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux293.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux292.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux290.DB_MAX_OUTPUT_PORT_TYPE
Rot_Akku <= Mux306.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux291.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux305.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Set_Addr_To.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux312.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux299.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= Mux307.DB_MAX_OUTPUT_PORT_TYPE
JumpXY <= Mux308.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux310.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux311.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux281.DB_MAX_OUTPUT_PORT_TYPE
LDHLSP <= <GND>
ADDSPdd <= <GND>
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux286.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= Mux287.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRS <= Mux288.DB_MAX_OUTPUT_PORT_TYPE
ExchangeWH <= Mux289.DB_MAX_OUTPUT_PORT_TYPE
I_DJNZ <= Mux309.DB_MAX_OUTPUT_PORT_TYPE
I_CPL <= Mux296.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux297.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux298.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
I_MULUB <= I_MULUB.DB_MAX_OUTPUT_PORT_TYPE
I_MULU <= I_MULU.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[0] <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
SetWZ[1] <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux301.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux302.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux300.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= NoRead.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
R800_mode => I_MULUB.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusB_To.OUTPUTSELECT
R800_mode => Set_BusA_To.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => TStates.OUTPUTSELECT
R800_mode => Mux208.IN258
R800_mode => Mux208.IN259
R800_mode => Mux208.IN260
R800_mode => Mux208.IN261
R800_mode => Mux208.IN262
R800_mode => Mux208.IN263
R800_mode => Mux209.IN250
R800_mode => Mux209.IN251
R800_mode => Mux209.IN252
R800_mode => Mux209.IN253
R800_mode => Mux209.IN254
R800_mode => Mux209.IN255
No_PC <= No_PC.DB_MAX_OUTPUT_PORT_TYPE
XYbit_undoc <= Mux315.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|T80a:U01|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
WZ[0] => ~NO_FANOUT~
WZ[1] => ~NO_FANOUT~
WZ[2] => ~NO_FANOUT~
WZ[3] => ~NO_FANOUT~
WZ[4] => ~NO_FANOUT~
WZ[5] => ~NO_FANOUT~
WZ[6] => ~NO_FANOUT~
WZ[7] => ~NO_FANOUT~
WZ[8] => ~NO_FANOUT~
WZ[9] => ~NO_FANOUT~
WZ[10] => ~NO_FANOUT~
WZ[11] => F_Out.DATAB
WZ[12] => ~NO_FANOUT~
WZ[13] => F_Out.DATAB
WZ[14] => ~NO_FANOUT~
WZ[15] => ~NO_FANOUT~
XY_State[0] => Equal6.IN1
XY_State[1] => Equal6.IN0
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN8
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN13
ALU_Op[0] => Mux24.IN16
ALU_Op[0] => Mux25.IN13
ALU_Op[0] => Mux26.IN16
ALU_Op[0] => Mux27.IN15
ALU_Op[0] => Mux28.IN16
ALU_Op[0] => Mux29.IN15
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN7
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN12
ALU_Op[1] => Mux24.IN15
ALU_Op[1] => Mux25.IN12
ALU_Op[1] => Mux26.IN15
ALU_Op[1] => Mux27.IN14
ALU_Op[1] => Mux28.IN15
ALU_Op[1] => Mux29.IN14
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN6
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN11
ALU_Op[2] => Mux24.IN14
ALU_Op[2] => Mux25.IN11
ALU_Op[2] => Mux26.IN14
ALU_Op[2] => Mux27.IN13
ALU_Op[2] => Mux28.IN14
ALU_Op[2] => Mux29.IN13
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN10
ALU_Op[3] => Mux24.IN13
ALU_Op[3] => Mux25.IN10
ALU_Op[3] => Mux26.IN13
ALU_Op[3] => Mux27.IN12
ALU_Op[3] => Mux28.IN13
ALU_Op[3] => Mux29.IN12
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
Rot_Akku => ~NO_FANOUT~
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => Equal8.IN1
ISet[1] => Equal8.IN0
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan1.IN8
BusA[0] => LessThan2.IN8
BusA[0] => LessThan3.IN16
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Add3.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan1.IN7
BusA[1] => LessThan2.IN7
BusA[1] => Add5.IN14
BusA[1] => DAA_Q.DATAA
BusA[1] => LessThan3.IN15
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Add3.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan1.IN6
BusA[2] => LessThan2.IN6
BusA[2] => Add5.IN13
BusA[2] => DAA_Q.DATAA
BusA[2] => LessThan3.IN14
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Add3.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan1.IN5
BusA[3] => LessThan2.IN5
BusA[3] => Add5.IN12
BusA[3] => DAA_Q.DATAA
BusA[3] => LessThan3.IN13
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => Add5.IN11
BusA[4] => DAA_Q.DATAA
BusA[4] => LessThan3.IN12
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => Add5.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => LessThan3.IN11
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN14
BusA[5] => Mux25.IN15
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => Add5.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => LessThan3.IN10
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => Add5.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => LessThan3.IN9
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN14
BusA[7] => Mux23.IN15
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[1] => F_Out.OUTPUTSELECT
F_In[1] => DAA_Q[8].OUTPUTSELECT
F_In[1] => DAA_Q[7].OUTPUTSELECT
F_In[1] => DAA_Q[6].OUTPUTSELECT
F_In[1] => DAA_Q[5].OUTPUTSELECT
F_In[1] => DAA_Q[4].OUTPUTSELECT
F_In[1] => DAA_Q[3].OUTPUTSELECT
F_In[1] => DAA_Q[2].OUTPUTSELECT
F_In[1] => DAA_Q[1].OUTPUTSELECT
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAA
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|T80a:U01|T80:u0|T80_Reg:Regs
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsL.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
CEN => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DOR[0] <= RegsL[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[1] <= RegsL[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[2] <= RegsL[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[3] <= RegsL[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[4] <= RegsL[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[5] <= RegsL[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[6] <= RegsL[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[7] <= RegsL[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[8] <= RegsH[0][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[9] <= RegsH[0][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[10] <= RegsH[0][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[11] <= RegsH[0][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[12] <= RegsH[0][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[13] <= RegsH[0][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[14] <= RegsH[0][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[15] <= RegsH[0][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[16] <= RegsL[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[17] <= RegsL[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[18] <= RegsL[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[19] <= RegsL[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[20] <= RegsL[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[21] <= RegsL[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[22] <= RegsL[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[23] <= RegsL[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[24] <= RegsH[1][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[25] <= RegsH[1][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[26] <= RegsH[1][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[27] <= RegsH[1][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[28] <= RegsH[1][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[29] <= RegsH[1][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[30] <= RegsH[1][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[31] <= RegsH[1][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[32] <= RegsL[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[33] <= RegsL[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[34] <= RegsL[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[35] <= RegsL[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[36] <= RegsL[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[37] <= RegsL[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[38] <= RegsL[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[39] <= RegsL[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[40] <= RegsH[2][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[41] <= RegsH[2][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[42] <= RegsH[2][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[43] <= RegsH[2][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[44] <= RegsH[2][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[45] <= RegsH[2][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[46] <= RegsH[2][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[47] <= RegsH[2][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[48] <= RegsL[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[49] <= RegsL[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[50] <= RegsL[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[51] <= RegsL[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[52] <= RegsL[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[53] <= RegsL[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[54] <= RegsL[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[55] <= RegsL[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[56] <= RegsH[3][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[57] <= RegsH[3][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[58] <= RegsH[3][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[59] <= RegsH[3][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[60] <= RegsH[3][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[61] <= RegsH[3][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[62] <= RegsH[3][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[63] <= RegsH[3][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[64] <= RegsL[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[65] <= RegsL[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[66] <= RegsL[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[67] <= RegsL[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[68] <= RegsL[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[69] <= RegsL[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[70] <= RegsL[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[71] <= RegsL[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[72] <= RegsH[4][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[73] <= RegsH[4][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[74] <= RegsH[4][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[75] <= RegsH[4][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[76] <= RegsH[4][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[77] <= RegsH[4][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[78] <= RegsH[4][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[79] <= RegsH[4][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[80] <= RegsL[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[81] <= RegsL[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[82] <= RegsL[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[83] <= RegsL[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[84] <= RegsL[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[85] <= RegsL[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[86] <= RegsL[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[87] <= RegsL[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[88] <= RegsH[5][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[89] <= RegsH[5][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[90] <= RegsH[5][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[91] <= RegsH[5][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[92] <= RegsH[5][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[93] <= RegsH[5][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[94] <= RegsH[5][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[95] <= RegsH[5][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[96] <= RegsL[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[97] <= RegsL[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[98] <= RegsL[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[99] <= RegsL[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[100] <= RegsL[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[101] <= RegsL[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[102] <= RegsL[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[103] <= RegsL[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[104] <= RegsH[6][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[105] <= RegsH[6][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[106] <= RegsH[6][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[107] <= RegsH[6][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[108] <= RegsH[6][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[109] <= RegsH[6][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[110] <= RegsH[6][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[111] <= RegsH[6][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[112] <= RegsL[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[113] <= RegsL[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[114] <= RegsL[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[115] <= RegsL[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[116] <= RegsL[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[117] <= RegsL[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[118] <= RegsL[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[119] <= RegsL[7][7].DB_MAX_OUTPUT_PORT_TYPE
DOR[120] <= RegsH[7][0].DB_MAX_OUTPUT_PORT_TYPE
DOR[121] <= RegsH[7][1].DB_MAX_OUTPUT_PORT_TYPE
DOR[122] <= RegsH[7][2].DB_MAX_OUTPUT_PORT_TYPE
DOR[123] <= RegsH[7][3].DB_MAX_OUTPUT_PORT_TYPE
DOR[124] <= RegsH[7][4].DB_MAX_OUTPUT_PORT_TYPE
DOR[125] <= RegsH[7][5].DB_MAX_OUTPUT_PORT_TYPE
DOR[126] <= RegsH[7][6].DB_MAX_OUTPUT_PORT_TYPE
DOR[127] <= RegsH[7][7].DB_MAX_OUTPUT_PORT_TYPE
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsL.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIRSet => RegsH.OUTPUTSELECT
DIR[0] => RegsL.DATAB
DIR[1] => RegsL.DATAB
DIR[2] => RegsL.DATAB
DIR[3] => RegsL.DATAB
DIR[4] => RegsL.DATAB
DIR[5] => RegsL.DATAB
DIR[6] => RegsL.DATAB
DIR[7] => RegsL.DATAB
DIR[8] => RegsH.DATAB
DIR[9] => RegsH.DATAB
DIR[10] => RegsH.DATAB
DIR[11] => RegsH.DATAB
DIR[12] => RegsH.DATAB
DIR[13] => RegsH.DATAB
DIR[14] => RegsH.DATAB
DIR[15] => RegsH.DATAB
DIR[16] => RegsL.DATAB
DIR[17] => RegsL.DATAB
DIR[18] => RegsL.DATAB
DIR[19] => RegsL.DATAB
DIR[20] => RegsL.DATAB
DIR[21] => RegsL.DATAB
DIR[22] => RegsL.DATAB
DIR[23] => RegsL.DATAB
DIR[24] => RegsH.DATAB
DIR[25] => RegsH.DATAB
DIR[26] => RegsH.DATAB
DIR[27] => RegsH.DATAB
DIR[28] => RegsH.DATAB
DIR[29] => RegsH.DATAB
DIR[30] => RegsH.DATAB
DIR[31] => RegsH.DATAB
DIR[32] => RegsL.DATAB
DIR[33] => RegsL.DATAB
DIR[34] => RegsL.DATAB
DIR[35] => RegsL.DATAB
DIR[36] => RegsL.DATAB
DIR[37] => RegsL.DATAB
DIR[38] => RegsL.DATAB
DIR[39] => RegsL.DATAB
DIR[40] => RegsH.DATAB
DIR[41] => RegsH.DATAB
DIR[42] => RegsH.DATAB
DIR[43] => RegsH.DATAB
DIR[44] => RegsH.DATAB
DIR[45] => RegsH.DATAB
DIR[46] => RegsH.DATAB
DIR[47] => RegsH.DATAB
DIR[48] => RegsL.DATAB
DIR[49] => RegsL.DATAB
DIR[50] => RegsL.DATAB
DIR[51] => RegsL.DATAB
DIR[52] => RegsL.DATAB
DIR[53] => RegsL.DATAB
DIR[54] => RegsL.DATAB
DIR[55] => RegsL.DATAB
DIR[56] => RegsH.DATAB
DIR[57] => RegsH.DATAB
DIR[58] => RegsH.DATAB
DIR[59] => RegsH.DATAB
DIR[60] => RegsH.DATAB
DIR[61] => RegsH.DATAB
DIR[62] => RegsH.DATAB
DIR[63] => RegsH.DATAB
DIR[64] => RegsL.DATAB
DIR[65] => RegsL.DATAB
DIR[66] => RegsL.DATAB
DIR[67] => RegsL.DATAB
DIR[68] => RegsL.DATAB
DIR[69] => RegsL.DATAB
DIR[70] => RegsL.DATAB
DIR[71] => RegsL.DATAB
DIR[72] => RegsH.DATAB
DIR[73] => RegsH.DATAB
DIR[74] => RegsH.DATAB
DIR[75] => RegsH.DATAB
DIR[76] => RegsH.DATAB
DIR[77] => RegsH.DATAB
DIR[78] => RegsH.DATAB
DIR[79] => RegsH.DATAB
DIR[80] => RegsL.DATAB
DIR[81] => RegsL.DATAB
DIR[82] => RegsL.DATAB
DIR[83] => RegsL.DATAB
DIR[84] => RegsL.DATAB
DIR[85] => RegsL.DATAB
DIR[86] => RegsL.DATAB
DIR[87] => RegsL.DATAB
DIR[88] => RegsH.DATAB
DIR[89] => RegsH.DATAB
DIR[90] => RegsH.DATAB
DIR[91] => RegsH.DATAB
DIR[92] => RegsH.DATAB
DIR[93] => RegsH.DATAB
DIR[94] => RegsH.DATAB
DIR[95] => RegsH.DATAB
DIR[96] => RegsL.DATAB
DIR[97] => RegsL.DATAB
DIR[98] => RegsL.DATAB
DIR[99] => RegsL.DATAB
DIR[100] => RegsL.DATAB
DIR[101] => RegsL.DATAB
DIR[102] => RegsL.DATAB
DIR[103] => RegsL.DATAB
DIR[104] => RegsH.DATAB
DIR[105] => RegsH.DATAB
DIR[106] => RegsH.DATAB
DIR[107] => RegsH.DATAB
DIR[108] => RegsH.DATAB
DIR[109] => RegsH.DATAB
DIR[110] => RegsH.DATAB
DIR[111] => RegsH.DATAB
DIR[112] => RegsL.DATAB
DIR[113] => RegsL.DATAB
DIR[114] => RegsL.DATAB
DIR[115] => RegsL.DATAB
DIR[116] => RegsL.DATAB
DIR[117] => RegsL.DATAB
DIR[118] => RegsL.DATAB
DIR[119] => RegsL.DATAB
DIR[120] => RegsH.DATAB
DIR[121] => RegsH.DATAB
DIR[122] => RegsH.DATAB
DIR[123] => RegsH.DATAB
DIR[124] => RegsH.DATAB
DIR[125] => RegsH.DATAB
DIR[126] => RegsH.DATAB
DIR[127] => RegsH.DATAB


|MSX|emsx_top:emsx|iplrom:U02
clk => ff_dbi[0].CLK
clk => ff_dbi[1].CLK
clk => ff_dbi[2].CLK
clk => ff_dbi[3].CLK
clk => ff_dbi[4].CLK
clk => ff_dbi[5].CLK
clk => ff_dbi[6].CLK
clk => ff_dbi[7].CLK
adr[0] => Ram0.RADDR
adr[1] => Ram0.RADDR1
adr[2] => Ram0.RADDR2
adr[3] => Ram0.RADDR3
adr[4] => Ram0.RADDR4
adr[5] => Ram0.RADDR5
adr[6] => Ram0.RADDR6
adr[7] => Ram0.RADDR7
adr[8] => Ram0.RADDR8
adr[9] => Ram0.RADDR9
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbi[0] <= ff_dbi[0].DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= ff_dbi[1].DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= ff_dbi[2].DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= ff_dbi[3].DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= ff_dbi[4].DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= ff_dbi[5].DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= ff_dbi[6].DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= ff_dbi[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|megasd:U03
clk21m => ff_epc_cs.CLK
clk21m => ff_mmc_cs.CLK
clk21m => epc_di~reg0.CLK
clk21m => mmc_di~reg0.CLK
clk21m => mmc_di~en.CLK
clk21m => ff_send_data[0].CLK
clk21m => ff_send_data[1].CLK
clk21m => ff_send_data[2].CLK
clk21m => ff_send_data[3].CLK
clk21m => ff_send_data[4].CLK
clk21m => ff_send_data[5].CLK
clk21m => ff_send_data[6].CLK
clk21m => ff_send_data[7].CLK
clk21m => ff_mmcdbi[0].CLK
clk21m => ff_mmcdbi[1].CLK
clk21m => ff_mmcdbi[2].CLK
clk21m => ff_mmcdbi[3].CLK
clk21m => ff_mmcdbi[4].CLK
clk21m => ff_mmcdbi[5].CLK
clk21m => ff_mmcdbi[6].CLK
clk21m => ff_mmcdbi[7].CLK
clk21m => ff_recv_data[0].CLK
clk21m => ff_recv_data[1].CLK
clk21m => ff_recv_data[2].CLK
clk21m => ff_recv_data[3].CLK
clk21m => ff_recv_data[4].CLK
clk21m => ff_recv_data[5].CLK
clk21m => ff_recv_data[6].CLK
clk21m => ff_recv_data[7].CLK
clk21m => ff_data_active.CLK
clk21m => ff_read_busy.CLK
clk21m => ff_power_on_reset.CLK
clk21m => ff_data_en.CLK
clk21m => ff_low_speed_mode.CLK
clk21m => ff_data_seq[0].CLK
clk21m => ff_data_seq[1].CLK
clk21m => ff_data_seq[2].CLK
clk21m => ff_data_seq[3].CLK
clk21m => ff_data_seq[4].CLK
clk21m => ff_epc_ck.CLK
clk21m => ff_mmc_ck.CLK
clk21m => ff_divider[0].CLK
clk21m => ff_divider[1].CLK
clk21m => ff_divider[2].CLK
clk21m => ff_divider[3].CLK
clk21m => ff_divider[4].CLK
clk21m => ff_bank3[0].CLK
clk21m => ff_bank3[1].CLK
clk21m => ff_bank3[2].CLK
clk21m => ff_bank3[3].CLK
clk21m => ff_bank3[4].CLK
clk21m => ff_bank3[5].CLK
clk21m => ff_bank3[6].CLK
clk21m => ff_bank3[7].CLK
clk21m => ff_bank2[0].CLK
clk21m => ff_bank2[1].CLK
clk21m => ff_bank2[2].CLK
clk21m => ff_bank2[3].CLK
clk21m => ff_bank2[4].CLK
clk21m => ff_bank2[5].CLK
clk21m => ff_bank2[6].CLK
clk21m => ff_bank2[7].CLK
clk21m => ff_bank1[0].CLK
clk21m => ff_bank1[1].CLK
clk21m => ff_bank1[2].CLK
clk21m => ff_bank1[3].CLK
clk21m => ff_bank1[4].CLK
clk21m => ff_bank1[5].CLK
clk21m => ff_bank1[6].CLK
clk21m => ff_bank0[0].CLK
clk21m => ff_bank0[1].CLK
clk21m => ff_bank0[2].CLK
clk21m => ff_bank0[3].CLK
clk21m => ff_bank0[4].CLK
clk21m => ff_bank0[5].CLK
clk21m => ff_bank0[6].CLK
clk21m => ff_bank0[7].CLK
reset => ff_epc_cs.PRESET
reset => ff_mmc_cs.PRESET
reset => epc_di~reg0.PRESET
reset => mmc_di~en.ACLR
reset => ff_send_data[0].PRESET
reset => ff_send_data[1].PRESET
reset => ff_send_data[2].PRESET
reset => ff_send_data[3].PRESET
reset => ff_send_data[4].PRESET
reset => ff_send_data[5].PRESET
reset => ff_send_data[6].PRESET
reset => ff_send_data[7].PRESET
reset => ff_mmcdbi[0].PRESET
reset => ff_mmcdbi[1].PRESET
reset => ff_mmcdbi[2].PRESET
reset => ff_mmcdbi[3].PRESET
reset => ff_mmcdbi[4].PRESET
reset => ff_mmcdbi[5].PRESET
reset => ff_mmcdbi[6].PRESET
reset => ff_mmcdbi[7].PRESET
reset => ff_recv_data[0].PRESET
reset => ff_recv_data[1].PRESET
reset => ff_recv_data[2].PRESET
reset => ff_recv_data[3].PRESET
reset => ff_recv_data[4].PRESET
reset => ff_recv_data[5].PRESET
reset => ff_recv_data[6].PRESET
reset => ff_recv_data[7].PRESET
reset => ff_data_active.ACLR
reset => ff_read_busy.ACLR
reset => ff_data_en.PRESET
reset => ff_low_speed_mode.ACLR
reset => ff_data_seq[0].ACLR
reset => ff_data_seq[1].ACLR
reset => ff_data_seq[2].ACLR
reset => ff_data_seq[3].ACLR
reset => ff_data_seq[4].ACLR
reset => ff_epc_ck.ACLR
reset => ff_mmc_ck.ACLR
reset => ff_divider[0].ACLR
reset => ff_divider[1].ACLR
reset => ff_divider[2].ACLR
reset => ff_divider[3].ACLR
reset => ff_divider[4].ACLR
reset => ff_bank3[0].ACLR
reset => ff_bank3[1].ACLR
reset => ff_bank3[2].ACLR
reset => ff_bank3[3].ACLR
reset => ff_bank3[4].ACLR
reset => ff_bank3[5].ACLR
reset => ff_bank3[6].ACLR
reset => ff_bank3[7].ACLR
reset => ff_bank2[0].ACLR
reset => ff_bank2[1].ACLR
reset => ff_bank2[2].ACLR
reset => ff_bank2[3].ACLR
reset => ff_bank2[4].ACLR
reset => ff_bank2[5].ACLR
reset => ff_bank2[6].ACLR
reset => ff_bank2[7].ACLR
reset => ff_bank1[0].ACLR
reset => ff_bank1[1].ACLR
reset => ff_bank1[2].ACLR
reset => ff_bank1[3].ACLR
reset => ff_bank1[4].ACLR
reset => ff_bank1[5].ACLR
reset => ff_bank1[6].ACLR
reset => ff_bank0[0].ACLR
reset => ff_bank0[1].ACLR
reset => ff_bank0[2].ACLR
reset => ff_bank0[3].ACLR
reset => ff_bank0[4].ACLR
reset => ff_bank0[5].ACLR
reset => ff_bank0[6].ACLR
reset => ff_bank0[7].ACLR
reset => epc_oe.DATAIN
reset => ff_power_on_reset.ENA
req => always0.IN0
req => ramreq.DATAB
req => ramreq.DATAB
req => ramreq.DATAB
req => ramreq.DATAB
req => ff_divider.OUTPUTSELECT
req => ff_divider.OUTPUTSELECT
req => ff_divider.OUTPUTSELECT
req => ff_divider.OUTPUTSELECT
req => ff_divider.OUTPUTSELECT
req => always5.IN0
req => always6.IN1
req => always11.IN1
wrt => always0.IN1
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ff_send_data.OUTPUTSELECT
wrt => ramwrt.DATAIN
wrt => ramreq.OUTPUTSELECT
wrt => always5.IN1
adr[0] => ramadr[0].DATAIN
adr[1] => ramadr[1].DATAIN
adr[2] => ramadr[2].DATAIN
adr[3] => ramadr[3].DATAIN
adr[4] => ramadr[4].DATAIN
adr[5] => ramadr[5].DATAIN
adr[6] => ramadr[6].DATAIN
adr[7] => ramadr[7].DATAIN
adr[8] => ramadr[8].DATAIN
adr[9] => ramadr[9].DATAIN
adr[10] => ramadr[10].DATAIN
adr[10] => Equal11.IN1
adr[11] => Decoder0.IN1
adr[11] => always4.IN1
adr[11] => ramadr[11].DATAIN
adr[11] => Equal11.IN0
adr[11] => Equal13.IN4
adr[11] => Equal17.IN1
adr[12] => Decoder0.IN0
adr[12] => ff_mmc_cs.IN1
adr[12] => ff_epc_cs.IN1
adr[12] => ramadr[12].DATAIN
adr[12] => Equal10.IN1
adr[12] => Equal12.IN3
adr[12] => Equal13.IN1
adr[12] => Equal17.IN0
adr[13] => Equal0.IN1
adr[13] => Equal1.IN1
adr[13] => Equal2.IN1
adr[13] => Equal3.IN0
adr[13] => Equal4.IN1
adr[13] => Equal10.IN3
adr[13] => Equal12.IN2
adr[13] => Equal13.IN3
adr[13] => Equal16.IN2
adr[14] => Equal0.IN0
adr[14] => Equal1.IN0
adr[14] => Equal2.IN0
adr[14] => Equal3.IN1
adr[14] => Equal4.IN0
adr[14] => Equal10.IN0
adr[14] => Equal12.IN0
adr[14] => Equal13.IN0
adr[14] => Equal16.IN0
adr[15] => Equal0.IN2
adr[15] => Equal10.IN2
adr[15] => Equal12.IN1
adr[15] => Equal13.IN2
adr[15] => Equal16.IN1
dbo[0] => ff_bank3.DATAB
dbo[0] => ff_bank2.DATAB
dbo[0] => ff_bank1.DATAB
dbo[0] => ff_bank0.DATAB
dbo[0] => ff_send_data.DATAB
dbo[0] => ff_data_en.DATAIN
dbo[1] => ff_bank3.DATAB
dbo[1] => ff_bank2.DATAB
dbo[1] => ff_bank1.DATAB
dbo[1] => ff_bank0.DATAB
dbo[1] => ff_send_data.DATAB
dbo[2] => ff_bank3.DATAB
dbo[2] => ff_bank2.DATAB
dbo[2] => ff_bank1.DATAB
dbo[2] => ff_bank0.DATAB
dbo[2] => ff_send_data.DATAB
dbo[3] => ff_bank3.DATAB
dbo[3] => ff_bank2.DATAB
dbo[3] => ff_bank1.DATAB
dbo[3] => ff_bank0.DATAB
dbo[3] => ff_send_data.DATAB
dbo[4] => ff_bank3.DATAB
dbo[4] => ff_bank2.DATAB
dbo[4] => ff_bank1.DATAB
dbo[4] => ff_bank0.DATAB
dbo[4] => ff_send_data.DATAB
dbo[5] => ff_bank3.DATAB
dbo[5] => ff_bank2.DATAB
dbo[5] => ff_bank1.DATAB
dbo[5] => ff_bank0.DATAB
dbo[5] => ff_send_data.DATAB
dbo[6] => ff_bank3.DATAB
dbo[6] => ff_bank2.DATAB
dbo[6] => ff_bank1.DATAB
dbo[6] => ff_bank0.DATAB
dbo[6] => ff_send_data.DATAB
dbo[7] => ff_bank3.DATAB
dbo[7] => ff_bank2.DATAB
dbo[7] => ff_bank0.DATAB
dbo[7] => ff_send_data.DATAB
dbo[7] => ff_low_speed_mode.DATAIN
ramreq <= ramreq.DB_MAX_OUTPUT_PORT_TYPE
ramwrt <= wrt.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] <= adr[0].DB_MAX_OUTPUT_PORT_TYPE
ramadr[1] <= adr[1].DB_MAX_OUTPUT_PORT_TYPE
ramadr[2] <= adr[2].DB_MAX_OUTPUT_PORT_TYPE
ramadr[3] <= adr[3].DB_MAX_OUTPUT_PORT_TYPE
ramadr[4] <= adr[4].DB_MAX_OUTPUT_PORT_TYPE
ramadr[5] <= adr[5].DB_MAX_OUTPUT_PORT_TYPE
ramadr[6] <= adr[6].DB_MAX_OUTPUT_PORT_TYPE
ramadr[7] <= adr[7].DB_MAX_OUTPUT_PORT_TYPE
ramadr[8] <= adr[8].DB_MAX_OUTPUT_PORT_TYPE
ramadr[9] <= adr[9].DB_MAX_OUTPUT_PORT_TYPE
ramadr[10] <= adr[10].DB_MAX_OUTPUT_PORT_TYPE
ramadr[11] <= adr[11].DB_MAX_OUTPUT_PORT_TYPE
ramadr[12] <= adr[12].DB_MAX_OUTPUT_PORT_TYPE
ramadr[13] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[14] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[15] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[16] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[17] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[18] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[19] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[0] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[1] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[2] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[3] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[4] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[5] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[6] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcdbi[7] <= mmcdbi.DB_MAX_OUTPUT_PORT_TYPE
mmcena <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
mmcact <= ff_data_active.DB_MAX_OUTPUT_PORT_TYPE
mmc_ck <= ff_mmc_ck.DB_MAX_OUTPUT_PORT_TYPE
mmc_cs <= ff_mmc_cs.DB_MAX_OUTPUT_PORT_TYPE
mmc_di <= mmc_di.DB_MAX_OUTPUT_PORT_TYPE
mmc_do => ff_recv_data.DATAA
epc_ck <= ff_epc_ck.DB_MAX_OUTPUT_PORT_TYPE
epc_cs <= ff_epc_cs.DB_MAX_OUTPUT_PORT_TYPE
epc_oe <= reset.DB_MAX_OUTPUT_PORT_TYPE
epc_di <= epc_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc_do => ff_recv_data.DATAB
debug[0] <= ff_mmcdbi[0].DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= ff_mmcdbi[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= ff_mmcdbi[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= ff_mmcdbi[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= ff_mmcdbi[4].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= ff_mmcdbi[5].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= ff_mmcdbi[6].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= ff_mmcdbi[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|mapper:U05
clk21m => MapBank3[0].CLK
clk21m => MapBank3[1].CLK
clk21m => MapBank3[2].CLK
clk21m => MapBank3[3].CLK
clk21m => MapBank3[4].CLK
clk21m => MapBank3[5].CLK
clk21m => MapBank3[6].CLK
clk21m => MapBank3[7].CLK
clk21m => MapBank2[0].CLK
clk21m => MapBank2[1].CLK
clk21m => MapBank2[2].CLK
clk21m => MapBank2[3].CLK
clk21m => MapBank2[4].CLK
clk21m => MapBank2[5].CLK
clk21m => MapBank2[6].CLK
clk21m => MapBank2[7].CLK
clk21m => MapBank1[0].CLK
clk21m => MapBank1[1].CLK
clk21m => MapBank1[2].CLK
clk21m => MapBank1[3].CLK
clk21m => MapBank1[4].CLK
clk21m => MapBank1[5].CLK
clk21m => MapBank1[6].CLK
clk21m => MapBank1[7].CLK
clk21m => MapBank0[0].CLK
clk21m => MapBank0[1].CLK
clk21m => MapBank0[2].CLK
clk21m => MapBank0[3].CLK
clk21m => MapBank0[4].CLK
clk21m => MapBank0[5].CLK
clk21m => MapBank0[6].CLK
clk21m => MapBank0[7].CLK
reset => MapBank3[0].ACLR
reset => MapBank3[1].ACLR
reset => MapBank3[2].ACLR
reset => MapBank3[3].ACLR
reset => MapBank3[4].ACLR
reset => MapBank3[5].ACLR
reset => MapBank3[6].ACLR
reset => MapBank3[7].ACLR
reset => MapBank2[0].PRESET
reset => MapBank2[1].ACLR
reset => MapBank2[2].ACLR
reset => MapBank2[3].ACLR
reset => MapBank2[4].ACLR
reset => MapBank2[5].ACLR
reset => MapBank2[6].ACLR
reset => MapBank2[7].ACLR
reset => MapBank1[0].ACLR
reset => MapBank1[1].PRESET
reset => MapBank1[2].ACLR
reset => MapBank1[3].ACLR
reset => MapBank1[4].ACLR
reset => MapBank1[5].ACLR
reset => MapBank1[6].ACLR
reset => MapBank1[7].ACLR
reset => MapBank0[0].PRESET
reset => MapBank0[1].PRESET
reset => MapBank0[2].ACLR
reset => MapBank0[3].ACLR
reset => MapBank0[4].ACLR
reset => MapBank0[5].ACLR
reset => MapBank0[6].ACLR
reset => MapBank0[7].ACLR
clkena => ~NO_FANOUT~
req => process_0.IN0
req => ack.DATAB
req => ramreq.DATAB
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
mem => ramreq.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => dbi.OUTPUTSELECT
mem => ack.OUTPUTSELECT
mem => process_0.IN1
wrt => process_0.IN1
wrt => ramwrt.DATAIN
adr[0] => Mux0.IN1
adr[0] => Mux1.IN1
adr[0] => Mux2.IN1
adr[0] => Mux3.IN1
adr[0] => Mux4.IN1
adr[0] => Mux5.IN1
adr[0] => Mux6.IN1
adr[0] => Mux7.IN1
adr[0] => Mux8.IN1
adr[0] => Mux9.IN1
adr[0] => Mux10.IN1
adr[0] => Mux11.IN1
adr[0] => Mux12.IN1
adr[0] => Mux13.IN1
adr[0] => Mux14.IN1
adr[0] => Mux15.IN1
adr[0] => Mux16.IN1
adr[0] => Mux17.IN1
adr[0] => Mux18.IN1
adr[0] => Mux19.IN1
adr[0] => Mux20.IN1
adr[0] => Mux21.IN1
adr[0] => Mux22.IN1
adr[0] => Mux23.IN1
adr[0] => Mux24.IN1
adr[0] => Mux25.IN1
adr[0] => Mux26.IN1
adr[0] => Mux27.IN1
adr[0] => Mux28.IN1
adr[0] => Mux29.IN1
adr[0] => Mux30.IN1
adr[0] => Mux31.IN1
adr[0] => Equal3.IN3
adr[0] => Equal4.IN3
adr[0] => Equal5.IN3
adr[0] => ramadr[0].DATAIN
adr[1] => Mux0.IN0
adr[1] => Mux1.IN0
adr[1] => Mux2.IN0
adr[1] => Mux3.IN0
adr[1] => Mux4.IN0
adr[1] => Mux5.IN0
adr[1] => Mux6.IN0
adr[1] => Mux7.IN0
adr[1] => Mux8.IN0
adr[1] => Mux9.IN0
adr[1] => Mux10.IN0
adr[1] => Mux11.IN0
adr[1] => Mux12.IN0
adr[1] => Mux13.IN0
adr[1] => Mux14.IN0
adr[1] => Mux15.IN0
adr[1] => Mux16.IN0
adr[1] => Mux17.IN0
adr[1] => Mux18.IN0
adr[1] => Mux19.IN0
adr[1] => Mux20.IN0
adr[1] => Mux21.IN0
adr[1] => Mux22.IN0
adr[1] => Mux23.IN0
adr[1] => Mux24.IN0
adr[1] => Mux25.IN0
adr[1] => Mux26.IN0
adr[1] => Mux27.IN0
adr[1] => Mux28.IN0
adr[1] => Mux29.IN0
adr[1] => Mux30.IN0
adr[1] => Mux31.IN0
adr[1] => Equal3.IN2
adr[1] => Equal4.IN2
adr[1] => Equal5.IN2
adr[1] => ramadr[1].DATAIN
adr[2] => ramadr[2].DATAIN
adr[3] => ramadr[3].DATAIN
adr[4] => ramadr[4].DATAIN
adr[5] => ramadr[5].DATAIN
adr[6] => ramadr[6].DATAIN
adr[7] => ramadr[7].DATAIN
adr[8] => ramadr[8].DATAIN
adr[9] => ramadr[9].DATAIN
adr[10] => ramadr[10].DATAIN
adr[11] => ramadr[11].DATAIN
adr[12] => ramadr[12].DATAIN
adr[13] => ramadr[13].DATAIN
adr[14] => Equal0.IN3
adr[14] => Equal1.IN3
adr[14] => Equal2.IN3
adr[15] => Equal0.IN2
adr[15] => Equal1.IN2
adr[15] => Equal2.IN2
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => Mux7.IN2
dbo[0] => Mux15.IN2
dbo[0] => Mux23.IN2
dbo[0] => Mux31.IN2
dbo[0] => ramdbo[0].DATAIN
dbo[1] => Mux6.IN2
dbo[1] => Mux14.IN2
dbo[1] => Mux22.IN2
dbo[1] => Mux30.IN2
dbo[1] => ramdbo[1].DATAIN
dbo[2] => Mux5.IN2
dbo[2] => Mux13.IN2
dbo[2] => Mux21.IN2
dbo[2] => Mux29.IN2
dbo[2] => ramdbo[2].DATAIN
dbo[3] => Mux4.IN2
dbo[3] => Mux12.IN2
dbo[3] => Mux20.IN2
dbo[3] => Mux28.IN2
dbo[3] => ramdbo[3].DATAIN
dbo[4] => Mux3.IN2
dbo[4] => Mux11.IN2
dbo[4] => Mux19.IN2
dbo[4] => Mux27.IN2
dbo[4] => ramdbo[4].DATAIN
dbo[5] => Mux2.IN2
dbo[5] => Mux10.IN2
dbo[5] => Mux18.IN2
dbo[5] => Mux26.IN2
dbo[5] => ramdbo[5].DATAIN
dbo[6] => Mux1.IN2
dbo[6] => Mux9.IN2
dbo[6] => Mux17.IN2
dbo[6] => Mux25.IN2
dbo[6] => ramdbo[6].DATAIN
dbo[7] => Mux0.IN2
dbo[7] => Mux8.IN2
dbo[7] => Mux16.IN2
dbo[7] => Mux24.IN2
dbo[7] => ramdbo[7].DATAIN
ramreq <= ramreq.DB_MAX_OUTPUT_PORT_TYPE
ramwrt <= wrt.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] <= adr[0].DB_MAX_OUTPUT_PORT_TYPE
ramadr[1] <= adr[1].DB_MAX_OUTPUT_PORT_TYPE
ramadr[2] <= adr[2].DB_MAX_OUTPUT_PORT_TYPE
ramadr[3] <= adr[3].DB_MAX_OUTPUT_PORT_TYPE
ramadr[4] <= adr[4].DB_MAX_OUTPUT_PORT_TYPE
ramadr[5] <= adr[5].DB_MAX_OUTPUT_PORT_TYPE
ramadr[6] <= adr[6].DB_MAX_OUTPUT_PORT_TYPE
ramadr[7] <= adr[7].DB_MAX_OUTPUT_PORT_TYPE
ramadr[8] <= adr[8].DB_MAX_OUTPUT_PORT_TYPE
ramadr[9] <= adr[9].DB_MAX_OUTPUT_PORT_TYPE
ramadr[10] <= adr[10].DB_MAX_OUTPUT_PORT_TYPE
ramadr[11] <= adr[11].DB_MAX_OUTPUT_PORT_TYPE
ramadr[12] <= adr[12].DB_MAX_OUTPUT_PORT_TYPE
ramadr[13] <= adr[13].DB_MAX_OUTPUT_PORT_TYPE
ramadr[14] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[15] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[16] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[17] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[18] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[19] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[20] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[21] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramdbi[0] => dbi.DATAB
ramdbi[1] => dbi.DATAB
ramdbi[2] => dbi.DATAB
ramdbi[3] => dbi.DATAB
ramdbi[4] => dbi.DATAB
ramdbi[5] => dbi.DATAB
ramdbi[6] => dbi.DATAB
ramdbi[7] => dbi.DATAB
ramdbo[0] <= dbo[0].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[1] <= dbo[1].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[2] <= dbo[2].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[3] <= dbo[3].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[4] <= dbo[4].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[5] <= dbo[5].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[6] <= dbo[6].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[7] <= dbo[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseps2:U06
clk21m => ram:U1.clk
clk21m => MtxIdx[0].CLK
clk21m => MtxIdx[1].CLK
clk21m => MtxIdx[2].CLK
clk21m => MtxIdx[3].CLK
clk21m => MtxIdx[4].CLK
clk21m => MtxIdx[5].CLK
clk21m => MtxIdx[6].CLK
clk21m => MtxIdx[7].CLK
clk21m => MtxIdx[8].CLK
clk21m => MtxIdx[9].CLK
clk21m => MtxIdx[10].CLK
clk21m => iKeyCol[0].CLK
clk21m => iKeyCol[1].CLK
clk21m => iKeyCol[2].CLK
clk21m => iKeyCol[3].CLK
clk21m => iKeyCol[4].CLK
clk21m => iKeyCol[5].CLK
clk21m => iKeyCol[6].CLK
clk21m => iKeyCol[7].CLK
clk21m => KeyRow[0].CLK
clk21m => KeyRow[1].CLK
clk21m => KeyRow[2].CLK
clk21m => KeyRow[3].CLK
clk21m => KeyRow[4].CLK
clk21m => KeyRow[5].CLK
clk21m => KeyRow[6].CLK
clk21m => KeyRow[7].CLK
clk21m => KeyWe.CLK
clk21m => pKeyX[0]~reg0.CLK
clk21m => pKeyX[1]~reg0.CLK
clk21m => pKeyX[2]~reg0.CLK
clk21m => pKeyX[3]~reg0.CLK
clk21m => pKeyX[4]~reg0.CLK
clk21m => pKeyX[5]~reg0.CLK
clk21m => pKeyX[6]~reg0.CLK
clk21m => pKeyX[7]~reg0.CLK
clk21m => pPs2Dat~reg0.CLK
clk21m => pPs2Dat~en.CLK
clk21m => Scro~reg0.CLK
clk21m => Reso~reg0.CLK
clk21m => Paus~reg0.CLK
clk21m => Ps2Shif.CLK
clk21m => MtxTmp[0].CLK
clk21m => MtxTmp[1].CLK
clk21m => MtxTmp[2].CLK
clk21m => MtxTmp[3].CLK
clk21m => KeyId[0].CLK
clk21m => KeyId[1].CLK
clk21m => KeyId[2].CLK
clk21m => KeyId[3].CLK
clk21m => KeyId[4].CLK
clk21m => KeyId[5].CLK
clk21m => KeyId[6].CLK
clk21m => KeyId[7].CLK
clk21m => KeyId[8].CLK
clk21m => oFkeys[0].CLK
clk21m => oFkeys[1].CLK
clk21m => oFkeys[2].CLK
clk21m => oFkeys[3].CLK
clk21m => oFkeys[4].CLK
clk21m => oFkeys[5].CLK
clk21m => oFkeys[6].CLK
clk21m => oFkeys[7].CLK
clk21m => Ps2Skp[0].CLK
clk21m => Ps2Skp[1].CLK
clk21m => Ps2Skp[2].CLK
clk21m => Ps2Vshi.CLK
clk21m => Ps2Led[0].CLK
clk21m => Ps2Led[1].CLK
clk21m => Ps2Led[2].CLK
clk21m => Ps2Led[3].CLK
clk21m => Ps2Led[4].CLK
clk21m => Ps2Led[5].CLK
clk21m => Ps2Led[6].CLK
clk21m => Ps2Led[7].CLK
clk21m => Ps2Led[8].CLK
clk21m => timout[0].CLK
clk21m => timout[1].CLK
clk21m => timout[2].CLK
clk21m => timout[3].CLK
clk21m => timout[4].CLK
clk21m => timout[5].CLK
clk21m => timout[6].CLK
clk21m => timout[7].CLK
clk21m => timout[8].CLK
clk21m => timout[9].CLK
clk21m => timout[10].CLK
clk21m => timout[11].CLK
clk21m => timout[12].CLK
clk21m => timout[13].CLK
clk21m => timout[14].CLK
clk21m => timout[15].CLK
clk21m => Ps2Dat[0].CLK
clk21m => Ps2Dat[1].CLK
clk21m => Ps2Dat[2].CLK
clk21m => Ps2Dat[3].CLK
clk21m => Ps2Dat[4].CLK
clk21m => Ps2Dat[5].CLK
clk21m => Ps2Dat[6].CLK
clk21m => Ps2Dat[7].CLK
clk21m => Ps2Clk[0].CLK
clk21m => Ps2Clk[1].CLK
clk21m => Ps2Clk[2].CLK
clk21m => Ps2Cnt[0].CLK
clk21m => Ps2Cnt[1].CLK
clk21m => Ps2Cnt[2].CLK
clk21m => Ps2Cnt[3].CLK
clk21m => Ps2xE1.CLK
clk21m => Ps2xE0.CLK
clk21m => Ps2brk.CLK
clk21m => Ps2Chg.CLK
clk21m => keymap:U2.clk
clk21m => MtxSeq~8.DATAIN
clk21m => Ps2Seq~5.DATAIN
reset => iKeyCol[0].ACLR
reset => iKeyCol[1].ACLR
reset => iKeyCol[2].ACLR
reset => iKeyCol[3].ACLR
reset => iKeyCol[4].ACLR
reset => iKeyCol[5].ACLR
reset => iKeyCol[6].ACLR
reset => iKeyCol[7].ACLR
reset => KeyRow[0].ACLR
reset => KeyRow[1].ACLR
reset => KeyRow[2].ACLR
reset => KeyRow[3].ACLR
reset => KeyRow[4].ACLR
reset => KeyRow[5].ACLR
reset => KeyRow[6].ACLR
reset => KeyRow[7].ACLR
reset => KeyWe.ACLR
reset => pKeyX[0]~reg0.PRESET
reset => pKeyX[1]~reg0.PRESET
reset => pKeyX[2]~reg0.PRESET
reset => pKeyX[3]~reg0.PRESET
reset => pKeyX[4]~reg0.PRESET
reset => pKeyX[5]~reg0.PRESET
reset => pKeyX[6]~reg0.PRESET
reset => pKeyX[7]~reg0.PRESET
reset => pPs2Dat~en.ACLR
reset => Scro~reg0.ACLR
reset => Reso~reg0.ACLR
reset => Paus~reg0.ACLR
reset => oFkeys[0].ACLR
reset => oFkeys[1].ACLR
reset => oFkeys[2].ACLR
reset => oFkeys[3].ACLR
reset => oFkeys[4].ACLR
reset => oFkeys[5].ACLR
reset => oFkeys[6].ACLR
reset => oFkeys[7].ACLR
reset => Ps2Skp[0].ACLR
reset => Ps2Skp[1].ACLR
reset => Ps2Skp[2].ACLR
reset => Ps2Vshi.ACLR
reset => Ps2Led[0].PRESET
reset => Ps2Led[1].PRESET
reset => Ps2Led[2].PRESET
reset => Ps2Led[3].PRESET
reset => Ps2Led[4].PRESET
reset => Ps2Led[5].PRESET
reset => Ps2Led[6].PRESET
reset => Ps2Led[7].PRESET
reset => Ps2Led[8].PRESET
reset => timout[0].PRESET
reset => timout[1].PRESET
reset => timout[2].PRESET
reset => timout[3].PRESET
reset => timout[4].PRESET
reset => timout[5].PRESET
reset => timout[6].PRESET
reset => timout[7].PRESET
reset => timout[8].PRESET
reset => timout[9].PRESET
reset => timout[10].PRESET
reset => timout[11].PRESET
reset => timout[12].PRESET
reset => timout[13].PRESET
reset => timout[14].PRESET
reset => timout[15].PRESET
reset => Ps2Dat[0].PRESET
reset => Ps2Dat[1].PRESET
reset => Ps2Dat[2].PRESET
reset => Ps2Dat[3].PRESET
reset => Ps2Dat[4].PRESET
reset => Ps2Dat[5].PRESET
reset => Ps2Dat[6].PRESET
reset => Ps2Dat[7].PRESET
reset => Ps2Clk[0].PRESET
reset => Ps2Clk[1].PRESET
reset => Ps2Clk[2].PRESET
reset => Ps2Cnt[0].ACLR
reset => Ps2Cnt[1].ACLR
reset => Ps2Cnt[2].ACLR
reset => Ps2Cnt[3].ACLR
reset => Ps2xE1.ACLR
reset => Ps2xE0.ACLR
reset => Ps2brk.ACLR
reset => Ps2Chg.ACLR
reset => MtxSeq~10.DATAIN
reset => Ps2Seq~7.DATAIN
reset => MtxIdx[0].ENA
reset => KeyId[8].ENA
reset => KeyId[7].ENA
reset => KeyId[6].ENA
reset => KeyId[5].ENA
reset => KeyId[4].ENA
reset => KeyId[3].ENA
reset => KeyId[2].ENA
reset => KeyId[1].ENA
reset => KeyId[0].ENA
reset => MtxTmp[3].ENA
reset => MtxTmp[2].ENA
reset => MtxTmp[1].ENA
reset => MtxTmp[0].ENA
reset => Ps2Shif.ENA
reset => MtxIdx[10].ENA
reset => MtxIdx[9].ENA
reset => MtxIdx[8].ENA
reset => MtxIdx[7].ENA
reset => MtxIdx[6].ENA
reset => MtxIdx[5].ENA
reset => MtxIdx[4].ENA
reset => MtxIdx[3].ENA
reset => MtxIdx[2].ENA
reset => MtxIdx[1].ENA
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => KeyId.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxSeq.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => MtxIdx.OUTPUTSELECT
clkena => Ps2Chg.OUTPUTSELECT
clkena => Ps2brk.OUTPUTSELECT
clkena => Ps2xE0.OUTPUTSELECT
clkena => Ps2xE1.OUTPUTSELECT
clkena => MtxTmp.OUTPUTSELECT
clkena => MtxTmp.OUTPUTSELECT
clkena => MtxTmp.OUTPUTSELECT
clkena => MtxTmp.OUTPUTSELECT
clkena => Ps2Seq.OUTPUTSELECT
clkena => Ps2Seq.OUTPUTSELECT
clkena => Ps2Seq.OUTPUTSELECT
clkena => Ps2Seq.OUTPUTSELECT
clkena => Paus.OUTPUTSELECT
clkena => Reso.OUTPUTSELECT
clkena => Scro.OUTPUTSELECT
clkena => Ps2Shif.OUTPUTSELECT
clkena => pPs2Dat.IN1
clkena => Ps2Chg.ENA
clkena => Ps2brk.ENA
clkena => Ps2xE0.ENA
clkena => Ps2xE1.ENA
clkena => Ps2Cnt[3].ENA
clkena => Ps2Cnt[2].ENA
clkena => Ps2Cnt[1].ENA
clkena => Ps2Cnt[0].ENA
clkena => Ps2Clk[2].ENA
clkena => Ps2Clk[1].ENA
clkena => Ps2Clk[0].ENA
clkena => Ps2Dat[7].ENA
clkena => Ps2Dat[6].ENA
clkena => Ps2Dat[5].ENA
clkena => Ps2Dat[4].ENA
clkena => Ps2Dat[3].ENA
clkena => Ps2Dat[2].ENA
clkena => Ps2Dat[1].ENA
clkena => Ps2Dat[0].ENA
clkena => timout[15].ENA
clkena => timout[14].ENA
clkena => timout[13].ENA
clkena => timout[12].ENA
clkena => timout[11].ENA
clkena => timout[10].ENA
clkena => timout[9].ENA
clkena => timout[8].ENA
clkena => timout[7].ENA
clkena => timout[6].ENA
clkena => timout[5].ENA
clkena => timout[4].ENA
clkena => timout[3].ENA
clkena => timout[2].ENA
clkena => timout[1].ENA
clkena => timout[0].ENA
clkena => Ps2Led[8].ENA
clkena => Ps2Led[7].ENA
clkena => Ps2Led[6].ENA
clkena => Ps2Led[5].ENA
clkena => Ps2Led[4].ENA
clkena => Ps2Led[3].ENA
clkena => Ps2Led[2].ENA
clkena => Ps2Led[1].ENA
clkena => Ps2Led[0].ENA
clkena => Ps2Vshi.ENA
clkena => Ps2Skp[2].ENA
clkena => Ps2Skp[1].ENA
clkena => Ps2Skp[0].ENA
clkena => oFkeys[7].ENA
clkena => oFkeys[5].ENA
clkena => oFkeys[4].ENA
clkena => oFkeys[3].ENA
clkena => oFkeys[2].ENA
clkena => oFkeys[1].ENA
clkena => pKeyX[7]~reg0.ENA
clkena => pKeyX[6]~reg0.ENA
clkena => pKeyX[5]~reg0.ENA
clkena => pKeyX[4]~reg0.ENA
clkena => pKeyX[3]~reg0.ENA
clkena => pKeyX[2]~reg0.ENA
clkena => pKeyX[1]~reg0.ENA
clkena => pKeyX[0]~reg0.ENA
clkena => KeyWe.ENA
clkena => KeyRow[7].ENA
clkena => KeyRow[6].ENA
clkena => KeyRow[5].ENA
clkena => KeyRow[4].ENA
clkena => KeyRow[3].ENA
clkena => KeyRow[2].ENA
clkena => KeyRow[1].ENA
clkena => KeyRow[0].ENA
clkena => iKeyCol[7].ENA
clkena => iKeyCol[6].ENA
clkena => iKeyCol[5].ENA
clkena => iKeyCol[4].ENA
clkena => iKeyCol[3].ENA
clkena => iKeyCol[2].ENA
clkena => iKeyCol[1].ENA
clkena => iKeyCol[0].ENA
Kmap => MtxIdx.OUTPUTSELECT
Kmap => process_0.IN1
Kmap => MtxSeq.DATAB
Kmap => process_0.IN1
Kmap => MtxSeq.DATAB
Kmap => MtxIdx.DATAB
Caps <> <UNC>
Kana <> <UNC>
Paus <> Paus~reg0
Scro <> Scro~reg0
Reso <> Reso~reg0
Fkeys[0] <= oFkeys[0].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[1] <= oFkeys[1].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[2] <= oFkeys[2].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[3] <= oFkeys[3].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[4] <= oFkeys[4].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[5] <= oFkeys[5].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[6] <= oFkeys[6].DB_MAX_OUTPUT_PORT_TYPE
Fkeys[7] <= oFkeys[7].DB_MAX_OUTPUT_PORT_TYPE
pPs2Clk <> pPs2Clk
pPs2Dat <> pPs2Dat
PpiPortC[0] => Equal0.IN7
PpiPortC[0] => KeyRow.DATAA
PpiPortC[0] => Selector25.IN3
PpiPortC[1] => Equal0.IN6
PpiPortC[1] => KeyRow.DATAA
PpiPortC[1] => Selector24.IN3
PpiPortC[2] => Equal0.IN5
PpiPortC[2] => KeyRow.DATAA
PpiPortC[2] => Selector23.IN3
PpiPortC[3] => Equal0.IN4
PpiPortC[3] => KeyRow.DATAA
PpiPortC[3] => Selector22.IN3
PpiPortC[4] => ~NO_FANOUT~
PpiPortC[5] => ~NO_FANOUT~
PpiPortC[6] => ~NO_FANOUT~
PpiPortC[7] => ~NO_FANOUT~
pKeyX[0] <= pKeyX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[1] <= pKeyX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[2] <= pKeyX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[3] <= pKeyX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[4] <= pKeyX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[5] <= pKeyX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[6] <= pKeyX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pKeyX[7] <= pKeyX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CmtScro <> <UNC>


|MSX|emsx_top:emsx|eseps2:U06|ram:U1
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|eseps2:U06|keymap:U2
adr[0] => Mux0.IN1033
adr[0] => Mux1.IN1033
adr[0] => Mux2.IN1033
adr[0] => Mux3.IN1033
adr[0] => Mux4.IN520
adr[0] => Mux5.IN520
adr[0] => Mux6.IN1033
adr[0] => Mux7.IN1033
adr[0] => Mux8.IN520
adr[0] => Mux9.IN520
adr[0] => Mux10.IN520
adr[0] => Mux11.IN520
adr[0] => Mux12.IN520
adr[0] => Mux13.IN520
adr[0] => Mux14.IN520
adr[0] => Mux15.IN520
adr[1] => Mux0.IN1032
adr[1] => Mux1.IN1032
adr[1] => Mux2.IN1032
adr[1] => Mux3.IN1032
adr[1] => Mux4.IN519
adr[1] => Mux5.IN519
adr[1] => Mux6.IN1032
adr[1] => Mux7.IN1032
adr[1] => Mux8.IN519
adr[1] => Mux9.IN519
adr[1] => Mux10.IN519
adr[1] => Mux11.IN519
adr[1] => Mux12.IN519
adr[1] => Mux13.IN519
adr[1] => Mux14.IN519
adr[1] => Mux15.IN519
adr[2] => Mux0.IN1031
adr[2] => Mux1.IN1031
adr[2] => Mux2.IN1031
adr[2] => Mux3.IN1031
adr[2] => Mux4.IN518
adr[2] => Mux5.IN518
adr[2] => Mux6.IN1031
adr[2] => Mux7.IN1031
adr[2] => Mux8.IN518
adr[2] => Mux9.IN518
adr[2] => Mux10.IN518
adr[2] => Mux11.IN518
adr[2] => Mux12.IN518
adr[2] => Mux13.IN518
adr[2] => Mux14.IN518
adr[2] => Mux15.IN518
adr[3] => Mux0.IN1030
adr[3] => Mux1.IN1030
adr[3] => Mux2.IN1030
adr[3] => Mux3.IN1030
adr[3] => Mux4.IN517
adr[3] => Mux5.IN517
adr[3] => Mux6.IN1030
adr[3] => Mux7.IN1030
adr[3] => Mux8.IN517
adr[3] => Mux9.IN517
adr[3] => Mux10.IN517
adr[3] => Mux11.IN517
adr[3] => Mux12.IN517
adr[3] => Mux13.IN517
adr[3] => Mux14.IN517
adr[3] => Mux15.IN517
adr[4] => Mux0.IN1029
adr[4] => Mux1.IN1029
adr[4] => Mux2.IN1029
adr[4] => Mux3.IN1029
adr[4] => Mux4.IN516
adr[4] => Mux5.IN516
adr[4] => Mux6.IN1029
adr[4] => Mux7.IN1029
adr[4] => Mux8.IN516
adr[4] => Mux9.IN516
adr[4] => Mux10.IN516
adr[4] => Mux11.IN516
adr[4] => Mux12.IN516
adr[4] => Mux13.IN516
adr[4] => Mux14.IN516
adr[4] => Mux15.IN516
adr[5] => Mux0.IN1028
adr[5] => Mux1.IN1028
adr[5] => Mux2.IN1028
adr[5] => Mux3.IN1028
adr[5] => Mux4.IN515
adr[5] => Mux5.IN515
adr[5] => Mux6.IN1028
adr[5] => Mux7.IN1028
adr[5] => Mux8.IN515
adr[5] => Mux9.IN515
adr[5] => Mux10.IN515
adr[5] => Mux11.IN515
adr[5] => Mux12.IN515
adr[5] => Mux13.IN515
adr[5] => Mux14.IN515
adr[5] => Mux15.IN515
adr[6] => Mux0.IN1027
adr[6] => Mux1.IN1027
adr[6] => Mux2.IN1027
adr[6] => Mux3.IN1027
adr[6] => Mux4.IN514
adr[6] => Mux5.IN514
adr[6] => Mux6.IN1027
adr[6] => Mux7.IN1027
adr[6] => Mux8.IN514
adr[6] => Mux9.IN514
adr[6] => Mux10.IN514
adr[6] => Mux11.IN514
adr[6] => Mux12.IN514
adr[6] => Mux13.IN514
adr[6] => Mux14.IN514
adr[6] => Mux15.IN514
adr[7] => Mux0.IN1026
adr[7] => Mux1.IN1026
adr[7] => Mux2.IN1026
adr[7] => Mux3.IN1026
adr[7] => Mux4.IN513
adr[7] => Mux5.IN513
adr[7] => Mux6.IN1026
adr[7] => Mux7.IN1026
adr[7] => Mux8.IN513
adr[7] => Mux9.IN513
adr[7] => Mux10.IN513
adr[7] => Mux11.IN513
adr[7] => Mux12.IN513
adr[7] => Mux13.IN513
adr[7] => Mux14.IN513
adr[7] => Mux15.IN513
adr[8] => Mux0.IN1025
adr[8] => Mux1.IN1025
adr[8] => Mux2.IN1025
adr[8] => Mux3.IN1025
adr[8] => Mux4.IN512
adr[8] => Mux5.IN512
adr[8] => Mux6.IN1025
adr[8] => Mux7.IN1025
adr[8] => Mux8.IN512
adr[8] => Mux9.IN512
adr[8] => Mux10.IN512
adr[8] => Mux11.IN512
adr[8] => Mux12.IN512
adr[8] => Mux13.IN512
adr[8] => Mux14.IN512
adr[8] => Mux15.IN512
adr[9] => Mux0.IN1024
adr[9] => Mux1.IN1024
adr[9] => Mux2.IN1024
adr[9] => Mux3.IN1024
adr[9] => Mux6.IN1024
adr[9] => Mux7.IN1024
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
adr[10] => ff_dbi.OUTPUTSELECT
clk => ff_dbi[0].CLK
clk => ff_dbi[1].CLK
clk => ff_dbi[2].CLK
clk => ff_dbi[3].CLK
clk => ff_dbi[4].CLK
clk => ff_dbi[5].CLK
clk => ff_dbi[6].CLK
clk => ff_dbi[7].CLK
dbi[0] <= ff_dbi[0].DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= ff_dbi[1].DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= ff_dbi[2].DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= ff_dbi[3].DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= ff_dbi[4].DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= ff_dbi[5].DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= ff_dbi[6].DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= ff_dbi[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|rtc_mist:U07
clk21m => ram:u_mem.clk
clk21m => reg_mode[0].CLK
clk21m => reg_mode[1].CLK
clk21m => reg_mode[2].CLK
clk21m => reg_mode[3].CLK
clk21m => reg_ptr[0].CLK
clk21m => reg_ptr[1].CLK
clk21m => reg_ptr[2].CLK
clk21m => reg_ptr[3].CLK
clk21m => ff_req.CLK
reset => reg_mode[0].ACLR
reset => reg_mode[1].ACLR
reset => reg_mode[2].ACLR
reset => reg_mode[3].PRESET
reset => reg_ptr[0].ACLR
reset => reg_ptr[1].ACLR
reset => reg_ptr[2].ACLR
reset => reg_ptr[3].ACLR
reset => ff_req.ACLR
rtc[0] => dbi.DATAB
rtc[1] => dbi.DATAB
rtc[2] => dbi.DATAB
rtc[3] => dbi.DATAB
rtc[4] => dbi.DATAB
rtc[5] => dbi.DATAB
rtc[6] => dbi.DATAB
rtc[7] => ~NO_FANOUT~
rtc[8] => dbi.DATAB
rtc[9] => dbi.DATAB
rtc[10] => dbi.DATAB
rtc[11] => dbi.DATAB
rtc[12] => dbi.DATAB
rtc[13] => dbi.DATAB
rtc[14] => dbi.DATAB
rtc[15] => ~NO_FANOUT~
rtc[16] => dbi.DATAB
rtc[17] => dbi.DATAB
rtc[18] => dbi.DATAB
rtc[19] => dbi.DATAB
rtc[20] => dbi.DATAB
rtc[21] => dbi.DATAB
rtc[22] => ~NO_FANOUT~
rtc[23] => ~NO_FANOUT~
rtc[24] => dbi.DATAB
rtc[25] => dbi.DATAB
rtc[26] => dbi.DATAB
rtc[27] => dbi.DATAB
rtc[28] => dbi.DATAB
rtc[29] => dbi.DATAB
rtc[30] => ~NO_FANOUT~
rtc[31] => ~NO_FANOUT~
rtc[32] => dbi.DATAB
rtc[33] => dbi.DATAB
rtc[34] => dbi.DATAB
rtc[35] => dbi.DATAB
rtc[36] => dbi.DATAB
rtc[37] => ~NO_FANOUT~
rtc[38] => ~NO_FANOUT~
rtc[39] => ~NO_FANOUT~
rtc[40] => dbi.DATAB
rtc[41] => dbi.DATAB
rtc[42] => dbi.DATAB
rtc[43] => dbi.DATAB
rtc[44] => dbi.DATAB
rtc[45] => dbi.DATAB
rtc[45] => Add0.IN6
rtc[46] => dbi.DATAB
rtc[46] => Add0.IN5
rtc[47] => dbi.DATAB
rtc[47] => Add0.IN4
rtc[48] => ~NO_FANOUT~
rtc[49] => ~NO_FANOUT~
rtc[50] => ~NO_FANOUT~
rtc[51] => ~NO_FANOUT~
rtc[52] => ~NO_FANOUT~
rtc[53] => ~NO_FANOUT~
rtc[54] => ~NO_FANOUT~
rtc[55] => ~NO_FANOUT~
rtc[56] => ~NO_FANOUT~
rtc[57] => ~NO_FANOUT~
rtc[58] => ~NO_FANOUT~
rtc[59] => ~NO_FANOUT~
rtc[60] => ~NO_FANOUT~
rtc[61] => ~NO_FANOUT~
rtc[62] => ~NO_FANOUT~
rtc[63] => ~NO_FANOUT~
req => w_wrt.IN0
req => ff_req.DATAIN
ack <= ff_req.DB_MAX_OUTPUT_PORT_TYPE
wrt => w_wrt.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => dbi.IN1
adr[0] => process_2.IN1
adr[0] => w_mem_we.IN1
adr[0] => process_1.IN1
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= <VCC>
dbi[5] <= <VCC>
dbi[6] <= <VCC>
dbi[7] <= <VCC>
dbo[0] => ram:u_mem.dbo[0]
dbo[0] => reg_ptr[0].DATAIN
dbo[0] => reg_mode[0].DATAIN
dbo[1] => ram:u_mem.dbo[1]
dbo[1] => reg_ptr[1].DATAIN
dbo[1] => reg_mode[1].DATAIN
dbo[2] => ram:u_mem.dbo[2]
dbo[2] => reg_ptr[2].DATAIN
dbo[2] => reg_mode[2].DATAIN
dbo[3] => ram:u_mem.dbo[3]
dbo[3] => reg_ptr[3].DATAIN
dbo[3] => reg_mode[3].DATAIN
dbo[4] => ram:u_mem.dbo[4]
dbo[5] => ram:u_mem.dbo[5]
dbo[6] => ram:u_mem.dbo[6]
dbo[7] => ram:u_mem.dbo[7]


|MSX|emsx_top:emsx|rtc_mist:U07|ram:u_mem
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|kanji:U08
clk21m => dbi[0]~reg0.CLK
clk21m => dbi[1]~reg0.CLK
clk21m => dbi[2]~reg0.CLK
clk21m => dbi[3]~reg0.CLK
clk21m => dbi[4]~reg0.CLK
clk21m => dbi[5]~reg0.CLK
clk21m => dbi[6]~reg0.CLK
clk21m => dbi[7]~reg0.CLK
clk21m => kanjiptr2[0].CLK
clk21m => kanjiptr2[1].CLK
clk21m => kanjiptr2[2].CLK
clk21m => kanjiptr2[3].CLK
clk21m => kanjiptr2[4].CLK
clk21m => kanjiptr2[5].CLK
clk21m => kanjiptr2[6].CLK
clk21m => kanjiptr2[7].CLK
clk21m => kanjiptr2[8].CLK
clk21m => kanjiptr2[9].CLK
clk21m => kanjiptr2[10].CLK
clk21m => kanjiptr2[11].CLK
clk21m => kanjiptr2[12].CLK
clk21m => kanjiptr2[13].CLK
clk21m => kanjiptr2[14].CLK
clk21m => kanjiptr2[15].CLK
clk21m => kanjiptr2[16].CLK
clk21m => kanjiptr1[0].CLK
clk21m => kanjiptr1[1].CLK
clk21m => kanjiptr1[2].CLK
clk21m => kanjiptr1[3].CLK
clk21m => kanjiptr1[4].CLK
clk21m => kanjiptr1[5].CLK
clk21m => kanjiptr1[6].CLK
clk21m => kanjiptr1[7].CLK
clk21m => kanjiptr1[8].CLK
clk21m => kanjiptr1[9].CLK
clk21m => kanjiptr1[10].CLK
clk21m => kanjiptr1[11].CLK
clk21m => kanjiptr1[12].CLK
clk21m => kanjiptr1[13].CLK
clk21m => kanjiptr1[14].CLK
clk21m => kanjiptr1[15].CLK
clk21m => kanjiptr1[16].CLK
clk21m => updateack.CLK
clk21m => updatereq.CLK
clk21m => kanjisel.CLK
clk21m => ack~reg0.CLK
reset => kanjiptr2[0].ACLR
reset => kanjiptr2[1].ACLR
reset => kanjiptr2[2].ACLR
reset => kanjiptr2[3].ACLR
reset => kanjiptr2[4].ACLR
reset => kanjiptr2[5].ACLR
reset => kanjiptr2[6].ACLR
reset => kanjiptr2[7].ACLR
reset => kanjiptr2[8].ACLR
reset => kanjiptr2[9].ACLR
reset => kanjiptr2[10].ACLR
reset => kanjiptr2[11].ACLR
reset => kanjiptr2[12].ACLR
reset => kanjiptr2[13].ACLR
reset => kanjiptr2[14].ACLR
reset => kanjiptr2[15].ACLR
reset => kanjiptr2[16].ACLR
reset => kanjiptr1[0].ACLR
reset => kanjiptr1[1].ACLR
reset => kanjiptr1[2].ACLR
reset => kanjiptr1[3].ACLR
reset => kanjiptr1[4].ACLR
reset => kanjiptr1[5].ACLR
reset => kanjiptr1[6].ACLR
reset => kanjiptr1[7].ACLR
reset => kanjiptr1[8].ACLR
reset => kanjiptr1[9].ACLR
reset => kanjiptr1[10].ACLR
reset => kanjiptr1[11].ACLR
reset => kanjiptr1[12].ACLR
reset => kanjiptr1[13].ACLR
reset => kanjiptr1[14].ACLR
reset => kanjiptr1[15].ACLR
reset => kanjiptr1[16].ACLR
reset => updateack.ACLR
reset => updatereq.ACLR
reset => kanjisel.ACLR
reset => ack~reg0.ACLR
clkena => ~NO_FANOUT~
req => ramreq.DATAB
req => ack.DATAB
req => process_1.IN0
req => process_3.IN0
req => process_5.IN1
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrt => ack.OUTPUTSELECT
wrt => process_3.IN1
wrt => ramreq.IN0
wrt => process_1.IN1
adr[0] => ramreq.IN1
adr[0] => process_1.IN1
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr1.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[0] => kanjiptr2.OUTPUTSELECT
adr[1] => process_4.IN1
adr[1] => process_3.IN1
adr[1] => kanjisel.DATAIN
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbi[0] <= dbi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => kanjiptr1.DATAA
dbo[0] => kanjiptr1.DATAB
dbo[0] => kanjiptr2.DATAA
dbo[0] => kanjiptr2.DATAB
dbo[0] => ramdbo[0].DATAIN
dbo[1] => kanjiptr1.DATAA
dbo[1] => kanjiptr1.DATAB
dbo[1] => kanjiptr2.DATAA
dbo[1] => kanjiptr2.DATAB
dbo[1] => ramdbo[1].DATAIN
dbo[2] => kanjiptr1.DATAA
dbo[2] => kanjiptr1.DATAB
dbo[2] => kanjiptr2.DATAA
dbo[2] => kanjiptr2.DATAB
dbo[2] => ramdbo[2].DATAIN
dbo[3] => kanjiptr1.DATAA
dbo[3] => kanjiptr1.DATAB
dbo[3] => kanjiptr2.DATAA
dbo[3] => kanjiptr2.DATAB
dbo[3] => ramdbo[3].DATAIN
dbo[4] => kanjiptr1.DATAA
dbo[4] => kanjiptr1.DATAB
dbo[4] => kanjiptr2.DATAA
dbo[4] => kanjiptr2.DATAB
dbo[4] => ramdbo[4].DATAIN
dbo[5] => kanjiptr1.DATAA
dbo[5] => kanjiptr1.DATAB
dbo[5] => kanjiptr2.DATAA
dbo[5] => kanjiptr2.DATAB
dbo[5] => ramdbo[5].DATAIN
dbo[6] => ramdbo[6].DATAIN
dbo[7] => ramdbo[7].DATAIN
ramreq <= ramreq.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[1] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[2] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[3] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[4] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[5] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[6] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[7] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[8] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[9] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[10] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[11] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[12] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[13] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[14] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[15] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[16] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[17] <= kanjisel.DB_MAX_OUTPUT_PORT_TYPE
ramdbi[0] => dbi[0]~reg0.DATAIN
ramdbi[1] => dbi[1]~reg0.DATAIN
ramdbi[2] => dbi[2]~reg0.DATAIN
ramdbi[3] => dbi[3]~reg0.DATAIN
ramdbi[4] => dbi[4]~reg0.DATAIN
ramdbi[5] => dbi[5]~reg0.DATAIN
ramdbi[6] => dbi[6]~reg0.DATAIN
ramdbi[7] => dbi[7]~reg0.DATAIN
ramdbo[0] <= dbo[0].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[1] <= dbo[1].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[2] <= dbo[2].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[3] <= dbo[3].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[4] <= dbo[4].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[5] <= dbo[5].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[6] <= dbo[6].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[7] <= dbo[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20
CLK21M => VDP_NTSC_PAL:U_VDP_NTSC_PAL.CLK21M
CLK21M => VDP_COMMAND_DRIVE.CLK
CLK21M => VDPCMDVRAMREADINGR.CLK
CLK21M => VDPCMDVRAMWRACK.CLK
CLK21M => VDPVRAMACCESSADDR[0].CLK
CLK21M => VDPVRAMACCESSADDR[1].CLK
CLK21M => VDPVRAMACCESSADDR[2].CLK
CLK21M => VDPVRAMACCESSADDR[3].CLK
CLK21M => VDPVRAMACCESSADDR[4].CLK
CLK21M => VDPVRAMACCESSADDR[5].CLK
CLK21M => VDPVRAMACCESSADDR[6].CLK
CLK21M => VDPVRAMACCESSADDR[7].CLK
CLK21M => VDPVRAMACCESSADDR[8].CLK
CLK21M => VDPVRAMACCESSADDR[9].CLK
CLK21M => VDPVRAMACCESSADDR[10].CLK
CLK21M => VDPVRAMACCESSADDR[11].CLK
CLK21M => VDPVRAMACCESSADDR[12].CLK
CLK21M => VDPVRAMACCESSADDR[13].CLK
CLK21M => VDPVRAMACCESSADDR[14].CLK
CLK21M => VDPVRAMACCESSADDR[15].CLK
CLK21M => VDPVRAMACCESSADDR[16].CLK
CLK21M => VDPVRAMADDRSETACK.CLK
CLK21M => VDPVRAMWRACK.CLK
CLK21M => VDPVRAMRDACK.CLK
CLK21M => VDPVRAMREADINGR.CLK
CLK21M => PRAMWE_N~reg0.CLK
CLK21M => PRAMOE_N~reg0.CLK
CLK21M => PRAMDBO[0]~reg0.CLK
CLK21M => PRAMDBO[0]~en.CLK
CLK21M => PRAMDBO[1]~reg0.CLK
CLK21M => PRAMDBO[1]~en.CLK
CLK21M => PRAMDBO[2]~reg0.CLK
CLK21M => PRAMDBO[2]~en.CLK
CLK21M => PRAMDBO[3]~reg0.CLK
CLK21M => PRAMDBO[3]~en.CLK
CLK21M => PRAMDBO[4]~reg0.CLK
CLK21M => PRAMDBO[4]~en.CLK
CLK21M => PRAMDBO[5]~reg0.CLK
CLK21M => PRAMDBO[5]~en.CLK
CLK21M => PRAMDBO[6]~reg0.CLK
CLK21M => PRAMDBO[6]~en.CLK
CLK21M => PRAMDBO[7]~reg0.CLK
CLK21M => PRAMDBO[7]~en.CLK
CLK21M => IRAMADR[0].CLK
CLK21M => IRAMADR[1].CLK
CLK21M => IRAMADR[2].CLK
CLK21M => IRAMADR[3].CLK
CLK21M => IRAMADR[4].CLK
CLK21M => IRAMADR[5].CLK
CLK21M => IRAMADR[6].CLK
CLK21M => IRAMADR[7].CLK
CLK21M => IRAMADR[8].CLK
CLK21M => IRAMADR[9].CLK
CLK21M => IRAMADR[10].CLK
CLK21M => IRAMADR[11].CLK
CLK21M => IRAMADR[12].CLK
CLK21M => IRAMADR[13].CLK
CLK21M => IRAMADR[14].CLK
CLK21M => IRAMADR[15].CLK
CLK21M => IRAMADR[16].CLK
CLK21M => VDPCMDVRAMREADINGA.CLK
CLK21M => VDPCMDVRAMRDACK.CLK
CLK21M => VDPCMDVRAMRDDATA[0].CLK
CLK21M => VDPCMDVRAMRDDATA[1].CLK
CLK21M => VDPCMDVRAMRDDATA[2].CLK
CLK21M => VDPCMDVRAMRDDATA[3].CLK
CLK21M => VDPCMDVRAMRDDATA[4].CLK
CLK21M => VDPCMDVRAMRDDATA[5].CLK
CLK21M => VDPCMDVRAMRDDATA[6].CLK
CLK21M => VDPCMDVRAMRDDATA[7].CLK
CLK21M => VDPVRAMREADINGA.CLK
CLK21M => VDPVRAMRDDATA[0].CLK
CLK21M => VDPVRAMRDDATA[1].CLK
CLK21M => VDPVRAMRDDATA[2].CLK
CLK21M => VDPVRAMRDDATA[3].CLK
CLK21M => VDPVRAMRDDATA[4].CLK
CLK21M => VDPVRAMRDDATA[5].CLK
CLK21M => VDPVRAMRDDATA[6].CLK
CLK21M => VDPVRAMRDDATA[7].CLK
CLK21M => PREWINDOW_X.CLK
CLK21M => BWINDOW.CLK
CLK21M => BWINDOW_Y.CLK
CLK21M => BWINDOW_X.CLK
CLK21M => ACTIVE_LINE.CLK
CLK21M => VDP_VGA:U_VDP_VGA.CLK21M
CLK21M => VDP_INTERRUPT:U_INTERRUPT.CLK21M
CLK21M => VDP_SSG:U_SSG.CLK21M
CLK21M => VDP_COLORDEC:U_VDP_COLORDEC.CLK21M
CLK21M => VDP_TEXT12:U_VDP_TEXT12.CLK21M
CLK21M => VDP_GRAPHIC123M:U_VDP_GRAPHIC123M.CLK21M
CLK21M => VDP_GRAPHIC4567:U_VDP_GRAPHIC4567.CLK21M
CLK21M => VDP_SPRITE:U_SPRITE.CLK21M
CLK21M => VDP_REGISTER:U_VDP_REGISTER.CLK21M
CLK21M => VDP_COMMAND:U_VDP_COMMAND.CLK21M
CLK21M => VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL.CLK21M
RESET => VDP_NTSC_PAL:U_VDP_NTSC_PAL.RESET
RESET => VDP_COMMAND_DRIVE.ACLR
RESET => VDPCMDVRAMREADINGR.ACLR
RESET => VDPCMDVRAMWRACK.ACLR
RESET => VDPVRAMACCESSADDR[0].ACLR
RESET => VDPVRAMACCESSADDR[1].ACLR
RESET => VDPVRAMACCESSADDR[2].ACLR
RESET => VDPVRAMACCESSADDR[3].ACLR
RESET => VDPVRAMACCESSADDR[4].ACLR
RESET => VDPVRAMACCESSADDR[5].ACLR
RESET => VDPVRAMACCESSADDR[6].ACLR
RESET => VDPVRAMACCESSADDR[7].ACLR
RESET => VDPVRAMACCESSADDR[8].ACLR
RESET => VDPVRAMACCESSADDR[9].ACLR
RESET => VDPVRAMACCESSADDR[10].ACLR
RESET => VDPVRAMACCESSADDR[11].ACLR
RESET => VDPVRAMACCESSADDR[12].ACLR
RESET => VDPVRAMACCESSADDR[13].ACLR
RESET => VDPVRAMACCESSADDR[14].ACLR
RESET => VDPVRAMACCESSADDR[15].ACLR
RESET => VDPVRAMACCESSADDR[16].ACLR
RESET => VDPVRAMADDRSETACK.ACLR
RESET => VDPVRAMWRACK.ACLR
RESET => VDPVRAMRDACK.ACLR
RESET => VDPVRAMREADINGR.ACLR
RESET => PRAMWE_N~reg0.PRESET
RESET => PRAMOE_N~reg0.PRESET
RESET => PRAMDBO[0]~en.ACLR
RESET => PRAMDBO[1]~en.ACLR
RESET => PRAMDBO[2]~en.ACLR
RESET => PRAMDBO[3]~en.ACLR
RESET => PRAMDBO[4]~en.ACLR
RESET => PRAMDBO[5]~en.ACLR
RESET => PRAMDBO[6]~en.ACLR
RESET => PRAMDBO[7]~en.ACLR
RESET => IRAMADR[0].PRESET
RESET => IRAMADR[1].PRESET
RESET => IRAMADR[2].PRESET
RESET => IRAMADR[3].PRESET
RESET => IRAMADR[4].PRESET
RESET => IRAMADR[5].PRESET
RESET => IRAMADR[6].PRESET
RESET => IRAMADR[7].PRESET
RESET => IRAMADR[8].PRESET
RESET => IRAMADR[9].PRESET
RESET => IRAMADR[10].PRESET
RESET => IRAMADR[11].PRESET
RESET => IRAMADR[12].PRESET
RESET => IRAMADR[13].PRESET
RESET => IRAMADR[14].PRESET
RESET => IRAMADR[15].PRESET
RESET => IRAMADR[16].PRESET
RESET => VDPCMDVRAMREADINGA.ACLR
RESET => VDPCMDVRAMRDACK.ACLR
RESET => VDPCMDVRAMRDDATA[0].ACLR
RESET => VDPCMDVRAMRDDATA[1].ACLR
RESET => VDPCMDVRAMRDDATA[2].ACLR
RESET => VDPCMDVRAMRDDATA[3].ACLR
RESET => VDPCMDVRAMRDDATA[4].ACLR
RESET => VDPCMDVRAMRDDATA[5].ACLR
RESET => VDPCMDVRAMRDDATA[6].ACLR
RESET => VDPCMDVRAMRDDATA[7].ACLR
RESET => VDPVRAMREADINGA.ACLR
RESET => VDPVRAMRDDATA[0].ACLR
RESET => VDPVRAMRDDATA[1].ACLR
RESET => VDPVRAMRDDATA[2].ACLR
RESET => VDPVRAMRDDATA[3].ACLR
RESET => VDPVRAMRDDATA[4].ACLR
RESET => VDPVRAMRDDATA[5].ACLR
RESET => VDPVRAMRDDATA[6].ACLR
RESET => VDPVRAMRDDATA[7].ACLR
RESET => PREWINDOW_X.ACLR
RESET => BWINDOW.ACLR
RESET => BWINDOW_Y.ACLR
RESET => BWINDOW_X.ACLR
RESET => VDP_VGA:U_VDP_VGA.RESET
RESET => VDP_INTERRUPT:U_INTERRUPT.RESET
RESET => VDP_SSG:U_SSG.RESET
RESET => VDP_COLORDEC:U_VDP_COLORDEC.RESET
RESET => VDP_TEXT12:U_VDP_TEXT12.RESET
RESET => VDP_GRAPHIC123M:U_VDP_GRAPHIC123M.RESET
RESET => VDP_GRAPHIC4567:U_VDP_GRAPHIC4567.RESET
RESET => VDP_SPRITE:U_SPRITE.RESET
RESET => VDP_REGISTER:U_VDP_REGISTER.RESET
RESET => VDP_COMMAND:U_VDP_COMMAND.RESET
RESET => VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL.RESET
REQ => VDP_REGISTER:U_VDP_REGISTER.REQ
ACK <= VDP_REGISTER:U_VDP_REGISTER.ACK
WRT => VDP_REGISTER:U_VDP_REGISTER.WRT
ADR[0] => VDP_REGISTER:U_VDP_REGISTER.ADR[0]
ADR[1] => VDP_REGISTER:U_VDP_REGISTER.ADR[1]
ADR[2] => VDP_REGISTER:U_VDP_REGISTER.ADR[2]
ADR[3] => VDP_REGISTER:U_VDP_REGISTER.ADR[3]
ADR[4] => VDP_REGISTER:U_VDP_REGISTER.ADR[4]
ADR[5] => VDP_REGISTER:U_VDP_REGISTER.ADR[5]
ADR[6] => VDP_REGISTER:U_VDP_REGISTER.ADR[6]
ADR[7] => VDP_REGISTER:U_VDP_REGISTER.ADR[7]
ADR[8] => VDP_REGISTER:U_VDP_REGISTER.ADR[8]
ADR[9] => VDP_REGISTER:U_VDP_REGISTER.ADR[9]
ADR[10] => VDP_REGISTER:U_VDP_REGISTER.ADR[10]
ADR[11] => VDP_REGISTER:U_VDP_REGISTER.ADR[11]
ADR[12] => VDP_REGISTER:U_VDP_REGISTER.ADR[12]
ADR[13] => VDP_REGISTER:U_VDP_REGISTER.ADR[13]
ADR[14] => VDP_REGISTER:U_VDP_REGISTER.ADR[14]
ADR[15] => VDP_REGISTER:U_VDP_REGISTER.ADR[15]
DBI[0] <= VDP_REGISTER:U_VDP_REGISTER.DBI[0]
DBI[1] <= VDP_REGISTER:U_VDP_REGISTER.DBI[1]
DBI[2] <= VDP_REGISTER:U_VDP_REGISTER.DBI[2]
DBI[3] <= VDP_REGISTER:U_VDP_REGISTER.DBI[3]
DBI[4] <= VDP_REGISTER:U_VDP_REGISTER.DBI[4]
DBI[5] <= VDP_REGISTER:U_VDP_REGISTER.DBI[5]
DBI[6] <= VDP_REGISTER:U_VDP_REGISTER.DBI[6]
DBI[7] <= VDP_REGISTER:U_VDP_REGISTER.DBI[7]
DBO[0] => VDP_REGISTER:U_VDP_REGISTER.DBO[0]
DBO[1] => VDP_REGISTER:U_VDP_REGISTER.DBO[1]
DBO[2] => VDP_REGISTER:U_VDP_REGISTER.DBO[2]
DBO[3] => VDP_REGISTER:U_VDP_REGISTER.DBO[3]
DBO[4] => VDP_REGISTER:U_VDP_REGISTER.DBO[4]
DBO[5] => VDP_REGISTER:U_VDP_REGISTER.DBO[5]
DBO[6] => VDP_REGISTER:U_VDP_REGISTER.DBO[6]
DBO[7] => VDP_REGISTER:U_VDP_REGISTER.DBO[7]
INT_N <= INT_N.DB_MAX_OUTPUT_PORT_TYPE
PRAMOE_N <= PRAMOE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMWE_N <= PRAMWE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[0] <= IRAMADR[0].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[1] <= IRAMADR[1].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[2] <= IRAMADR[2].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[3] <= IRAMADR[3].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[4] <= IRAMADR[4].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[5] <= IRAMADR[5].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[6] <= IRAMADR[6].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[7] <= IRAMADR[7].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[8] <= IRAMADR[8].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[9] <= IRAMADR[9].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[10] <= IRAMADR[10].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[11] <= IRAMADR[11].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[12] <= IRAMADR[12].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[13] <= IRAMADR[13].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[14] <= IRAMADR[14].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[15] <= IRAMADR[15].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[16] <= IRAMADR[16].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBI[0] => PRAMDAT[0].DATAB
PRAMDBI[0] => PRAMDATPAIR[0].DATAB
PRAMDBI[1] => PRAMDAT[1].DATAB
PRAMDBI[1] => PRAMDATPAIR[1].DATAB
PRAMDBI[2] => PRAMDAT[2].DATAB
PRAMDBI[2] => PRAMDATPAIR[2].DATAB
PRAMDBI[3] => PRAMDAT[3].DATAB
PRAMDBI[3] => PRAMDATPAIR[3].DATAB
PRAMDBI[4] => PRAMDAT[4].DATAB
PRAMDBI[4] => PRAMDATPAIR[4].DATAB
PRAMDBI[5] => PRAMDAT[5].DATAB
PRAMDBI[5] => PRAMDATPAIR[5].DATAB
PRAMDBI[6] => PRAMDAT[6].DATAB
PRAMDBI[6] => PRAMDATPAIR[6].DATAB
PRAMDBI[7] => PRAMDAT[7].DATAB
PRAMDBI[7] => PRAMDATPAIR[7].DATAB
PRAMDBI[8] => PRAMDAT[0].DATAA
PRAMDBI[8] => PRAMDATPAIR[0].DATAA
PRAMDBI[9] => PRAMDAT[1].DATAA
PRAMDBI[9] => PRAMDATPAIR[1].DATAA
PRAMDBI[10] => PRAMDAT[2].DATAA
PRAMDBI[10] => PRAMDATPAIR[2].DATAA
PRAMDBI[11] => PRAMDAT[3].DATAA
PRAMDBI[11] => PRAMDATPAIR[3].DATAA
PRAMDBI[12] => PRAMDAT[4].DATAA
PRAMDBI[12] => PRAMDATPAIR[4].DATAA
PRAMDBI[13] => PRAMDAT[5].DATAA
PRAMDBI[13] => PRAMDATPAIR[5].DATAA
PRAMDBI[14] => PRAMDAT[6].DATAA
PRAMDBI[14] => PRAMDATPAIR[6].DATAA
PRAMDBI[15] => PRAMDAT[7].DATAA
PRAMDBI[15] => PRAMDATPAIR[7].DATAA
PRAMDBO[0] <= PRAMDBO[0].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[1] <= PRAMDBO[1].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[2] <= PRAMDBO[2].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[3] <= PRAMDBO[3].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[4] <= PRAMDBO[4].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[5] <= PRAMDBO[5].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[6] <= PRAMDBO[6].DB_MAX_OUTPUT_PORT_TYPE
PRAMDBO[7] <= PRAMDBO[7].DB_MAX_OUTPUT_PORT_TYPE
VDPSPEEDMODE => VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL.VDPSPEEDMODE
RATIOMODE[0] => VDP_VGA:U_VDP_VGA.RATIOMODE[0]
RATIOMODE[1] => VDP_VGA:U_VDP_VGA.RATIOMODE[1]
RATIOMODE[2] => VDP_VGA:U_VDP_VGA.RATIOMODE[2]
CENTERYJK_R25_N => process_4.IN1
CENTERYJK_R25_N => process_4.IN1
CENTERYJK_R25_N => VDP_SSG:U_SSG.CENTERYJK_R25_N
CENTERYJK_R25_N => process_4.IN1
CENTERYJK_R25_N => process_4.IN1
PVIDEOR[0] <= PVIDEOR.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR[1] <= PVIDEOR.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR[2] <= PVIDEOR.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR[3] <= PVIDEOR.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR[4] <= PVIDEOR.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR[5] <= PVIDEOR.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG[0] <= PVIDEOG.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG[1] <= PVIDEOG.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG[2] <= PVIDEOG.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG[3] <= PVIDEOG.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG[4] <= PVIDEOG.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG[5] <= PVIDEOG.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB[0] <= PVIDEOB.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB[1] <= PVIDEOB.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB[2] <= PVIDEOB.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB[3] <= PVIDEOB.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB[4] <= PVIDEOB.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB[5] <= PVIDEOB.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOHS_N <= PVIDEOHS_N.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOVS_N <= PVIDEOVS_N.DB_MAX_OUTPUT_PORT_TYPE
PVIDEOCS_N <= PVIDEOCS_N.DB_MAX_OUTPUT_PORT_TYPE
PVIDEODHCLK <= VDP_SSG:U_SSG.PVIDEODHCLK
PVIDEODLCLK <= VDP_SSG:U_SSG.PVIDEODLCLK
BLANK_O <= VDP_VGA:U_VDP_VGA.BLANK_O
DISPRESO => PVIDEOR.OUTPUTSELECT
DISPRESO => PVIDEOR.OUTPUTSELECT
DISPRESO => PVIDEOR.OUTPUTSELECT
DISPRESO => PVIDEOR.OUTPUTSELECT
DISPRESO => PVIDEOR.OUTPUTSELECT
DISPRESO => PVIDEOR.OUTPUTSELECT
DISPRESO => PVIDEOG.OUTPUTSELECT
DISPRESO => PVIDEOG.OUTPUTSELECT
DISPRESO => PVIDEOG.OUTPUTSELECT
DISPRESO => PVIDEOG.OUTPUTSELECT
DISPRESO => PVIDEOG.OUTPUTSELECT
DISPRESO => PVIDEOG.OUTPUTSELECT
DISPRESO => PVIDEOB.OUTPUTSELECT
DISPRESO => PVIDEOB.OUTPUTSELECT
DISPRESO => PVIDEOB.OUTPUTSELECT
DISPRESO => PVIDEOB.OUTPUTSELECT
DISPRESO => PVIDEOB.OUTPUTSELECT
DISPRESO => PVIDEOB.OUTPUTSELECT
DISPRESO => PVIDEOHS_N.OUTPUTSELECT
DISPRESO => PVIDEOVS_N.OUTPUTSELECT
NTSC_PAL_TYPE => VDPR9PALMODE.OUTPUTSELECT
FORCED_V_MODE => VDPR9PALMODE.DATAA
FORCED_V_MODE => VDP_REGISTER:U_VDP_REGISTER.FORCED_V_MODE
LEGACY_VGA => VDP_VGA:U_VDP_VGA.LEGACY_VGA
VDP_ID[0] => VDP_REGISTER:U_VDP_REGISTER.VDP_ID[0]
VDP_ID[1] => VDP_REGISTER:U_VDP_REGISTER.VDP_ID[1]
VDP_ID[2] => VDP_REGISTER:U_VDP_REGISTER.VDP_ID[2]
VDP_ID[3] => VDP_REGISTER:U_VDP_REGISTER.VDP_ID[3]
VDP_ID[4] => VDP_REGISTER:U_VDP_REGISTER.VDP_ID[4]
OFFSET_Y[0] => VDP_SSG:U_SSG.OFFSET_Y[0]
OFFSET_Y[1] => VDP_SSG:U_SSG.OFFSET_Y[1]
OFFSET_Y[2] => VDP_SSG:U_SSG.OFFSET_Y[2]
OFFSET_Y[3] => VDP_SSG:U_SSG.OFFSET_Y[3]
OFFSET_Y[4] => VDP_SSG:U_SSG.OFFSET_Y[4]
OFFSET_Y[5] => VDP_SSG:U_SSG.OFFSET_Y[5]
OFFSET_Y[6] => VDP_SSG:U_SSG.OFFSET_Y[6]


|MSX|emsx_top:emsx|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL
CLK21M => FF_HSYNC_N.CLK
CLK21M => FF_SSTATE~5.DATAIN
RESET => FF_HSYNC_N.ACLR
RESET => FF_SSTATE~7.DATAIN
PALMODE => Mux0.IN4
PALMODE => Mux1.IN4
PALMODE => Mux2.IN4
PALMODE => Mux3.IN4
PALMODE => Mux4.IN4
PALMODE => Mux5.IN4
PALMODE => Mux6.IN4
PALMODE => Equal2.IN15
PALMODE => Equal2.IN16
PALMODE => Equal2.IN17
PALMODE => Equal3.IN17
PALMODE => Equal3.IN18
PALMODE => Equal3.IN19
PALMODE => Equal5.IN16
PALMODE => Equal5.IN17
PALMODE => Equal7.IN16
PALMODE => Equal2.IN19
PALMODE => Equal2.IN20
PALMODE => Equal7.IN18
PALMODE => Equal7.IN19
INTERLACEMODE => Mux0.IN5
INTERLACEMODE => Mux1.IN5
INTERLACEMODE => Mux2.IN5
INTERLACEMODE => Mux3.IN5
INTERLACEMODE => Mux4.IN5
INTERLACEMODE => Mux5.IN5
INTERLACEMODE => Mux6.IN5
INTERLACEMODE => Equal2.IN18
INTERLACEMODE => Equal3.IN20
INTERLACEMODE => Equal5.IN18
INTERLACEMODE => Equal7.IN17
VIDEORIN[0] => VIDEOROUT[0].DATAIN
VIDEORIN[1] => VIDEOROUT[1].DATAIN
VIDEORIN[2] => VIDEOROUT[2].DATAIN
VIDEORIN[3] => VIDEOROUT[3].DATAIN
VIDEORIN[4] => VIDEOROUT[4].DATAIN
VIDEORIN[5] => VIDEOROUT[5].DATAIN
VIDEOGIN[0] => VIDEOGOUT[0].DATAIN
VIDEOGIN[1] => VIDEOGOUT[1].DATAIN
VIDEOGIN[2] => VIDEOGOUT[2].DATAIN
VIDEOGIN[3] => VIDEOGOUT[3].DATAIN
VIDEOGIN[4] => VIDEOGOUT[4].DATAIN
VIDEOGIN[5] => VIDEOGOUT[5].DATAIN
VIDEOBIN[0] => VIDEOBOUT[0].DATAIN
VIDEOBIN[1] => VIDEOBOUT[1].DATAIN
VIDEOBIN[2] => VIDEOBOUT[2].DATAIN
VIDEOBIN[3] => VIDEOBOUT[3].DATAIN
VIDEOBIN[4] => VIDEOBOUT[4].DATAIN
VIDEOBIN[5] => VIDEOBOUT[5].DATAIN
VIDEOVSIN_N => VIDEOVSOUT_N.DATAIN
HCOUNTERIN[0] => Equal8.IN23
HCOUNTERIN[0] => Equal9.IN23
HCOUNTERIN[0] => Equal10.IN23
HCOUNTERIN[0] => Equal11.IN23
HCOUNTERIN[0] => Equal12.IN23
HCOUNTERIN[0] => Equal13.IN23
HCOUNTERIN[0] => Equal14.IN23
HCOUNTERIN[1] => Equal8.IN22
HCOUNTERIN[1] => Equal9.IN22
HCOUNTERIN[1] => Equal10.IN22
HCOUNTERIN[1] => Equal11.IN22
HCOUNTERIN[1] => Equal12.IN22
HCOUNTERIN[1] => Equal13.IN22
HCOUNTERIN[1] => Equal14.IN22
HCOUNTERIN[2] => Equal8.IN21
HCOUNTERIN[2] => Equal9.IN21
HCOUNTERIN[2] => Equal10.IN21
HCOUNTERIN[2] => Equal11.IN21
HCOUNTERIN[2] => Equal12.IN21
HCOUNTERIN[2] => Equal13.IN21
HCOUNTERIN[2] => Equal14.IN21
HCOUNTERIN[3] => Equal8.IN20
HCOUNTERIN[3] => Equal9.IN20
HCOUNTERIN[3] => Equal10.IN20
HCOUNTERIN[3] => Equal11.IN20
HCOUNTERIN[3] => Equal12.IN20
HCOUNTERIN[3] => Equal13.IN20
HCOUNTERIN[3] => Equal14.IN20
HCOUNTERIN[4] => Equal8.IN19
HCOUNTERIN[4] => Equal9.IN19
HCOUNTERIN[4] => Equal10.IN19
HCOUNTERIN[4] => Equal11.IN19
HCOUNTERIN[4] => Equal12.IN19
HCOUNTERIN[4] => Equal13.IN19
HCOUNTERIN[4] => Equal14.IN19
HCOUNTERIN[5] => Equal8.IN18
HCOUNTERIN[5] => Equal9.IN18
HCOUNTERIN[5] => Equal10.IN18
HCOUNTERIN[5] => Equal11.IN18
HCOUNTERIN[5] => Equal12.IN18
HCOUNTERIN[5] => Equal13.IN18
HCOUNTERIN[5] => Equal14.IN18
HCOUNTERIN[6] => Equal8.IN17
HCOUNTERIN[6] => Equal9.IN17
HCOUNTERIN[6] => Equal10.IN17
HCOUNTERIN[6] => Equal11.IN17
HCOUNTERIN[6] => Equal12.IN17
HCOUNTERIN[6] => Equal13.IN17
HCOUNTERIN[6] => Equal14.IN17
HCOUNTERIN[7] => Equal8.IN16
HCOUNTERIN[7] => Equal9.IN16
HCOUNTERIN[7] => Equal10.IN16
HCOUNTERIN[7] => Equal11.IN16
HCOUNTERIN[7] => Equal12.IN16
HCOUNTERIN[7] => Equal13.IN16
HCOUNTERIN[7] => Equal14.IN16
HCOUNTERIN[8] => Equal8.IN15
HCOUNTERIN[8] => Equal9.IN15
HCOUNTERIN[8] => Equal10.IN15
HCOUNTERIN[8] => Equal11.IN15
HCOUNTERIN[8] => Equal12.IN15
HCOUNTERIN[8] => Equal13.IN15
HCOUNTERIN[8] => Equal14.IN15
HCOUNTERIN[9] => Equal8.IN14
HCOUNTERIN[9] => Equal9.IN14
HCOUNTERIN[9] => Equal10.IN14
HCOUNTERIN[9] => Equal11.IN14
HCOUNTERIN[9] => Equal12.IN14
HCOUNTERIN[9] => Equal13.IN14
HCOUNTERIN[9] => Equal14.IN14
HCOUNTERIN[10] => Equal8.IN13
HCOUNTERIN[10] => Equal9.IN13
HCOUNTERIN[10] => Equal10.IN13
HCOUNTERIN[10] => Equal11.IN13
HCOUNTERIN[10] => Equal12.IN13
HCOUNTERIN[10] => Equal13.IN13
HCOUNTERIN[10] => Equal14.IN13
VCOUNTERIN[0] => Equal0.IN23
VCOUNTERIN[0] => Equal1.IN23
VCOUNTERIN[0] => Equal2.IN14
VCOUNTERIN[0] => Equal3.IN16
VCOUNTERIN[0] => Equal4.IN23
VCOUNTERIN[0] => Equal5.IN15
VCOUNTERIN[0] => Equal6.IN23
VCOUNTERIN[0] => Equal7.IN15
VCOUNTERIN[1] => Equal0.IN22
VCOUNTERIN[1] => Equal1.IN22
VCOUNTERIN[1] => Equal2.IN13
VCOUNTERIN[1] => Equal3.IN15
VCOUNTERIN[1] => Equal4.IN22
VCOUNTERIN[1] => Equal5.IN14
VCOUNTERIN[1] => Equal6.IN22
VCOUNTERIN[1] => Equal7.IN14
VCOUNTERIN[2] => Equal0.IN21
VCOUNTERIN[2] => Equal1.IN21
VCOUNTERIN[2] => Equal2.IN12
VCOUNTERIN[2] => Equal3.IN14
VCOUNTERIN[2] => Equal4.IN21
VCOUNTERIN[2] => Equal5.IN13
VCOUNTERIN[2] => Equal6.IN21
VCOUNTERIN[2] => Equal7.IN13
VCOUNTERIN[3] => Equal0.IN20
VCOUNTERIN[3] => Equal1.IN20
VCOUNTERIN[3] => Equal2.IN11
VCOUNTERIN[3] => Equal3.IN13
VCOUNTERIN[3] => Equal4.IN20
VCOUNTERIN[3] => Equal5.IN12
VCOUNTERIN[3] => Equal6.IN20
VCOUNTERIN[3] => Equal7.IN12
VCOUNTERIN[4] => Equal0.IN19
VCOUNTERIN[4] => Equal1.IN19
VCOUNTERIN[4] => Equal2.IN10
VCOUNTERIN[4] => Equal3.IN12
VCOUNTERIN[4] => Equal4.IN19
VCOUNTERIN[4] => Equal5.IN11
VCOUNTERIN[4] => Equal6.IN19
VCOUNTERIN[4] => Equal7.IN11
VCOUNTERIN[5] => Equal0.IN18
VCOUNTERIN[5] => Equal1.IN18
VCOUNTERIN[5] => Equal2.IN9
VCOUNTERIN[5] => Equal3.IN11
VCOUNTERIN[5] => Equal4.IN18
VCOUNTERIN[5] => Equal5.IN10
VCOUNTERIN[5] => Equal6.IN18
VCOUNTERIN[5] => Equal7.IN10
VCOUNTERIN[6] => Equal0.IN17
VCOUNTERIN[6] => Equal1.IN17
VCOUNTERIN[6] => Equal2.IN8
VCOUNTERIN[6] => Equal3.IN10
VCOUNTERIN[6] => Equal4.IN17
VCOUNTERIN[6] => Equal5.IN9
VCOUNTERIN[6] => Equal6.IN17
VCOUNTERIN[6] => Equal7.IN9
VCOUNTERIN[7] => Equal0.IN16
VCOUNTERIN[7] => Equal1.IN16
VCOUNTERIN[7] => Equal2.IN7
VCOUNTERIN[7] => Equal3.IN9
VCOUNTERIN[7] => Equal4.IN16
VCOUNTERIN[7] => Equal5.IN8
VCOUNTERIN[7] => Equal6.IN16
VCOUNTERIN[7] => Equal7.IN8
VCOUNTERIN[8] => Equal0.IN15
VCOUNTERIN[8] => Equal1.IN15
VCOUNTERIN[8] => Equal2.IN6
VCOUNTERIN[8] => Equal3.IN8
VCOUNTERIN[8] => Equal4.IN15
VCOUNTERIN[8] => Equal5.IN7
VCOUNTERIN[8] => Equal6.IN15
VCOUNTERIN[8] => Equal7.IN7
VCOUNTERIN[9] => Equal0.IN14
VCOUNTERIN[9] => Equal1.IN14
VCOUNTERIN[9] => Equal2.IN5
VCOUNTERIN[9] => Equal3.IN7
VCOUNTERIN[9] => Equal4.IN14
VCOUNTERIN[9] => Equal5.IN6
VCOUNTERIN[9] => Equal6.IN14
VCOUNTERIN[9] => Equal7.IN6
VCOUNTERIN[10] => Equal0.IN13
VCOUNTERIN[10] => Equal1.IN13
VCOUNTERIN[10] => Equal2.IN4
VCOUNTERIN[10] => Equal3.IN6
VCOUNTERIN[10] => Equal4.IN13
VCOUNTERIN[10] => Equal5.IN5
VCOUNTERIN[10] => Equal6.IN13
VCOUNTERIN[10] => Equal7.IN5
VIDEOROUT[0] <= VIDEORIN[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[1] <= VIDEORIN[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[2] <= VIDEORIN[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[3] <= VIDEORIN[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[4] <= VIDEORIN[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[5] <= VIDEORIN[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[0] <= VIDEOGIN[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[1] <= VIDEOGIN[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[2] <= VIDEOGIN[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[3] <= VIDEOGIN[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[4] <= VIDEOGIN[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[5] <= VIDEOGIN[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[0] <= VIDEOBIN[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[1] <= VIDEOBIN[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[2] <= VIDEOBIN[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[3] <= VIDEOBIN[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[4] <= VIDEOBIN[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[5] <= VIDEOBIN[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEOHSOUT_N <= FF_HSYNC_N.DB_MAX_OUTPUT_PORT_TYPE
VIDEOVSOUT_N <= VIDEOVSIN_N.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA
CLK21M => VDP_DOUBLEBUF:DBUF.CLK
CLK21M => VIDEOOUTX.CLK
CLK21M => XPOSITIONR[0].CLK
CLK21M => XPOSITIONR[1].CLK
CLK21M => XPOSITIONR[2].CLK
CLK21M => XPOSITIONR[3].CLK
CLK21M => XPOSITIONR[4].CLK
CLK21M => XPOSITIONR[5].CLK
CLK21M => XPOSITIONR[6].CLK
CLK21M => XPOSITIONR[7].CLK
CLK21M => XPOSITIONR[8].CLK
CLK21M => XPOSITIONR[9].CLK
CLK21M => FF_VSYNC_N.CLK
CLK21M => FF_HSYNC_N.CLK
CLK21M => DISP_START_X[0].CLK
CLK21M => DISP_START_X[1].CLK
CLK21M => DISP_START_X[2].CLK
CLK21M => DISP_START_X[3].CLK
CLK21M => DISP_START_X[4].CLK
CLK21M => DISP_START_X[5].CLK
CLK21M => DISP_START_X[6].CLK
CLK21M => DISP_START_X[7].CLK
CLK21M => DISP_START_X[8].CLK
CLK21M => DISP_START_X[9].CLK
CLK21M => DISP_START_X[10].CLK
CLK21M => DISP_START_X[11].CLK
CLK21M => DISP_START_X[12].CLK
CLK21M => DISP_START_X[13].CLK
CLK21M => DISP_START_X[14].CLK
CLK21M => DISP_START_X[15].CLK
CLK21M => DISP_START_X[16].CLK
CLK21M => DISP_START_X[17].CLK
CLK21M => DISP_START_X[18].CLK
CLK21M => DISP_START_X[19].CLK
CLK21M => DISP_START_X[20].CLK
CLK21M => DISP_START_X[21].CLK
CLK21M => DISP_START_X[22].CLK
CLK21M => DISP_START_X[23].CLK
CLK21M => DISP_START_X[24].CLK
CLK21M => DISP_START_X[25].CLK
CLK21M => DISP_START_X[26].CLK
CLK21M => DISP_START_X[27].CLK
CLK21M => DISP_START_X[28].CLK
CLK21M => DISP_START_X[29].CLK
CLK21M => DISP_START_X[30].CLK
CLK21M => DISP_START_X[31].CLK
RESET => VIDEOOUTX.ACLR
RESET => XPOSITIONR[0].ACLR
RESET => XPOSITIONR[1].ACLR
RESET => XPOSITIONR[2].ACLR
RESET => XPOSITIONR[3].ACLR
RESET => XPOSITIONR[4].ACLR
RESET => XPOSITIONR[5].ACLR
RESET => XPOSITIONR[6].ACLR
RESET => XPOSITIONR[7].ACLR
RESET => XPOSITIONR[8].ACLR
RESET => XPOSITIONR[9].ACLR
RESET => FF_VSYNC_N.PRESET
RESET => FF_HSYNC_N.PRESET
VIDEORIN[0] => VDP_DOUBLEBUF:DBUF.DATARIN[0]
VIDEORIN[1] => VDP_DOUBLEBUF:DBUF.DATARIN[1]
VIDEORIN[2] => VDP_DOUBLEBUF:DBUF.DATARIN[2]
VIDEORIN[3] => VDP_DOUBLEBUF:DBUF.DATARIN[3]
VIDEORIN[4] => VDP_DOUBLEBUF:DBUF.DATARIN[4]
VIDEORIN[5] => VDP_DOUBLEBUF:DBUF.DATARIN[5]
VIDEOGIN[0] => VDP_DOUBLEBUF:DBUF.DATAGIN[0]
VIDEOGIN[1] => VDP_DOUBLEBUF:DBUF.DATAGIN[1]
VIDEOGIN[2] => VDP_DOUBLEBUF:DBUF.DATAGIN[2]
VIDEOGIN[3] => VDP_DOUBLEBUF:DBUF.DATAGIN[3]
VIDEOGIN[4] => VDP_DOUBLEBUF:DBUF.DATAGIN[4]
VIDEOGIN[5] => VDP_DOUBLEBUF:DBUF.DATAGIN[5]
VIDEOBIN[0] => VDP_DOUBLEBUF:DBUF.DATABIN[0]
VIDEOBIN[1] => VDP_DOUBLEBUF:DBUF.DATABIN[1]
VIDEOBIN[2] => VDP_DOUBLEBUF:DBUF.DATABIN[2]
VIDEOBIN[3] => VDP_DOUBLEBUF:DBUF.DATABIN[3]
VIDEOBIN[4] => VDP_DOUBLEBUF:DBUF.DATABIN[4]
VIDEOBIN[5] => VDP_DOUBLEBUF:DBUF.DATABIN[5]
VIDEOVSIN_N => ~NO_FANOUT~
HCOUNTERIN[0] => Equal1.IN23
HCOUNTERIN[0] => Equal2.IN23
HCOUNTERIN[0] => Equal3.IN23
HCOUNTERIN[0] => Equal4.IN23
HCOUNTERIN[0] => Equal16.IN11
HCOUNTERIN[0] => Equal17.IN21
HCOUNTERIN[0] => Equal18.IN17
HCOUNTERIN[0] => Equal19.IN21
HCOUNTERIN[1] => Equal1.IN22
HCOUNTERIN[1] => Equal2.IN22
HCOUNTERIN[1] => Equal3.IN22
HCOUNTERIN[1] => Equal4.IN22
HCOUNTERIN[1] => Equal16.IN10
HCOUNTERIN[1] => Equal17.IN20
HCOUNTERIN[1] => Equal18.IN16
HCOUNTERIN[1] => Equal19.IN20
HCOUNTERIN[1] => VDP_DOUBLEBUF:DBUF.XPOSITIONW[0]
HCOUNTERIN[2] => Add0.IN18
HCOUNTERIN[2] => Equal1.IN21
HCOUNTERIN[2] => Equal2.IN21
HCOUNTERIN[2] => Equal3.IN21
HCOUNTERIN[2] => Equal4.IN21
HCOUNTERIN[2] => Equal16.IN9
HCOUNTERIN[2] => Equal17.IN19
HCOUNTERIN[2] => Equal18.IN15
HCOUNTERIN[2] => Equal19.IN19
HCOUNTERIN[3] => Add0.IN17
HCOUNTERIN[3] => Equal1.IN20
HCOUNTERIN[3] => Equal2.IN20
HCOUNTERIN[3] => Equal3.IN20
HCOUNTERIN[3] => Equal4.IN20
HCOUNTERIN[3] => Equal16.IN8
HCOUNTERIN[3] => Equal17.IN18
HCOUNTERIN[3] => Equal18.IN14
HCOUNTERIN[3] => Equal19.IN18
HCOUNTERIN[4] => Add0.IN16
HCOUNTERIN[4] => Equal1.IN19
HCOUNTERIN[4] => Equal2.IN19
HCOUNTERIN[4] => Equal3.IN19
HCOUNTERIN[4] => Equal4.IN19
HCOUNTERIN[4] => Equal16.IN7
HCOUNTERIN[4] => Equal17.IN17
HCOUNTERIN[4] => Equal18.IN13
HCOUNTERIN[4] => Equal19.IN17
HCOUNTERIN[5] => Add0.IN15
HCOUNTERIN[5] => Equal1.IN18
HCOUNTERIN[5] => Equal2.IN18
HCOUNTERIN[5] => Equal3.IN18
HCOUNTERIN[5] => Equal4.IN18
HCOUNTERIN[5] => Equal16.IN6
HCOUNTERIN[5] => Equal17.IN16
HCOUNTERIN[5] => Equal18.IN12
HCOUNTERIN[5] => Equal19.IN16
HCOUNTERIN[6] => Add0.IN14
HCOUNTERIN[6] => Equal1.IN17
HCOUNTERIN[6] => Equal2.IN17
HCOUNTERIN[6] => Equal3.IN17
HCOUNTERIN[6] => Equal4.IN17
HCOUNTERIN[6] => Equal16.IN5
HCOUNTERIN[6] => Equal17.IN15
HCOUNTERIN[6] => Equal18.IN11
HCOUNTERIN[6] => Equal19.IN15
HCOUNTERIN[7] => Add0.IN13
HCOUNTERIN[7] => Equal1.IN16
HCOUNTERIN[7] => Equal2.IN16
HCOUNTERIN[7] => Equal3.IN16
HCOUNTERIN[7] => Equal4.IN16
HCOUNTERIN[7] => Equal16.IN4
HCOUNTERIN[7] => Equal17.IN14
HCOUNTERIN[7] => Equal18.IN10
HCOUNTERIN[7] => Equal19.IN14
HCOUNTERIN[8] => Add0.IN12
HCOUNTERIN[8] => Equal1.IN15
HCOUNTERIN[8] => Equal2.IN15
HCOUNTERIN[8] => Equal3.IN15
HCOUNTERIN[8] => Equal4.IN15
HCOUNTERIN[8] => Equal16.IN3
HCOUNTERIN[8] => Equal17.IN13
HCOUNTERIN[8] => Equal18.IN9
HCOUNTERIN[8] => Equal19.IN13
HCOUNTERIN[9] => Add0.IN11
HCOUNTERIN[9] => Equal1.IN14
HCOUNTERIN[9] => Equal2.IN14
HCOUNTERIN[9] => Equal3.IN14
HCOUNTERIN[9] => Equal4.IN14
HCOUNTERIN[9] => Equal16.IN2
HCOUNTERIN[9] => Equal17.IN12
HCOUNTERIN[9] => Equal18.IN8
HCOUNTERIN[9] => Equal19.IN12
HCOUNTERIN[10] => Add0.IN10
HCOUNTERIN[10] => Equal1.IN13
HCOUNTERIN[10] => Equal2.IN13
HCOUNTERIN[10] => Equal3.IN13
HCOUNTERIN[10] => Equal4.IN13
HCOUNTERIN[10] => Equal16.IN1
HCOUNTERIN[10] => Equal17.IN11
HCOUNTERIN[10] => Equal18.IN7
HCOUNTERIN[10] => Equal19.IN11
VCOUNTERIN[0] => LessThan0.IN22
VCOUNTERIN[0] => LessThan1.IN22
VCOUNTERIN[0] => LessThan2.IN22
VCOUNTERIN[0] => LessThan3.IN22
VCOUNTERIN[0] => LessThan4.IN22
VCOUNTERIN[0] => LessThan5.IN22
VCOUNTERIN[0] => Equal5.IN23
VCOUNTERIN[0] => Equal6.IN23
VCOUNTERIN[0] => Equal7.IN23
VCOUNTERIN[0] => Equal8.IN23
VCOUNTERIN[0] => Equal9.IN23
VCOUNTERIN[0] => Equal10.IN23
VCOUNTERIN[0] => Equal11.IN23
VCOUNTERIN[0] => Equal12.IN23
VCOUNTERIN[0] => Equal13.IN23
VCOUNTERIN[0] => Equal14.IN23
VCOUNTERIN[0] => Equal15.IN23
VCOUNTERIN[1] => LessThan0.IN21
VCOUNTERIN[1] => LessThan1.IN21
VCOUNTERIN[1] => LessThan2.IN21
VCOUNTERIN[1] => LessThan3.IN21
VCOUNTERIN[1] => LessThan4.IN21
VCOUNTERIN[1] => LessThan5.IN21
VCOUNTERIN[1] => Equal5.IN22
VCOUNTERIN[1] => Equal6.IN22
VCOUNTERIN[1] => Equal7.IN22
VCOUNTERIN[1] => Equal8.IN22
VCOUNTERIN[1] => Equal9.IN22
VCOUNTERIN[1] => Equal10.IN22
VCOUNTERIN[1] => Equal11.IN22
VCOUNTERIN[1] => Equal12.IN22
VCOUNTERIN[1] => Equal13.IN22
VCOUNTERIN[1] => Equal14.IN22
VCOUNTERIN[1] => Equal15.IN22
VCOUNTERIN[1] => DISP_START_X.OUTPUTSELECT
VCOUNTERIN[1] => DISP_START_X.OUTPUTSELECT
VCOUNTERIN[1] => DISP_START_X.OUTPUTSELECT
VCOUNTERIN[1] => DISP_START_X.OUTPUTSELECT
VCOUNTERIN[1] => VDP_DOUBLEBUF:DBUF.EVENODD
VCOUNTERIN[1] => DISP_START_X.DATAB
VCOUNTERIN[2] => LessThan0.IN20
VCOUNTERIN[2] => LessThan1.IN20
VCOUNTERIN[2] => LessThan2.IN20
VCOUNTERIN[2] => LessThan3.IN20
VCOUNTERIN[2] => LessThan4.IN20
VCOUNTERIN[2] => LessThan5.IN20
VCOUNTERIN[2] => Equal5.IN21
VCOUNTERIN[2] => Equal6.IN21
VCOUNTERIN[2] => Equal7.IN21
VCOUNTERIN[2] => Equal8.IN21
VCOUNTERIN[2] => Equal9.IN21
VCOUNTERIN[2] => Equal10.IN21
VCOUNTERIN[2] => Equal11.IN21
VCOUNTERIN[2] => Equal12.IN21
VCOUNTERIN[2] => Equal13.IN21
VCOUNTERIN[2] => Equal14.IN21
VCOUNTERIN[2] => Equal15.IN21
VCOUNTERIN[3] => LessThan0.IN19
VCOUNTERIN[3] => LessThan1.IN19
VCOUNTERIN[3] => LessThan2.IN19
VCOUNTERIN[3] => LessThan3.IN19
VCOUNTERIN[3] => LessThan4.IN19
VCOUNTERIN[3] => LessThan5.IN19
VCOUNTERIN[3] => Equal5.IN20
VCOUNTERIN[3] => Equal6.IN20
VCOUNTERIN[3] => Equal7.IN20
VCOUNTERIN[3] => Equal8.IN20
VCOUNTERIN[3] => Equal9.IN20
VCOUNTERIN[3] => Equal10.IN20
VCOUNTERIN[3] => Equal11.IN20
VCOUNTERIN[3] => Equal12.IN20
VCOUNTERIN[3] => Equal13.IN20
VCOUNTERIN[3] => Equal14.IN20
VCOUNTERIN[3] => Equal15.IN20
VCOUNTERIN[4] => LessThan0.IN18
VCOUNTERIN[4] => LessThan1.IN18
VCOUNTERIN[4] => LessThan2.IN18
VCOUNTERIN[4] => LessThan3.IN18
VCOUNTERIN[4] => LessThan4.IN18
VCOUNTERIN[4] => LessThan5.IN18
VCOUNTERIN[4] => Equal5.IN19
VCOUNTERIN[4] => Equal6.IN19
VCOUNTERIN[4] => Equal7.IN19
VCOUNTERIN[4] => Equal8.IN19
VCOUNTERIN[4] => Equal9.IN19
VCOUNTERIN[4] => Equal10.IN19
VCOUNTERIN[4] => Equal11.IN19
VCOUNTERIN[4] => Equal12.IN19
VCOUNTERIN[4] => Equal13.IN19
VCOUNTERIN[4] => Equal14.IN19
VCOUNTERIN[4] => Equal15.IN19
VCOUNTERIN[5] => LessThan0.IN17
VCOUNTERIN[5] => LessThan1.IN17
VCOUNTERIN[5] => LessThan2.IN17
VCOUNTERIN[5] => LessThan3.IN17
VCOUNTERIN[5] => LessThan4.IN17
VCOUNTERIN[5] => LessThan5.IN17
VCOUNTERIN[5] => Equal5.IN18
VCOUNTERIN[5] => Equal6.IN18
VCOUNTERIN[5] => Equal7.IN18
VCOUNTERIN[5] => Equal8.IN18
VCOUNTERIN[5] => Equal9.IN18
VCOUNTERIN[5] => Equal10.IN18
VCOUNTERIN[5] => Equal11.IN18
VCOUNTERIN[5] => Equal12.IN18
VCOUNTERIN[5] => Equal13.IN18
VCOUNTERIN[5] => Equal14.IN18
VCOUNTERIN[5] => Equal15.IN18
VCOUNTERIN[6] => LessThan0.IN16
VCOUNTERIN[6] => LessThan1.IN16
VCOUNTERIN[6] => LessThan2.IN16
VCOUNTERIN[6] => LessThan3.IN16
VCOUNTERIN[6] => LessThan4.IN16
VCOUNTERIN[6] => LessThan5.IN16
VCOUNTERIN[6] => Equal5.IN17
VCOUNTERIN[6] => Equal6.IN17
VCOUNTERIN[6] => Equal7.IN17
VCOUNTERIN[6] => Equal8.IN17
VCOUNTERIN[6] => Equal9.IN17
VCOUNTERIN[6] => Equal10.IN17
VCOUNTERIN[6] => Equal11.IN17
VCOUNTERIN[6] => Equal12.IN17
VCOUNTERIN[6] => Equal13.IN17
VCOUNTERIN[6] => Equal14.IN17
VCOUNTERIN[6] => Equal15.IN17
VCOUNTERIN[7] => LessThan0.IN15
VCOUNTERIN[7] => LessThan1.IN15
VCOUNTERIN[7] => LessThan2.IN15
VCOUNTERIN[7] => LessThan3.IN15
VCOUNTERIN[7] => LessThan4.IN15
VCOUNTERIN[7] => LessThan5.IN15
VCOUNTERIN[7] => Equal5.IN16
VCOUNTERIN[7] => Equal6.IN16
VCOUNTERIN[7] => Equal7.IN16
VCOUNTERIN[7] => Equal8.IN16
VCOUNTERIN[7] => Equal9.IN16
VCOUNTERIN[7] => Equal10.IN16
VCOUNTERIN[7] => Equal11.IN16
VCOUNTERIN[7] => Equal12.IN16
VCOUNTERIN[7] => Equal13.IN16
VCOUNTERIN[7] => Equal14.IN16
VCOUNTERIN[7] => Equal15.IN16
VCOUNTERIN[8] => LessThan0.IN14
VCOUNTERIN[8] => LessThan1.IN14
VCOUNTERIN[8] => LessThan2.IN14
VCOUNTERIN[8] => LessThan3.IN14
VCOUNTERIN[8] => LessThan4.IN14
VCOUNTERIN[8] => LessThan5.IN14
VCOUNTERIN[8] => Equal5.IN15
VCOUNTERIN[8] => Equal6.IN15
VCOUNTERIN[8] => Equal7.IN15
VCOUNTERIN[8] => Equal8.IN15
VCOUNTERIN[8] => Equal9.IN15
VCOUNTERIN[8] => Equal10.IN15
VCOUNTERIN[8] => Equal11.IN15
VCOUNTERIN[8] => Equal12.IN15
VCOUNTERIN[8] => Equal13.IN15
VCOUNTERIN[8] => Equal14.IN15
VCOUNTERIN[8] => Equal15.IN15
VCOUNTERIN[9] => LessThan0.IN13
VCOUNTERIN[9] => LessThan1.IN13
VCOUNTERIN[9] => LessThan2.IN13
VCOUNTERIN[9] => LessThan3.IN13
VCOUNTERIN[9] => LessThan4.IN13
VCOUNTERIN[9] => LessThan5.IN13
VCOUNTERIN[9] => Equal5.IN14
VCOUNTERIN[9] => Equal6.IN14
VCOUNTERIN[9] => Equal7.IN14
VCOUNTERIN[9] => Equal8.IN14
VCOUNTERIN[9] => Equal9.IN14
VCOUNTERIN[9] => Equal10.IN14
VCOUNTERIN[9] => Equal11.IN14
VCOUNTERIN[9] => Equal12.IN14
VCOUNTERIN[9] => Equal13.IN14
VCOUNTERIN[9] => Equal14.IN14
VCOUNTERIN[9] => Equal15.IN14
VCOUNTERIN[10] => LessThan0.IN12
VCOUNTERIN[10] => LessThan1.IN12
VCOUNTERIN[10] => LessThan2.IN12
VCOUNTERIN[10] => LessThan3.IN12
VCOUNTERIN[10] => LessThan4.IN12
VCOUNTERIN[10] => LessThan5.IN12
VCOUNTERIN[10] => Equal5.IN13
VCOUNTERIN[10] => Equal6.IN13
VCOUNTERIN[10] => Equal7.IN13
VCOUNTERIN[10] => Equal8.IN13
VCOUNTERIN[10] => Equal9.IN13
VCOUNTERIN[10] => Equal10.IN13
VCOUNTERIN[10] => Equal11.IN13
VCOUNTERIN[10] => Equal12.IN13
VCOUNTERIN[10] => Equal13.IN13
VCOUNTERIN[10] => Equal14.IN13
VCOUNTERIN[10] => Equal15.IN13
PALMODE => process_0.IN1
PALMODE => DISP_START_X.OUTPUTSELECT
PALMODE => DISP_START_X.OUTPUTSELECT
PALMODE => DISP_START_X.OUTPUTSELECT
PALMODE => DISP_START_X.OUTPUTSELECT
PALMODE => DISP_START_X.OUTPUTSELECT
PALMODE => DISP_START_X.OUTPUTSELECT
PALMODE => DISP_START_X.DATAA
PALMODE => FF_VSYNC_N.OUTPUTSELECT
INTERLACEMODE => process_0.IN1
INTERLACEMODE => FF_VSYNC_N.OUTPUTSELECT
INTERLACEMODE => FF_VSYNC_N.OUTPUTSELECT
INTERLACEMODE => process_4.IN1
LEGACY_VGA => process_0.IN1
VIDEOROUT[0] <= VIDEOROUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[1] <= VIDEOROUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[2] <= VIDEOROUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[3] <= VIDEOROUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[4] <= VIDEOROUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOROUT[5] <= VIDEOROUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[0] <= VIDEOGOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[1] <= VIDEOGOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[2] <= VIDEOGOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[3] <= VIDEOGOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[4] <= VIDEOGOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOGOUT[5] <= VIDEOGOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[0] <= VIDEOBOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[1] <= VIDEOBOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[2] <= VIDEOBOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[3] <= VIDEOBOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[4] <= VIDEOBOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOBOUT[5] <= VIDEOBOUT.DB_MAX_OUTPUT_PORT_TYPE
VIDEOHSOUT_N <= FF_HSYNC_N.DB_MAX_OUTPUT_PORT_TYPE
VIDEOVSOUT_N <= FF_VSYNC_N.DB_MAX_OUTPUT_PORT_TYPE
BLANK_O <= BLANK_O.DB_MAX_OUTPUT_PORT_TYPE
RATIOMODE[0] => Equal0.IN5
RATIOMODE[0] => Add1.IN3
RATIOMODE[1] => Equal0.IN4
RATIOMODE[1] => Add1.IN2
RATIOMODE[2] => Equal0.IN3
RATIOMODE[2] => Add1.IN1


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF
CLK => VDP_LINEBUF:U_BUF_RE.INCLOCK
CLK => VDP_LINEBUF:U_BUF_GE.INCLOCK
CLK => VDP_LINEBUF:U_BUF_BE.INCLOCK
CLK => VDP_LINEBUF:U_BUF_RO.INCLOCK
CLK => VDP_LINEBUF:U_BUF_GO.INCLOCK
CLK => VDP_LINEBUF:U_BUF_BO.INCLOCK
XPOSITIONW[0] => ADDR_E[0].DATAB
XPOSITIONW[0] => ADDR_O[0].DATAB
XPOSITIONW[1] => ADDR_E[1].DATAB
XPOSITIONW[1] => ADDR_O[1].DATAB
XPOSITIONW[2] => ADDR_E[2].DATAB
XPOSITIONW[2] => ADDR_O[2].DATAB
XPOSITIONW[3] => ADDR_E[3].DATAB
XPOSITIONW[3] => ADDR_O[3].DATAB
XPOSITIONW[4] => ADDR_E[4].DATAB
XPOSITIONW[4] => ADDR_O[4].DATAB
XPOSITIONW[5] => ADDR_E[5].DATAB
XPOSITIONW[5] => ADDR_O[5].DATAB
XPOSITIONW[6] => ADDR_E[6].DATAB
XPOSITIONW[6] => ADDR_O[6].DATAB
XPOSITIONW[7] => ADDR_E[7].DATAB
XPOSITIONW[7] => ADDR_O[7].DATAB
XPOSITIONW[8] => ADDR_E[8].DATAB
XPOSITIONW[8] => ADDR_O[8].DATAB
XPOSITIONW[9] => ADDR_E[9].DATAB
XPOSITIONW[9] => ADDR_O[9].DATAB
XPOSITIONR[0] => ADDR_E[0].DATAA
XPOSITIONR[0] => ADDR_O[0].DATAA
XPOSITIONR[1] => ADDR_E[1].DATAA
XPOSITIONR[1] => ADDR_O[1].DATAA
XPOSITIONR[2] => ADDR_E[2].DATAA
XPOSITIONR[2] => ADDR_O[2].DATAA
XPOSITIONR[3] => ADDR_E[3].DATAA
XPOSITIONR[3] => ADDR_O[3].DATAA
XPOSITIONR[4] => ADDR_E[4].DATAA
XPOSITIONR[4] => ADDR_O[4].DATAA
XPOSITIONR[5] => ADDR_E[5].DATAA
XPOSITIONR[5] => ADDR_O[5].DATAA
XPOSITIONR[6] => ADDR_E[6].DATAA
XPOSITIONR[6] => ADDR_O[6].DATAA
XPOSITIONR[7] => ADDR_E[7].DATAA
XPOSITIONR[7] => ADDR_O[7].DATAA
XPOSITIONR[8] => ADDR_E[8].DATAA
XPOSITIONR[8] => ADDR_O[8].DATAA
XPOSITIONR[9] => ADDR_E[9].DATAA
XPOSITIONR[9] => ADDR_O[9].DATAA
EVENODD => WE_O.OUTPUTSELECT
EVENODD => ADDR_O[9].OUTPUTSELECT
EVENODD => ADDR_O[8].OUTPUTSELECT
EVENODD => ADDR_O[7].OUTPUTSELECT
EVENODD => ADDR_O[6].OUTPUTSELECT
EVENODD => ADDR_O[5].OUTPUTSELECT
EVENODD => ADDR_O[4].OUTPUTSELECT
EVENODD => ADDR_O[3].OUTPUTSELECT
EVENODD => ADDR_O[2].OUTPUTSELECT
EVENODD => ADDR_O[1].OUTPUTSELECT
EVENODD => ADDR_O[0].OUTPUTSELECT
EVENODD => DATAROUT.OUTPUTSELECT
EVENODD => DATAROUT.OUTPUTSELECT
EVENODD => DATAROUT.OUTPUTSELECT
EVENODD => DATAROUT.OUTPUTSELECT
EVENODD => DATAROUT.OUTPUTSELECT
EVENODD => DATAROUT.OUTPUTSELECT
EVENODD => DATAGOUT.OUTPUTSELECT
EVENODD => DATAGOUT.OUTPUTSELECT
EVENODD => DATAGOUT.OUTPUTSELECT
EVENODD => DATAGOUT.OUTPUTSELECT
EVENODD => DATAGOUT.OUTPUTSELECT
EVENODD => DATAGOUT.OUTPUTSELECT
EVENODD => DATABOUT.OUTPUTSELECT
EVENODD => DATABOUT.OUTPUTSELECT
EVENODD => DATABOUT.OUTPUTSELECT
EVENODD => DATABOUT.OUTPUTSELECT
EVENODD => DATABOUT.OUTPUTSELECT
EVENODD => DATABOUT.OUTPUTSELECT
EVENODD => WE_E.OUTPUTSELECT
EVENODD => ADDR_E[9].OUTPUTSELECT
EVENODD => ADDR_E[8].OUTPUTSELECT
EVENODD => ADDR_E[7].OUTPUTSELECT
EVENODD => ADDR_E[6].OUTPUTSELECT
EVENODD => ADDR_E[5].OUTPUTSELECT
EVENODD => ADDR_E[4].OUTPUTSELECT
EVENODD => ADDR_E[3].OUTPUTSELECT
EVENODD => ADDR_E[2].OUTPUTSELECT
EVENODD => ADDR_E[1].OUTPUTSELECT
EVENODD => ADDR_E[0].OUTPUTSELECT
WE => WE_E.DATAB
WE => WE_O.DATAB
DATARIN[0] => VDP_LINEBUF:U_BUF_RE.DATA[0]
DATARIN[0] => VDP_LINEBUF:U_BUF_RO.DATA[0]
DATARIN[1] => VDP_LINEBUF:U_BUF_RE.DATA[1]
DATARIN[1] => VDP_LINEBUF:U_BUF_RO.DATA[1]
DATARIN[2] => VDP_LINEBUF:U_BUF_RE.DATA[2]
DATARIN[2] => VDP_LINEBUF:U_BUF_RO.DATA[2]
DATARIN[3] => VDP_LINEBUF:U_BUF_RE.DATA[3]
DATARIN[3] => VDP_LINEBUF:U_BUF_RO.DATA[3]
DATARIN[4] => VDP_LINEBUF:U_BUF_RE.DATA[4]
DATARIN[4] => VDP_LINEBUF:U_BUF_RO.DATA[4]
DATARIN[5] => VDP_LINEBUF:U_BUF_RE.DATA[5]
DATARIN[5] => VDP_LINEBUF:U_BUF_RO.DATA[5]
DATAGIN[0] => VDP_LINEBUF:U_BUF_GE.DATA[0]
DATAGIN[0] => VDP_LINEBUF:U_BUF_GO.DATA[0]
DATAGIN[1] => VDP_LINEBUF:U_BUF_GE.DATA[1]
DATAGIN[1] => VDP_LINEBUF:U_BUF_GO.DATA[1]
DATAGIN[2] => VDP_LINEBUF:U_BUF_GE.DATA[2]
DATAGIN[2] => VDP_LINEBUF:U_BUF_GO.DATA[2]
DATAGIN[3] => VDP_LINEBUF:U_BUF_GE.DATA[3]
DATAGIN[3] => VDP_LINEBUF:U_BUF_GO.DATA[3]
DATAGIN[4] => VDP_LINEBUF:U_BUF_GE.DATA[4]
DATAGIN[4] => VDP_LINEBUF:U_BUF_GO.DATA[4]
DATAGIN[5] => VDP_LINEBUF:U_BUF_GE.DATA[5]
DATAGIN[5] => VDP_LINEBUF:U_BUF_GO.DATA[5]
DATABIN[0] => VDP_LINEBUF:U_BUF_BE.DATA[0]
DATABIN[0] => VDP_LINEBUF:U_BUF_BO.DATA[0]
DATABIN[1] => VDP_LINEBUF:U_BUF_BE.DATA[1]
DATABIN[1] => VDP_LINEBUF:U_BUF_BO.DATA[1]
DATABIN[2] => VDP_LINEBUF:U_BUF_BE.DATA[2]
DATABIN[2] => VDP_LINEBUF:U_BUF_BO.DATA[2]
DATABIN[3] => VDP_LINEBUF:U_BUF_BE.DATA[3]
DATABIN[3] => VDP_LINEBUF:U_BUF_BO.DATA[3]
DATABIN[4] => VDP_LINEBUF:U_BUF_BE.DATA[4]
DATABIN[4] => VDP_LINEBUF:U_BUF_BO.DATA[4]
DATABIN[5] => VDP_LINEBUF:U_BUF_BE.DATA[5]
DATABIN[5] => VDP_LINEBUF:U_BUF_BO.DATA[5]
DATAROUT[0] <= DATAROUT.DB_MAX_OUTPUT_PORT_TYPE
DATAROUT[1] <= DATAROUT.DB_MAX_OUTPUT_PORT_TYPE
DATAROUT[2] <= DATAROUT.DB_MAX_OUTPUT_PORT_TYPE
DATAROUT[3] <= DATAROUT.DB_MAX_OUTPUT_PORT_TYPE
DATAROUT[4] <= DATAROUT.DB_MAX_OUTPUT_PORT_TYPE
DATAROUT[5] <= DATAROUT.DB_MAX_OUTPUT_PORT_TYPE
DATAGOUT[0] <= DATAGOUT.DB_MAX_OUTPUT_PORT_TYPE
DATAGOUT[1] <= DATAGOUT.DB_MAX_OUTPUT_PORT_TYPE
DATAGOUT[2] <= DATAGOUT.DB_MAX_OUTPUT_PORT_TYPE
DATAGOUT[3] <= DATAGOUT.DB_MAX_OUTPUT_PORT_TYPE
DATAGOUT[4] <= DATAGOUT.DB_MAX_OUTPUT_PORT_TYPE
DATAGOUT[5] <= DATAGOUT.DB_MAX_OUTPUT_PORT_TYPE
DATABOUT[0] <= DATABOUT.DB_MAX_OUTPUT_PORT_TYPE
DATABOUT[1] <= DATABOUT.DB_MAX_OUTPUT_PORT_TYPE
DATABOUT[2] <= DATABOUT.DB_MAX_OUTPUT_PORT_TYPE
DATABOUT[3] <= DATABOUT.DB_MAX_OUTPUT_PORT_TYPE
DATABOUT[4] <= DATABOUT.DB_MAX_OUTPUT_PORT_TYPE
DATABOUT[5] <= DATABOUT.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE
ADDRESS[0] => IMEM~9.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~8.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~7.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
ADDRESS[3] => IMEM~6.DATAIN
ADDRESS[3] => IADDRESS[3].DATAIN
ADDRESS[3] => IMEM.WADDR3
ADDRESS[4] => IMEM~5.DATAIN
ADDRESS[4] => IADDRESS[4].DATAIN
ADDRESS[4] => IMEM.WADDR4
ADDRESS[5] => IMEM~4.DATAIN
ADDRESS[5] => IADDRESS[5].DATAIN
ADDRESS[5] => IMEM.WADDR5
ADDRESS[6] => IMEM~3.DATAIN
ADDRESS[6] => IADDRESS[6].DATAIN
ADDRESS[6] => IMEM.WADDR6
ADDRESS[7] => IMEM~2.DATAIN
ADDRESS[7] => IADDRESS[7].DATAIN
ADDRESS[7] => IMEM.WADDR7
ADDRESS[8] => IMEM~1.DATAIN
ADDRESS[8] => IADDRESS[8].DATAIN
ADDRESS[8] => IMEM.WADDR8
ADDRESS[9] => IMEM~0.DATAIN
ADDRESS[9] => IADDRESS[9].DATAIN
ADDRESS[9] => IMEM.WADDR9
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IADDRESS[3].CLK
INCLOCK => IADDRESS[4].CLK
INCLOCK => IADDRESS[5].CLK
INCLOCK => IADDRESS[6].CLK
INCLOCK => IADDRESS[7].CLK
INCLOCK => IADDRESS[8].CLK
INCLOCK => IADDRESS[9].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~15.DATAIN
WE => IMEM.WE
DATA[0] => ~NO_FANOUT~
DATA[1] => IMEM~14.DATAIN
DATA[1] => IMEM.DATAIN
DATA[2] => IMEM~13.DATAIN
DATA[2] => IMEM.DATAIN1
DATA[3] => IMEM~12.DATAIN
DATA[3] => IMEM.DATAIN2
DATA[4] => IMEM~11.DATAIN
DATA[4] => IMEM.DATAIN3
DATA[5] => IMEM~10.DATAIN
DATA[5] => IMEM.DATAIN4
Q[0] <= <GND>
Q[1] <= IMEM.DATAOUT
Q[2] <= IMEM.DATAOUT1
Q[3] <= IMEM.DATAOUT2
Q[4] <= IMEM.DATAOUT3
Q[5] <= IMEM.DATAOUT4


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE
ADDRESS[0] => IMEM~9.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~8.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~7.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
ADDRESS[3] => IMEM~6.DATAIN
ADDRESS[3] => IADDRESS[3].DATAIN
ADDRESS[3] => IMEM.WADDR3
ADDRESS[4] => IMEM~5.DATAIN
ADDRESS[4] => IADDRESS[4].DATAIN
ADDRESS[4] => IMEM.WADDR4
ADDRESS[5] => IMEM~4.DATAIN
ADDRESS[5] => IADDRESS[5].DATAIN
ADDRESS[5] => IMEM.WADDR5
ADDRESS[6] => IMEM~3.DATAIN
ADDRESS[6] => IADDRESS[6].DATAIN
ADDRESS[6] => IMEM.WADDR6
ADDRESS[7] => IMEM~2.DATAIN
ADDRESS[7] => IADDRESS[7].DATAIN
ADDRESS[7] => IMEM.WADDR7
ADDRESS[8] => IMEM~1.DATAIN
ADDRESS[8] => IADDRESS[8].DATAIN
ADDRESS[8] => IMEM.WADDR8
ADDRESS[9] => IMEM~0.DATAIN
ADDRESS[9] => IADDRESS[9].DATAIN
ADDRESS[9] => IMEM.WADDR9
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IADDRESS[3].CLK
INCLOCK => IADDRESS[4].CLK
INCLOCK => IADDRESS[5].CLK
INCLOCK => IADDRESS[6].CLK
INCLOCK => IADDRESS[7].CLK
INCLOCK => IADDRESS[8].CLK
INCLOCK => IADDRESS[9].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~15.DATAIN
WE => IMEM.WE
DATA[0] => ~NO_FANOUT~
DATA[1] => IMEM~14.DATAIN
DATA[1] => IMEM.DATAIN
DATA[2] => IMEM~13.DATAIN
DATA[2] => IMEM.DATAIN1
DATA[3] => IMEM~12.DATAIN
DATA[3] => IMEM.DATAIN2
DATA[4] => IMEM~11.DATAIN
DATA[4] => IMEM.DATAIN3
DATA[5] => IMEM~10.DATAIN
DATA[5] => IMEM.DATAIN4
Q[0] <= <GND>
Q[1] <= IMEM.DATAOUT
Q[2] <= IMEM.DATAOUT1
Q[3] <= IMEM.DATAOUT2
Q[4] <= IMEM.DATAOUT3
Q[5] <= IMEM.DATAOUT4


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE
ADDRESS[0] => IMEM~9.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~8.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~7.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
ADDRESS[3] => IMEM~6.DATAIN
ADDRESS[3] => IADDRESS[3].DATAIN
ADDRESS[3] => IMEM.WADDR3
ADDRESS[4] => IMEM~5.DATAIN
ADDRESS[4] => IADDRESS[4].DATAIN
ADDRESS[4] => IMEM.WADDR4
ADDRESS[5] => IMEM~4.DATAIN
ADDRESS[5] => IADDRESS[5].DATAIN
ADDRESS[5] => IMEM.WADDR5
ADDRESS[6] => IMEM~3.DATAIN
ADDRESS[6] => IADDRESS[6].DATAIN
ADDRESS[6] => IMEM.WADDR6
ADDRESS[7] => IMEM~2.DATAIN
ADDRESS[7] => IADDRESS[7].DATAIN
ADDRESS[7] => IMEM.WADDR7
ADDRESS[8] => IMEM~1.DATAIN
ADDRESS[8] => IADDRESS[8].DATAIN
ADDRESS[8] => IMEM.WADDR8
ADDRESS[9] => IMEM~0.DATAIN
ADDRESS[9] => IADDRESS[9].DATAIN
ADDRESS[9] => IMEM.WADDR9
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IADDRESS[3].CLK
INCLOCK => IADDRESS[4].CLK
INCLOCK => IADDRESS[5].CLK
INCLOCK => IADDRESS[6].CLK
INCLOCK => IADDRESS[7].CLK
INCLOCK => IADDRESS[8].CLK
INCLOCK => IADDRESS[9].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~15.DATAIN
WE => IMEM.WE
DATA[0] => ~NO_FANOUT~
DATA[1] => IMEM~14.DATAIN
DATA[1] => IMEM.DATAIN
DATA[2] => IMEM~13.DATAIN
DATA[2] => IMEM.DATAIN1
DATA[3] => IMEM~12.DATAIN
DATA[3] => IMEM.DATAIN2
DATA[4] => IMEM~11.DATAIN
DATA[4] => IMEM.DATAIN3
DATA[5] => IMEM~10.DATAIN
DATA[5] => IMEM.DATAIN4
Q[0] <= <GND>
Q[1] <= IMEM.DATAOUT
Q[2] <= IMEM.DATAOUT1
Q[3] <= IMEM.DATAOUT2
Q[4] <= IMEM.DATAOUT3
Q[5] <= IMEM.DATAOUT4


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO
ADDRESS[0] => IMEM~9.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~8.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~7.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
ADDRESS[3] => IMEM~6.DATAIN
ADDRESS[3] => IADDRESS[3].DATAIN
ADDRESS[3] => IMEM.WADDR3
ADDRESS[4] => IMEM~5.DATAIN
ADDRESS[4] => IADDRESS[4].DATAIN
ADDRESS[4] => IMEM.WADDR4
ADDRESS[5] => IMEM~4.DATAIN
ADDRESS[5] => IADDRESS[5].DATAIN
ADDRESS[5] => IMEM.WADDR5
ADDRESS[6] => IMEM~3.DATAIN
ADDRESS[6] => IADDRESS[6].DATAIN
ADDRESS[6] => IMEM.WADDR6
ADDRESS[7] => IMEM~2.DATAIN
ADDRESS[7] => IADDRESS[7].DATAIN
ADDRESS[7] => IMEM.WADDR7
ADDRESS[8] => IMEM~1.DATAIN
ADDRESS[8] => IADDRESS[8].DATAIN
ADDRESS[8] => IMEM.WADDR8
ADDRESS[9] => IMEM~0.DATAIN
ADDRESS[9] => IADDRESS[9].DATAIN
ADDRESS[9] => IMEM.WADDR9
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IADDRESS[3].CLK
INCLOCK => IADDRESS[4].CLK
INCLOCK => IADDRESS[5].CLK
INCLOCK => IADDRESS[6].CLK
INCLOCK => IADDRESS[7].CLK
INCLOCK => IADDRESS[8].CLK
INCLOCK => IADDRESS[9].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~15.DATAIN
WE => IMEM.WE
DATA[0] => ~NO_FANOUT~
DATA[1] => IMEM~14.DATAIN
DATA[1] => IMEM.DATAIN
DATA[2] => IMEM~13.DATAIN
DATA[2] => IMEM.DATAIN1
DATA[3] => IMEM~12.DATAIN
DATA[3] => IMEM.DATAIN2
DATA[4] => IMEM~11.DATAIN
DATA[4] => IMEM.DATAIN3
DATA[5] => IMEM~10.DATAIN
DATA[5] => IMEM.DATAIN4
Q[0] <= <GND>
Q[1] <= IMEM.DATAOUT
Q[2] <= IMEM.DATAOUT1
Q[3] <= IMEM.DATAOUT2
Q[4] <= IMEM.DATAOUT3
Q[5] <= IMEM.DATAOUT4


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO
ADDRESS[0] => IMEM~9.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~8.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~7.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
ADDRESS[3] => IMEM~6.DATAIN
ADDRESS[3] => IADDRESS[3].DATAIN
ADDRESS[3] => IMEM.WADDR3
ADDRESS[4] => IMEM~5.DATAIN
ADDRESS[4] => IADDRESS[4].DATAIN
ADDRESS[4] => IMEM.WADDR4
ADDRESS[5] => IMEM~4.DATAIN
ADDRESS[5] => IADDRESS[5].DATAIN
ADDRESS[5] => IMEM.WADDR5
ADDRESS[6] => IMEM~3.DATAIN
ADDRESS[6] => IADDRESS[6].DATAIN
ADDRESS[6] => IMEM.WADDR6
ADDRESS[7] => IMEM~2.DATAIN
ADDRESS[7] => IADDRESS[7].DATAIN
ADDRESS[7] => IMEM.WADDR7
ADDRESS[8] => IMEM~1.DATAIN
ADDRESS[8] => IADDRESS[8].DATAIN
ADDRESS[8] => IMEM.WADDR8
ADDRESS[9] => IMEM~0.DATAIN
ADDRESS[9] => IADDRESS[9].DATAIN
ADDRESS[9] => IMEM.WADDR9
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IADDRESS[3].CLK
INCLOCK => IADDRESS[4].CLK
INCLOCK => IADDRESS[5].CLK
INCLOCK => IADDRESS[6].CLK
INCLOCK => IADDRESS[7].CLK
INCLOCK => IADDRESS[8].CLK
INCLOCK => IADDRESS[9].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~15.DATAIN
WE => IMEM.WE
DATA[0] => ~NO_FANOUT~
DATA[1] => IMEM~14.DATAIN
DATA[1] => IMEM.DATAIN
DATA[2] => IMEM~13.DATAIN
DATA[2] => IMEM.DATAIN1
DATA[3] => IMEM~12.DATAIN
DATA[3] => IMEM.DATAIN2
DATA[4] => IMEM~11.DATAIN
DATA[4] => IMEM.DATAIN3
DATA[5] => IMEM~10.DATAIN
DATA[5] => IMEM.DATAIN4
Q[0] <= <GND>
Q[1] <= IMEM.DATAOUT
Q[2] <= IMEM.DATAOUT1
Q[3] <= IMEM.DATAOUT2
Q[4] <= IMEM.DATAOUT3
Q[5] <= IMEM.DATAOUT4


|MSX|emsx_top:emsx|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO
ADDRESS[0] => IMEM~9.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~8.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~7.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
ADDRESS[3] => IMEM~6.DATAIN
ADDRESS[3] => IADDRESS[3].DATAIN
ADDRESS[3] => IMEM.WADDR3
ADDRESS[4] => IMEM~5.DATAIN
ADDRESS[4] => IADDRESS[4].DATAIN
ADDRESS[4] => IMEM.WADDR4
ADDRESS[5] => IMEM~4.DATAIN
ADDRESS[5] => IADDRESS[5].DATAIN
ADDRESS[5] => IMEM.WADDR5
ADDRESS[6] => IMEM~3.DATAIN
ADDRESS[6] => IADDRESS[6].DATAIN
ADDRESS[6] => IMEM.WADDR6
ADDRESS[7] => IMEM~2.DATAIN
ADDRESS[7] => IADDRESS[7].DATAIN
ADDRESS[7] => IMEM.WADDR7
ADDRESS[8] => IMEM~1.DATAIN
ADDRESS[8] => IADDRESS[8].DATAIN
ADDRESS[8] => IMEM.WADDR8
ADDRESS[9] => IMEM~0.DATAIN
ADDRESS[9] => IADDRESS[9].DATAIN
ADDRESS[9] => IMEM.WADDR9
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IADDRESS[3].CLK
INCLOCK => IADDRESS[4].CLK
INCLOCK => IADDRESS[5].CLK
INCLOCK => IADDRESS[6].CLK
INCLOCK => IADDRESS[7].CLK
INCLOCK => IADDRESS[8].CLK
INCLOCK => IADDRESS[9].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~15.DATAIN
WE => IMEM.WE
DATA[0] => ~NO_FANOUT~
DATA[1] => IMEM~14.DATAIN
DATA[1] => IMEM.DATAIN
DATA[2] => IMEM~13.DATAIN
DATA[2] => IMEM.DATAIN1
DATA[3] => IMEM~12.DATAIN
DATA[3] => IMEM.DATAIN2
DATA[4] => IMEM~11.DATAIN
DATA[4] => IMEM.DATAIN3
DATA[5] => IMEM~10.DATAIN
DATA[5] => IMEM.DATAIN4
Q[0] <= <GND>
Q[1] <= IMEM.DATAOUT
Q[2] <= IMEM.DATAOUT1
Q[3] <= IMEM.DATAOUT2
Q[4] <= IMEM.DATAOUT3
Q[5] <= IMEM.DATAOUT4


|MSX|emsx_top:emsx|VDP:U20|VDP_INTERRUPT:U_INTERRUPT
RESET => FF_HSYNC_INT_N.PRESET
RESET => FF_VSYNC_INT_N.PRESET
CLK21M => FF_HSYNC_INT_N.CLK
CLK21M => FF_VSYNC_INT_N.CLK
H_CNT[0] => Equal0.IN23
H_CNT[1] => Equal0.IN22
H_CNT[2] => Equal0.IN21
H_CNT[3] => Equal0.IN20
H_CNT[4] => Equal0.IN19
H_CNT[5] => Equal0.IN18
H_CNT[6] => Equal0.IN17
H_CNT[7] => Equal0.IN16
H_CNT[8] => Equal0.IN15
H_CNT[9] => Equal0.IN14
H_CNT[10] => Equal0.IN13
Y_CNT[0] => Equal1.IN7
Y_CNT[1] => Equal1.IN6
Y_CNT[2] => Equal1.IN5
Y_CNT[3] => Equal1.IN4
Y_CNT[4] => Equal1.IN3
Y_CNT[5] => Equal1.IN2
Y_CNT[6] => Equal1.IN1
Y_CNT[7] => Equal1.IN0
ACTIVE_LINE => process_1.IN1
V_BLANKING_START => process_0.IN1
CLR_VSYNC_INT => FF_VSYNC_INT_N.OUTPUTSELECT
CLR_HSYNC_INT => process_1.IN1
REQ_VSYNC_INT_N <= FF_VSYNC_INT_N.DB_MAX_OUTPUT_PORT_TYPE
REQ_HSYNC_INT_N <= FF_HSYNC_INT_N.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[0] => Equal1.IN15
REG_R19_HSYNC_INT_LINE[1] => Equal1.IN14
REG_R19_HSYNC_INT_LINE[2] => Equal1.IN13
REG_R19_HSYNC_INT_LINE[3] => Equal1.IN12
REG_R19_HSYNC_INT_LINE[4] => Equal1.IN11
REG_R19_HSYNC_INT_LINE[5] => Equal1.IN10
REG_R19_HSYNC_INT_LINE[6] => Equal1.IN9
REG_R19_HSYNC_INT_LINE[7] => Equal1.IN8


|MSX|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG
RESET => VDP_HVCOUNTER:U_HVCOUNTER.RESET
RESET => PREWINDOW_Y~reg0.ACLR
RESET => FF_MONITOR_LINE[0].ACLR
RESET => FF_MONITOR_LINE[1].ACLR
RESET => FF_MONITOR_LINE[2].ACLR
RESET => FF_MONITOR_LINE[3].ACLR
RESET => FF_MONITOR_LINE[4].ACLR
RESET => FF_MONITOR_LINE[5].ACLR
RESET => FF_MONITOR_LINE[6].ACLR
RESET => FF_MONITOR_LINE[7].ACLR
RESET => FF_MONITOR_LINE[8].ACLR
RESET => FF_PRE_Y_CNT[0].ACLR
RESET => FF_PRE_Y_CNT[1].ACLR
RESET => FF_PRE_Y_CNT[2].ACLR
RESET => FF_PRE_Y_CNT[3].ACLR
RESET => FF_PRE_Y_CNT[4].ACLR
RESET => FF_PRE_Y_CNT[5].ACLR
RESET => FF_PRE_Y_CNT[6].ACLR
RESET => FF_PRE_Y_CNT[7].ACLR
RESET => FF_PRE_Y_CNT[8].ACLR
RESET => FF_WINDOW_X.ACLR
RESET => IVIDEOVS_N~reg0.PRESET
RESET => FF_X_CNT[0].ACLR
RESET => FF_X_CNT[1].ACLR
RESET => FF_X_CNT[2].ACLR
RESET => FF_X_CNT[3].ACLR
RESET => FF_X_CNT[4].ACLR
RESET => FF_X_CNT[5].ACLR
RESET => FF_X_CNT[6].ACLR
RESET => FF_X_CNT[7].ACLR
RESET => FF_X_CNT[8].ACLR
RESET => FF_PRE_X_CNT[0].ACLR
RESET => FF_PRE_X_CNT[1].ACLR
RESET => FF_PRE_X_CNT[2].ACLR
RESET => FF_PRE_X_CNT[3].ACLR
RESET => FF_PRE_X_CNT[4].ACLR
RESET => FF_PRE_X_CNT[5].ACLR
RESET => FF_PRE_X_CNT[6].ACLR
RESET => FF_PRE_X_CNT[7].ACLR
RESET => FF_PRE_X_CNT[8].ACLR
RESET => FF_PRE_X_CNT_START1[0].ACLR
RESET => FF_PRE_X_CNT_START1[1].ACLR
RESET => FF_PRE_X_CNT_START1[2].ACLR
RESET => FF_PRE_X_CNT_START1[3].ACLR
RESET => FF_PRE_X_CNT_START1[4].ACLR
RESET => FF_PRE_X_CNT_START1[5].ACLR
RESET => FF_EIGHTDOTSTATE[0].ACLR
RESET => FF_EIGHTDOTSTATE[1].ACLR
RESET => FF_EIGHTDOTSTATE[2].ACLR
RESET => FF_VIDEO_DL_CLK.ACLR
RESET => FF_VIDEO_DH_CLK.ACLR
RESET => FF_DOTSTATE[0].ACLR
RESET => FF_DOTSTATE[1].ACLR
RESET => PREDOTCOUNTERYPSTART[8].ENA
RESET => PREDOTCOUNTERYPSTART[7].ENA
RESET => PREDOTCOUNTERYPSTART[6].ENA
RESET => PREDOTCOUNTERYPSTART[5].ENA
RESET => PREDOTCOUNTERYPSTART[4].ENA
RESET => PREDOTCOUNTERYPSTART[3].ENA
RESET => PREDOTCOUNTERYPSTART[2].ENA
RESET => PREDOTCOUNTERYPSTART[1].ENA
RESET => PREDOTCOUNTERYPSTART[0].ENA
RESET => PREDOTCOUNTER_YP_V[8].ENA
RESET => PREDOTCOUNTER_YP_V[7].ENA
RESET => PREDOTCOUNTER_YP_V[6].ENA
RESET => PREDOTCOUNTER_YP_V[5].ENA
RESET => PREDOTCOUNTER_YP_V[4].ENA
RESET => PREDOTCOUNTER_YP_V[3].ENA
RESET => PREDOTCOUNTER_YP_V[2].ENA
RESET => PREDOTCOUNTER_YP_V[1].ENA
RESET => PREDOTCOUNTER_YP_V[0].ENA
RESET => PREWINDOW_Y_SP~reg0.ENA
RESET => ENAHSYNC~reg0.ENA
CLK21M => VDP_HVCOUNTER:U_HVCOUNTER.CLK21M
CLK21M => ENAHSYNC~reg0.CLK
CLK21M => PREWINDOW_Y_SP~reg0.CLK
CLK21M => PREWINDOW_Y~reg0.CLK
CLK21M => FF_MONITOR_LINE[0].CLK
CLK21M => FF_MONITOR_LINE[1].CLK
CLK21M => FF_MONITOR_LINE[2].CLK
CLK21M => FF_MONITOR_LINE[3].CLK
CLK21M => FF_MONITOR_LINE[4].CLK
CLK21M => FF_MONITOR_LINE[5].CLK
CLK21M => FF_MONITOR_LINE[6].CLK
CLK21M => FF_MONITOR_LINE[7].CLK
CLK21M => FF_MONITOR_LINE[8].CLK
CLK21M => FF_PRE_Y_CNT[0].CLK
CLK21M => FF_PRE_Y_CNT[1].CLK
CLK21M => FF_PRE_Y_CNT[2].CLK
CLK21M => FF_PRE_Y_CNT[3].CLK
CLK21M => FF_PRE_Y_CNT[4].CLK
CLK21M => FF_PRE_Y_CNT[5].CLK
CLK21M => FF_PRE_Y_CNT[6].CLK
CLK21M => FF_PRE_Y_CNT[7].CLK
CLK21M => FF_PRE_Y_CNT[8].CLK
CLK21M => PREDOTCOUNTER_YP_V[0].CLK
CLK21M => PREDOTCOUNTER_YP_V[1].CLK
CLK21M => PREDOTCOUNTER_YP_V[2].CLK
CLK21M => PREDOTCOUNTER_YP_V[3].CLK
CLK21M => PREDOTCOUNTER_YP_V[4].CLK
CLK21M => PREDOTCOUNTER_YP_V[5].CLK
CLK21M => PREDOTCOUNTER_YP_V[6].CLK
CLK21M => PREDOTCOUNTER_YP_V[7].CLK
CLK21M => PREDOTCOUNTER_YP_V[8].CLK
CLK21M => PREDOTCOUNTERYPSTART[0].CLK
CLK21M => PREDOTCOUNTERYPSTART[1].CLK
CLK21M => PREDOTCOUNTERYPSTART[2].CLK
CLK21M => PREDOTCOUNTERYPSTART[3].CLK
CLK21M => PREDOTCOUNTERYPSTART[4].CLK
CLK21M => PREDOTCOUNTERYPSTART[5].CLK
CLK21M => PREDOTCOUNTERYPSTART[6].CLK
CLK21M => PREDOTCOUNTERYPSTART[7].CLK
CLK21M => PREDOTCOUNTERYPSTART[8].CLK
CLK21M => FF_WINDOW_X.CLK
CLK21M => FF_RIGHT_MASK[0].CLK
CLK21M => FF_RIGHT_MASK[1].CLK
CLK21M => FF_RIGHT_MASK[2].CLK
CLK21M => FF_RIGHT_MASK[3].CLK
CLK21M => FF_RIGHT_MASK[4].CLK
CLK21M => FF_RIGHT_MASK[5].CLK
CLK21M => FF_RIGHT_MASK[6].CLK
CLK21M => FF_RIGHT_MASK[7].CLK
CLK21M => FF_RIGHT_MASK[8].CLK
CLK21M => IVIDEOVS_N~reg0.CLK
CLK21M => FF_X_CNT[0].CLK
CLK21M => FF_X_CNT[1].CLK
CLK21M => FF_X_CNT[2].CLK
CLK21M => FF_X_CNT[3].CLK
CLK21M => FF_X_CNT[4].CLK
CLK21M => FF_X_CNT[5].CLK
CLK21M => FF_X_CNT[6].CLK
CLK21M => FF_X_CNT[7].CLK
CLK21M => FF_X_CNT[8].CLK
CLK21M => FF_PRE_X_CNT[0].CLK
CLK21M => FF_PRE_X_CNT[1].CLK
CLK21M => FF_PRE_X_CNT[2].CLK
CLK21M => FF_PRE_X_CNT[3].CLK
CLK21M => FF_PRE_X_CNT[4].CLK
CLK21M => FF_PRE_X_CNT[5].CLK
CLK21M => FF_PRE_X_CNT[6].CLK
CLK21M => FF_PRE_X_CNT[7].CLK
CLK21M => FF_PRE_X_CNT[8].CLK
CLK21M => FF_PRE_X_CNT_START1[0].CLK
CLK21M => FF_PRE_X_CNT_START1[1].CLK
CLK21M => FF_PRE_X_CNT_START1[2].CLK
CLK21M => FF_PRE_X_CNT_START1[3].CLK
CLK21M => FF_PRE_X_CNT_START1[4].CLK
CLK21M => FF_PRE_X_CNT_START1[5].CLK
CLK21M => FF_EIGHTDOTSTATE[0].CLK
CLK21M => FF_EIGHTDOTSTATE[1].CLK
CLK21M => FF_EIGHTDOTSTATE[2].CLK
CLK21M => FF_VIDEO_DL_CLK.CLK
CLK21M => FF_VIDEO_DH_CLK.CLK
CLK21M => FF_DOTSTATE[0].CLK
CLK21M => FF_DOTSTATE[1].CLK
H_CNT[0] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[0]
H_CNT[1] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[1]
H_CNT[2] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[2]
H_CNT[3] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[3]
H_CNT[4] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[4]
H_CNT[5] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[5]
H_CNT[6] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[6]
H_CNT[7] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[7]
H_CNT[8] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[8]
H_CNT[9] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[9]
H_CNT[10] <= VDP_HVCOUNTER:U_HVCOUNTER.H_CNT[10]
V_CNT[0] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[0]
V_CNT[1] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[1]
V_CNT[2] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[2]
V_CNT[3] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[3]
V_CNT[4] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[4]
V_CNT[5] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[5]
V_CNT[6] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[6]
V_CNT[7] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[7]
V_CNT[8] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[8]
V_CNT[9] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[9]
V_CNT[10] <= VDP_HVCOUNTER:U_HVCOUNTER.V_CNT_IN_FRAME[10]
DOTSTATE[0] <= FF_DOTSTATE[0].DB_MAX_OUTPUT_PORT_TYPE
DOTSTATE[1] <= FF_DOTSTATE[1].DB_MAX_OUTPUT_PORT_TYPE
EIGHTDOTSTATE[0] <= FF_EIGHTDOTSTATE[0].DB_MAX_OUTPUT_PORT_TYPE
EIGHTDOTSTATE[1] <= FF_EIGHTDOTSTATE[1].DB_MAX_OUTPUT_PORT_TYPE
EIGHTDOTSTATE[2] <= FF_EIGHTDOTSTATE[2].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[0] <= FF_PRE_X_CNT[0].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[1] <= FF_PRE_X_CNT[1].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[2] <= FF_PRE_X_CNT[2].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[3] <= FF_PRE_X_CNT[3].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[4] <= FF_PRE_X_CNT[4].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[5] <= FF_PRE_X_CNT[5].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[6] <= FF_PRE_X_CNT[6].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[7] <= FF_PRE_X_CNT[7].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_X[8] <= FF_PRE_X_CNT[8].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[0] <= FF_PRE_Y_CNT[0].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[1] <= FF_PRE_Y_CNT[1].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[2] <= FF_PRE_Y_CNT[2].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[3] <= FF_PRE_Y_CNT[3].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[4] <= FF_PRE_Y_CNT[4].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[5] <= FF_PRE_Y_CNT[5].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[6] <= FF_PRE_Y_CNT[6].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[7] <= FF_PRE_Y_CNT[7].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_Y[8] <= FF_PRE_Y_CNT[8].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[0] <= FF_MONITOR_LINE[0].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[1] <= FF_MONITOR_LINE[1].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[2] <= FF_MONITOR_LINE[2].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[3] <= FF_MONITOR_LINE[3].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[4] <= FF_MONITOR_LINE[4].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[5] <= FF_MONITOR_LINE[5].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[6] <= FF_MONITOR_LINE[6].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[7] <= FF_MONITOR_LINE[7].DB_MAX_OUTPUT_PORT_TYPE
PREDOTCOUNTER_YP[8] <= FF_MONITOR_LINE[8].DB_MAX_OUTPUT_PORT_TYPE
PREWINDOW_Y <= PREWINDOW_Y~reg0.DB_MAX_OUTPUT_PORT_TYPE
PREWINDOW_Y_SP <= PREWINDOW_Y_SP~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIELD <= VDP_HVCOUNTER:U_HVCOUNTER.FIELD
WINDOW_X <= FF_WINDOW_X.DB_MAX_OUTPUT_PORT_TYPE
PVIDEODHCLK <= FF_VIDEO_DH_CLK.DB_MAX_OUTPUT_PORT_TYPE
PVIDEODLCLK <= FF_VIDEO_DL_CLK.DB_MAX_OUTPUT_PORT_TYPE
IVIDEOVS_N <= IVIDEOVS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
HD <= VDP_HVCOUNTER:U_HVCOUNTER.H_BLANK
VD <= VDP_HVCOUNTER:U_HVCOUNTER.V_BLANK
HSYNC <= HSYNC.DB_MAX_OUTPUT_PORT_TYPE
ENAHSYNC <= ENAHSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_BLANKING_START <= W_V_BLANKING_START.DB_MAX_OUTPUT_PORT_TYPE
VDPR9PALMODE => process_3.IN1
VDPR9PALMODE => process_3.IN1
VDPR9PALMODE => process_8.IN0
VDPR9PALMODE => process_8.IN0
VDPR9PALMODE => W_V_BLANKING_END.IN1
VDPR9PALMODE => W_V_BLANKING_START.IN1
VDPR9PALMODE => VDP_HVCOUNTER:U_HVCOUNTER.PAL_MODE
VDPR9PALMODE => Mux1.IN4
VDPR9PALMODE => Mux2.IN4
VDPR9PALMODE => Mux3.IN4
VDPR9PALMODE => Mux4.IN4
VDPR9PALMODE => Add13.IN10
VDPR9PALMODE => Add14.IN10
VDPR9PALMODE => Add13.IN11
VDPR9PALMODE => Add14.IN11
VDPR9PALMODE => Add13.IN12
VDPR9PALMODE => Add14.IN12
VDPR9PALMODE => process_3.IN1
VDPR9PALMODE => process_3.IN1
VDPR9PALMODE => process_8.IN0
VDPR9PALMODE => process_8.IN0
VDPR9PALMODE => W_V_BLANKING_END.IN1
VDPR9PALMODE => Add13.IN13
VDPR9PALMODE => Add14.IN13
VDPR9PALMODE => Add13.IN14
VDPR9PALMODE => Add14.IN14
VDPR9PALMODE => W_V_BLANKING_START.IN1
VDPR9PALMODE => process_4.IN1
VDPR9PALMODE => process_4.IN1
REG_R9_INTERLACE_MODE => W_V_BLANKING_END.IN1
REG_R9_INTERLACE_MODE => VDP_HVCOUNTER:U_HVCOUNTER.INTERLACE_MODE
REG_R9_Y_DOTS => process_8.IN1
REG_R9_Y_DOTS => process_8.IN1
REG_R9_Y_DOTS => process_8.IN1
REG_R9_Y_DOTS => VDP_HVCOUNTER:U_HVCOUNTER.Y212_MODE
REG_R9_Y_DOTS => Mux1.IN5
REG_R9_Y_DOTS => Mux2.IN5
REG_R9_Y_DOTS => Mux3.IN5
REG_R9_Y_DOTS => Mux4.IN5
REG_R9_Y_DOTS => process_8.IN1
REG_R9_Y_DOTS => process_8.IN1
REG_R9_Y_DOTS => process_8.IN1
REG_R18_ADJ[0] => Add2.IN12
REG_R18_ADJ[1] => Add2.IN11
REG_R18_ADJ[2] => Add2.IN10
REG_R18_ADJ[3] => Add1.IN3
REG_R18_ADJ[3] => Add1.IN4
REG_R18_ADJ[4] => Add8.IN18
REG_R18_ADJ[5] => Add8.IN17
REG_R18_ADJ[6] => Add8.IN16
REG_R18_ADJ[7] => Add8.IN10
REG_R18_ADJ[7] => Add8.IN11
REG_R18_ADJ[7] => Add8.IN12
REG_R18_ADJ[7] => Add8.IN13
REG_R18_ADJ[7] => Add8.IN14
REG_R18_ADJ[7] => Add8.IN15
REG_R19_HSYNC_INT_LINE[0] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[1] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[2] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[3] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[4] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[5] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[6] => ~NO_FANOUT~
REG_R19_HSYNC_INT_LINE[7] => ~NO_FANOUT~
REG_R23_VSTART_LINE[0] => Add10.IN9
REG_R23_VSTART_LINE[1] => Add10.IN8
REG_R23_VSTART_LINE[2] => Add10.IN7
REG_R23_VSTART_LINE[3] => Add10.IN6
REG_R23_VSTART_LINE[4] => Add10.IN5
REG_R23_VSTART_LINE[5] => Add10.IN4
REG_R23_VSTART_LINE[6] => Add10.IN3
REG_R23_VSTART_LINE[7] => Add10.IN2
REG_R25_MSK => process_3.IN0
REG_R25_MSK => W_LEFT_MASK[3].OUTPUTSELECT
REG_R25_MSK => W_LEFT_MASK[2].OUTPUTSELECT
REG_R25_MSK => W_LEFT_MASK[1].OUTPUTSELECT
REG_R25_MSK => W_LEFT_MASK[0].OUTPUTSELECT
REG_R27_H_SCROLL[0] => Add6.IN6
REG_R27_H_SCROLL[0] => Add2.IN6
REG_R27_H_SCROLL[0] => Add7.IN3
REG_R27_H_SCROLL[1] => Add6.IN5
REG_R27_H_SCROLL[1] => Add2.IN5
REG_R27_H_SCROLL[1] => Add7.IN2
REG_R27_H_SCROLL[2] => Add6.IN4
REG_R27_H_SCROLL[2] => Add2.IN4
REG_R27_H_SCROLL[2] => Add7.IN1
REG_R25_YJK => process_3.IN1
REG_R25_YJK => process_3.IN1
REG_R25_YJK => process_3.IN0
CENTERYJK_R25_N => process_3.IN1
CENTERYJK_R25_N => process_3.IN1
CENTERYJK_R25_N => process_3.IN1
CENTERYJK_R25_N => process_3.IN1
OFFSET_Y[0] => Add11.IN14
OFFSET_Y[0] => Add12.IN14
OFFSET_Y[0] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[0]
OFFSET_Y[1] => Add11.IN13
OFFSET_Y[1] => Add12.IN13
OFFSET_Y[1] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[1]
OFFSET_Y[2] => Add11.IN12
OFFSET_Y[2] => Add12.IN12
OFFSET_Y[2] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[2]
OFFSET_Y[3] => Add11.IN11
OFFSET_Y[3] => Add12.IN11
OFFSET_Y[3] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[3]
OFFSET_Y[4] => Add11.IN10
OFFSET_Y[4] => Add12.IN10
OFFSET_Y[4] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[4]
OFFSET_Y[5] => Add11.IN9
OFFSET_Y[5] => Add12.IN9
OFFSET_Y[5] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[5]
OFFSET_Y[6] => Add11.IN8
OFFSET_Y[6] => Add12.IN8
OFFSET_Y[6] => VDP_HVCOUNTER:U_HVCOUNTER.OFFSET_Y[6]


|MSX|emsx_top:emsx|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER
RESET => FF_V_BLANK.ACLR
RESET => FF_H_BLANK.ACLR
RESET => FF_V_CNT_IN_FRAME[0].ACLR
RESET => FF_V_CNT_IN_FRAME[1].ACLR
RESET => FF_V_CNT_IN_FRAME[2].ACLR
RESET => FF_V_CNT_IN_FRAME[3].ACLR
RESET => FF_V_CNT_IN_FRAME[4].ACLR
RESET => FF_V_CNT_IN_FRAME[5].ACLR
RESET => FF_V_CNT_IN_FRAME[6].ACLR
RESET => FF_V_CNT_IN_FRAME[7].ACLR
RESET => FF_V_CNT_IN_FRAME[8].ACLR
RESET => FF_V_CNT_IN_FRAME[9].ACLR
RESET => FF_V_CNT_IN_FRAME[10].ACLR
RESET => FF_FIELD.ACLR
RESET => FF_V_CNT_IN_FIELD[0].ACLR
RESET => FF_V_CNT_IN_FIELD[1].ACLR
RESET => FF_V_CNT_IN_FIELD[2].ACLR
RESET => FF_V_CNT_IN_FIELD[3].ACLR
RESET => FF_V_CNT_IN_FIELD[4].ACLR
RESET => FF_V_CNT_IN_FIELD[5].ACLR
RESET => FF_V_CNT_IN_FIELD[6].ACLR
RESET => FF_V_CNT_IN_FIELD[7].ACLR
RESET => FF_V_CNT_IN_FIELD[8].ACLR
RESET => FF_V_CNT_IN_FIELD[9].ACLR
RESET => FF_H_CNT[0].ACLR
RESET => FF_H_CNT[1].ACLR
RESET => FF_H_CNT[2].ACLR
RESET => FF_H_CNT[3].ACLR
RESET => FF_H_CNT[4].ACLR
RESET => FF_H_CNT[5].ACLR
RESET => FF_H_CNT[6].ACLR
RESET => FF_H_CNT[7].ACLR
RESET => FF_H_CNT[8].ACLR
RESET => FF_H_CNT[9].ACLR
RESET => FF_H_CNT[10].ACLR
RESET => FF_INTERLACE_MODE.ACLR
RESET => FF_PAL_MODE.ACLR
CLK21M => FF_V_BLANK.CLK
CLK21M => FF_H_BLANK.CLK
CLK21M => FF_V_CNT_IN_FRAME[0].CLK
CLK21M => FF_V_CNT_IN_FRAME[1].CLK
CLK21M => FF_V_CNT_IN_FRAME[2].CLK
CLK21M => FF_V_CNT_IN_FRAME[3].CLK
CLK21M => FF_V_CNT_IN_FRAME[4].CLK
CLK21M => FF_V_CNT_IN_FRAME[5].CLK
CLK21M => FF_V_CNT_IN_FRAME[6].CLK
CLK21M => FF_V_CNT_IN_FRAME[7].CLK
CLK21M => FF_V_CNT_IN_FRAME[8].CLK
CLK21M => FF_V_CNT_IN_FRAME[9].CLK
CLK21M => FF_V_CNT_IN_FRAME[10].CLK
CLK21M => FF_FIELD.CLK
CLK21M => FF_V_CNT_IN_FIELD[0].CLK
CLK21M => FF_V_CNT_IN_FIELD[1].CLK
CLK21M => FF_V_CNT_IN_FIELD[2].CLK
CLK21M => FF_V_CNT_IN_FIELD[3].CLK
CLK21M => FF_V_CNT_IN_FIELD[4].CLK
CLK21M => FF_V_CNT_IN_FIELD[5].CLK
CLK21M => FF_V_CNT_IN_FIELD[6].CLK
CLK21M => FF_V_CNT_IN_FIELD[7].CLK
CLK21M => FF_V_CNT_IN_FIELD[8].CLK
CLK21M => FF_V_CNT_IN_FIELD[9].CLK
CLK21M => FF_H_CNT[0].CLK
CLK21M => FF_H_CNT[1].CLK
CLK21M => FF_H_CNT[2].CLK
CLK21M => FF_H_CNT[3].CLK
CLK21M => FF_H_CNT[4].CLK
CLK21M => FF_H_CNT[5].CLK
CLK21M => FF_H_CNT[6].CLK
CLK21M => FF_H_CNT[7].CLK
CLK21M => FF_H_CNT[8].CLK
CLK21M => FF_H_CNT[9].CLK
CLK21M => FF_H_CNT[10].CLK
CLK21M => FF_INTERLACE_MODE.CLK
CLK21M => FF_PAL_MODE.CLK
H_CNT[0] <= FF_H_CNT[0].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[1] <= FF_H_CNT[1].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[2] <= FF_H_CNT[2].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[3] <= FF_H_CNT[3].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[4] <= FF_H_CNT[4].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[5] <= FF_H_CNT[5].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[6] <= FF_H_CNT[6].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[7] <= FF_H_CNT[7].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[8] <= FF_H_CNT[8].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[9] <= FF_H_CNT[9].DB_MAX_OUTPUT_PORT_TYPE
H_CNT[10] <= FF_H_CNT[10].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[0] <= FF_V_CNT_IN_FIELD[0].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[1] <= FF_V_CNT_IN_FIELD[1].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[2] <= FF_V_CNT_IN_FIELD[2].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[3] <= FF_V_CNT_IN_FIELD[3].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[4] <= FF_V_CNT_IN_FIELD[4].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[5] <= FF_V_CNT_IN_FIELD[5].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[6] <= FF_V_CNT_IN_FIELD[6].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[7] <= FF_V_CNT_IN_FIELD[7].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[8] <= FF_V_CNT_IN_FIELD[8].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FIELD[9] <= FF_V_CNT_IN_FIELD[9].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[0] <= FF_V_CNT_IN_FRAME[0].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[1] <= FF_V_CNT_IN_FRAME[1].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[2] <= FF_V_CNT_IN_FRAME[2].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[3] <= FF_V_CNT_IN_FRAME[3].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[4] <= FF_V_CNT_IN_FRAME[4].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[5] <= FF_V_CNT_IN_FRAME[5].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[6] <= FF_V_CNT_IN_FRAME[6].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[7] <= FF_V_CNT_IN_FRAME[7].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[8] <= FF_V_CNT_IN_FRAME[8].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[9] <= FF_V_CNT_IN_FRAME[9].DB_MAX_OUTPUT_PORT_TYPE
V_CNT_IN_FRAME[10] <= FF_V_CNT_IN_FRAME[10].DB_MAX_OUTPUT_PORT_TYPE
FIELD <= FF_FIELD.DB_MAX_OUTPUT_PORT_TYPE
H_BLANK <= FF_H_BLANK.DB_MAX_OUTPUT_PORT_TYPE
V_BLANK <= FF_V_BLANK.DB_MAX_OUTPUT_PORT_TYPE
PAL_MODE => FF_PAL_MODE.DATAIN
INTERLACE_MODE => FF_INTERLACE_MODE.DATAIN
Y212_MODE => Mux2.IN5
Y212_MODE => Mux3.IN5
Y212_MODE => Mux4.IN5
Y212_MODE => Mux5.IN5
OFFSET_Y[0] => Add3.IN14
OFFSET_Y[0] => Add4.IN14
OFFSET_Y[1] => Add3.IN13
OFFSET_Y[1] => Add4.IN13
OFFSET_Y[2] => Add3.IN12
OFFSET_Y[2] => Add4.IN12
OFFSET_Y[3] => Add3.IN11
OFFSET_Y[3] => Add4.IN11
OFFSET_Y[4] => Add3.IN10
OFFSET_Y[4] => Add4.IN10
OFFSET_Y[5] => Add3.IN9
OFFSET_Y[5] => Add4.IN9
OFFSET_Y[6] => Add3.IN8
OFFSET_Y[6] => Add4.IN8


|MSX|emsx_top:emsx|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC
RESET => FF_YJK_EN.ACLR
RESET => FF_YJK_B[0].ACLR
RESET => FF_YJK_B[1].ACLR
RESET => FF_YJK_B[2].ACLR
RESET => FF_YJK_B[3].ACLR
RESET => FF_YJK_B[4].ACLR
RESET => FF_YJK_B[5].ACLR
RESET => FF_YJK_G[0].ACLR
RESET => FF_YJK_G[1].ACLR
RESET => FF_YJK_G[2].ACLR
RESET => FF_YJK_G[3].ACLR
RESET => FF_YJK_G[4].ACLR
RESET => FF_YJK_G[5].ACLR
RESET => FF_YJK_R[0].ACLR
RESET => FF_YJK_R[1].ACLR
RESET => FF_YJK_R[2].ACLR
RESET => FF_YJK_R[3].ACLR
RESET => FF_YJK_R[4].ACLR
RESET => FF_YJK_R[5].ACLR
RESET => FF_SPRITECOLOROUT.ACLR
RESET => FF_GRP7_COLOR_CODE[0].ACLR
RESET => FF_GRP7_COLOR_CODE[1].ACLR
RESET => FF_GRP7_COLOR_CODE[2].ACLR
RESET => FF_GRP7_COLOR_CODE[3].ACLR
RESET => FF_GRP7_COLOR_CODE[4].ACLR
RESET => FF_GRP7_COLOR_CODE[5].ACLR
RESET => FF_GRP7_COLOR_CODE[6].ACLR
RESET => FF_GRP7_COLOR_CODE[7].ACLR
RESET => FF_PALETTE_ADDR_G5[0].ACLR
RESET => FF_PALETTE_ADDR_G5[1].ACLR
RESET => FF_PALETTE_ADDR[0].ACLR
RESET => FF_PALETTE_ADDR[1].ACLR
RESET => FF_PALETTE_ADDR[2].ACLR
RESET => FF_PALETTE_ADDR[3].ACLR
RESET => FF_VIDEO_B[0].ACLR
RESET => FF_VIDEO_B[1].ACLR
RESET => FF_VIDEO_B[2].ACLR
RESET => FF_VIDEO_B[3].ACLR
RESET => FF_VIDEO_B[4].ACLR
RESET => FF_VIDEO_B[5].ACLR
RESET => FF_VIDEO_G[0].ACLR
RESET => FF_VIDEO_G[1].ACLR
RESET => FF_VIDEO_G[2].ACLR
RESET => FF_VIDEO_G[3].ACLR
RESET => FF_VIDEO_G[4].ACLR
RESET => FF_VIDEO_G[5].ACLR
RESET => FF_VIDEO_R[0].ACLR
RESET => FF_VIDEO_R[1].ACLR
RESET => FF_VIDEO_R[2].ACLR
RESET => FF_VIDEO_R[3].ACLR
RESET => FF_VIDEO_R[4].ACLR
RESET => FF_VIDEO_R[5].ACLR
CLK21M => FF_YJK_EN.CLK
CLK21M => FF_YJK_B[0].CLK
CLK21M => FF_YJK_B[1].CLK
CLK21M => FF_YJK_B[2].CLK
CLK21M => FF_YJK_B[3].CLK
CLK21M => FF_YJK_B[4].CLK
CLK21M => FF_YJK_B[5].CLK
CLK21M => FF_YJK_G[0].CLK
CLK21M => FF_YJK_G[1].CLK
CLK21M => FF_YJK_G[2].CLK
CLK21M => FF_YJK_G[3].CLK
CLK21M => FF_YJK_G[4].CLK
CLK21M => FF_YJK_G[5].CLK
CLK21M => FF_YJK_R[0].CLK
CLK21M => FF_YJK_R[1].CLK
CLK21M => FF_YJK_R[2].CLK
CLK21M => FF_YJK_R[3].CLK
CLK21M => FF_YJK_R[4].CLK
CLK21M => FF_YJK_R[5].CLK
CLK21M => FF_SPRITECOLOROUT.CLK
CLK21M => FF_GRP7_COLOR_CODE[0].CLK
CLK21M => FF_GRP7_COLOR_CODE[1].CLK
CLK21M => FF_GRP7_COLOR_CODE[2].CLK
CLK21M => FF_GRP7_COLOR_CODE[3].CLK
CLK21M => FF_GRP7_COLOR_CODE[4].CLK
CLK21M => FF_GRP7_COLOR_CODE[5].CLK
CLK21M => FF_GRP7_COLOR_CODE[6].CLK
CLK21M => FF_GRP7_COLOR_CODE[7].CLK
CLK21M => FF_PALETTE_ADDR_G5[0].CLK
CLK21M => FF_PALETTE_ADDR_G5[1].CLK
CLK21M => FF_PALETTE_ADDR[0].CLK
CLK21M => FF_PALETTE_ADDR[1].CLK
CLK21M => FF_PALETTE_ADDR[2].CLK
CLK21M => FF_PALETTE_ADDR[3].CLK
CLK21M => FF_VIDEO_B[0].CLK
CLK21M => FF_VIDEO_B[1].CLK
CLK21M => FF_VIDEO_B[2].CLK
CLK21M => FF_VIDEO_B[3].CLK
CLK21M => FF_VIDEO_B[4].CLK
CLK21M => FF_VIDEO_B[5].CLK
CLK21M => FF_VIDEO_G[0].CLK
CLK21M => FF_VIDEO_G[1].CLK
CLK21M => FF_VIDEO_G[2].CLK
CLK21M => FF_VIDEO_G[3].CLK
CLK21M => FF_VIDEO_G[4].CLK
CLK21M => FF_VIDEO_G[5].CLK
CLK21M => FF_VIDEO_R[0].CLK
CLK21M => FF_VIDEO_R[1].CLK
CLK21M => FF_VIDEO_R[2].CLK
CLK21M => FF_VIDEO_R[3].CLK
CLK21M => FF_VIDEO_R[4].CLK
CLK21M => FF_VIDEO_R[5].CLK
DOTSTATE[0] => Equal0.IN3
DOTSTATE[0] => Equal1.IN3
DOTSTATE[1] => Equal0.IN2
DOTSTATE[1] => Equal1.IN2
DOTSTATE[1] => process_2.IN1
DOTSTATE[1] => FF_PALETTE_ADDR_G5.OUTPUTSELECT
DOTSTATE[1] => FF_PALETTE_ADDR_G5.OUTPUTSELECT
DOTSTATE[1] => FF_PALETTE_ADDR_G5.OUTPUTSELECT
DOTSTATE[1] => FF_PALETTE_ADDR_G5.OUTPUTSELECT
DOTSTATE[1] => process_2.IN1
PPALETTEADDR_OUT[0] <= PPALETTEADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
PPALETTEADDR_OUT[1] <= PPALETTEADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
PPALETTEADDR_OUT[2] <= PPALETTEADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
PPALETTEADDR_OUT[3] <= PPALETTEADDR_OUT.DB_MAX_OUTPUT_PORT_TYPE
PALETTEDATARB_OUT[0] => FF_VIDEO_B.DATAB
PALETTEDATARB_OUT[1] => FF_VIDEO_B.DATAB
PALETTEDATARB_OUT[2] => FF_VIDEO_B.DATAB
PALETTEDATARB_OUT[3] => ~NO_FANOUT~
PALETTEDATARB_OUT[4] => FF_VIDEO_R.DATAB
PALETTEDATARB_OUT[5] => FF_VIDEO_R.DATAB
PALETTEDATARB_OUT[6] => FF_VIDEO_R.DATAB
PALETTEDATARB_OUT[7] => ~NO_FANOUT~
PALETTEDATAG_OUT[0] => FF_VIDEO_G.DATAB
PALETTEDATAG_OUT[1] => FF_VIDEO_G.DATAB
PALETTEDATAG_OUT[2] => FF_VIDEO_G.DATAB
PALETTEDATAG_OUT[3] => ~NO_FANOUT~
PALETTEDATAG_OUT[4] => ~NO_FANOUT~
PALETTEDATAG_OUT[5] => ~NO_FANOUT~
PALETTEDATAG_OUT[6] => ~NO_FANOUT~
PALETTEDATAG_OUT[7] => ~NO_FANOUT~
VDPMODETEXT1 => W_FORE_COLOR.IN0
VDPMODETEXT1Q => W_FORE_COLOR.IN1
VDPMODETEXT2 => W_FORE_COLOR.IN1
VDPMODEMULTI => W_FORE_COLOR.IN1
VDPMODEMULTIQ => W_FORE_COLOR.IN1
VDPMODEGRAPHIC1 => W_FORE_COLOR.IN0
VDPMODEGRAPHIC2 => W_FORE_COLOR.IN1
VDPMODEGRAPHIC3 => W_FORE_COLOR.IN1
VDPMODEGRAPHIC4 => ~NO_FANOUT~
VDPMODEGRAPHIC5 => PPALETTEADDR_OUT.OUTPUTSELECT
VDPMODEGRAPHIC5 => PPALETTEADDR_OUT.OUTPUTSELECT
VDPMODEGRAPHIC5 => PPALETTEADDR_OUT.OUTPUTSELECT
VDPMODEGRAPHIC5 => PPALETTEADDR_OUT.OUTPUTSELECT
VDPMODEGRAPHIC6 => ~NO_FANOUT~
VDPMODEGRAPHIC7 => process_0.IN1
VDPMODEGRAPHIC7 => process_0.IN0
WINDOW => FF_SPRITECOLOROUT.IN0
WINDOW => process_4.IN0
WINDOW => process_4.IN0
SPRITECOLOROUT => W_FORE_COLOR.OUTPUTSELECT
SPRITECOLOROUT => W_FORE_COLOR.OUTPUTSELECT
SPRITECOLOROUT => W_FORE_COLOR.OUTPUTSELECT
SPRITECOLOROUT => W_FORE_COLOR.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_GRP7_COLOR_CODE.OUTPUTSELECT
SPRITECOLOROUT => FF_SPRITECOLOROUT.IN1
COLORCODET12[0] => W_FORE_COLOR[0].DATAB
COLORCODET12[1] => W_FORE_COLOR[1].DATAB
COLORCODET12[2] => W_FORE_COLOR[2].DATAB
COLORCODET12[3] => W_FORE_COLOR[3].DATAB
COLORCODEG123M[0] => W_FORE_COLOR.DATAB
COLORCODEG123M[1] => W_FORE_COLOR.DATAB
COLORCODEG123M[2] => W_FORE_COLOR.DATAB
COLORCODEG123M[3] => W_FORE_COLOR.DATAB
COLORCODEG4567[0] => W_FORE_COLOR.DATAA
COLORCODEG4567[0] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[1] => W_FORE_COLOR.DATAA
COLORCODEG4567[1] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[2] => W_FORE_COLOR.DATAA
COLORCODEG4567[2] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[3] => W_FORE_COLOR.DATAA
COLORCODEG4567[3] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[4] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[5] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[6] => FF_GRP7_COLOR_CODE.DATAA
COLORCODEG4567[7] => FF_GRP7_COLOR_CODE.DATAA
COLORCODESPRITE[0] => Mux0.IN19
COLORCODESPRITE[0] => Mux1.IN19
COLORCODESPRITE[0] => Mux2.IN19
COLORCODESPRITE[0] => Mux3.IN19
COLORCODESPRITE[0] => Mux4.IN5
COLORCODESPRITE[0] => Mux5.IN19
COLORCODESPRITE[0] => W_FORE_COLOR.DATAB
COLORCODESPRITE[1] => Mux0.IN18
COLORCODESPRITE[1] => Mux1.IN18
COLORCODESPRITE[1] => Mux2.IN18
COLORCODESPRITE[1] => Mux3.IN18
COLORCODESPRITE[1] => Mux5.IN18
COLORCODESPRITE[1] => W_FORE_COLOR.DATAB
COLORCODESPRITE[2] => Mux0.IN17
COLORCODESPRITE[2] => Mux1.IN17
COLORCODESPRITE[2] => Mux2.IN17
COLORCODESPRITE[2] => Mux3.IN17
COLORCODESPRITE[2] => Mux5.IN17
COLORCODESPRITE[2] => W_FORE_COLOR.DATAB
COLORCODESPRITE[2] => FF_GRP7_COLOR_CODE.DATAB
COLORCODESPRITE[2] => FF_GRP7_COLOR_CODE.DATAB
COLORCODESPRITE[3] => Mux0.IN16
COLORCODESPRITE[3] => Mux1.IN16
COLORCODESPRITE[3] => Mux2.IN16
COLORCODESPRITE[3] => Mux3.IN16
COLORCODESPRITE[3] => Mux4.IN4
COLORCODESPRITE[3] => Mux5.IN16
COLORCODESPRITE[3] => W_FORE_COLOR.DATAB
P_YJK_R[0] => FF_YJK_R.DATAB
P_YJK_R[1] => FF_YJK_R.DATAB
P_YJK_R[2] => FF_YJK_R.DATAB
P_YJK_R[3] => FF_YJK_R.DATAB
P_YJK_R[4] => FF_YJK_R.DATAB
P_YJK_R[5] => FF_YJK_R.DATAB
P_YJK_G[0] => FF_YJK_G.DATAB
P_YJK_G[1] => FF_YJK_G.DATAB
P_YJK_G[2] => FF_YJK_G.DATAB
P_YJK_G[3] => FF_YJK_G.DATAB
P_YJK_G[4] => FF_YJK_G.DATAB
P_YJK_G[5] => FF_YJK_G.DATAB
P_YJK_B[0] => FF_YJK_B.DATAB
P_YJK_B[1] => FF_YJK_B.DATAB
P_YJK_B[2] => FF_YJK_B.DATAB
P_YJK_B[3] => FF_YJK_B.DATAB
P_YJK_B[4] => FF_YJK_B.DATAB
P_YJK_B[5] => FF_YJK_B.DATAB
P_YJK_EN => FF_YJK_EN.DATAB
PVIDEOR_VDP[0] <= FF_VIDEO_R[0].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR_VDP[1] <= FF_VIDEO_R[1].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR_VDP[2] <= FF_VIDEO_R[2].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR_VDP[3] <= FF_VIDEO_R[3].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR_VDP[4] <= FF_VIDEO_R[4].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOR_VDP[5] <= FF_VIDEO_R[5].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG_VDP[0] <= FF_VIDEO_G[0].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG_VDP[1] <= FF_VIDEO_G[1].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG_VDP[2] <= FF_VIDEO_G[2].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG_VDP[3] <= FF_VIDEO_G[3].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG_VDP[4] <= FF_VIDEO_G[4].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOG_VDP[5] <= FF_VIDEO_G[5].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB_VDP[0] <= FF_VIDEO_B[0].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB_VDP[1] <= FF_VIDEO_B[1].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB_VDP[2] <= FF_VIDEO_B[2].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB_VDP[3] <= FF_VIDEO_B[3].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB_VDP[4] <= FF_VIDEO_B[4].DB_MAX_OUTPUT_PORT_TYPE
PVIDEOB_VDP[5] <= FF_VIDEO_B[5].DB_MAX_OUTPUT_PORT_TYPE
REG_R1_DISP_ON => FF_SPRITECOLOROUT.IN1
REG_R1_DISP_ON => process_4.IN1
REG_R1_DISP_ON => process_4.IN1
REG_R7_FRAME_COL[0] => FF_PALETTE_ADDR.DATAB
REG_R7_FRAME_COL[0] => FF_PALETTE_ADDR_G5.DATAB
REG_R7_FRAME_COL[0] => FF_YJK_B.DATAA
REG_R7_FRAME_COL[1] => FF_PALETTE_ADDR.DATAB
REG_R7_FRAME_COL[1] => FF_PALETTE_ADDR_G5.DATAB
REG_R7_FRAME_COL[1] => FF_YJK_B.DATAA
REG_R7_FRAME_COL[1] => FF_YJK_B.DATAA
REG_R7_FRAME_COL[2] => FF_PALETTE_ADDR.DATAB
REG_R7_FRAME_COL[2] => FF_PALETTE_ADDR_G5.DATAA
REG_R7_FRAME_COL[2] => FF_YJK_R.DATAA
REG_R7_FRAME_COL[3] => FF_PALETTE_ADDR.DATAB
REG_R7_FRAME_COL[3] => FF_PALETTE_ADDR_G5.DATAA
REG_R7_FRAME_COL[3] => FF_YJK_R.DATAA
REG_R7_FRAME_COL[4] => FF_YJK_R.DATAA
REG_R7_FRAME_COL[5] => FF_YJK_G.DATAA
REG_R7_FRAME_COL[6] => FF_YJK_G.DATAA
REG_R7_FRAME_COL[7] => FF_YJK_G.DATAA
REG_R8_COL0_ON => process_1.IN1
REG_R8_COL0_ON => process_2.IN1
REG_R8_COL0_ON => process_2.IN1
REG_R25_YJK => process_0.IN1
REG_R25_YJK => process_4.IN1


|MSX|emsx_top:emsx|VDP:U20|VDP_TEXT12:U_VDP_TEXT12
CLK21M => FF_BLINK_PERIOD_CNT[0].CLK
CLK21M => FF_BLINK_PERIOD_CNT[1].CLK
CLK21M => FF_BLINK_PERIOD_CNT[2].CLK
CLK21M => FF_BLINK_PERIOD_CNT[3].CLK
CLK21M => FF_BLINK_STATE.CLK
CLK21M => FF_BLINK_CLK_CNT[0].CLK
CLK21M => FF_BLINK_CLK_CNT[1].CLK
CLK21M => FF_BLINK_CLK_CNT[2].CLK
CLK21M => FF_BLINK_CLK_CNT[3].CLK
CLK21M => BLINK[0].CLK
CLK21M => BLINK[1].CLK
CLK21M => BLINK[2].CLK
CLK21M => BLINK[3].CLK
CLK21M => BLINK[4].CLK
CLK21M => BLINK[5].CLK
CLK21M => BLINK[6].CLK
CLK21M => BLINK[7].CLK
CLK21M => TXCOLORCODE.CLK
CLK21M => PATTERN[0].CLK
CLK21M => PATTERN[1].CLK
CLK21M => PATTERN[2].CLK
CLK21M => PATTERN[3].CLK
CLK21M => PATTERN[4].CLK
CLK21M => PATTERN[5].CLK
CLK21M => PATTERN[6].CLK
CLK21M => PATTERN[7].CLK
CLK21M => PREPATTERN[0].CLK
CLK21M => PREPATTERN[1].CLK
CLK21M => PREPATTERN[2].CLK
CLK21M => PREPATTERN[3].CLK
CLK21M => PREPATTERN[4].CLK
CLK21M => PREPATTERN[5].CLK
CLK21M => PREPATTERN[6].CLK
CLK21M => PREPATTERN[7].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[0].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[1].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[2].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[3].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[4].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[5].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[6].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[7].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[8].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[9].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[10].CLK
CLK21M => TXCHARCOUNTERSTARTOFLINE[11].CLK
CLK21M => PREBLINK[0].CLK
CLK21M => PREBLINK[1].CLK
CLK21M => PREBLINK[2].CLK
CLK21M => PREBLINK[3].CLK
CLK21M => PREBLINK[4].CLK
CLK21M => PREBLINK[5].CLK
CLK21M => PREBLINK[6].CLK
CLK21M => PREBLINK[7].CLK
CLK21M => TXCHARCOUNTERX[0].CLK
CLK21M => TXCHARCOUNTERX[1].CLK
CLK21M => TXCHARCOUNTERX[2].CLK
CLK21M => TXCHARCOUNTERX[3].CLK
CLK21M => TXCHARCOUNTERX[4].CLK
CLK21M => TXCHARCOUNTERX[5].CLK
CLK21M => TXCHARCOUNTERX[6].CLK
CLK21M => ITXVRAMREADEN2.CLK
CLK21M => ITXVRAMREADEN.CLK
CLK21M => PRAMADR[0]~reg0.CLK
CLK21M => PRAMADR[1]~reg0.CLK
CLK21M => PRAMADR[2]~reg0.CLK
CLK21M => PRAMADR[3]~reg0.CLK
CLK21M => PRAMADR[4]~reg0.CLK
CLK21M => PRAMADR[5]~reg0.CLK
CLK21M => PRAMADR[6]~reg0.CLK
CLK21M => PRAMADR[7]~reg0.CLK
CLK21M => PRAMADR[8]~reg0.CLK
CLK21M => PRAMADR[9]~reg0.CLK
CLK21M => PRAMADR[10]~reg0.CLK
CLK21M => PRAMADR[11]~reg0.CLK
CLK21M => PRAMADR[12]~reg0.CLK
CLK21M => PRAMADR[13]~reg0.CLK
CLK21M => PRAMADR[14]~reg0.CLK
CLK21M => PRAMADR[15]~reg0.CLK
CLK21M => PRAMADR[16]~reg0.CLK
CLK21M => PATTERNNUM[0].CLK
CLK21M => PATTERNNUM[1].CLK
CLK21M => PATTERNNUM[2].CLK
CLK21M => PATTERNNUM[3].CLK
CLK21M => PATTERNNUM[4].CLK
CLK21M => PATTERNNUM[5].CLK
CLK21M => PATTERNNUM[6].CLK
CLK21M => PATTERNNUM[7].CLK
CLK21M => TXWINDOWX.CLK
CLK21M => TXPREWINDOWX.CLK
CLK21M => DOTCOUNTER24[0].CLK
CLK21M => DOTCOUNTER24[1].CLK
CLK21M => DOTCOUNTER24[2].CLK
CLK21M => DOTCOUNTER24[3].CLK
CLK21M => DOTCOUNTER24[4].CLK
RESET => FF_BLINK_PERIOD_CNT[0].ACLR
RESET => FF_BLINK_PERIOD_CNT[1].ACLR
RESET => FF_BLINK_PERIOD_CNT[2].ACLR
RESET => FF_BLINK_PERIOD_CNT[3].ACLR
RESET => FF_BLINK_STATE.ACLR
RESET => FF_BLINK_CLK_CNT[0].ACLR
RESET => FF_BLINK_CLK_CNT[1].ACLR
RESET => FF_BLINK_CLK_CNT[2].ACLR
RESET => FF_BLINK_CLK_CNT[3].ACLR
RESET => BLINK[0].ACLR
RESET => BLINK[1].ACLR
RESET => BLINK[2].ACLR
RESET => BLINK[3].ACLR
RESET => BLINK[4].ACLR
RESET => BLINK[5].ACLR
RESET => BLINK[6].ACLR
RESET => BLINK[7].ACLR
RESET => TXCOLORCODE.ACLR
RESET => PATTERN[0].ACLR
RESET => PATTERN[1].ACLR
RESET => PATTERN[2].ACLR
RESET => PATTERN[3].ACLR
RESET => PATTERN[4].ACLR
RESET => PATTERN[5].ACLR
RESET => PATTERN[6].ACLR
RESET => PATTERN[7].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[0].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[1].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[2].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[3].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[4].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[5].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[6].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[7].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[8].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[9].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[10].ACLR
RESET => TXCHARCOUNTERSTARTOFLINE[11].ACLR
RESET => PREBLINK[0].ACLR
RESET => PREBLINK[1].ACLR
RESET => PREBLINK[2].ACLR
RESET => PREBLINK[3].ACLR
RESET => PREBLINK[4].ACLR
RESET => PREBLINK[5].ACLR
RESET => PREBLINK[6].ACLR
RESET => PREBLINK[7].ACLR
RESET => TXCHARCOUNTERX[0].ACLR
RESET => TXCHARCOUNTERX[1].ACLR
RESET => TXCHARCOUNTERX[2].ACLR
RESET => TXCHARCOUNTERX[3].ACLR
RESET => TXCHARCOUNTERX[4].ACLR
RESET => TXCHARCOUNTERX[5].ACLR
RESET => TXCHARCOUNTERX[6].ACLR
RESET => ITXVRAMREADEN2.ACLR
RESET => ITXVRAMREADEN.ACLR
RESET => PRAMADR[0]~reg0.ACLR
RESET => PRAMADR[1]~reg0.ACLR
RESET => PRAMADR[2]~reg0.ACLR
RESET => PRAMADR[3]~reg0.ACLR
RESET => PRAMADR[4]~reg0.ACLR
RESET => PRAMADR[5]~reg0.ACLR
RESET => PRAMADR[6]~reg0.ACLR
RESET => PRAMADR[7]~reg0.ACLR
RESET => PRAMADR[8]~reg0.ACLR
RESET => PRAMADR[9]~reg0.ACLR
RESET => PRAMADR[10]~reg0.ACLR
RESET => PRAMADR[11]~reg0.ACLR
RESET => PRAMADR[12]~reg0.ACLR
RESET => PRAMADR[13]~reg0.ACLR
RESET => PRAMADR[14]~reg0.ACLR
RESET => PRAMADR[15]~reg0.ACLR
RESET => PRAMADR[16]~reg0.ACLR
RESET => PATTERNNUM[0].ACLR
RESET => PATTERNNUM[1].ACLR
RESET => PATTERNNUM[2].ACLR
RESET => PATTERNNUM[3].ACLR
RESET => PATTERNNUM[4].ACLR
RESET => PATTERNNUM[5].ACLR
RESET => PATTERNNUM[6].ACLR
RESET => PATTERNNUM[7].ACLR
RESET => TXWINDOWX.ACLR
RESET => TXPREWINDOWX.ACLR
RESET => DOTCOUNTER24[0].ACLR
RESET => DOTCOUNTER24[1].ACLR
RESET => DOTCOUNTER24[2].ACLR
RESET => DOTCOUNTER24[3].ACLR
RESET => DOTCOUNTER24[4].ACLR
RESET => PREPATTERN[7].ENA
RESET => PREPATTERN[6].ENA
RESET => PREPATTERN[5].ENA
RESET => PREPATTERN[4].ENA
RESET => PREPATTERN[3].ENA
RESET => PREPATTERN[2].ENA
RESET => PREPATTERN[1].ENA
RESET => PREPATTERN[0].ENA
DOTSTATE[0] => Equal0.IN3
DOTSTATE[0] => Equal4.IN3
DOTSTATE[0] => Mux50.IN2
DOTSTATE[0] => Mux51.IN2
DOTSTATE[0] => Mux52.IN2
DOTSTATE[0] => Mux53.IN2
DOTSTATE[0] => Mux54.IN2
DOTSTATE[0] => Mux55.IN2
DOTSTATE[0] => Mux56.IN2
DOTSTATE[0] => Mux57.IN2
DOTSTATE[0] => Mux58.IN2
DOTSTATE[0] => Mux59.IN2
DOTSTATE[0] => Mux60.IN2
DOTSTATE[0] => Mux61.IN2
DOTSTATE[0] => Mux62.IN2
DOTSTATE[0] => Mux63.IN2
DOTSTATE[0] => Mux64.IN2
DOTSTATE[0] => Mux65.IN2
DOTSTATE[0] => Mux66.IN2
DOTSTATE[0] => Mux67.IN3
DOTSTATE[0] => Mux68.IN3
DOTSTATE[0] => Mux69.IN3
DOTSTATE[0] => Mux70.IN3
DOTSTATE[0] => Mux71.IN3
DOTSTATE[0] => Mux72.IN3
DOTSTATE[0] => Mux73.IN3
DOTSTATE[0] => Mux74.IN3
DOTSTATE[0] => Mux75.IN3
DOTSTATE[0] => Mux76.IN2
DOTSTATE[0] => Mux77.IN2
DOTSTATE[0] => Mux78.IN2
DOTSTATE[0] => Mux79.IN2
DOTSTATE[0] => Mux80.IN2
DOTSTATE[0] => Mux81.IN2
DOTSTATE[0] => Mux82.IN2
DOTSTATE[0] => Mux83.IN2
DOTSTATE[0] => Mux84.IN2
DOTSTATE[0] => Mux85.IN2
DOTSTATE[0] => Mux86.IN2
DOTSTATE[0] => Mux87.IN2
DOTSTATE[0] => Mux88.IN2
DOTSTATE[0] => Mux89.IN2
DOTSTATE[0] => Mux90.IN2
DOTSTATE[0] => Mux91.IN2
DOTSTATE[0] => Mux92.IN2
DOTSTATE[0] => Mux93.IN2
DOTSTATE[0] => Mux94.IN2
DOTSTATE[0] => Mux95.IN2
DOTSTATE[0] => Mux96.IN2
DOTSTATE[0] => Mux97.IN2
DOTSTATE[0] => Mux98.IN2
DOTSTATE[0] => Mux99.IN2
DOTSTATE[0] => Mux100.IN2
DOTSTATE[0] => Mux101.IN2
DOTSTATE[0] => Mux102.IN2
DOTSTATE[0] => Mux103.IN2
DOTSTATE[0] => Mux104.IN2
DOTSTATE[0] => Mux105.IN2
DOTSTATE[0] => Mux106.IN2
DOTSTATE[0] => Mux107.IN2
DOTSTATE[0] => Mux108.IN2
DOTSTATE[0] => Mux109.IN2
DOTSTATE[0] => Mux110.IN2
DOTSTATE[0] => Mux111.IN2
DOTSTATE[0] => Mux112.IN3
DOTSTATE[0] => Mux113.IN3
DOTSTATE[0] => Mux114.IN3
DOTSTATE[0] => Mux115.IN3
DOTSTATE[0] => Mux116.IN3
DOTSTATE[0] => Mux117.IN3
DOTSTATE[0] => Mux118.IN3
DOTSTATE[0] => Mux119.IN4
DOTSTATE[0] => Mux120.IN2
DOTSTATE[0] => Mux121.IN2
DOTSTATE[0] => Mux122.IN2
DOTSTATE[0] => Mux123.IN2
DOTSTATE[0] => Mux124.IN2
DOTSTATE[0] => Mux125.IN2
DOTSTATE[0] => Mux126.IN2
DOTSTATE[0] => Mux127.IN2
DOTSTATE[0] => Mux128.IN2
DOTSTATE[0] => Equal16.IN3
DOTSTATE[1] => Equal0.IN2
DOTSTATE[1] => Equal4.IN2
DOTSTATE[1] => Mux50.IN1
DOTSTATE[1] => Mux51.IN1
DOTSTATE[1] => Mux52.IN1
DOTSTATE[1] => Mux53.IN1
DOTSTATE[1] => Mux54.IN1
DOTSTATE[1] => Mux55.IN1
DOTSTATE[1] => Mux56.IN1
DOTSTATE[1] => Mux57.IN1
DOTSTATE[1] => Mux58.IN1
DOTSTATE[1] => Mux59.IN1
DOTSTATE[1] => Mux60.IN1
DOTSTATE[1] => Mux61.IN1
DOTSTATE[1] => Mux62.IN1
DOTSTATE[1] => Mux63.IN1
DOTSTATE[1] => Mux64.IN1
DOTSTATE[1] => Mux65.IN1
DOTSTATE[1] => Mux66.IN1
DOTSTATE[1] => Mux67.IN2
DOTSTATE[1] => Mux68.IN2
DOTSTATE[1] => Mux69.IN2
DOTSTATE[1] => Mux70.IN2
DOTSTATE[1] => Mux71.IN2
DOTSTATE[1] => Mux72.IN2
DOTSTATE[1] => Mux73.IN2
DOTSTATE[1] => Mux74.IN2
DOTSTATE[1] => Mux75.IN2
DOTSTATE[1] => Mux76.IN1
DOTSTATE[1] => Mux77.IN1
DOTSTATE[1] => Mux78.IN1
DOTSTATE[1] => Mux79.IN1
DOTSTATE[1] => Mux80.IN1
DOTSTATE[1] => Mux81.IN1
DOTSTATE[1] => Mux82.IN1
DOTSTATE[1] => Mux83.IN1
DOTSTATE[1] => Mux84.IN1
DOTSTATE[1] => Mux85.IN1
DOTSTATE[1] => Mux86.IN1
DOTSTATE[1] => Mux87.IN1
DOTSTATE[1] => Mux88.IN1
DOTSTATE[1] => Mux89.IN1
DOTSTATE[1] => Mux90.IN1
DOTSTATE[1] => Mux91.IN1
DOTSTATE[1] => Mux92.IN1
DOTSTATE[1] => Mux93.IN1
DOTSTATE[1] => Mux94.IN1
DOTSTATE[1] => Mux95.IN1
DOTSTATE[1] => Mux96.IN1
DOTSTATE[1] => Mux97.IN1
DOTSTATE[1] => Mux98.IN1
DOTSTATE[1] => Mux99.IN1
DOTSTATE[1] => Mux100.IN1
DOTSTATE[1] => Mux101.IN1
DOTSTATE[1] => Mux102.IN1
DOTSTATE[1] => Mux103.IN1
DOTSTATE[1] => Mux104.IN1
DOTSTATE[1] => Mux105.IN1
DOTSTATE[1] => Mux106.IN1
DOTSTATE[1] => Mux107.IN1
DOTSTATE[1] => Mux108.IN1
DOTSTATE[1] => Mux109.IN1
DOTSTATE[1] => Mux110.IN1
DOTSTATE[1] => Mux111.IN1
DOTSTATE[1] => Mux112.IN2
DOTSTATE[1] => Mux113.IN2
DOTSTATE[1] => Mux114.IN2
DOTSTATE[1] => Mux115.IN2
DOTSTATE[1] => Mux116.IN2
DOTSTATE[1] => Mux117.IN2
DOTSTATE[1] => Mux118.IN2
DOTSTATE[1] => Mux119.IN3
DOTSTATE[1] => Mux120.IN1
DOTSTATE[1] => Mux121.IN1
DOTSTATE[1] => Mux122.IN1
DOTSTATE[1] => Mux123.IN1
DOTSTATE[1] => Mux124.IN1
DOTSTATE[1] => Mux125.IN1
DOTSTATE[1] => Mux126.IN1
DOTSTATE[1] => Mux127.IN1
DOTSTATE[1] => Mux128.IN1
DOTSTATE[1] => Equal16.IN2
DOTCOUNTERX[0] => Equal1.IN19
DOTCOUNTERX[0] => Equal3.IN19
DOTCOUNTERX[0] => Equal5.IN19
DOTCOUNTERX[0] => Equal6.IN19
DOTCOUNTERX[0] => Equal8.IN19
DOTCOUNTERX[0] => Equal10.IN19
DOTCOUNTERX[0] => Equal15.IN19
DOTCOUNTERX[1] => Equal1.IN18
DOTCOUNTERX[1] => Equal3.IN18
DOTCOUNTERX[1] => Equal5.IN18
DOTCOUNTERX[1] => Equal6.IN18
DOTCOUNTERX[1] => Equal8.IN18
DOTCOUNTERX[1] => Equal10.IN18
DOTCOUNTERX[1] => Equal15.IN18
DOTCOUNTERX[2] => Equal1.IN17
DOTCOUNTERX[2] => Equal3.IN17
DOTCOUNTERX[2] => Equal5.IN17
DOTCOUNTERX[2] => Equal6.IN17
DOTCOUNTERX[2] => Equal8.IN17
DOTCOUNTERX[2] => Equal10.IN17
DOTCOUNTERX[2] => Equal15.IN17
DOTCOUNTERX[3] => Equal1.IN16
DOTCOUNTERX[3] => Equal3.IN16
DOTCOUNTERX[3] => Equal5.IN16
DOTCOUNTERX[3] => Equal6.IN16
DOTCOUNTERX[3] => Equal8.IN16
DOTCOUNTERX[3] => Equal10.IN16
DOTCOUNTERX[3] => Equal15.IN16
DOTCOUNTERX[4] => Equal1.IN15
DOTCOUNTERX[4] => Equal3.IN15
DOTCOUNTERX[4] => Equal5.IN15
DOTCOUNTERX[4] => Equal6.IN15
DOTCOUNTERX[4] => Equal8.IN15
DOTCOUNTERX[4] => Equal10.IN15
DOTCOUNTERX[4] => Equal15.IN15
DOTCOUNTERX[5] => Equal1.IN14
DOTCOUNTERX[5] => Equal3.IN14
DOTCOUNTERX[5] => Equal5.IN14
DOTCOUNTERX[5] => Equal6.IN14
DOTCOUNTERX[5] => Equal8.IN14
DOTCOUNTERX[5] => Equal10.IN14
DOTCOUNTERX[5] => Equal15.IN14
DOTCOUNTERX[6] => Equal1.IN13
DOTCOUNTERX[6] => Equal3.IN13
DOTCOUNTERX[6] => Equal5.IN13
DOTCOUNTERX[6] => Equal6.IN13
DOTCOUNTERX[6] => Equal8.IN13
DOTCOUNTERX[6] => Equal10.IN13
DOTCOUNTERX[6] => Equal15.IN13
DOTCOUNTERX[7] => Equal1.IN12
DOTCOUNTERX[7] => Equal3.IN12
DOTCOUNTERX[7] => Equal5.IN12
DOTCOUNTERX[7] => Equal6.IN12
DOTCOUNTERX[7] => Equal8.IN12
DOTCOUNTERX[7] => Equal10.IN12
DOTCOUNTERX[7] => Equal15.IN12
DOTCOUNTERX[8] => Equal1.IN11
DOTCOUNTERX[8] => Equal3.IN11
DOTCOUNTERX[8] => Equal5.IN11
DOTCOUNTERX[8] => Equal6.IN11
DOTCOUNTERX[8] => Equal8.IN11
DOTCOUNTERX[8] => Equal10.IN11
DOTCOUNTERX[8] => Equal15.IN11
DOTCOUNTERY[0] => Mux16.IN9
DOTCOUNTERY[0] => Mux16.IN10
DOTCOUNTERY[1] => Mux15.IN9
DOTCOUNTERY[1] => Mux15.IN10
DOTCOUNTERY[2] => Mux14.IN9
DOTCOUNTERY[2] => Mux14.IN10
DOTCOUNTERY[3] => ~NO_FANOUT~
DOTCOUNTERY[4] => ~NO_FANOUT~
DOTCOUNTERY[5] => ~NO_FANOUT~
DOTCOUNTERY[6] => ~NO_FANOUT~
DOTCOUNTERY[7] => ~NO_FANOUT~
DOTCOUNTERY[8] => ~NO_FANOUT~
DOTCOUNTERYP[0] => Equal9.IN19
DOTCOUNTERYP[0] => Equal11.IN5
DOTCOUNTERYP[1] => Equal9.IN18
DOTCOUNTERYP[1] => Equal11.IN4
DOTCOUNTERYP[2] => Equal9.IN17
DOTCOUNTERYP[2] => Equal11.IN3
DOTCOUNTERYP[3] => Equal9.IN16
DOTCOUNTERYP[4] => Equal9.IN15
DOTCOUNTERYP[5] => Equal9.IN14
DOTCOUNTERYP[6] => Equal9.IN13
DOTCOUNTERYP[7] => Equal9.IN12
DOTCOUNTERYP[8] => Equal9.IN11
VDPMODETEXT1 => LOGICALVRAMADDRNAM.IN0
VDPMODETEXT1Q => LOGICALVRAMADDRNAM.IN1
VDPMODETEXT2 => TXVRAMREADEN.OUTPUTSELECT
VDPMODETEXT2 => TXCOLOR.IN1
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => TXCHARCOUNTERX.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => PREPATTERN.OUTPUTSELECT
VDPMODETEXT2 => process_4.IN1
VDPMODETEXT2 => TXCOLORCODE.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
VDPMODETEXT2 => PATTERN.OUTPUTSELECT
REG_R1_BL_CLKS => W_BLINK_SYNC.IN1
REG_R1_BL_CLKS => W_BLINK_SYNC.IN1
REG_R7_FRAME_COL[0] => TXCOLOR[0].DATAA
REG_R7_FRAME_COL[0] => PCOLORCODE.DATAA
REG_R7_FRAME_COL[1] => TXCOLOR[1].DATAA
REG_R7_FRAME_COL[1] => PCOLORCODE.DATAA
REG_R7_FRAME_COL[2] => TXCOLOR[2].DATAA
REG_R7_FRAME_COL[2] => PCOLORCODE.DATAA
REG_R7_FRAME_COL[3] => TXCOLOR[3].DATAA
REG_R7_FRAME_COL[3] => PCOLORCODE.DATAA
REG_R7_FRAME_COL[4] => TXCOLOR[4].DATAA
REG_R7_FRAME_COL[5] => TXCOLOR[5].DATAA
REG_R7_FRAME_COL[6] => TXCOLOR[6].DATAA
REG_R7_FRAME_COL[7] => TXCOLOR[7].DATAA
REG_R12_BLINK_MODE[0] => TXCOLOR[0].DATAB
REG_R12_BLINK_MODE[1] => TXCOLOR[1].DATAB
REG_R12_BLINK_MODE[2] => TXCOLOR[2].DATAB
REG_R12_BLINK_MODE[3] => TXCOLOR[3].DATAB
REG_R12_BLINK_MODE[4] => TXCOLOR[4].DATAB
REG_R12_BLINK_MODE[5] => TXCOLOR[5].DATAB
REG_R12_BLINK_MODE[6] => TXCOLOR[6].DATAB
REG_R12_BLINK_MODE[7] => TXCOLOR[7].DATAB
REG_R13_BLINK_PERIOD[0] => W_BLINK_CNT_MAX[0].DATAB
REG_R13_BLINK_PERIOD[0] => Equal19.IN7
REG_R13_BLINK_PERIOD[1] => W_BLINK_CNT_MAX[1].DATAB
REG_R13_BLINK_PERIOD[1] => Equal19.IN6
REG_R13_BLINK_PERIOD[2] => W_BLINK_CNT_MAX[2].DATAB
REG_R13_BLINK_PERIOD[2] => Equal19.IN5
REG_R13_BLINK_PERIOD[3] => W_BLINK_CNT_MAX[3].DATAB
REG_R13_BLINK_PERIOD[3] => Equal19.IN4
REG_R13_BLINK_PERIOD[4] => W_BLINK_CNT_MAX[0].DATAA
REG_R13_BLINK_PERIOD[4] => Equal18.IN7
REG_R13_BLINK_PERIOD[5] => W_BLINK_CNT_MAX[1].DATAA
REG_R13_BLINK_PERIOD[5] => Equal18.IN6
REG_R13_BLINK_PERIOD[6] => W_BLINK_CNT_MAX[2].DATAA
REG_R13_BLINK_PERIOD[6] => Equal18.IN5
REG_R13_BLINK_PERIOD[7] => W_BLINK_CNT_MAX[3].DATAA
REG_R13_BLINK_PERIOD[7] => Equal18.IN4
REG_R2_PT_NAM_ADDR[0] => LOGICALVRAMADDRNAM[10].DATAB
REG_R2_PT_NAM_ADDR[1] => LOGICALVRAMADDRNAM[11].DATAB
REG_R2_PT_NAM_ADDR[2] => Mux4.IN7
REG_R2_PT_NAM_ADDR[2] => Mux4.IN8
REG_R2_PT_NAM_ADDR[3] => Mux3.IN7
REG_R2_PT_NAM_ADDR[3] => Mux3.IN8
REG_R2_PT_NAM_ADDR[4] => Mux2.IN7
REG_R2_PT_NAM_ADDR[4] => Mux2.IN8
REG_R2_PT_NAM_ADDR[5] => Mux1.IN7
REG_R2_PT_NAM_ADDR[5] => Mux1.IN8
REG_R2_PT_NAM_ADDR[6] => Mux0.IN7
REG_R2_PT_NAM_ADDR[6] => Mux0.IN8
REG_R4_PT_GEN_ADDR[0] => Mux5.IN9
REG_R4_PT_GEN_ADDR[0] => Mux5.IN10
REG_R4_PT_GEN_ADDR[1] => Mux4.IN9
REG_R4_PT_GEN_ADDR[1] => Mux4.IN10
REG_R4_PT_GEN_ADDR[2] => Mux3.IN9
REG_R4_PT_GEN_ADDR[2] => Mux3.IN10
REG_R4_PT_GEN_ADDR[3] => Mux2.IN9
REG_R4_PT_GEN_ADDR[3] => Mux2.IN10
REG_R4_PT_GEN_ADDR[4] => Mux1.IN9
REG_R4_PT_GEN_ADDR[4] => Mux1.IN10
REG_R4_PT_GEN_ADDR[5] => Mux0.IN9
REG_R4_PT_GEN_ADDR[5] => Mux0.IN10
REG_R10R3_COL_ADDR[0] => ~NO_FANOUT~
REG_R10R3_COL_ADDR[1] => ~NO_FANOUT~
REG_R10R3_COL_ADDR[2] => ~NO_FANOUT~
REG_R10R3_COL_ADDR[3] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[4] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[5] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[6] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[7] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[8] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[9] => PRAMADR.DATAB
REG_R10R3_COL_ADDR[10] => PRAMADR.DATAB
PRAMDAT[0] => PREBLINK.DATAB
PRAMDAT[0] => PREPATTERN.DATAB
PRAMDAT[0] => Mux41.IN0
PRAMDAT[0] => Mux41.IN1
PRAMDAT[0] => Mux49.IN1
PRAMDAT[1] => PREBLINK.DATAB
PRAMDAT[1] => PREPATTERN.DATAB
PRAMDAT[1] => Mux40.IN0
PRAMDAT[1] => Mux40.IN1
PRAMDAT[1] => Mux48.IN1
PRAMDAT[2] => PREBLINK.DATAB
PRAMDAT[2] => PREPATTERN.DATAB
PRAMDAT[2] => Mux39.IN0
PRAMDAT[2] => Mux39.IN1
PRAMDAT[2] => Mux47.IN1
PRAMDAT[3] => PREBLINK.DATAB
PRAMDAT[3] => PREPATTERN.DATAB
PRAMDAT[3] => Mux38.IN0
PRAMDAT[3] => Mux38.IN1
PRAMDAT[3] => Mux46.IN1
PRAMDAT[4] => PREBLINK.DATAB
PRAMDAT[4] => PREPATTERN.DATAB
PRAMDAT[4] => Mux37.IN0
PRAMDAT[4] => Mux37.IN1
PRAMDAT[4] => Mux45.IN1
PRAMDAT[5] => PREBLINK.DATAB
PRAMDAT[5] => PREPATTERN.DATAB
PRAMDAT[5] => Mux36.IN0
PRAMDAT[5] => Mux36.IN1
PRAMDAT[5] => Mux44.IN1
PRAMDAT[6] => PREBLINK.DATAB
PRAMDAT[6] => PREPATTERN.DATAB
PRAMDAT[6] => Mux35.IN0
PRAMDAT[6] => Mux35.IN1
PRAMDAT[6] => Mux43.IN1
PRAMDAT[7] => PREBLINK.DATAB
PRAMDAT[7] => PREPATTERN.DATAB
PRAMDAT[7] => Mux34.IN0
PRAMDAT[7] => Mux34.IN1
PRAMDAT[7] => Mux42.IN1
PRAMADR[0] <= PRAMADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[1] <= PRAMADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[2] <= PRAMADR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[3] <= PRAMADR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[4] <= PRAMADR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[5] <= PRAMADR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[6] <= PRAMADR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[7] <= PRAMADR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[8] <= PRAMADR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[9] <= PRAMADR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[10] <= PRAMADR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[11] <= PRAMADR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[12] <= PRAMADR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[13] <= PRAMADR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[14] <= PRAMADR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[15] <= PRAMADR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[16] <= PRAMADR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXVRAMREADEN <= TXVRAMREADEN.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[0] <= PCOLORCODE.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[1] <= PCOLORCODE.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[2] <= PCOLORCODE.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[3] <= PCOLORCODE.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M
CLK21M => FF_REQ_ADDR[0].CLK
CLK21M => FF_REQ_ADDR[1].CLK
CLK21M => FF_REQ_ADDR[2].CLK
CLK21M => FF_REQ_ADDR[3].CLK
CLK21M => FF_REQ_ADDR[4].CLK
CLK21M => FF_REQ_ADDR[5].CLK
CLK21M => FF_REQ_ADDR[6].CLK
CLK21M => FF_REQ_ADDR[7].CLK
CLK21M => FF_REQ_ADDR[8].CLK
CLK21M => FF_REQ_ADDR[9].CLK
CLK21M => FF_REQ_ADDR[10].CLK
CLK21M => FF_REQ_ADDR[11].CLK
CLK21M => FF_REQ_ADDR[12].CLK
CLK21M => FF_REQ_ADDR[13].CLK
CLK21M => FF_REQ_ADDR[14].CLK
CLK21M => FF_REQ_ADDR[15].CLK
CLK21M => FF_REQ_ADDR[16].CLK
CLK21M => FF_COL_CODE[0].CLK
CLK21M => FF_COL_CODE[1].CLK
CLK21M => FF_COL_CODE[2].CLK
CLK21M => FF_COL_CODE[3].CLK
CLK21M => FF_PRE_PAT_COL[0].CLK
CLK21M => FF_PRE_PAT_COL[1].CLK
CLK21M => FF_PRE_PAT_COL[2].CLK
CLK21M => FF_PRE_PAT_COL[3].CLK
CLK21M => FF_PRE_PAT_COL[4].CLK
CLK21M => FF_PRE_PAT_COL[5].CLK
CLK21M => FF_PRE_PAT_COL[6].CLK
CLK21M => FF_PRE_PAT_COL[7].CLK
CLK21M => FF_PRE_PAT_GEN[0].CLK
CLK21M => FF_PRE_PAT_GEN[1].CLK
CLK21M => FF_PRE_PAT_GEN[2].CLK
CLK21M => FF_PRE_PAT_GEN[3].CLK
CLK21M => FF_PRE_PAT_GEN[4].CLK
CLK21M => FF_PRE_PAT_GEN[5].CLK
CLK21M => FF_PRE_PAT_GEN[6].CLK
CLK21M => FF_PRE_PAT_GEN[7].CLK
CLK21M => FF_PAT_NUM[0].CLK
CLK21M => FF_PAT_NUM[1].CLK
CLK21M => FF_PAT_NUM[2].CLK
CLK21M => FF_PAT_NUM[3].CLK
CLK21M => FF_PAT_NUM[4].CLK
CLK21M => FF_PAT_NUM[5].CLK
CLK21M => FF_PAT_NUM[6].CLK
CLK21M => FF_PAT_NUM[7].CLK
CLK21M => FF_PAT_GEN[0].CLK
CLK21M => FF_PAT_GEN[1].CLK
CLK21M => FF_PAT_GEN[2].CLK
CLK21M => FF_PAT_GEN[3].CLK
CLK21M => FF_PAT_GEN[4].CLK
CLK21M => FF_PAT_GEN[5].CLK
CLK21M => FF_PAT_GEN[6].CLK
CLK21M => FF_PAT_GEN[7].CLK
CLK21M => FF_PAT_COL[0].CLK
CLK21M => FF_PAT_COL[1].CLK
CLK21M => FF_PAT_COL[2].CLK
CLK21M => FF_PAT_COL[3].CLK
CLK21M => FF_PAT_COL[4].CLK
CLK21M => FF_PAT_COL[5].CLK
CLK21M => FF_PAT_COL[6].CLK
CLK21M => FF_PAT_COL[7].CLK
RESET => FF_REQ_ADDR[0].ACLR
RESET => FF_REQ_ADDR[1].ACLR
RESET => FF_REQ_ADDR[2].ACLR
RESET => FF_REQ_ADDR[3].ACLR
RESET => FF_REQ_ADDR[4].ACLR
RESET => FF_REQ_ADDR[5].ACLR
RESET => FF_REQ_ADDR[6].ACLR
RESET => FF_REQ_ADDR[7].ACLR
RESET => FF_REQ_ADDR[8].ACLR
RESET => FF_REQ_ADDR[9].ACLR
RESET => FF_REQ_ADDR[10].ACLR
RESET => FF_REQ_ADDR[11].ACLR
RESET => FF_REQ_ADDR[12].ACLR
RESET => FF_REQ_ADDR[13].ACLR
RESET => FF_REQ_ADDR[14].ACLR
RESET => FF_REQ_ADDR[15].ACLR
RESET => FF_REQ_ADDR[16].ACLR
RESET => FF_COL_CODE[0].ACLR
RESET => FF_COL_CODE[1].ACLR
RESET => FF_COL_CODE[2].ACLR
RESET => FF_COL_CODE[3].ACLR
RESET => FF_PRE_PAT_COL[0].ACLR
RESET => FF_PRE_PAT_COL[1].ACLR
RESET => FF_PRE_PAT_COL[2].ACLR
RESET => FF_PRE_PAT_COL[3].ACLR
RESET => FF_PRE_PAT_COL[4].ACLR
RESET => FF_PRE_PAT_COL[5].ACLR
RESET => FF_PRE_PAT_COL[6].ACLR
RESET => FF_PRE_PAT_COL[7].ACLR
RESET => FF_PRE_PAT_GEN[0].ACLR
RESET => FF_PRE_PAT_GEN[1].ACLR
RESET => FF_PRE_PAT_GEN[2].ACLR
RESET => FF_PRE_PAT_GEN[3].ACLR
RESET => FF_PRE_PAT_GEN[4].ACLR
RESET => FF_PRE_PAT_GEN[5].ACLR
RESET => FF_PRE_PAT_GEN[6].ACLR
RESET => FF_PRE_PAT_GEN[7].ACLR
RESET => FF_PAT_NUM[0].ACLR
RESET => FF_PAT_NUM[1].ACLR
RESET => FF_PAT_NUM[2].ACLR
RESET => FF_PAT_NUM[3].ACLR
RESET => FF_PAT_NUM[4].ACLR
RESET => FF_PAT_NUM[5].ACLR
RESET => FF_PAT_NUM[6].ACLR
RESET => FF_PAT_NUM[7].ACLR
RESET => FF_PAT_GEN[0].ACLR
RESET => FF_PAT_GEN[1].ACLR
RESET => FF_PAT_GEN[2].ACLR
RESET => FF_PAT_GEN[3].ACLR
RESET => FF_PAT_GEN[4].ACLR
RESET => FF_PAT_GEN[5].ACLR
RESET => FF_PAT_GEN[6].ACLR
RESET => FF_PAT_GEN[7].ACLR
RESET => FF_PAT_COL[0].ACLR
RESET => FF_PAT_COL[1].ACLR
RESET => FF_PAT_COL[2].ACLR
RESET => FF_PAT_COL[3].ACLR
RESET => FF_PAT_COL[4].ACLR
RESET => FF_PAT_COL[5].ACLR
RESET => FF_PAT_COL[6].ACLR
RESET => FF_PAT_COL[7].ACLR
DOTSTATE[0] => Equal0.IN3
DOTSTATE[0] => Equal1.IN3
DOTSTATE[0] => Equal2.IN3
DOTSTATE[1] => Equal0.IN2
DOTSTATE[1] => Equal1.IN2
DOTSTATE[1] => Equal2.IN2
EIGHTDOTSTATE[0] => Mux0.IN10
EIGHTDOTSTATE[0] => Mux1.IN10
EIGHTDOTSTATE[0] => Mux2.IN10
EIGHTDOTSTATE[0] => Mux3.IN10
EIGHTDOTSTATE[0] => Mux4.IN2
EIGHTDOTSTATE[0] => Mux5.IN2
EIGHTDOTSTATE[0] => Mux6.IN2
EIGHTDOTSTATE[0] => Mux7.IN2
EIGHTDOTSTATE[0] => Mux8.IN2
EIGHTDOTSTATE[0] => Mux9.IN2
EIGHTDOTSTATE[0] => Mux10.IN2
EIGHTDOTSTATE[0] => Mux11.IN2
EIGHTDOTSTATE[0] => Mux12.IN2
EIGHTDOTSTATE[0] => Mux13.IN2
EIGHTDOTSTATE[0] => Mux14.IN2
EIGHTDOTSTATE[0] => Mux15.IN2
EIGHTDOTSTATE[0] => Mux16.IN2
EIGHTDOTSTATE[0] => Mux17.IN2
EIGHTDOTSTATE[0] => Mux18.IN2
EIGHTDOTSTATE[0] => Mux19.IN2
EIGHTDOTSTATE[0] => Mux20.IN2
EIGHTDOTSTATE[1] => Mux0.IN9
EIGHTDOTSTATE[1] => Mux1.IN9
EIGHTDOTSTATE[1] => Mux2.IN9
EIGHTDOTSTATE[1] => Mux3.IN9
EIGHTDOTSTATE[1] => Mux4.IN1
EIGHTDOTSTATE[1] => Mux5.IN1
EIGHTDOTSTATE[1] => Mux6.IN1
EIGHTDOTSTATE[1] => Mux7.IN1
EIGHTDOTSTATE[1] => Mux8.IN1
EIGHTDOTSTATE[1] => Mux9.IN1
EIGHTDOTSTATE[1] => Mux10.IN1
EIGHTDOTSTATE[1] => Mux11.IN1
EIGHTDOTSTATE[1] => Mux12.IN1
EIGHTDOTSTATE[1] => Mux13.IN1
EIGHTDOTSTATE[1] => Mux14.IN1
EIGHTDOTSTATE[1] => Mux15.IN1
EIGHTDOTSTATE[1] => Mux16.IN1
EIGHTDOTSTATE[1] => Mux17.IN1
EIGHTDOTSTATE[1] => Mux18.IN1
EIGHTDOTSTATE[1] => Mux19.IN1
EIGHTDOTSTATE[1] => Mux20.IN1
EIGHTDOTSTATE[2] => Mux0.IN8
EIGHTDOTSTATE[2] => Mux1.IN8
EIGHTDOTSTATE[2] => Mux2.IN8
EIGHTDOTSTATE[2] => Mux3.IN8
EIGHTDOTSTATE[2] => Mux4.IN0
EIGHTDOTSTATE[2] => Mux5.IN0
EIGHTDOTSTATE[2] => Mux6.IN0
EIGHTDOTSTATE[2] => Mux7.IN0
EIGHTDOTSTATE[2] => Mux8.IN0
EIGHTDOTSTATE[2] => Mux9.IN0
EIGHTDOTSTATE[2] => Mux10.IN0
EIGHTDOTSTATE[2] => Mux11.IN0
EIGHTDOTSTATE[2] => Mux12.IN0
EIGHTDOTSTATE[2] => Mux13.IN0
EIGHTDOTSTATE[2] => Mux14.IN0
EIGHTDOTSTATE[2] => Mux15.IN0
EIGHTDOTSTATE[2] => Mux16.IN0
EIGHTDOTSTATE[2] => Mux17.IN0
EIGHTDOTSTATE[2] => Mux18.IN0
EIGHTDOTSTATE[2] => Mux19.IN0
EIGHTDOTSTATE[2] => Mux20.IN0
EIGHTDOTSTATE[2] => COL_HL_SEL.DATAB
DOTCOUNTERX[0] => ~NO_FANOUT~
DOTCOUNTERX[1] => ~NO_FANOUT~
DOTCOUNTERX[2] => ~NO_FANOUT~
DOTCOUNTERX[3] => Add0.IN5
DOTCOUNTERX[4] => Add0.IN4
DOTCOUNTERX[5] => Add0.IN3
DOTCOUNTERX[6] => Add0.IN2
DOTCOUNTERX[7] => Add0.IN1
DOTCOUNTERX[8] => ~NO_FANOUT~
DOTCOUNTERY[0] => Mux20.IN9
DOTCOUNTERY[0] => REQ_PAT_COL_TBL_ADDR.DATAA
DOTCOUNTERY[1] => Mux19.IN9
DOTCOUNTERY[1] => REQ_PAT_COL_TBL_ADDR.DATAA
DOTCOUNTERY[2] => REQ_PAT_COL_TBL_ADDR.DATAA
DOTCOUNTERY[2] => REQ_PAT_COL_TBL_ADDR[0].DATAB
DOTCOUNTERY[2] => Mux18.IN3
DOTCOUNTERY[3] => Mux15.IN9
DOTCOUNTERY[3] => REQ_PAT_COL_TBL_ADDR[1].DATAB
DOTCOUNTERY[4] => Mux14.IN9
DOTCOUNTERY[4] => REQ_PAT_COL_TBL_ADDR[2].DATAB
DOTCOUNTERY[5] => Mux13.IN9
DOTCOUNTERY[6] => REQ_PAT_GEN_TBL_ADDR.IN0
DOTCOUNTERY[6] => REQ_PAT_COL_TBL_ADDR.IN0
DOTCOUNTERY[6] => Mux12.IN3
DOTCOUNTERY[7] => REQ_PAT_GEN_TBL_ADDR.IN0
DOTCOUNTERY[7] => REQ_PAT_COL_TBL_ADDR.IN0
DOTCOUNTERY[7] => Mux11.IN3
DOTCOUNTERY[8] => ~NO_FANOUT~
VDPMODEMULTI => REQ_PAT_COL_TBL_ADDR.IN0
VDPMODEMULTIQ => REQ_PAT_COL_TBL_ADDR.IN1
VDPMODEGRAPHIC1 => REQ_PAT_GEN_TBL_ADDR[12].OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_GEN_TBL_ADDR[11].OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC1 => REQ_PAT_COL_TBL_ADDR.OUTPUTSELECT
VDPMODEGRAPHIC2 => ~NO_FANOUT~
VDPMODEGRAPHIC3 => ~NO_FANOUT~
REG_R2_PT_NAM_ADDR[0] => Mux10.IN9
REG_R2_PT_NAM_ADDR[1] => Mux9.IN8
REG_R2_PT_NAM_ADDR[2] => Mux8.IN8
REG_R2_PT_NAM_ADDR[3] => Mux7.IN8
REG_R2_PT_NAM_ADDR[4] => Mux6.IN8
REG_R2_PT_NAM_ADDR[5] => Mux5.IN8
REG_R2_PT_NAM_ADDR[6] => Mux4.IN8
REG_R4_PT_GEN_ADDR[0] => REQ_PAT_GEN_TBL_ADDR.IN1
REG_R4_PT_GEN_ADDR[0] => REQ_PAT_GEN_TBL_ADDR[11].DATAB
REG_R4_PT_GEN_ADDR[0] => REQ_PAT_COL_TBL_ADDR[11].DATAB
REG_R4_PT_GEN_ADDR[1] => REQ_PAT_GEN_TBL_ADDR.IN1
REG_R4_PT_GEN_ADDR[1] => REQ_PAT_GEN_TBL_ADDR[12].DATAB
REG_R4_PT_GEN_ADDR[1] => REQ_PAT_COL_TBL_ADDR[12].DATAB
REG_R4_PT_GEN_ADDR[2] => Mux7.IN9
REG_R4_PT_GEN_ADDR[2] => REQ_PAT_COL_TBL_ADDR[13].DATAB
REG_R4_PT_GEN_ADDR[3] => Mux6.IN9
REG_R4_PT_GEN_ADDR[3] => REQ_PAT_COL_TBL_ADDR[14].DATAB
REG_R4_PT_GEN_ADDR[4] => Mux5.IN9
REG_R4_PT_GEN_ADDR[4] => REQ_PAT_COL_TBL_ADDR[15].DATAB
REG_R4_PT_GEN_ADDR[5] => Mux4.IN9
REG_R4_PT_GEN_ADDR[5] => REQ_PAT_COL_TBL_ADDR[16].DATAB
REG_R10R3_COL_ADDR[0] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[0] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[1] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[1] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[2] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[2] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[3] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[3] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[4] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[4] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[5] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[5] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[6] => REQ_PAT_COL_TBL_ADDR.IN1
REG_R10R3_COL_ADDR[6] => REQ_PAT_COL_TBL_ADDR.DATAB
REG_R10R3_COL_ADDR[7] => REQ_PAT_COL_TBL_ADDR[13].DATAA
REG_R10R3_COL_ADDR[8] => REQ_PAT_COL_TBL_ADDR[14].DATAA
REG_R10R3_COL_ADDR[9] => REQ_PAT_COL_TBL_ADDR[15].DATAA
REG_R10R3_COL_ADDR[10] => REQ_PAT_COL_TBL_ADDR[16].DATAA
REG_R26_H_SCROLL[3] => Add0.IN10
REG_R26_H_SCROLL[4] => Add0.IN9
REG_R26_H_SCROLL[5] => Add0.IN8
REG_R26_H_SCROLL[6] => Add0.IN7
REG_R26_H_SCROLL[7] => Add0.IN6
REG_R26_H_SCROLL[8] => ~NO_FANOUT~
REG_R27_H_SCROLL[0] => ~NO_FANOUT~
REG_R27_H_SCROLL[1] => ~NO_FANOUT~
REG_R27_H_SCROLL[2] => ~NO_FANOUT~
PRAMDAT[0] => FF_PAT_NUM[0].DATAIN
PRAMDAT[0] => FF_PRE_PAT_GEN[0].DATAIN
PRAMDAT[0] => FF_PRE_PAT_COL[0].DATAIN
PRAMDAT[1] => FF_PAT_NUM[1].DATAIN
PRAMDAT[1] => FF_PRE_PAT_GEN[1].DATAIN
PRAMDAT[1] => FF_PRE_PAT_COL[1].DATAIN
PRAMDAT[2] => FF_PAT_NUM[2].DATAIN
PRAMDAT[2] => FF_PRE_PAT_GEN[2].DATAIN
PRAMDAT[2] => FF_PRE_PAT_COL[2].DATAIN
PRAMDAT[3] => FF_PAT_NUM[3].DATAIN
PRAMDAT[3] => FF_PRE_PAT_GEN[3].DATAIN
PRAMDAT[3] => FF_PRE_PAT_COL[3].DATAIN
PRAMDAT[4] => FF_PAT_NUM[4].DATAIN
PRAMDAT[4] => FF_PRE_PAT_GEN[4].DATAIN
PRAMDAT[4] => FF_PRE_PAT_COL[4].DATAIN
PRAMDAT[5] => FF_PAT_NUM[5].DATAIN
PRAMDAT[5] => FF_PRE_PAT_GEN[5].DATAIN
PRAMDAT[5] => FF_PRE_PAT_COL[5].DATAIN
PRAMDAT[6] => FF_PAT_NUM[6].DATAIN
PRAMDAT[6] => FF_PRE_PAT_GEN[6].DATAIN
PRAMDAT[6] => FF_PRE_PAT_COL[6].DATAIN
PRAMDAT[7] => FF_PAT_NUM[7].DATAIN
PRAMDAT[7] => FF_PRE_PAT_GEN[7].DATAIN
PRAMDAT[7] => FF_PRE_PAT_COL[7].DATAIN
PRAMADR[0] <= FF_REQ_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[1] <= FF_REQ_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[2] <= FF_REQ_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[3] <= FF_REQ_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[4] <= FF_REQ_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[5] <= FF_REQ_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[6] <= FF_REQ_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[7] <= FF_REQ_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[8] <= FF_REQ_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[9] <= FF_REQ_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[10] <= FF_REQ_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[11] <= FF_REQ_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[12] <= FF_REQ_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[13] <= FF_REQ_ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[14] <= FF_REQ_ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[15] <= FF_REQ_ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[16] <= FF_REQ_ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[0] <= FF_COL_CODE[0].DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[1] <= FF_COL_CODE[1].DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[2] <= FF_COL_CODE[2].DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[3] <= FF_COL_CODE[3].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567
CLK21M => RAM:U_FIFOMEM.CLK
CLK21M => FF_BLINK_PERIOD_CNT[0].CLK
CLK21M => FF_BLINK_PERIOD_CNT[1].CLK
CLK21M => FF_BLINK_PERIOD_CNT[2].CLK
CLK21M => FF_BLINK_PERIOD_CNT[3].CLK
CLK21M => FF_BLINK_STATE.CLK
CLK21M => FF_BLINK_CLK_CNT[0].CLK
CLK21M => FF_BLINK_CLK_CNT[1].CLK
CLK21M => FF_BLINK_CLK_CNT[2].CLK
CLK21M => FF_BLINK_CLK_CNT[3].CLK
CLK21M => LOCALDOTCOUNTERX[0].CLK
CLK21M => LOCALDOTCOUNTERX[1].CLK
CLK21M => LOCALDOTCOUNTERX[2].CLK
CLK21M => LOCALDOTCOUNTERX[3].CLK
CLK21M => LOCALDOTCOUNTERX[4].CLK
CLK21M => LOCALDOTCOUNTERX[5].CLK
CLK21M => LOCALDOTCOUNTERX[6].CLK
CLK21M => LOCALDOTCOUNTERX[7].CLK
CLK21M => LOCALDOTCOUNTERX[8].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[0].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[1].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[2].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[3].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[4].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[5].CLK
CLK21M => LATCHEDPTNNAMETBLBASEADDR[6].CLK
CLK21M => PRAMADR[0]~reg0.CLK
CLK21M => PRAMADR[1]~reg0.CLK
CLK21M => PRAMADR[2]~reg0.CLK
CLK21M => PRAMADR[3]~reg0.CLK
CLK21M => PRAMADR[4]~reg0.CLK
CLK21M => PRAMADR[5]~reg0.CLK
CLK21M => PRAMADR[6]~reg0.CLK
CLK21M => PRAMADR[7]~reg0.CLK
CLK21M => PRAMADR[8]~reg0.CLK
CLK21M => PRAMADR[9]~reg0.CLK
CLK21M => PRAMADR[10]~reg0.CLK
CLK21M => PRAMADR[11]~reg0.CLK
CLK21M => PRAMADR[12]~reg0.CLK
CLK21M => PRAMADR[13]~reg0.CLK
CLK21M => PRAMADR[14]~reg0.CLK
CLK21M => PRAMADR[15]~reg0.CLK
CLK21M => PRAMADR[16]~reg0.CLK
CLK21M => P_YJK_EN~reg0.CLK
CLK21M => P_YJK_B[0]~reg0.CLK
CLK21M => P_YJK_B[1]~reg0.CLK
CLK21M => P_YJK_B[2]~reg0.CLK
CLK21M => P_YJK_B[3]~reg0.CLK
CLK21M => P_YJK_B[4]~reg0.CLK
CLK21M => P_YJK_B[5]~reg0.CLK
CLK21M => P_YJK_G[0]~reg0.CLK
CLK21M => P_YJK_G[1]~reg0.CLK
CLK21M => P_YJK_G[2]~reg0.CLK
CLK21M => P_YJK_G[3]~reg0.CLK
CLK21M => P_YJK_G[4]~reg0.CLK
CLK21M => P_YJK_G[5]~reg0.CLK
CLK21M => P_YJK_R[0]~reg0.CLK
CLK21M => P_YJK_R[1]~reg0.CLK
CLK21M => P_YJK_R[2]~reg0.CLK
CLK21M => P_YJK_R[3]~reg0.CLK
CLK21M => P_YJK_R[4]~reg0.CLK
CLK21M => P_YJK_R[5]~reg0.CLK
CLK21M => PCOLORCODE[0]~reg0.CLK
CLK21M => PCOLORCODE[1]~reg0.CLK
CLK21M => PCOLORCODE[2]~reg0.CLK
CLK21M => PCOLORCODE[3]~reg0.CLK
CLK21M => PCOLORCODE[4]~reg0.CLK
CLK21M => PCOLORCODE[5]~reg0.CLK
CLK21M => PCOLORCODE[6]~reg0.CLK
CLK21M => PCOLORCODE[7]~reg0.CLK
CLK21M => COLORDATA[0].CLK
CLK21M => COLORDATA[1].CLK
CLK21M => COLORDATA[2].CLK
CLK21M => COLORDATA[3].CLK
CLK21M => FIFOIN.CLK
CLK21M => FIFOADDR_OUT[0].CLK
CLK21M => FIFOADDR_OUT[1].CLK
CLK21M => FIFOADDR_OUT[2].CLK
CLK21M => FIFOADDR_OUT[3].CLK
CLK21M => FIFOADDR_OUT[4].CLK
CLK21M => FIFOADDR_OUT[5].CLK
CLK21M => FIFOADDR_OUT[6].CLK
CLK21M => FIFOADDR_OUT[7].CLK
CLK21M => FIFOADDR_IN[0].CLK
CLK21M => FIFOADDR_IN[1].CLK
CLK21M => FIFOADDR_IN[2].CLK
CLK21M => FIFOADDR_IN[3].CLK
CLK21M => FIFOADDR_IN[4].CLK
CLK21M => FIFOADDR_IN[5].CLK
CLK21M => FIFOADDR_IN[6].CLK
CLK21M => FIFOADDR_IN[7].CLK
CLK21M => FF_PIX3[0].CLK
CLK21M => FF_PIX3[1].CLK
CLK21M => FF_PIX3[2].CLK
CLK21M => FF_PIX3[3].CLK
CLK21M => FF_PIX3[4].CLK
CLK21M => FF_PIX3[5].CLK
CLK21M => FF_PIX3[6].CLK
CLK21M => FF_PIX3[7].CLK
CLK21M => FF_PIX2[0].CLK
CLK21M => FF_PIX2[1].CLK
CLK21M => FF_PIX2[2].CLK
CLK21M => FF_PIX2[3].CLK
CLK21M => FF_PIX2[4].CLK
CLK21M => FF_PIX2[5].CLK
CLK21M => FF_PIX2[6].CLK
CLK21M => FF_PIX2[7].CLK
CLK21M => FF_PIX1[0].CLK
CLK21M => FF_PIX1[1].CLK
CLK21M => FF_PIX1[2].CLK
CLK21M => FF_PIX1[3].CLK
CLK21M => FF_PIX1[4].CLK
CLK21M => FF_PIX1[5].CLK
CLK21M => FF_PIX1[6].CLK
CLK21M => FF_PIX1[7].CLK
CLK21M => FF_PIX0[0].CLK
CLK21M => FF_PIX0[1].CLK
CLK21M => FF_PIX0[2].CLK
CLK21M => FF_PIX0[3].CLK
CLK21M => FF_PIX0[4].CLK
CLK21M => FF_PIX0[5].CLK
CLK21M => FF_PIX0[6].CLK
CLK21M => FF_PIX0[7].CLK
CLK21M => FF_FIFO3[0].CLK
CLK21M => FF_FIFO3[1].CLK
CLK21M => FF_FIFO3[2].CLK
CLK21M => FF_FIFO3[3].CLK
CLK21M => FF_FIFO3[4].CLK
CLK21M => FF_FIFO3[5].CLK
CLK21M => FF_FIFO3[6].CLK
CLK21M => FF_FIFO3[7].CLK
CLK21M => FF_FIFO2[0].CLK
CLK21M => FF_FIFO2[1].CLK
CLK21M => FF_FIFO2[2].CLK
CLK21M => FF_FIFO2[3].CLK
CLK21M => FF_FIFO2[4].CLK
CLK21M => FF_FIFO2[5].CLK
CLK21M => FF_FIFO2[6].CLK
CLK21M => FF_FIFO2[7].CLK
CLK21M => FF_FIFO1[0].CLK
CLK21M => FF_FIFO1[1].CLK
CLK21M => FF_FIFO1[2].CLK
CLK21M => FF_FIFO1[3].CLK
CLK21M => FF_FIFO1[4].CLK
CLK21M => FF_FIFO1[5].CLK
CLK21M => FF_FIFO1[6].CLK
CLK21M => FF_FIFO1[7].CLK
CLK21M => FF_FIFO0[0].CLK
CLK21M => FF_FIFO0[1].CLK
CLK21M => FF_FIFO0[2].CLK
CLK21M => FF_FIFO0[3].CLK
CLK21M => FF_FIFO0[4].CLK
CLK21M => FF_FIFO0[5].CLK
CLK21M => FF_FIFO0[6].CLK
CLK21M => FF_FIFO0[7].CLK
RESET => FF_BLINK_PERIOD_CNT[0].ACLR
RESET => FF_BLINK_PERIOD_CNT[1].ACLR
RESET => FF_BLINK_PERIOD_CNT[2].ACLR
RESET => FF_BLINK_PERIOD_CNT[3].ACLR
RESET => FF_BLINK_STATE.ACLR
RESET => FF_BLINK_CLK_CNT[0].ACLR
RESET => FF_BLINK_CLK_CNT[1].ACLR
RESET => FF_BLINK_CLK_CNT[2].ACLR
RESET => FF_BLINK_CLK_CNT[3].ACLR
RESET => LOCALDOTCOUNTERX[0].ACLR
RESET => LOCALDOTCOUNTERX[1].ACLR
RESET => LOCALDOTCOUNTERX[2].ACLR
RESET => LOCALDOTCOUNTERX[3].ACLR
RESET => LOCALDOTCOUNTERX[4].ACLR
RESET => LOCALDOTCOUNTERX[5].ACLR
RESET => LOCALDOTCOUNTERX[6].ACLR
RESET => LOCALDOTCOUNTERX[7].ACLR
RESET => LOCALDOTCOUNTERX[8].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[0].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[1].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[2].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[3].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[4].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[5].ACLR
RESET => LATCHEDPTNNAMETBLBASEADDR[6].ACLR
RESET => PRAMADR[0]~reg0.ACLR
RESET => PRAMADR[1]~reg0.ACLR
RESET => PRAMADR[2]~reg0.ACLR
RESET => PRAMADR[3]~reg0.ACLR
RESET => PRAMADR[4]~reg0.ACLR
RESET => PRAMADR[5]~reg0.ACLR
RESET => PRAMADR[6]~reg0.ACLR
RESET => PRAMADR[7]~reg0.ACLR
RESET => PRAMADR[8]~reg0.ACLR
RESET => PRAMADR[9]~reg0.ACLR
RESET => PRAMADR[10]~reg0.ACLR
RESET => PRAMADR[11]~reg0.ACLR
RESET => PRAMADR[12]~reg0.ACLR
RESET => PRAMADR[13]~reg0.ACLR
RESET => PRAMADR[14]~reg0.ACLR
RESET => PRAMADR[15]~reg0.ACLR
RESET => PRAMADR[16]~reg0.ACLR
RESET => P_YJK_EN~reg0.ACLR
RESET => P_YJK_B[0]~reg0.ACLR
RESET => P_YJK_B[1]~reg0.ACLR
RESET => P_YJK_B[2]~reg0.ACLR
RESET => P_YJK_B[3]~reg0.ACLR
RESET => P_YJK_B[4]~reg0.ACLR
RESET => P_YJK_B[5]~reg0.ACLR
RESET => P_YJK_G[0]~reg0.ACLR
RESET => P_YJK_G[1]~reg0.ACLR
RESET => P_YJK_G[2]~reg0.ACLR
RESET => P_YJK_G[3]~reg0.ACLR
RESET => P_YJK_G[4]~reg0.ACLR
RESET => P_YJK_G[5]~reg0.ACLR
RESET => P_YJK_R[0]~reg0.ACLR
RESET => P_YJK_R[1]~reg0.ACLR
RESET => P_YJK_R[2]~reg0.ACLR
RESET => P_YJK_R[3]~reg0.ACLR
RESET => P_YJK_R[4]~reg0.ACLR
RESET => P_YJK_R[5]~reg0.ACLR
RESET => PCOLORCODE[0]~reg0.ACLR
RESET => PCOLORCODE[1]~reg0.ACLR
RESET => PCOLORCODE[2]~reg0.ACLR
RESET => PCOLORCODE[3]~reg0.ACLR
RESET => PCOLORCODE[4]~reg0.ACLR
RESET => PCOLORCODE[5]~reg0.ACLR
RESET => PCOLORCODE[6]~reg0.ACLR
RESET => PCOLORCODE[7]~reg0.ACLR
RESET => COLORDATA[0].ACLR
RESET => COLORDATA[1].ACLR
RESET => COLORDATA[2].ACLR
RESET => COLORDATA[3].ACLR
RESET => FIFOIN.ACLR
RESET => FIFOADDR_OUT[0].ACLR
RESET => FIFOADDR_OUT[1].ACLR
RESET => FIFOADDR_OUT[2].ACLR
RESET => FIFOADDR_OUT[3].ACLR
RESET => FIFOADDR_OUT[4].ACLR
RESET => FIFOADDR_OUT[5].ACLR
RESET => FIFOADDR_OUT[6].ACLR
RESET => FIFOADDR_OUT[7].ACLR
RESET => FIFOADDR_IN[0].ACLR
RESET => FIFOADDR_IN[1].ACLR
RESET => FIFOADDR_IN[2].ACLR
RESET => FIFOADDR_IN[3].ACLR
RESET => FIFOADDR_IN[4].ACLR
RESET => FIFOADDR_IN[5].ACLR
RESET => FIFOADDR_IN[6].ACLR
RESET => FIFOADDR_IN[7].ACLR
DOTSTATE[0] => Equal0.IN3
DOTSTATE[0] => Equal1.IN3
DOTSTATE[0] => Equal2.IN3
DOTSTATE[0] => Mux40.IN3
DOTSTATE[0] => Mux41.IN3
DOTSTATE[0] => Mux42.IN3
DOTSTATE[0] => Mux43.IN3
DOTSTATE[0] => Mux44.IN3
DOTSTATE[0] => Mux45.IN3
DOTSTATE[0] => Mux46.IN3
DOTSTATE[0] => Mux47.IN3
DOTSTATE[0] => Mux48.IN5
DOTSTATE[0] => Mux49.IN2
DOTSTATE[0] => Mux50.IN2
DOTSTATE[0] => Mux51.IN2
DOTSTATE[0] => Mux52.IN2
DOTSTATE[0] => Mux53.IN3
DOTSTATE[0] => Mux54.IN3
DOTSTATE[0] => Mux55.IN3
DOTSTATE[0] => Mux56.IN3
DOTSTATE[0] => Mux57.IN3
DOTSTATE[0] => Mux58.IN3
DOTSTATE[0] => Mux59.IN3
DOTSTATE[0] => Mux60.IN3
DOTSTATE[0] => Equal11.IN3
DOTSTATE[0] => Equal12.IN3
DOTSTATE[1] => Equal0.IN2
DOTSTATE[1] => Equal1.IN2
DOTSTATE[1] => Equal2.IN2
DOTSTATE[1] => Mux40.IN2
DOTSTATE[1] => Mux41.IN2
DOTSTATE[1] => Mux42.IN2
DOTSTATE[1] => Mux43.IN2
DOTSTATE[1] => Mux44.IN2
DOTSTATE[1] => Mux45.IN2
DOTSTATE[1] => Mux46.IN2
DOTSTATE[1] => Mux47.IN2
DOTSTATE[1] => Mux48.IN4
DOTSTATE[1] => Mux49.IN1
DOTSTATE[1] => Mux50.IN1
DOTSTATE[1] => Mux51.IN1
DOTSTATE[1] => Mux52.IN1
DOTSTATE[1] => Mux53.IN2
DOTSTATE[1] => Mux54.IN2
DOTSTATE[1] => Mux55.IN2
DOTSTATE[1] => Mux56.IN2
DOTSTATE[1] => Mux57.IN2
DOTSTATE[1] => Mux58.IN2
DOTSTATE[1] => Mux59.IN2
DOTSTATE[1] => Mux60.IN2
DOTSTATE[1] => Equal11.IN2
DOTSTATE[1] => Equal12.IN2
EIGHTDOTSTATE[0] => Mux0.IN1
EIGHTDOTSTATE[0] => Mux1.IN1
EIGHTDOTSTATE[0] => Mux2.IN1
EIGHTDOTSTATE[0] => Mux3.IN1
EIGHTDOTSTATE[0] => Mux4.IN1
EIGHTDOTSTATE[0] => Mux5.IN1
EIGHTDOTSTATE[0] => Mux6.IN1
EIGHTDOTSTATE[0] => Mux7.IN1
EIGHTDOTSTATE[0] => Mux8.IN1
EIGHTDOTSTATE[0] => Mux9.IN1
EIGHTDOTSTATE[0] => Mux10.IN1
EIGHTDOTSTATE[0] => Mux11.IN1
EIGHTDOTSTATE[0] => Mux12.IN1
EIGHTDOTSTATE[0] => Mux13.IN1
EIGHTDOTSTATE[0] => Mux14.IN1
EIGHTDOTSTATE[0] => Mux15.IN1
EIGHTDOTSTATE[0] => Mux16.IN1
EIGHTDOTSTATE[0] => Mux17.IN1
EIGHTDOTSTATE[0] => Mux18.IN1
EIGHTDOTSTATE[0] => Mux19.IN1
EIGHTDOTSTATE[0] => Mux20.IN1
EIGHTDOTSTATE[0] => Mux21.IN1
EIGHTDOTSTATE[0] => Mux22.IN1
EIGHTDOTSTATE[0] => Mux23.IN1
EIGHTDOTSTATE[0] => Mux24.IN1
EIGHTDOTSTATE[0] => Mux25.IN1
EIGHTDOTSTATE[0] => Mux26.IN1
EIGHTDOTSTATE[0] => Mux27.IN1
EIGHTDOTSTATE[0] => Mux28.IN1
EIGHTDOTSTATE[0] => Mux29.IN1
EIGHTDOTSTATE[0] => Mux30.IN1
EIGHTDOTSTATE[0] => Mux31.IN1
EIGHTDOTSTATE[0] => Equal3.IN3
EIGHTDOTSTATE[0] => Mux32.IN1
EIGHTDOTSTATE[0] => Mux33.IN1
EIGHTDOTSTATE[0] => Mux34.IN1
EIGHTDOTSTATE[0] => Mux35.IN1
EIGHTDOTSTATE[0] => Mux36.IN1
EIGHTDOTSTATE[0] => Mux37.IN1
EIGHTDOTSTATE[0] => Mux38.IN1
EIGHTDOTSTATE[0] => Mux39.IN1
EIGHTDOTSTATE[0] => Equal4.IN5
EIGHTDOTSTATE[0] => Equal7.IN5
EIGHTDOTSTATE[0] => Equal8.IN5
EIGHTDOTSTATE[0] => Equal9.IN5
EIGHTDOTSTATE[0] => Equal10.IN5
EIGHTDOTSTATE[0] => COLORDATA.OUTPUTSELECT
EIGHTDOTSTATE[0] => COLORDATA.OUTPUTSELECT
EIGHTDOTSTATE[0] => COLORDATA.OUTPUTSELECT
EIGHTDOTSTATE[0] => COLORDATA.OUTPUTSELECT
EIGHTDOTSTATE[0] => PCOLORCODE.OUTPUTSELECT
EIGHTDOTSTATE[0] => PCOLORCODE.OUTPUTSELECT
EIGHTDOTSTATE[0] => PCOLORCODE.OUTPUTSELECT
EIGHTDOTSTATE[0] => PCOLORCODE.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[0] => FIFOADDR_OUT.OUTPUTSELECT
EIGHTDOTSTATE[1] => Mux0.IN0
EIGHTDOTSTATE[1] => Mux1.IN0
EIGHTDOTSTATE[1] => Mux2.IN0
EIGHTDOTSTATE[1] => Mux3.IN0
EIGHTDOTSTATE[1] => Mux4.IN0
EIGHTDOTSTATE[1] => Mux5.IN0
EIGHTDOTSTATE[1] => Mux6.IN0
EIGHTDOTSTATE[1] => Mux7.IN0
EIGHTDOTSTATE[1] => Mux8.IN0
EIGHTDOTSTATE[1] => Mux9.IN0
EIGHTDOTSTATE[1] => Mux10.IN0
EIGHTDOTSTATE[1] => Mux11.IN0
EIGHTDOTSTATE[1] => Mux12.IN0
EIGHTDOTSTATE[1] => Mux13.IN0
EIGHTDOTSTATE[1] => Mux14.IN0
EIGHTDOTSTATE[1] => Mux15.IN0
EIGHTDOTSTATE[1] => Mux16.IN0
EIGHTDOTSTATE[1] => Mux17.IN0
EIGHTDOTSTATE[1] => Mux18.IN0
EIGHTDOTSTATE[1] => Mux19.IN0
EIGHTDOTSTATE[1] => Mux20.IN0
EIGHTDOTSTATE[1] => Mux21.IN0
EIGHTDOTSTATE[1] => Mux22.IN0
EIGHTDOTSTATE[1] => Mux23.IN0
EIGHTDOTSTATE[1] => Mux24.IN0
EIGHTDOTSTATE[1] => Mux25.IN0
EIGHTDOTSTATE[1] => Mux26.IN0
EIGHTDOTSTATE[1] => Mux27.IN0
EIGHTDOTSTATE[1] => Mux28.IN0
EIGHTDOTSTATE[1] => Mux29.IN0
EIGHTDOTSTATE[1] => Mux30.IN0
EIGHTDOTSTATE[1] => Mux31.IN0
EIGHTDOTSTATE[1] => Equal3.IN2
EIGHTDOTSTATE[1] => Mux32.IN0
EIGHTDOTSTATE[1] => Mux33.IN0
EIGHTDOTSTATE[1] => Mux34.IN0
EIGHTDOTSTATE[1] => Mux35.IN0
EIGHTDOTSTATE[1] => Mux36.IN0
EIGHTDOTSTATE[1] => Mux37.IN0
EIGHTDOTSTATE[1] => Mux38.IN0
EIGHTDOTSTATE[1] => Mux39.IN0
EIGHTDOTSTATE[1] => Equal4.IN4
EIGHTDOTSTATE[1] => Equal7.IN4
EIGHTDOTSTATE[1] => Equal8.IN4
EIGHTDOTSTATE[1] => Equal9.IN4
EIGHTDOTSTATE[1] => Equal10.IN4
EIGHTDOTSTATE[2] => Equal4.IN3
EIGHTDOTSTATE[2] => Equal7.IN3
EIGHTDOTSTATE[2] => Equal8.IN3
EIGHTDOTSTATE[2] => Equal9.IN3
EIGHTDOTSTATE[2] => Equal10.IN3
DOTCOUNTERX[0] => Equal5.IN19
DOTCOUNTERX[0] => Equal6.IN17
DOTCOUNTERX[1] => Equal5.IN18
DOTCOUNTERX[1] => Equal6.IN16
DOTCOUNTERX[2] => Equal5.IN17
DOTCOUNTERX[2] => Equal6.IN15
DOTCOUNTERX[3] => Equal5.IN16
DOTCOUNTERX[3] => Equal6.IN14
DOTCOUNTERX[3] => Add8.IN6
DOTCOUNTERX[4] => Equal5.IN15
DOTCOUNTERX[4] => Equal6.IN13
DOTCOUNTERX[4] => Add8.IN5
DOTCOUNTERX[5] => Equal5.IN14
DOTCOUNTERX[5] => Equal6.IN12
DOTCOUNTERX[5] => Add8.IN4
DOTCOUNTERX[6] => Equal5.IN13
DOTCOUNTERX[6] => Equal6.IN11
DOTCOUNTERX[6] => Add8.IN3
DOTCOUNTERX[7] => Equal5.IN12
DOTCOUNTERX[7] => Equal6.IN10
DOTCOUNTERX[7] => Add8.IN2
DOTCOUNTERX[8] => Equal5.IN11
DOTCOUNTERX[8] => Equal6.IN9
DOTCOUNTERX[8] => Add8.IN1
DOTCOUNTERY[0] => Equal13.IN19
DOTCOUNTERY[0] => PRAMADR[7]~reg0.DATAIN
DOTCOUNTERY[1] => Equal13.IN18
DOTCOUNTERY[1] => PRAMADR[8]~reg0.DATAIN
DOTCOUNTERY[2] => Equal13.IN17
DOTCOUNTERY[2] => PRAMADR[9]~reg0.DATAIN
DOTCOUNTERY[3] => LOGICALVRAMADDRG45[10].IN1
DOTCOUNTERY[3] => LOGICALVRAMADDRG67[11].IN1
DOTCOUNTERY[3] => Equal13.IN16
DOTCOUNTERY[4] => LOGICALVRAMADDRG45[11].IN1
DOTCOUNTERY[4] => LOGICALVRAMADDRG67[12].IN1
DOTCOUNTERY[4] => Equal13.IN15
DOTCOUNTERY[5] => LOGICALVRAMADDRG45[12].IN1
DOTCOUNTERY[5] => LOGICALVRAMADDRG67[13].IN1
DOTCOUNTERY[5] => Equal13.IN14
DOTCOUNTERY[6] => LOGICALVRAMADDRG45[13].IN1
DOTCOUNTERY[6] => LOGICALVRAMADDRG67[14].IN1
DOTCOUNTERY[6] => Equal13.IN13
DOTCOUNTERY[7] => LOGICALVRAMADDRG45[14].IN1
DOTCOUNTERY[7] => LOGICALVRAMADDRG67[15].IN1
DOTCOUNTERY[7] => Equal13.IN12
DOTCOUNTERY[8] => Equal13.IN11
VDPMODEGRAPHIC4 => process_8.IN0
VDPMODEGRAPHIC4 => process_3.IN0
VDPMODEGRAPHIC5 => process_8.IN1
VDPMODEGRAPHIC5 => process_3.IN1
VDPMODEGRAPHIC6 => process_4.IN0
VDPMODEGRAPHIC6 => process_5.IN0
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC6 => PCOLORCODE.OUTPUTSELECT
VDPMODEGRAPHIC7 => process_4.IN1
REG_R1_BL_CLKS => W_BLINK_SYNC.IN1
REG_R1_BL_CLKS => W_BLINK_SYNC.IN1
REG_R2_PT_NAM_ADDR[0] => LATCHEDPTNNAMETBLBASEADDR[0].DATAIN
REG_R2_PT_NAM_ADDR[1] => LATCHEDPTNNAMETBLBASEADDR[1].DATAIN
REG_R2_PT_NAM_ADDR[2] => LATCHEDPTNNAMETBLBASEADDR[2].DATAIN
REG_R2_PT_NAM_ADDR[3] => LATCHEDPTNNAMETBLBASEADDR[3].DATAIN
REG_R2_PT_NAM_ADDR[4] => LATCHEDPTNNAMETBLBASEADDR[4].DATAIN
REG_R2_PT_NAM_ADDR[5] => LATCHEDPTNNAMETBLBASEADDR[5].DATAIN
REG_R2_PT_NAM_ADDR[6] => LATCHEDPTNNAMETBLBASEADDR[6].DATAIN
REG_R13_BLINK_PERIOD[0] => W_BLINK_CNT_MAX[0].DATAB
REG_R13_BLINK_PERIOD[0] => Equal16.IN7
REG_R13_BLINK_PERIOD[1] => W_BLINK_CNT_MAX[1].DATAB
REG_R13_BLINK_PERIOD[1] => Equal16.IN6
REG_R13_BLINK_PERIOD[2] => W_BLINK_CNT_MAX[2].DATAB
REG_R13_BLINK_PERIOD[2] => Equal16.IN5
REG_R13_BLINK_PERIOD[3] => W_BLINK_CNT_MAX[3].DATAB
REG_R13_BLINK_PERIOD[3] => Equal16.IN4
REG_R13_BLINK_PERIOD[4] => W_BLINK_CNT_MAX[0].DATAA
REG_R13_BLINK_PERIOD[4] => Equal15.IN7
REG_R13_BLINK_PERIOD[5] => W_BLINK_CNT_MAX[1].DATAA
REG_R13_BLINK_PERIOD[5] => Equal15.IN6
REG_R13_BLINK_PERIOD[6] => W_BLINK_CNT_MAX[2].DATAA
REG_R13_BLINK_PERIOD[6] => Equal15.IN5
REG_R13_BLINK_PERIOD[7] => W_BLINK_CNT_MAX[3].DATAA
REG_R13_BLINK_PERIOD[7] => Equal15.IN4
REG_R26_H_SCROLL[3] => Add8.IN12
REG_R26_H_SCROLL[4] => Add8.IN11
REG_R26_H_SCROLL[5] => Add8.IN10
REG_R26_H_SCROLL[6] => Add8.IN9
REG_R26_H_SCROLL[7] => Add8.IN8
REG_R26_H_SCROLL[8] => Add8.IN7
REG_R27_H_SCROLL[0] => ~NO_FANOUT~
REG_R27_H_SCROLL[1] => ~NO_FANOUT~
REG_R27_H_SCROLL[2] => ~NO_FANOUT~
REG_R25_YAE => process_5.IN1
REG_R25_YAE => process_7.IN1
REG_R25_YJK => P_YJK_EN.DATAA
REG_R25_SP2 => W_SP2_H_SCROLL.IN1
PRAMDAT[0] => FIFODATA_IN[0].DATAB
PRAMDAT[1] => FIFODATA_IN[1].DATAB
PRAMDAT[2] => FIFODATA_IN[2].DATAB
PRAMDAT[3] => FIFODATA_IN[3].DATAB
PRAMDAT[4] => FIFODATA_IN[4].DATAB
PRAMDAT[5] => FIFODATA_IN[5].DATAB
PRAMDAT[6] => FIFODATA_IN[6].DATAB
PRAMDAT[7] => FIFODATA_IN[7].DATAB
PRAMDATPAIR[0] => FIFODATA_IN[0].DATAA
PRAMDATPAIR[1] => FIFODATA_IN[1].DATAA
PRAMDATPAIR[2] => FIFODATA_IN[2].DATAA
PRAMDATPAIR[3] => FIFODATA_IN[3].DATAA
PRAMDATPAIR[4] => FIFODATA_IN[4].DATAA
PRAMDATPAIR[5] => FIFODATA_IN[5].DATAA
PRAMDATPAIR[6] => FIFODATA_IN[6].DATAA
PRAMDATPAIR[7] => FIFODATA_IN[7].DATAA
PRAMADR[0] <= PRAMADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[1] <= PRAMADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[2] <= PRAMADR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[3] <= PRAMADR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[4] <= PRAMADR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[5] <= PRAMADR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[6] <= PRAMADR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[7] <= PRAMADR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[8] <= PRAMADR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[9] <= PRAMADR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[10] <= PRAMADR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[11] <= PRAMADR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[12] <= PRAMADR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[13] <= PRAMADR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[14] <= PRAMADR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[15] <= PRAMADR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[16] <= PRAMADR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[0] <= PCOLORCODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[1] <= PCOLORCODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[2] <= PCOLORCODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[3] <= PCOLORCODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[4] <= PCOLORCODE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[5] <= PCOLORCODE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[6] <= PCOLORCODE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOLORCODE[7] <= PCOLORCODE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_R[0] <= P_YJK_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_R[1] <= P_YJK_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_R[2] <= P_YJK_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_R[3] <= P_YJK_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_R[4] <= P_YJK_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_R[5] <= P_YJK_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_G[0] <= P_YJK_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_G[1] <= P_YJK_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_G[2] <= P_YJK_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_G[3] <= P_YJK_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_G[4] <= P_YJK_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_G[5] <= P_YJK_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_B[0] <= P_YJK_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_B[1] <= P_YJK_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_B[2] <= P_YJK_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_B[3] <= P_YJK_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_B[4] <= P_YJK_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_B[5] <= P_YJK_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_YJK_EN <= P_YJK_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE
CLK21M => VDP_SPINFORAM:ISPINFORAM.INCLOCK
CLK21M => SPCOLORCODE[0]~reg0.CLK
CLK21M => SPCOLORCODE[1]~reg0.CLK
CLK21M => SPCOLORCODE[2]~reg0.CLK
CLK21M => SPCOLORCODE[3]~reg0.CLK
CLK21M => SPCOLOROUT~reg0.CLK
CLK21M => SPLINEBUFDISPWE.CLK
CLK21M => SPWINDOWX.CLK
CLK21M => SPLINEBUFDISPX[0].CLK
CLK21M => SPLINEBUFDISPX[1].CLK
CLK21M => SPLINEBUFDISPX[2].CLK
CLK21M => SPLINEBUFDISPX[3].CLK
CLK21M => SPLINEBUFDISPX[4].CLK
CLK21M => SPLINEBUFDISPX[5].CLK
CLK21M => SPLINEBUFDISPX[6].CLK
CLK21M => SPLINEBUFDISPX[7].CLK
CLK21M => PVDPS5S6SPCOLLISIONY[0]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[1]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[2]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[3]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[4]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[5]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[6]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[7]~reg0.CLK
CLK21M => PVDPS5S6SPCOLLISIONY[8]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[0]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[1]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[2]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[3]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[4]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[5]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[6]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[7]~reg0.CLK
CLK21M => PVDPS3S4SPCOLLISIONX[8]~reg0.CLK
CLK21M => PVDPS0SPCOLLISIONINCIDENCE~reg0.CLK
CLK21M => FF_VDPS5RESETACK.CLK
CLK21M => FF_VDPS0RESETACK.CLK
CLK21M => SPPREDRAWLOCALPLANENUM[0].CLK
CLK21M => SPPREDRAWLOCALPLANENUM[1].CLK
CLK21M => SPPREDRAWLOCALPLANENUM[2].CLK
CLK21M => SPDRAWX[0].CLK
CLK21M => SPDRAWX[1].CLK
CLK21M => SPDRAWX[2].CLK
CLK21M => SPDRAWX[3].CLK
CLK21M => SPDRAWX[4].CLK
CLK21M => SPDRAWX[5].CLK
CLK21M => SPDRAWX[6].CLK
CLK21M => SPDRAWX[7].CLK
CLK21M => SPDRAWX[8].CLK
CLK21M => SPDRAWCOLOR[0].CLK
CLK21M => SPDRAWCOLOR[1].CLK
CLK21M => SPDRAWCOLOR[2].CLK
CLK21M => SPDRAWCOLOR[3].CLK
CLK21M => SPLINEBUFDRAWX[0].CLK
CLK21M => SPLINEBUFDRAWX[1].CLK
CLK21M => SPLINEBUFDRAWX[2].CLK
CLK21M => SPLINEBUFDRAWX[3].CLK
CLK21M => SPLINEBUFDRAWX[4].CLK
CLK21M => SPLINEBUFDRAWX[5].CLK
CLK21M => SPLINEBUFDRAWX[6].CLK
CLK21M => SPLINEBUFDRAWX[7].CLK
CLK21M => SPLINEBUFDRAWCOLOR[0].CLK
CLK21M => SPLINEBUFDRAWCOLOR[1].CLK
CLK21M => SPLINEBUFDRAWCOLOR[2].CLK
CLK21M => SPLINEBUFDRAWCOLOR[3].CLK
CLK21M => SPLINEBUFDRAWCOLOR[4].CLK
CLK21M => SPLINEBUFDRAWCOLOR[5].CLK
CLK21M => SPLINEBUFDRAWCOLOR[6].CLK
CLK21M => SPLINEBUFDRAWCOLOR[7].CLK
CLK21M => SPDRAWPATTERN[0].CLK
CLK21M => SPDRAWPATTERN[1].CLK
CLK21M => SPDRAWPATTERN[2].CLK
CLK21M => SPDRAWPATTERN[3].CLK
CLK21M => SPDRAWPATTERN[4].CLK
CLK21M => SPDRAWPATTERN[5].CLK
CLK21M => SPDRAWPATTERN[6].CLK
CLK21M => SPDRAWPATTERN[7].CLK
CLK21M => SPDRAWPATTERN[8].CLK
CLK21M => SPDRAWPATTERN[9].CLK
CLK21M => SPDRAWPATTERN[10].CLK
CLK21M => SPDRAWPATTERN[11].CLK
CLK21M => SPDRAWPATTERN[12].CLK
CLK21M => SPDRAWPATTERN[13].CLK
CLK21M => SPDRAWPATTERN[14].CLK
CLK21M => SPDRAWPATTERN[15].CLK
CLK21M => SPPREDRAWEND.CLK
CLK21M => SPLINEBUFDRAWWE.CLK
CLK21M => LASTCC0LOCALPLANENUMV[0].CLK
CLK21M => LASTCC0LOCALPLANENUMV[1].CLK
CLK21M => LASTCC0LOCALPLANENUMV[2].CLK
CLK21M => SPCC0FOUNDV.CLK
CLK21M => VDPS5S6SPCOLLISIONYV[0].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[1].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[2].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[3].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[4].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[5].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[6].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[7].CLK
CLK21M => VDPS5S6SPCOLLISIONYV[8].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[0].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[1].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[2].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[3].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[4].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[5].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[6].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[7].CLK
CLK21M => VDPS3S4SPCOLLISIONXV[8].CLK
CLK21M => VDPS0SPCOLLISIONINCIDENCEV.CLK
CLK21M => SPPREPAREPLANENUM[0].CLK
CLK21M => SPPREPAREPLANENUM[1].CLK
CLK21M => SPPREPAREPLANENUM[2].CLK
CLK21M => SPPREPAREPLANENUM[3].CLK
CLK21M => SPPREPAREPLANENUM[4].CLK
CLK21M => SPINFORAMIC_IN.CLK
CLK21M => SPINFORAMCC_IN.CLK
CLK21M => SPINFORAMCOLOR_IN[0].CLK
CLK21M => SPINFORAMCOLOR_IN[1].CLK
CLK21M => SPINFORAMCOLOR_IN[2].CLK
CLK21M => SPINFORAMCOLOR_IN[3].CLK
CLK21M => SPINFORAMPATTERN_IN[0].CLK
CLK21M => SPINFORAMPATTERN_IN[1].CLK
CLK21M => SPINFORAMPATTERN_IN[2].CLK
CLK21M => SPINFORAMPATTERN_IN[3].CLK
CLK21M => SPINFORAMPATTERN_IN[4].CLK
CLK21M => SPINFORAMPATTERN_IN[5].CLK
CLK21M => SPINFORAMPATTERN_IN[6].CLK
CLK21M => SPINFORAMPATTERN_IN[7].CLK
CLK21M => SPINFORAMPATTERN_IN[8].CLK
CLK21M => SPINFORAMPATTERN_IN[9].CLK
CLK21M => SPINFORAMPATTERN_IN[10].CLK
CLK21M => SPINFORAMPATTERN_IN[11].CLK
CLK21M => SPINFORAMPATTERN_IN[12].CLK
CLK21M => SPINFORAMPATTERN_IN[13].CLK
CLK21M => SPINFORAMPATTERN_IN[14].CLK
CLK21M => SPINFORAMPATTERN_IN[15].CLK
CLK21M => SPPREPAREPATTERNNUM[0].CLK
CLK21M => SPPREPAREPATTERNNUM[1].CLK
CLK21M => SPPREPAREPATTERNNUM[2].CLK
CLK21M => SPPREPAREPATTERNNUM[3].CLK
CLK21M => SPPREPAREPATTERNNUM[4].CLK
CLK21M => SPPREPAREPATTERNNUM[5].CLK
CLK21M => SPPREPAREPATTERNNUM[6].CLK
CLK21M => SPPREPAREPATTERNNUM[7].CLK
CLK21M => SPINFORAMX_IN[0].CLK
CLK21M => SPINFORAMX_IN[1].CLK
CLK21M => SPINFORAMX_IN[2].CLK
CLK21M => SPINFORAMX_IN[3].CLK
CLK21M => SPINFORAMX_IN[4].CLK
CLK21M => SPINFORAMX_IN[5].CLK
CLK21M => SPINFORAMX_IN[6].CLK
CLK21M => SPINFORAMX_IN[7].CLK
CLK21M => SPINFORAMX_IN[8].CLK
CLK21M => SPPREPARELINENUM[0].CLK
CLK21M => SPPREPARELINENUM[1].CLK
CLK21M => SPPREPARELINENUM[2].CLK
CLK21M => SPPREPARELINENUM[3].CLK
CLK21M => SPPREPAREEND.CLK
CLK21M => SPPREPARELOCALPLANENUM[0].CLK
CLK21M => SPPREPARELOCALPLANENUM[1].CLK
CLK21M => SPPREPARELOCALPLANENUM[2].CLK
CLK21M => SPINFORAMWE.CLK
CLK21M => IRAMADRPREPARE[0].CLK
CLK21M => IRAMADRPREPARE[1].CLK
CLK21M => IRAMADRPREPARE[2].CLK
CLK21M => IRAMADRPREPARE[3].CLK
CLK21M => IRAMADRPREPARE[4].CLK
CLK21M => IRAMADRPREPARE[5].CLK
CLK21M => IRAMADRPREPARE[6].CLK
CLK21M => IRAMADRPREPARE[7].CLK
CLK21M => IRAMADRPREPARE[8].CLK
CLK21M => IRAMADRPREPARE[9].CLK
CLK21M => IRAMADRPREPARE[10].CLK
CLK21M => IRAMADRPREPARE[11].CLK
CLK21M => IRAMADRPREPARE[12].CLK
CLK21M => IRAMADRPREPARE[13].CLK
CLK21M => IRAMADRPREPARE[14].CLK
CLK21M => IRAMADRPREPARE[15].CLK
CLK21M => IRAMADRPREPARE[16].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[0].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[1].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[2].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[3].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[4].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[5].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[6].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[7].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[8].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[9].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[10].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[11].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[12].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[13].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[14].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[15].CLK
CLK21M => FF_Y_TEST_VRAM_ADDR[16].CLK
CLK21M => FF_SP_OVERMAP_NUM[0].CLK
CLK21M => FF_SP_OVERMAP_NUM[1].CLK
CLK21M => FF_SP_OVERMAP_NUM[2].CLK
CLK21M => FF_SP_OVERMAP_NUM[3].CLK
CLK21M => FF_SP_OVERMAP_NUM[4].CLK
CLK21M => FF_SP_OVERMAP.CLK
CLK21M => SPRENDERPLANES[7][0].CLK
CLK21M => SPRENDERPLANES[7][1].CLK
CLK21M => SPRENDERPLANES[7][2].CLK
CLK21M => SPRENDERPLANES[7][3].CLK
CLK21M => SPRENDERPLANES[7][4].CLK
CLK21M => SPRENDERPLANES[6][0].CLK
CLK21M => SPRENDERPLANES[6][1].CLK
CLK21M => SPRENDERPLANES[6][2].CLK
CLK21M => SPRENDERPLANES[6][3].CLK
CLK21M => SPRENDERPLANES[6][4].CLK
CLK21M => SPRENDERPLANES[5][0].CLK
CLK21M => SPRENDERPLANES[5][1].CLK
CLK21M => SPRENDERPLANES[5][2].CLK
CLK21M => SPRENDERPLANES[5][3].CLK
CLK21M => SPRENDERPLANES[5][4].CLK
CLK21M => SPRENDERPLANES[4][0].CLK
CLK21M => SPRENDERPLANES[4][1].CLK
CLK21M => SPRENDERPLANES[4][2].CLK
CLK21M => SPRENDERPLANES[4][3].CLK
CLK21M => SPRENDERPLANES[4][4].CLK
CLK21M => SPRENDERPLANES[3][0].CLK
CLK21M => SPRENDERPLANES[3][1].CLK
CLK21M => SPRENDERPLANES[3][2].CLK
CLK21M => SPRENDERPLANES[3][3].CLK
CLK21M => SPRENDERPLANES[3][4].CLK
CLK21M => SPRENDERPLANES[2][0].CLK
CLK21M => SPRENDERPLANES[2][1].CLK
CLK21M => SPRENDERPLANES[2][2].CLK
CLK21M => SPRENDERPLANES[2][3].CLK
CLK21M => SPRENDERPLANES[2][4].CLK
CLK21M => SPRENDERPLANES[1][0].CLK
CLK21M => SPRENDERPLANES[1][1].CLK
CLK21M => SPRENDERPLANES[1][2].CLK
CLK21M => SPRENDERPLANES[1][3].CLK
CLK21M => SPRENDERPLANES[1][4].CLK
CLK21M => SPRENDERPLANES[0][0].CLK
CLK21M => SPRENDERPLANES[0][1].CLK
CLK21M => SPRENDERPLANES[0][2].CLK
CLK21M => SPRENDERPLANES[0][3].CLK
CLK21M => SPRENDERPLANES[0][4].CLK
CLK21M => FF_Y_TEST_LISTUP_ADDR[0].CLK
CLK21M => FF_Y_TEST_LISTUP_ADDR[1].CLK
CLK21M => FF_Y_TEST_LISTUP_ADDR[2].CLK
CLK21M => FF_Y_TEST_LISTUP_ADDR[3].CLK
CLK21M => FF_Y_TEST_SP_NUM[0].CLK
CLK21M => FF_Y_TEST_SP_NUM[1].CLK
CLK21M => FF_Y_TEST_SP_NUM[2].CLK
CLK21M => FF_Y_TEST_SP_NUM[3].CLK
CLK21M => FF_Y_TEST_SP_NUM[4].CLK
CLK21M => FF_Y_TEST_EN.CLK
CLK21M => SPVRAMACCESSING~reg0.CLK
CLK21M => SPATTRTBLBASEADDR[0].CLK
CLK21M => SPATTRTBLBASEADDR[1].CLK
CLK21M => SPATTRTBLBASEADDR[2].CLK
CLK21M => SPATTRTBLBASEADDR[3].CLK
CLK21M => SPATTRTBLBASEADDR[4].CLK
CLK21M => SPATTRTBLBASEADDR[5].CLK
CLK21M => SPATTRTBLBASEADDR[6].CLK
CLK21M => SPATTRTBLBASEADDR[7].CLK
CLK21M => SPATTRTBLBASEADDR[8].CLK
CLK21M => SPATTRTBLBASEADDR[9].CLK
CLK21M => SPPTNGENETBLBASEADDR[0].CLK
CLK21M => SPPTNGENETBLBASEADDR[1].CLK
CLK21M => SPPTNGENETBLBASEADDR[2].CLK
CLK21M => SPPTNGENETBLBASEADDR[3].CLK
CLK21M => SPPTNGENETBLBASEADDR[4].CLK
CLK21M => SPPTNGENETBLBASEADDR[5].CLK
CLK21M => FF_CUR_Y[0].CLK
CLK21M => FF_CUR_Y[1].CLK
CLK21M => FF_CUR_Y[2].CLK
CLK21M => FF_CUR_Y[3].CLK
CLK21M => FF_CUR_Y[4].CLK
CLK21M => FF_CUR_Y[5].CLK
CLK21M => FF_CUR_Y[6].CLK
CLK21M => FF_CUR_Y[7].CLK
CLK21M => FF_CUR_Y[8].CLK
CLK21M => FF_SP_EN.CLK
CLK21M => RAM:U_EVEN_LINE_BUF.CLK
CLK21M => RAM:U_ODD_LINE_BUF.CLK
CLK21M => SPSTATE~2.DATAIN
RESET => SPCOLORCODE[0]~reg0.ACLR
RESET => SPCOLORCODE[1]~reg0.ACLR
RESET => SPCOLORCODE[2]~reg0.ACLR
RESET => SPCOLORCODE[3]~reg0.ACLR
RESET => SPCOLOROUT~reg0.ACLR
RESET => SPLINEBUFDISPWE.ACLR
RESET => SPWINDOWX.ACLR
RESET => SPLINEBUFDISPX[0].ACLR
RESET => SPLINEBUFDISPX[1].ACLR
RESET => SPLINEBUFDISPX[2].ACLR
RESET => SPLINEBUFDISPX[3].ACLR
RESET => SPLINEBUFDISPX[4].ACLR
RESET => SPLINEBUFDISPX[5].ACLR
RESET => SPLINEBUFDISPX[6].ACLR
RESET => SPLINEBUFDISPX[7].ACLR
RESET => SPDRAWCOLOR[0].ACLR
RESET => SPDRAWCOLOR[1].ACLR
RESET => SPDRAWCOLOR[2].ACLR
RESET => SPDRAWCOLOR[3].ACLR
RESET => SPLINEBUFDRAWX[0].ACLR
RESET => SPLINEBUFDRAWX[1].ACLR
RESET => SPLINEBUFDRAWX[2].ACLR
RESET => SPLINEBUFDRAWX[3].ACLR
RESET => SPLINEBUFDRAWX[4].ACLR
RESET => SPLINEBUFDRAWX[5].ACLR
RESET => SPLINEBUFDRAWX[6].ACLR
RESET => SPLINEBUFDRAWX[7].ACLR
RESET => SPLINEBUFDRAWCOLOR[0].ACLR
RESET => SPLINEBUFDRAWCOLOR[1].ACLR
RESET => SPLINEBUFDRAWCOLOR[2].ACLR
RESET => SPLINEBUFDRAWCOLOR[3].ACLR
RESET => SPLINEBUFDRAWCOLOR[4].ACLR
RESET => SPLINEBUFDRAWCOLOR[5].ACLR
RESET => SPLINEBUFDRAWCOLOR[6].ACLR
RESET => SPLINEBUFDRAWCOLOR[7].ACLR
RESET => SPDRAWPATTERN[0].ACLR
RESET => SPDRAWPATTERN[1].ACLR
RESET => SPDRAWPATTERN[2].ACLR
RESET => SPDRAWPATTERN[3].ACLR
RESET => SPDRAWPATTERN[4].ACLR
RESET => SPDRAWPATTERN[5].ACLR
RESET => SPDRAWPATTERN[6].ACLR
RESET => SPDRAWPATTERN[7].ACLR
RESET => SPDRAWPATTERN[8].ACLR
RESET => SPDRAWPATTERN[9].ACLR
RESET => SPDRAWPATTERN[10].ACLR
RESET => SPDRAWPATTERN[11].ACLR
RESET => SPDRAWPATTERN[12].ACLR
RESET => SPDRAWPATTERN[13].ACLR
RESET => SPDRAWPATTERN[14].ACLR
RESET => SPDRAWPATTERN[15].ACLR
RESET => SPPREDRAWEND.ACLR
RESET => SPLINEBUFDRAWWE.ACLR
RESET => LASTCC0LOCALPLANENUMV[0].ACLR
RESET => LASTCC0LOCALPLANENUMV[1].ACLR
RESET => LASTCC0LOCALPLANENUMV[2].ACLR
RESET => SPCC0FOUNDV.ACLR
RESET => VDPS5S6SPCOLLISIONYV[0].ACLR
RESET => VDPS5S6SPCOLLISIONYV[1].ACLR
RESET => VDPS5S6SPCOLLISIONYV[2].ACLR
RESET => VDPS5S6SPCOLLISIONYV[3].ACLR
RESET => VDPS5S6SPCOLLISIONYV[4].ACLR
RESET => VDPS5S6SPCOLLISIONYV[5].ACLR
RESET => VDPS5S6SPCOLLISIONYV[6].ACLR
RESET => VDPS5S6SPCOLLISIONYV[7].ACLR
RESET => VDPS5S6SPCOLLISIONYV[8].ACLR
RESET => VDPS3S4SPCOLLISIONXV[0].ACLR
RESET => VDPS3S4SPCOLLISIONXV[1].ACLR
RESET => VDPS3S4SPCOLLISIONXV[2].ACLR
RESET => VDPS3S4SPCOLLISIONXV[3].ACLR
RESET => VDPS3S4SPCOLLISIONXV[4].ACLR
RESET => VDPS3S4SPCOLLISIONXV[5].ACLR
RESET => VDPS3S4SPCOLLISIONXV[6].ACLR
RESET => VDPS3S4SPCOLLISIONXV[7].ACLR
RESET => VDPS3S4SPCOLLISIONXV[8].ACLR
RESET => VDPS0SPCOLLISIONINCIDENCEV.ACLR
RESET => SPPREPAREEND.ACLR
RESET => SPPREPARELOCALPLANENUM[0].ACLR
RESET => SPPREPARELOCALPLANENUM[1].ACLR
RESET => SPPREPARELOCALPLANENUM[2].ACLR
RESET => IRAMADRPREPARE[0].ACLR
RESET => IRAMADRPREPARE[1].ACLR
RESET => IRAMADRPREPARE[2].ACLR
RESET => IRAMADRPREPARE[3].ACLR
RESET => IRAMADRPREPARE[4].ACLR
RESET => IRAMADRPREPARE[5].ACLR
RESET => IRAMADRPREPARE[6].ACLR
RESET => IRAMADRPREPARE[7].ACLR
RESET => IRAMADRPREPARE[8].ACLR
RESET => IRAMADRPREPARE[9].ACLR
RESET => IRAMADRPREPARE[10].ACLR
RESET => IRAMADRPREPARE[11].ACLR
RESET => IRAMADRPREPARE[12].ACLR
RESET => IRAMADRPREPARE[13].ACLR
RESET => IRAMADRPREPARE[14].ACLR
RESET => IRAMADRPREPARE[15].ACLR
RESET => IRAMADRPREPARE[16].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[0].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[1].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[2].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[3].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[4].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[5].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[6].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[7].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[8].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[9].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[10].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[11].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[12].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[13].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[14].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[15].ACLR
RESET => FF_Y_TEST_VRAM_ADDR[16].ACLR
RESET => FF_SP_OVERMAP_NUM[0].PRESET
RESET => FF_SP_OVERMAP_NUM[1].PRESET
RESET => FF_SP_OVERMAP_NUM[2].PRESET
RESET => FF_SP_OVERMAP_NUM[3].PRESET
RESET => FF_SP_OVERMAP_NUM[4].PRESET
RESET => FF_SP_OVERMAP.ACLR
RESET => FF_Y_TEST_LISTUP_ADDR[0].ACLR
RESET => FF_Y_TEST_LISTUP_ADDR[1].ACLR
RESET => FF_Y_TEST_LISTUP_ADDR[2].ACLR
RESET => FF_Y_TEST_LISTUP_ADDR[3].ACLR
RESET => FF_Y_TEST_SP_NUM[0].ACLR
RESET => FF_Y_TEST_SP_NUM[1].ACLR
RESET => FF_Y_TEST_SP_NUM[2].ACLR
RESET => FF_Y_TEST_SP_NUM[3].ACLR
RESET => FF_Y_TEST_SP_NUM[4].ACLR
RESET => FF_Y_TEST_EN.ACLR
RESET => SPVRAMACCESSING~reg0.ACLR
RESET => FF_SP_EN.ACLR
RESET => SPSTATE~4.DATAIN
RESET => SPPREPARELINENUM[3].ENA
RESET => SPPREPARELINENUM[2].ENA
RESET => SPPREPARELINENUM[1].ENA
RESET => SPPREPARELINENUM[0].ENA
RESET => SPINFORAMX_IN[8].ENA
RESET => SPINFORAMX_IN[7].ENA
RESET => SPINFORAMX_IN[6].ENA
RESET => SPINFORAMX_IN[5].ENA
RESET => SPINFORAMX_IN[4].ENA
RESET => SPINFORAMX_IN[3].ENA
RESET => SPINFORAMX_IN[2].ENA
RESET => SPINFORAMX_IN[1].ENA
RESET => SPINFORAMX_IN[0].ENA
RESET => SPPREPAREPATTERNNUM[7].ENA
RESET => SPPREPAREPATTERNNUM[6].ENA
RESET => SPPREPAREPATTERNNUM[5].ENA
RESET => SPPREPAREPATTERNNUM[4].ENA
RESET => SPPREPAREPATTERNNUM[3].ENA
RESET => SPPREPAREPATTERNNUM[2].ENA
RESET => SPPREPAREPATTERNNUM[1].ENA
RESET => SPPREPAREPATTERNNUM[0].ENA
RESET => SPINFORAMPATTERN_IN[15].ENA
RESET => SPINFORAMPATTERN_IN[14].ENA
RESET => SPINFORAMPATTERN_IN[13].ENA
RESET => SPINFORAMPATTERN_IN[12].ENA
RESET => SPINFORAMPATTERN_IN[11].ENA
RESET => SPINFORAMPATTERN_IN[10].ENA
RESET => SPINFORAMPATTERN_IN[9].ENA
RESET => SPINFORAMPATTERN_IN[8].ENA
RESET => SPINFORAMPATTERN_IN[7].ENA
RESET => SPINFORAMPATTERN_IN[6].ENA
RESET => SPINFORAMPATTERN_IN[5].ENA
RESET => SPINFORAMPATTERN_IN[4].ENA
RESET => SPINFORAMPATTERN_IN[3].ENA
RESET => SPINFORAMPATTERN_IN[2].ENA
RESET => SPINFORAMPATTERN_IN[1].ENA
RESET => SPINFORAMPATTERN_IN[0].ENA
RESET => SPINFORAMCOLOR_IN[3].ENA
RESET => SPINFORAMCOLOR_IN[2].ENA
RESET => SPINFORAMCOLOR_IN[1].ENA
RESET => SPINFORAMCOLOR_IN[0].ENA
RESET => SPINFORAMCC_IN.ENA
RESET => SPINFORAMIC_IN.ENA
RESET => SPDRAWX[8].ENA
RESET => SPDRAWX[7].ENA
RESET => SPDRAWX[6].ENA
RESET => SPDRAWX[5].ENA
RESET => SPDRAWX[4].ENA
RESET => SPDRAWX[3].ENA
RESET => SPDRAWX[2].ENA
RESET => SPDRAWX[1].ENA
RESET => SPDRAWX[0].ENA
RESET => SPPREDRAWLOCALPLANENUM[2].ENA
RESET => SPPREDRAWLOCALPLANENUM[1].ENA
RESET => SPPREDRAWLOCALPLANENUM[0].ENA
RESET => FF_VDPS0RESETACK.ENA
RESET => FF_VDPS5RESETACK.ENA
RESET => PVDPS0SPCOLLISIONINCIDENCE~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[8]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[7]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[6]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[5]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[4]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[3]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[2]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[1]~reg0.ENA
RESET => PVDPS3S4SPCOLLISIONX[0]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[8]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[7]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[6]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[5]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[4]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[3]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[2]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[1]~reg0.ENA
RESET => PVDPS5S6SPCOLLISIONY[0]~reg0.ENA
DOTSTATE[0] => Equal1.IN3
DOTSTATE[0] => Equal8.IN3
DOTSTATE[0] => Equal11.IN3
DOTSTATE[0] => Mux17.IN3
DOTSTATE[0] => Mux65.IN2
DOTSTATE[0] => Mux66.IN2
DOTSTATE[0] => Mux67.IN2
DOTSTATE[0] => Mux68.IN2
DOTSTATE[0] => Mux69.IN2
DOTSTATE[0] => Mux70.IN2
DOTSTATE[0] => Mux71.IN2
DOTSTATE[0] => Mux72.IN2
DOTSTATE[0] => Mux73.IN2
DOTSTATE[0] => Mux74.IN2
DOTSTATE[0] => Mux75.IN2
DOTSTATE[0] => Mux76.IN2
DOTSTATE[0] => Mux77.IN2
DOTSTATE[0] => Mux78.IN2
DOTSTATE[0] => Mux79.IN2
DOTSTATE[0] => Mux80.IN2
DOTSTATE[0] => Mux81.IN2
DOTSTATE[0] => Mux82.IN2
DOTSTATE[0] => Mux83.IN2
DOTSTATE[0] => Mux84.IN2
DOTSTATE[0] => Mux85.IN2
DOTSTATE[0] => Mux86.IN2
DOTSTATE[0] => Mux87.IN2
DOTSTATE[0] => Mux88.IN2
DOTSTATE[0] => Mux89.IN2
DOTSTATE[0] => Mux90.IN2
DOTSTATE[0] => Mux91.IN2
DOTSTATE[0] => Mux92.IN2
DOTSTATE[0] => Mux93.IN2
DOTSTATE[0] => Mux94.IN2
DOTSTATE[0] => Mux95.IN2
DOTSTATE[0] => Mux96.IN2
DOTSTATE[0] => Mux97.IN2
DOTSTATE[0] => Mux98.IN2
DOTSTATE[0] => Mux99.IN2
DOTSTATE[0] => Mux100.IN2
DOTSTATE[0] => Mux101.IN2
DOTSTATE[0] => Mux102.IN2
DOTSTATE[0] => Mux103.IN2
DOTSTATE[0] => Mux104.IN2
DOTSTATE[0] => Mux105.IN2
DOTSTATE[0] => Mux106.IN2
DOTSTATE[0] => Mux107.IN2
DOTSTATE[0] => Mux108.IN2
DOTSTATE[0] => Mux109.IN2
DOTSTATE[0] => Mux110.IN2
DOTSTATE[0] => Mux111.IN2
DOTSTATE[0] => Mux117.IN3
DOTSTATE[0] => Mux118.IN2
DOTSTATE[0] => Mux119.IN2
DOTSTATE[0] => Mux120.IN2
DOTSTATE[0] => Mux121.IN2
DOTSTATE[0] => Mux122.IN2
DOTSTATE[0] => Mux123.IN2
DOTSTATE[0] => Mux124.IN2
DOTSTATE[0] => Mux125.IN2
DOTSTATE[0] => Mux126.IN2
DOTSTATE[0] => Mux127.IN2
DOTSTATE[0] => Mux128.IN2
DOTSTATE[0] => Mux129.IN2
DOTSTATE[0] => Mux130.IN2
DOTSTATE[0] => Mux131.IN2
DOTSTATE[0] => Mux132.IN2
DOTSTATE[0] => Mux133.IN2
DOTSTATE[0] => Mux134.IN2
DOTSTATE[0] => Mux135.IN2
DOTSTATE[0] => Mux136.IN2
DOTSTATE[0] => Mux137.IN2
DOTSTATE[0] => Mux138.IN2
DOTSTATE[0] => Mux139.IN2
DOTSTATE[0] => Mux140.IN2
DOTSTATE[0] => Mux141.IN2
DOTSTATE[0] => Mux142.IN2
DOTSTATE[0] => Mux143.IN2
DOTSTATE[0] => Mux144.IN2
DOTSTATE[0] => Mux145.IN2
DOTSTATE[0] => Mux146.IN2
DOTSTATE[0] => Mux147.IN2
DOTSTATE[0] => Mux148.IN2
DOTSTATE[0] => Mux149.IN2
DOTSTATE[0] => Mux150.IN2
DOTSTATE[0] => Mux151.IN1
DOTSTATE[0] => Mux152.IN1
DOTSTATE[0] => Mux153.IN1
DOTSTATE[0] => Mux154.IN1
DOTSTATE[0] => Mux155.IN2
DOTSTATE[0] => Mux156.IN2
DOTSTATE[0] => Mux157.IN2
DOTSTATE[0] => Mux158.IN2
DOTSTATE[0] => Mux159.IN2
DOTSTATE[0] => Mux160.IN2
DOTSTATE[0] => Mux161.IN2
DOTSTATE[0] => Mux162.IN2
DOTSTATE[0] => Mux163.IN2
DOTSTATE[0] => Mux164.IN2
DOTSTATE[0] => Mux165.IN2
DOTSTATE[0] => Mux166.IN2
DOTSTATE[0] => Mux167.IN2
DOTSTATE[0] => Mux168.IN2
DOTSTATE[0] => Mux169.IN2
DOTSTATE[0] => Mux170.IN2
DOTSTATE[0] => Mux171.IN2
DOTSTATE[0] => Mux172.IN2
DOTSTATE[0] => Mux173.IN2
DOTSTATE[0] => Mux174.IN2
DOTSTATE[0] => Mux175.IN2
DOTSTATE[0] => Mux176.IN2
DOTSTATE[0] => Mux177.IN2
DOTSTATE[0] => Mux178.IN2
DOTSTATE[0] => Mux179.IN2
DOTSTATE[0] => Mux180.IN2
DOTSTATE[0] => Mux181.IN2
DOTSTATE[0] => Mux182.IN2
DOTSTATE[0] => Mux183.IN2
DOTSTATE[0] => Mux184.IN2
DOTSTATE[0] => Mux185.IN2
DOTSTATE[0] => Mux186.IN2
DOTSTATE[0] => Mux187.IN2
DOTSTATE[0] => Mux188.IN2
DOTSTATE[0] => Mux189.IN2
DOTSTATE[1] => Equal1.IN2
DOTSTATE[1] => Equal8.IN2
DOTSTATE[1] => Equal11.IN2
DOTSTATE[1] => Mux17.IN2
DOTSTATE[1] => Mux65.IN1
DOTSTATE[1] => Mux66.IN1
DOTSTATE[1] => Mux67.IN1
DOTSTATE[1] => Mux68.IN1
DOTSTATE[1] => Mux69.IN1
DOTSTATE[1] => Mux70.IN1
DOTSTATE[1] => Mux71.IN1
DOTSTATE[1] => Mux72.IN1
DOTSTATE[1] => Mux73.IN1
DOTSTATE[1] => Mux74.IN1
DOTSTATE[1] => Mux75.IN1
DOTSTATE[1] => Mux76.IN1
DOTSTATE[1] => Mux77.IN1
DOTSTATE[1] => Mux78.IN1
DOTSTATE[1] => Mux79.IN1
DOTSTATE[1] => Mux80.IN1
DOTSTATE[1] => Mux81.IN1
DOTSTATE[1] => Mux82.IN1
DOTSTATE[1] => Mux83.IN1
DOTSTATE[1] => Mux84.IN1
DOTSTATE[1] => Mux85.IN1
DOTSTATE[1] => Mux86.IN1
DOTSTATE[1] => Mux87.IN1
DOTSTATE[1] => Mux88.IN1
DOTSTATE[1] => Mux89.IN1
DOTSTATE[1] => Mux90.IN1
DOTSTATE[1] => Mux91.IN1
DOTSTATE[1] => Mux92.IN1
DOTSTATE[1] => Mux93.IN1
DOTSTATE[1] => Mux94.IN1
DOTSTATE[1] => Mux95.IN1
DOTSTATE[1] => Mux96.IN1
DOTSTATE[1] => Mux97.IN1
DOTSTATE[1] => Mux98.IN1
DOTSTATE[1] => Mux99.IN1
DOTSTATE[1] => Mux100.IN1
DOTSTATE[1] => Mux101.IN1
DOTSTATE[1] => Mux102.IN1
DOTSTATE[1] => Mux103.IN1
DOTSTATE[1] => Mux104.IN1
DOTSTATE[1] => Mux105.IN1
DOTSTATE[1] => Mux106.IN1
DOTSTATE[1] => Mux107.IN1
DOTSTATE[1] => Mux108.IN1
DOTSTATE[1] => Mux109.IN1
DOTSTATE[1] => Mux110.IN1
DOTSTATE[1] => Mux111.IN1
DOTSTATE[1] => Mux117.IN2
DOTSTATE[1] => Mux118.IN1
DOTSTATE[1] => Mux119.IN1
DOTSTATE[1] => Mux120.IN1
DOTSTATE[1] => Mux121.IN1
DOTSTATE[1] => Mux122.IN1
DOTSTATE[1] => Mux123.IN1
DOTSTATE[1] => Mux124.IN1
DOTSTATE[1] => Mux125.IN1
DOTSTATE[1] => Mux126.IN1
DOTSTATE[1] => Mux127.IN1
DOTSTATE[1] => Mux128.IN1
DOTSTATE[1] => Mux129.IN1
DOTSTATE[1] => Mux130.IN1
DOTSTATE[1] => Mux131.IN1
DOTSTATE[1] => Mux132.IN1
DOTSTATE[1] => Mux133.IN1
DOTSTATE[1] => Mux134.IN1
DOTSTATE[1] => Mux135.IN1
DOTSTATE[1] => Mux136.IN1
DOTSTATE[1] => Mux137.IN1
DOTSTATE[1] => Mux138.IN1
DOTSTATE[1] => Mux139.IN1
DOTSTATE[1] => Mux140.IN1
DOTSTATE[1] => Mux141.IN1
DOTSTATE[1] => Mux142.IN1
DOTSTATE[1] => Mux143.IN1
DOTSTATE[1] => Mux144.IN1
DOTSTATE[1] => Mux145.IN1
DOTSTATE[1] => Mux146.IN1
DOTSTATE[1] => Mux147.IN1
DOTSTATE[1] => Mux148.IN1
DOTSTATE[1] => Mux149.IN1
DOTSTATE[1] => Mux150.IN1
DOTSTATE[1] => Mux151.IN0
DOTSTATE[1] => Mux152.IN0
DOTSTATE[1] => Mux153.IN0
DOTSTATE[1] => Mux154.IN0
DOTSTATE[1] => Mux155.IN1
DOTSTATE[1] => Mux156.IN1
DOTSTATE[1] => Mux157.IN1
DOTSTATE[1] => Mux158.IN1
DOTSTATE[1] => Mux159.IN1
DOTSTATE[1] => Mux160.IN1
DOTSTATE[1] => Mux161.IN1
DOTSTATE[1] => Mux162.IN1
DOTSTATE[1] => Mux163.IN1
DOTSTATE[1] => Mux164.IN1
DOTSTATE[1] => Mux165.IN1
DOTSTATE[1] => Mux166.IN1
DOTSTATE[1] => Mux167.IN1
DOTSTATE[1] => Mux168.IN1
DOTSTATE[1] => Mux169.IN1
DOTSTATE[1] => Mux170.IN1
DOTSTATE[1] => Mux171.IN1
DOTSTATE[1] => Mux172.IN1
DOTSTATE[1] => Mux173.IN1
DOTSTATE[1] => Mux174.IN1
DOTSTATE[1] => Mux175.IN1
DOTSTATE[1] => Mux176.IN1
DOTSTATE[1] => Mux177.IN1
DOTSTATE[1] => Mux178.IN1
DOTSTATE[1] => Mux179.IN1
DOTSTATE[1] => Mux180.IN1
DOTSTATE[1] => Mux181.IN1
DOTSTATE[1] => Mux182.IN1
DOTSTATE[1] => Mux183.IN1
DOTSTATE[1] => Mux184.IN1
DOTSTATE[1] => Mux185.IN1
DOTSTATE[1] => Mux186.IN1
DOTSTATE[1] => Mux187.IN1
DOTSTATE[1] => Mux188.IN1
DOTSTATE[1] => Mux189.IN1
EIGHTDOTSTATE[0] => Equal0.IN5
EIGHTDOTSTATE[0] => Equal10.IN5
EIGHTDOTSTATE[0] => Mux0.IN2
EIGHTDOTSTATE[0] => Mux1.IN2
EIGHTDOTSTATE[0] => Mux2.IN2
EIGHTDOTSTATE[0] => Mux3.IN2
EIGHTDOTSTATE[0] => Mux4.IN2
EIGHTDOTSTATE[0] => Mux5.IN2
EIGHTDOTSTATE[0] => Mux6.IN2
EIGHTDOTSTATE[0] => Mux7.IN2
EIGHTDOTSTATE[0] => Mux8.IN2
EIGHTDOTSTATE[0] => Mux9.IN2
EIGHTDOTSTATE[0] => Mux10.IN2
EIGHTDOTSTATE[0] => Mux11.IN2
EIGHTDOTSTATE[0] => Mux12.IN2
EIGHTDOTSTATE[0] => Mux13.IN2
EIGHTDOTSTATE[0] => Mux14.IN2
EIGHTDOTSTATE[0] => Mux15.IN5
EIGHTDOTSTATE[0] => Mux16.IN5
EIGHTDOTSTATE[0] => Mux18.IN3
EIGHTDOTSTATE[0] => Mux19.IN3
EIGHTDOTSTATE[0] => Mux20.IN3
EIGHTDOTSTATE[0] => Mux21.IN3
EIGHTDOTSTATE[0] => Mux22.IN4
EIGHTDOTSTATE[0] => Mux23.IN3
EIGHTDOTSTATE[0] => Mux24.IN3
EIGHTDOTSTATE[0] => Mux25.IN3
EIGHTDOTSTATE[0] => Mux26.IN2
EIGHTDOTSTATE[0] => Mux27.IN2
EIGHTDOTSTATE[0] => Mux28.IN2
EIGHTDOTSTATE[0] => Mux29.IN2
EIGHTDOTSTATE[0] => Mux30.IN2
EIGHTDOTSTATE[0] => Mux31.IN2
EIGHTDOTSTATE[0] => Mux32.IN2
EIGHTDOTSTATE[0] => Mux33.IN2
EIGHTDOTSTATE[0] => Mux34.IN2
EIGHTDOTSTATE[0] => Mux35.IN2
EIGHTDOTSTATE[0] => Mux36.IN2
EIGHTDOTSTATE[0] => Mux37.IN2
EIGHTDOTSTATE[0] => Mux38.IN2
EIGHTDOTSTATE[0] => Mux39.IN3
EIGHTDOTSTATE[0] => Mux40.IN3
EIGHTDOTSTATE[0] => Mux41.IN3
EIGHTDOTSTATE[0] => Mux42.IN3
EIGHTDOTSTATE[0] => Mux43.IN3
EIGHTDOTSTATE[0] => Mux44.IN3
EIGHTDOTSTATE[0] => Mux45.IN3
EIGHTDOTSTATE[0] => Mux46.IN3
EIGHTDOTSTATE[0] => Mux47.IN4
EIGHTDOTSTATE[0] => Mux48.IN4
EIGHTDOTSTATE[0] => Mux49.IN4
EIGHTDOTSTATE[0] => Mux50.IN4
EIGHTDOTSTATE[0] => Mux51.IN4
EIGHTDOTSTATE[0] => Mux52.IN4
EIGHTDOTSTATE[0] => Mux53.IN4
EIGHTDOTSTATE[0] => Mux54.IN4
EIGHTDOTSTATE[0] => Mux55.IN2
EIGHTDOTSTATE[0] => Mux56.IN2
EIGHTDOTSTATE[0] => Mux57.IN2
EIGHTDOTSTATE[0] => Mux58.IN2
EIGHTDOTSTATE[0] => Mux59.IN3
EIGHTDOTSTATE[0] => Mux60.IN3
EIGHTDOTSTATE[0] => Mux61.IN3
EIGHTDOTSTATE[0] => Mux62.IN3
EIGHTDOTSTATE[0] => Mux63.IN3
EIGHTDOTSTATE[0] => Mux64.IN3
EIGHTDOTSTATE[0] => Equal13.IN5
EIGHTDOTSTATE[1] => Equal0.IN4
EIGHTDOTSTATE[1] => Equal10.IN4
EIGHTDOTSTATE[1] => Mux0.IN1
EIGHTDOTSTATE[1] => Mux1.IN1
EIGHTDOTSTATE[1] => Mux2.IN1
EIGHTDOTSTATE[1] => Mux3.IN1
EIGHTDOTSTATE[1] => Mux4.IN1
EIGHTDOTSTATE[1] => Mux5.IN1
EIGHTDOTSTATE[1] => Mux6.IN1
EIGHTDOTSTATE[1] => Mux7.IN1
EIGHTDOTSTATE[1] => Mux8.IN1
EIGHTDOTSTATE[1] => Mux9.IN1
EIGHTDOTSTATE[1] => Mux10.IN1
EIGHTDOTSTATE[1] => Mux11.IN1
EIGHTDOTSTATE[1] => Mux12.IN1
EIGHTDOTSTATE[1] => Mux13.IN1
EIGHTDOTSTATE[1] => Mux14.IN1
EIGHTDOTSTATE[1] => Mux15.IN4
EIGHTDOTSTATE[1] => Mux16.IN4
EIGHTDOTSTATE[1] => Mux18.IN2
EIGHTDOTSTATE[1] => Mux19.IN2
EIGHTDOTSTATE[1] => Mux20.IN2
EIGHTDOTSTATE[1] => Mux21.IN2
EIGHTDOTSTATE[1] => Mux22.IN3
EIGHTDOTSTATE[1] => Mux23.IN2
EIGHTDOTSTATE[1] => Mux24.IN2
EIGHTDOTSTATE[1] => Mux25.IN2
EIGHTDOTSTATE[1] => Mux26.IN1
EIGHTDOTSTATE[1] => Mux27.IN1
EIGHTDOTSTATE[1] => Mux28.IN1
EIGHTDOTSTATE[1] => Mux29.IN1
EIGHTDOTSTATE[1] => Mux30.IN1
EIGHTDOTSTATE[1] => Mux31.IN1
EIGHTDOTSTATE[1] => Mux32.IN1
EIGHTDOTSTATE[1] => Mux33.IN1
EIGHTDOTSTATE[1] => Mux34.IN1
EIGHTDOTSTATE[1] => Mux35.IN1
EIGHTDOTSTATE[1] => Mux36.IN1
EIGHTDOTSTATE[1] => Mux37.IN1
EIGHTDOTSTATE[1] => Mux38.IN1
EIGHTDOTSTATE[1] => Mux39.IN2
EIGHTDOTSTATE[1] => Mux40.IN2
EIGHTDOTSTATE[1] => Mux41.IN2
EIGHTDOTSTATE[1] => Mux42.IN2
EIGHTDOTSTATE[1] => Mux43.IN2
EIGHTDOTSTATE[1] => Mux44.IN2
EIGHTDOTSTATE[1] => Mux45.IN2
EIGHTDOTSTATE[1] => Mux46.IN2
EIGHTDOTSTATE[1] => Mux47.IN3
EIGHTDOTSTATE[1] => Mux48.IN3
EIGHTDOTSTATE[1] => Mux49.IN3
EIGHTDOTSTATE[1] => Mux50.IN3
EIGHTDOTSTATE[1] => Mux51.IN3
EIGHTDOTSTATE[1] => Mux52.IN3
EIGHTDOTSTATE[1] => Mux53.IN3
EIGHTDOTSTATE[1] => Mux54.IN3
EIGHTDOTSTATE[1] => Mux55.IN1
EIGHTDOTSTATE[1] => Mux56.IN1
EIGHTDOTSTATE[1] => Mux57.IN1
EIGHTDOTSTATE[1] => Mux58.IN1
EIGHTDOTSTATE[1] => Mux59.IN2
EIGHTDOTSTATE[1] => Mux60.IN2
EIGHTDOTSTATE[1] => Mux61.IN2
EIGHTDOTSTATE[1] => Mux62.IN2
EIGHTDOTSTATE[1] => Mux63.IN2
EIGHTDOTSTATE[1] => Mux64.IN2
EIGHTDOTSTATE[1] => Equal13.IN4
EIGHTDOTSTATE[2] => Equal0.IN3
EIGHTDOTSTATE[2] => Equal10.IN3
EIGHTDOTSTATE[2] => Mux0.IN0
EIGHTDOTSTATE[2] => Mux1.IN0
EIGHTDOTSTATE[2] => Mux2.IN0
EIGHTDOTSTATE[2] => Mux3.IN0
EIGHTDOTSTATE[2] => Mux4.IN0
EIGHTDOTSTATE[2] => Mux5.IN0
EIGHTDOTSTATE[2] => Mux6.IN0
EIGHTDOTSTATE[2] => Mux7.IN0
EIGHTDOTSTATE[2] => Mux8.IN0
EIGHTDOTSTATE[2] => Mux9.IN0
EIGHTDOTSTATE[2] => Mux10.IN0
EIGHTDOTSTATE[2] => Mux11.IN0
EIGHTDOTSTATE[2] => Mux12.IN0
EIGHTDOTSTATE[2] => Mux13.IN0
EIGHTDOTSTATE[2] => Mux14.IN0
EIGHTDOTSTATE[2] => Mux15.IN3
EIGHTDOTSTATE[2] => Mux16.IN3
EIGHTDOTSTATE[2] => Mux18.IN1
EIGHTDOTSTATE[2] => Mux19.IN1
EIGHTDOTSTATE[2] => Mux20.IN1
EIGHTDOTSTATE[2] => Mux21.IN1
EIGHTDOTSTATE[2] => Mux22.IN2
EIGHTDOTSTATE[2] => Mux23.IN1
EIGHTDOTSTATE[2] => Mux24.IN1
EIGHTDOTSTATE[2] => Mux25.IN1
EIGHTDOTSTATE[2] => Mux26.IN0
EIGHTDOTSTATE[2] => Mux27.IN0
EIGHTDOTSTATE[2] => Mux28.IN0
EIGHTDOTSTATE[2] => Mux29.IN0
EIGHTDOTSTATE[2] => Mux30.IN0
EIGHTDOTSTATE[2] => Mux31.IN0
EIGHTDOTSTATE[2] => Mux32.IN0
EIGHTDOTSTATE[2] => Mux33.IN0
EIGHTDOTSTATE[2] => Mux34.IN0
EIGHTDOTSTATE[2] => Mux35.IN0
EIGHTDOTSTATE[2] => Mux36.IN0
EIGHTDOTSTATE[2] => Mux37.IN0
EIGHTDOTSTATE[2] => Mux38.IN0
EIGHTDOTSTATE[2] => Mux39.IN1
EIGHTDOTSTATE[2] => Mux40.IN1
EIGHTDOTSTATE[2] => Mux41.IN1
EIGHTDOTSTATE[2] => Mux42.IN1
EIGHTDOTSTATE[2] => Mux43.IN1
EIGHTDOTSTATE[2] => Mux44.IN1
EIGHTDOTSTATE[2] => Mux45.IN1
EIGHTDOTSTATE[2] => Mux46.IN1
EIGHTDOTSTATE[2] => Mux47.IN2
EIGHTDOTSTATE[2] => Mux48.IN2
EIGHTDOTSTATE[2] => Mux49.IN2
EIGHTDOTSTATE[2] => Mux50.IN2
EIGHTDOTSTATE[2] => Mux51.IN2
EIGHTDOTSTATE[2] => Mux52.IN2
EIGHTDOTSTATE[2] => Mux53.IN2
EIGHTDOTSTATE[2] => Mux54.IN2
EIGHTDOTSTATE[2] => Mux55.IN0
EIGHTDOTSTATE[2] => Mux56.IN0
EIGHTDOTSTATE[2] => Mux57.IN0
EIGHTDOTSTATE[2] => Mux58.IN0
EIGHTDOTSTATE[2] => Mux59.IN1
EIGHTDOTSTATE[2] => Mux60.IN1
EIGHTDOTSTATE[2] => Mux61.IN1
EIGHTDOTSTATE[2] => Mux62.IN1
EIGHTDOTSTATE[2] => Mux63.IN1
EIGHTDOTSTATE[2] => Mux64.IN1
EIGHTDOTSTATE[2] => Equal13.IN3
DOTCOUNTERX[0] => Equal2.IN19
DOTCOUNTERX[0] => Equal9.IN19
DOTCOUNTERX[0] => Equal14.IN11
DOTCOUNTERX[0] => process_16.IN0
DOTCOUNTERX[0] => Equal17.IN11
DOTCOUNTERX[0] => Equal19.IN19
DOTCOUNTERX[1] => Equal2.IN18
DOTCOUNTERX[1] => Equal9.IN18
DOTCOUNTERX[1] => Equal14.IN10
DOTCOUNTERX[1] => Equal17.IN10
DOTCOUNTERX[1] => Equal19.IN18
DOTCOUNTERX[2] => Equal2.IN17
DOTCOUNTERX[2] => Equal9.IN17
DOTCOUNTERX[2] => Equal14.IN9
DOTCOUNTERX[2] => Equal17.IN9
DOTCOUNTERX[2] => Equal19.IN17
DOTCOUNTERX[3] => Equal2.IN16
DOTCOUNTERX[3] => Equal9.IN16
DOTCOUNTERX[3] => Equal14.IN8
DOTCOUNTERX[3] => Equal17.IN8
DOTCOUNTERX[3] => Equal19.IN16
DOTCOUNTERX[4] => Equal2.IN15
DOTCOUNTERX[4] => Equal9.IN15
DOTCOUNTERX[4] => Equal14.IN7
DOTCOUNTERX[4] => Equal17.IN7
DOTCOUNTERX[4] => Equal19.IN15
DOTCOUNTERX[5] => Equal2.IN14
DOTCOUNTERX[5] => Equal9.IN14
DOTCOUNTERX[5] => Equal19.IN14
DOTCOUNTERX[6] => Equal2.IN13
DOTCOUNTERX[6] => Equal9.IN13
DOTCOUNTERX[6] => Equal19.IN13
DOTCOUNTERX[7] => Equal2.IN12
DOTCOUNTERX[7] => Equal9.IN12
DOTCOUNTERX[7] => Equal19.IN12
DOTCOUNTERX[8] => Equal2.IN11
DOTCOUNTERX[8] => Equal9.IN11
DOTCOUNTERX[8] => Equal19.IN11
DOTCOUNTERYP[0] => Add0.IN10
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[7].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[6].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[5].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[4].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[3].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[2].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[1].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_E[0].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[7].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[6].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[5].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[4].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[3].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[2].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[1].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_E[0].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFWE_E.OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[7].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[6].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[5].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[4].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[3].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[2].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[1].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFADDR_O[0].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[7].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[6].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[5].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[4].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[3].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[2].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[1].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDATA_IN_O[0].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFWE_O.OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[7].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[6].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[5].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[4].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[3].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[2].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[1].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDRAWDATA_OUT[0].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDISPDATA_OUT[7].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDISPDATA_OUT[3].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDISPDATA_OUT[2].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDISPDATA_OUT[1].OUTPUTSELECT
DOTCOUNTERYP[0] => SPLINEBUFDISPDATA_OUT[0].OUTPUTSELECT
DOTCOUNTERYP[1] => Add0.IN9
DOTCOUNTERYP[2] => Add0.IN8
DOTCOUNTERYP[3] => Add0.IN7
DOTCOUNTERYP[4] => Add0.IN6
DOTCOUNTERYP[5] => Add0.IN5
DOTCOUNTERYP[6] => Add0.IN4
DOTCOUNTERYP[7] => Add0.IN3
DOTCOUNTERYP[8] => Add0.IN2
BWINDOW_Y => SPVRAMACCESSING.IN0
PVDPS0SPCOLLISIONINCIDENCE <= PVDPS0SPCOLLISIONINCIDENCE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS0SPOVERMAPPED <= FF_SP_OVERMAP.DB_MAX_OUTPUT_PORT_TYPE
PVDPS0SPOVERMAPPEDNUM[0] <= FF_SP_OVERMAP_NUM[0].DB_MAX_OUTPUT_PORT_TYPE
PVDPS0SPOVERMAPPEDNUM[1] <= FF_SP_OVERMAP_NUM[1].DB_MAX_OUTPUT_PORT_TYPE
PVDPS0SPOVERMAPPEDNUM[2] <= FF_SP_OVERMAP_NUM[2].DB_MAX_OUTPUT_PORT_TYPE
PVDPS0SPOVERMAPPEDNUM[3] <= FF_SP_OVERMAP_NUM[3].DB_MAX_OUTPUT_PORT_TYPE
PVDPS0SPOVERMAPPEDNUM[4] <= FF_SP_OVERMAP_NUM[4].DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[0] <= PVDPS3S4SPCOLLISIONX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[1] <= PVDPS3S4SPCOLLISIONX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[2] <= PVDPS3S4SPCOLLISIONX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[3] <= PVDPS3S4SPCOLLISIONX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[4] <= PVDPS3S4SPCOLLISIONX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[5] <= PVDPS3S4SPCOLLISIONX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[6] <= PVDPS3S4SPCOLLISIONX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[7] <= PVDPS3S4SPCOLLISIONX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS3S4SPCOLLISIONX[8] <= PVDPS3S4SPCOLLISIONX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[0] <= PVDPS5S6SPCOLLISIONY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[1] <= PVDPS5S6SPCOLLISIONY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[2] <= PVDPS5S6SPCOLLISIONY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[3] <= PVDPS5S6SPCOLLISIONY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[4] <= PVDPS5S6SPCOLLISIONY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[5] <= PVDPS5S6SPCOLLISIONY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[6] <= PVDPS5S6SPCOLLISIONY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[7] <= PVDPS5S6SPCOLLISIONY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5S6SPCOLLISIONY[8] <= PVDPS5S6SPCOLLISIONY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PVDPS0RESETREQ => process_9.IN1
PVDPS0RESETREQ => process_16.IN1
PVDPS0RESETREQ => FF_VDPS0RESETACK.DATAB
PVDPS0RESETACK <= FF_VDPS0RESETACK.DB_MAX_OUTPUT_PORT_TYPE
PVDPS5RESETREQ => process_16.IN1
PVDPS5RESETREQ => FF_VDPS5RESETACK.DATAB
PVDPS5RESETACK <= FF_VDPS5RESETACK.DB_MAX_OUTPUT_PORT_TYPE
REG_R1_SP_SIZE => W_TARGET_SP_EN.IN1
REG_R1_SP_SIZE => W_TARGET_SP_EN.IN1
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => SPINFORAMPATTERN_IN.OUTPUTSELECT
REG_R1_SP_SIZE => W_TARGET_SP_EN.IN1
REG_R1_SP_SIZE => W_TARGET_SP_EN.IN1
REG_R1_SP_SIZE => READVRAMADDRPTREAD[4].OUTPUTSELECT
REG_R1_SP_SIZE => READVRAMADDRPTREAD[3].OUTPUTSELECT
REG_R1_SP_ZOOM => W_TARGET_SP_EN.IN1
REG_R1_SP_ZOOM => W_TARGET_SP_EN.IN1
REG_R1_SP_ZOOM => SPPREPARELINENUM.OUTPUTSELECT
REG_R1_SP_ZOOM => SPPREPARELINENUM.OUTPUTSELECT
REG_R1_SP_ZOOM => SPPREPARELINENUM.OUTPUTSELECT
REG_R1_SP_ZOOM => SPPREPARELINENUM.OUTPUTSELECT
REG_R1_SP_ZOOM => W_TARGET_SP_EN.IN1
REG_R1_SP_ZOOM => W_TARGET_SP_EN.IN1
REG_R1_SP_ZOOM => process_16.IN1
REG_R11R5_SP_ATR_ADDR[0] => SPATTRTBLBASEADDR.DATAB
REG_R11R5_SP_ATR_ADDR[1] => SPATTRTBLBASEADDR.DATAB
REG_R11R5_SP_ATR_ADDR[2] => SPATTRTBLBASEADDR[2].DATAIN
REG_R11R5_SP_ATR_ADDR[3] => SPATTRTBLBASEADDR[3].DATAIN
REG_R11R5_SP_ATR_ADDR[4] => SPATTRTBLBASEADDR[4].DATAIN
REG_R11R5_SP_ATR_ADDR[5] => SPATTRTBLBASEADDR[5].DATAIN
REG_R11R5_SP_ATR_ADDR[6] => SPATTRTBLBASEADDR[6].DATAIN
REG_R11R5_SP_ATR_ADDR[7] => SPATTRTBLBASEADDR[7].DATAIN
REG_R11R5_SP_ATR_ADDR[8] => SPATTRTBLBASEADDR[8].DATAIN
REG_R11R5_SP_ATR_ADDR[9] => SPATTRTBLBASEADDR[9].DATAIN
REG_R6_SP_GEN_ADDR[0] => SPPTNGENETBLBASEADDR[0].DATAIN
REG_R6_SP_GEN_ADDR[1] => SPPTNGENETBLBASEADDR[1].DATAIN
REG_R6_SP_GEN_ADDR[2] => SPPTNGENETBLBASEADDR[2].DATAIN
REG_R6_SP_GEN_ADDR[3] => SPPTNGENETBLBASEADDR[3].DATAIN
REG_R6_SP_GEN_ADDR[4] => SPPTNGENETBLBASEADDR[4].DATAIN
REG_R6_SP_GEN_ADDR[5] => SPPTNGENETBLBASEADDR[5].DATAIN
REG_R8_COL0_ON => process_16.IN1
REG_R8_SP_OFF => SPVRAMACCESSING.IN1
REG_R23_VSTART_LINE[0] => Add0.IN18
REG_R23_VSTART_LINE[1] => Add0.IN17
REG_R23_VSTART_LINE[2] => Add0.IN16
REG_R23_VSTART_LINE[3] => Add0.IN15
REG_R23_VSTART_LINE[4] => Add0.IN14
REG_R23_VSTART_LINE[5] => Add0.IN13
REG_R23_VSTART_LINE[6] => Add0.IN12
REG_R23_VSTART_LINE[7] => Add0.IN11
REG_R27_H_SCROLL[0] => SPLINEBUFDISPX.DATAB
REG_R27_H_SCROLL[1] => SPLINEBUFDISPX.DATAB
REG_R27_H_SCROLL[2] => SPLINEBUFDISPX.DATAB
SPMODE2 => Equal6.IN7
SPMODE2 => SPINFORAMCC_IN.OUTPUTSELECT
SPMODE2 => SPINFORAMIC_IN.IN0
SPMODE2 => READVRAMADDRCREAD[9].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[8].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[7].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[6].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[5].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[4].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[3].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[2].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[1].OUTPUTSELECT
SPMODE2 => READVRAMADDRCREAD[0].OUTPUTSELECT
SPMODE2 => W_SP_OVERMAP.IN1
SPMODE2 => SPATTRTBLBASEADDR.OUTPUTSELECT
SPMODE2 => SPATTRTBLBASEADDR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
VRAMINTERLEAVEMODE => PRAMADR.OUTPUTSELECT
SPVRAMACCESSING <= SPVRAMACCESSING~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRAMDAT[0] => Equal6.IN15
PRAMDAT[0] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[0] => Mux30.IN3
PRAMDAT[0] => Mux38.IN3
PRAMDAT[0] => Mux46.IN4
PRAMDAT[0] => Mux58.IN3
PRAMDAT[0] => Add2.IN8
PRAMDAT[1] => Equal6.IN14
PRAMDAT[1] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[1] => Mux29.IN3
PRAMDAT[1] => Mux37.IN3
PRAMDAT[1] => Mux45.IN4
PRAMDAT[1] => Mux57.IN3
PRAMDAT[1] => Add2.IN7
PRAMDAT[2] => Equal6.IN13
PRAMDAT[2] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[2] => Mux28.IN3
PRAMDAT[2] => Mux36.IN3
PRAMDAT[2] => Mux44.IN4
PRAMDAT[2] => Mux56.IN3
PRAMDAT[2] => Add2.IN6
PRAMDAT[3] => Equal6.IN12
PRAMDAT[3] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[3] => Mux27.IN3
PRAMDAT[3] => Mux35.IN3
PRAMDAT[3] => Mux43.IN4
PRAMDAT[3] => Mux55.IN3
PRAMDAT[3] => Add2.IN5
PRAMDAT[4] => Equal6.IN11
PRAMDAT[4] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[4] => Mux26.IN3
PRAMDAT[4] => Mux34.IN3
PRAMDAT[4] => Mux42.IN4
PRAMDAT[4] => Add2.IN4
PRAMDAT[5] => Equal6.IN10
PRAMDAT[5] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[5] => SPINFORAMIC_IN.IN1
PRAMDAT[5] => Mux25.IN4
PRAMDAT[5] => Mux33.IN3
PRAMDAT[5] => Mux41.IN4
PRAMDAT[5] => Add2.IN3
PRAMDAT[6] => Equal6.IN9
PRAMDAT[6] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[6] => SPINFORAMCC_IN.DATAB
PRAMDAT[6] => Mux24.IN4
PRAMDAT[6] => Mux32.IN3
PRAMDAT[6] => Mux40.IN4
PRAMDAT[6] => Add2.IN2
PRAMDAT[7] => Equal6.IN8
PRAMDAT[7] => SPINFORAMPATTERN_IN.DATAA
PRAMDAT[7] => SPINFORAMX_IN.OUTPUTSELECT
PRAMDAT[7] => SPINFORAMX_IN.OUTPUTSELECT
PRAMDAT[7] => SPINFORAMX_IN.OUTPUTSELECT
PRAMDAT[7] => SPINFORAMX_IN.OUTPUTSELECT
PRAMDAT[7] => Mux23.IN4
PRAMDAT[7] => Mux31.IN3
PRAMDAT[7] => Mux39.IN4
PRAMDAT[7] => Add2.IN1
PRAMADR[0] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[1] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[2] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[3] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[4] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[5] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[6] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[7] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[8] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[9] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[10] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[11] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[12] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[13] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[14] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[15] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
PRAMADR[16] <= PRAMADR.DB_MAX_OUTPUT_PORT_TYPE
SPCOLOROUT <= SPCOLOROUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPCOLORCODE[0] <= SPCOLORCODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPCOLORCODE[1] <= SPCOLORCODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPCOLORCODE[2] <= SPCOLORCODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPCOLORCODE[3] <= SPCOLORCODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM
ADDRESS[0] => IMEM~2.DATAIN
ADDRESS[0] => IADDRESS[0].DATAIN
ADDRESS[0] => IMEM.WADDR
ADDRESS[1] => IMEM~1.DATAIN
ADDRESS[1] => IADDRESS[1].DATAIN
ADDRESS[1] => IMEM.WADDR1
ADDRESS[2] => IMEM~0.DATAIN
ADDRESS[2] => IADDRESS[2].DATAIN
ADDRESS[2] => IMEM.WADDR2
INCLOCK => IMEM~35.CLK
INCLOCK => IMEM~0.CLK
INCLOCK => IMEM~1.CLK
INCLOCK => IMEM~2.CLK
INCLOCK => IMEM~3.CLK
INCLOCK => IMEM~4.CLK
INCLOCK => IMEM~5.CLK
INCLOCK => IMEM~6.CLK
INCLOCK => IMEM~7.CLK
INCLOCK => IMEM~8.CLK
INCLOCK => IMEM~9.CLK
INCLOCK => IMEM~10.CLK
INCLOCK => IMEM~11.CLK
INCLOCK => IMEM~12.CLK
INCLOCK => IMEM~13.CLK
INCLOCK => IMEM~14.CLK
INCLOCK => IMEM~15.CLK
INCLOCK => IMEM~16.CLK
INCLOCK => IMEM~17.CLK
INCLOCK => IMEM~18.CLK
INCLOCK => IMEM~19.CLK
INCLOCK => IMEM~20.CLK
INCLOCK => IMEM~21.CLK
INCLOCK => IMEM~22.CLK
INCLOCK => IMEM~23.CLK
INCLOCK => IMEM~24.CLK
INCLOCK => IMEM~25.CLK
INCLOCK => IMEM~26.CLK
INCLOCK => IMEM~27.CLK
INCLOCK => IMEM~28.CLK
INCLOCK => IMEM~29.CLK
INCLOCK => IMEM~30.CLK
INCLOCK => IMEM~31.CLK
INCLOCK => IMEM~32.CLK
INCLOCK => IMEM~33.CLK
INCLOCK => IMEM~34.CLK
INCLOCK => IADDRESS[0].CLK
INCLOCK => IADDRESS[1].CLK
INCLOCK => IADDRESS[2].CLK
INCLOCK => IMEM.CLK0
WE => IMEM~35.DATAIN
WE => IMEM.WE
DATA[0] => IMEM~34.DATAIN
DATA[0] => IMEM.DATAIN
DATA[1] => IMEM~33.DATAIN
DATA[1] => IMEM.DATAIN1
DATA[2] => IMEM~32.DATAIN
DATA[2] => IMEM.DATAIN2
DATA[3] => IMEM~31.DATAIN
DATA[3] => IMEM.DATAIN3
DATA[4] => IMEM~30.DATAIN
DATA[4] => IMEM.DATAIN4
DATA[5] => IMEM~29.DATAIN
DATA[5] => IMEM.DATAIN5
DATA[6] => IMEM~28.DATAIN
DATA[6] => IMEM.DATAIN6
DATA[7] => IMEM~27.DATAIN
DATA[7] => IMEM.DATAIN7
DATA[8] => IMEM~26.DATAIN
DATA[8] => IMEM.DATAIN8
DATA[9] => IMEM~25.DATAIN
DATA[9] => IMEM.DATAIN9
DATA[10] => IMEM~24.DATAIN
DATA[10] => IMEM.DATAIN10
DATA[11] => IMEM~23.DATAIN
DATA[11] => IMEM.DATAIN11
DATA[12] => IMEM~22.DATAIN
DATA[12] => IMEM.DATAIN12
DATA[13] => IMEM~21.DATAIN
DATA[13] => IMEM.DATAIN13
DATA[14] => IMEM~20.DATAIN
DATA[14] => IMEM.DATAIN14
DATA[15] => IMEM~19.DATAIN
DATA[15] => IMEM.DATAIN15
DATA[16] => IMEM~18.DATAIN
DATA[16] => IMEM.DATAIN16
DATA[17] => IMEM~17.DATAIN
DATA[17] => IMEM.DATAIN17
DATA[18] => IMEM~16.DATAIN
DATA[18] => IMEM.DATAIN18
DATA[19] => IMEM~15.DATAIN
DATA[19] => IMEM.DATAIN19
DATA[20] => IMEM~14.DATAIN
DATA[20] => IMEM.DATAIN20
DATA[21] => IMEM~13.DATAIN
DATA[21] => IMEM.DATAIN21
DATA[22] => IMEM~12.DATAIN
DATA[22] => IMEM.DATAIN22
DATA[23] => IMEM~11.DATAIN
DATA[23] => IMEM.DATAIN23
DATA[24] => IMEM~10.DATAIN
DATA[24] => IMEM.DATAIN24
DATA[25] => IMEM~9.DATAIN
DATA[25] => IMEM.DATAIN25
DATA[26] => IMEM~8.DATAIN
DATA[26] => IMEM.DATAIN26
DATA[27] => IMEM~7.DATAIN
DATA[27] => IMEM.DATAIN27
DATA[28] => IMEM~6.DATAIN
DATA[28] => IMEM.DATAIN28
DATA[29] => IMEM~5.DATAIN
DATA[29] => IMEM.DATAIN29
DATA[30] => IMEM~4.DATAIN
DATA[30] => IMEM.DATAIN30
DATA[31] => IMEM~3.DATAIN
DATA[31] => IMEM.DATAIN31
Q[0] <= IMEM.DATAOUT
Q[1] <= IMEM.DATAOUT1
Q[2] <= IMEM.DATAOUT2
Q[3] <= IMEM.DATAOUT3
Q[4] <= IMEM.DATAOUT4
Q[5] <= IMEM.DATAOUT5
Q[6] <= IMEM.DATAOUT6
Q[7] <= IMEM.DATAOUT7
Q[8] <= IMEM.DATAOUT8
Q[9] <= IMEM.DATAOUT9
Q[10] <= IMEM.DATAOUT10
Q[11] <= IMEM.DATAOUT11
Q[12] <= IMEM.DATAOUT12
Q[13] <= IMEM.DATAOUT13
Q[14] <= IMEM.DATAOUT14
Q[15] <= IMEM.DATAOUT15
Q[16] <= IMEM.DATAOUT16
Q[17] <= IMEM.DATAOUT17
Q[18] <= IMEM.DATAOUT18
Q[19] <= IMEM.DATAOUT19
Q[20] <= IMEM.DATAOUT20
Q[21] <= IMEM.DATAOUT21
Q[22] <= IMEM.DATAOUT22
Q[23] <= IMEM.DATAOUT23
Q[24] <= IMEM.DATAOUT24
Q[25] <= IMEM.DATAOUT25
Q[26] <= IMEM.DATAOUT26
Q[27] <= IMEM.DATAOUT27
Q[28] <= IMEM.DATAOUT28
Q[29] <= IMEM.DATAOUT29
Q[30] <= IMEM.DATAOUT30
Q[31] <= IMEM.DATAOUT31


|MSX|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER
RESET => PALETTEWRNUM[0].ACLR
RESET => PALETTEWRNUM[1].ACLR
RESET => PALETTEWRNUM[2].ACLR
RESET => PALETTEWRNUM[3].ACLR
RESET => FF_PALETTE_WR_REQ.ACLR
RESET => PALETTEDATAG_IN[0].ACLR
RESET => PALETTEDATAG_IN[1].ACLR
RESET => PALETTEDATAG_IN[2].ACLR
RESET => PALETTEDATAG_IN[3].ACLR
RESET => PALETTEDATAG_IN[4].ACLR
RESET => PALETTEDATAG_IN[5].ACLR
RESET => PALETTEDATAG_IN[6].ACLR
RESET => PALETTEDATAG_IN[7].ACLR
RESET => PALETTEDATARB_IN[0].ACLR
RESET => PALETTEDATARB_IN[1].ACLR
RESET => PALETTEDATARB_IN[2].ACLR
RESET => PALETTEDATARB_IN[3].ACLR
RESET => PALETTEDATARB_IN[4].ACLR
RESET => PALETTEDATARB_IN[5].ACLR
RESET => PALETTEDATARB_IN[6].ACLR
RESET => PALETTEDATARB_IN[7].ACLR
RESET => VDPCMDTRCLRREQ~reg0.ACLR
RESET => VDPCMDREGWRREQ~reg0.ACLR
RESET => VDPCMDREGDATA[0]~reg0.ACLR
RESET => VDPCMDREGDATA[1]~reg0.ACLR
RESET => VDPCMDREGDATA[2]~reg0.ACLR
RESET => VDPCMDREGDATA[3]~reg0.ACLR
RESET => VDPCMDREGDATA[4]~reg0.ACLR
RESET => VDPCMDREGDATA[5]~reg0.ACLR
RESET => VDPCMDREGDATA[6]~reg0.ACLR
RESET => VDPCMDREGDATA[7]~reg0.ACLR
RESET => VDPCMDREGNUM[0]~reg0.ACLR
RESET => VDPCMDREGNUM[1]~reg0.ACLR
RESET => VDPCMDREGNUM[2]~reg0.ACLR
RESET => VDPCMDREGNUM[3]~reg0.ACLR
RESET => REG_R27_H_SCROLL[0]~reg0.ACLR
RESET => REG_R27_H_SCROLL[1]~reg0.ACLR
RESET => REG_R27_H_SCROLL[2]~reg0.ACLR
RESET => FF_R26_H_SCROLL[3].ACLR
RESET => FF_R26_H_SCROLL[4].ACLR
RESET => FF_R26_H_SCROLL[5].ACLR
RESET => FF_R26_H_SCROLL[6].ACLR
RESET => FF_R26_H_SCROLL[7].ACLR
RESET => FF_R26_H_SCROLL[8].ACLR
RESET => FF_R25_SP2.ACLR
RESET => REG_R25_MSK~reg0.ACLR
RESET => REG_R25_YJK~reg0.ACLR
RESET => REG_R25_YAE~reg0.ACLR
RESET => REG_R25_CMD~reg0.ACLR
RESET => REG_R23_VSTART_LINE[0]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[1]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[2]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[3]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[4]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[5]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[6]~reg0.ACLR
RESET => REG_R23_VSTART_LINE[7]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[0]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[1]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[2]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[3]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[4]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[5]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[6]~reg0.ACLR
RESET => REG_R19_HSYNC_INT_LINE[7]~reg0.ACLR
RESET => REG_R18_HORZ[0].ACLR
RESET => REG_R18_HORZ[1].ACLR
RESET => REG_R18_HORZ[2].ACLR
RESET => REG_R18_HORZ[3].ACLR
RESET => REG_R18_VERT[0].ACLR
RESET => REG_R18_VERT[1].ACLR
RESET => REG_R18_VERT[2].ACLR
RESET => REG_R18_VERT[3].ACLR
RESET => VDPR17INCREGNUM.ACLR
RESET => VDPR17REGNUM[0].ACLR
RESET => VDPR17REGNUM[1].ACLR
RESET => VDPR17REGNUM[2].ACLR
RESET => VDPR17REGNUM[3].ACLR
RESET => VDPR17REGNUM[4].ACLR
RESET => VDPR17REGNUM[5].ACLR
RESET => VDPR16PALNUM[0].ACLR
RESET => VDPR16PALNUM[1].ACLR
RESET => VDPR16PALNUM[2].ACLR
RESET => VDPR16PALNUM[3].ACLR
RESET => VDPR15STATUSREGNUM[0].ACLR
RESET => VDPR15STATUSREGNUM[1].ACLR
RESET => VDPR15STATUSREGNUM[2].ACLR
RESET => VDPR15STATUSREGNUM[3].ACLR
RESET => REG_R9_Y_DOTS~reg0.ACLR
RESET => REG_R9_INTERLACE_MODE~reg0.ACLR
RESET => FF_R9_2PAGE_MODE.ACLR
RESET => REG_R9_PAL_MODE~reg0.ALOAD
RESET => REG_R8_COL0_ON~reg0.ACLR
RESET => REG_R8_SP_OFF~reg0.ACLR
RESET => REG_R7_FRAME_COL[0]~reg0.ACLR
RESET => REG_R7_FRAME_COL[1]~reg0.ACLR
RESET => REG_R7_FRAME_COL[2]~reg0.ACLR
RESET => REG_R7_FRAME_COL[3]~reg0.ACLR
RESET => REG_R7_FRAME_COL[4]~reg0.ACLR
RESET => REG_R7_FRAME_COL[5]~reg0.ACLR
RESET => REG_R7_FRAME_COL[6]~reg0.ACLR
RESET => REG_R7_FRAME_COL[7]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[0]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[1]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[2]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[3]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[4]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[5]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[6]~reg0.ACLR
RESET => REG_R13_BLINK_PERIOD[7]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[0]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[1]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[2]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[3]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[4]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[5]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[6]~reg0.ACLR
RESET => REG_R12_BLINK_MODE[7]~reg0.ACLR
RESET => FF_R2_PT_NAM_ADDR[0].ACLR
RESET => FF_R2_PT_NAM_ADDR[1].ACLR
RESET => FF_R2_PT_NAM_ADDR[2].ACLR
RESET => FF_R2_PT_NAM_ADDR[3].ACLR
RESET => FF_R2_PT_NAM_ADDR[4].ACLR
RESET => FF_R2_PT_NAM_ADDR[5].ACLR
RESET => FF_R2_PT_NAM_ADDR[6].ACLR
RESET => FF_R1_DISP_ON.ACLR
RESET => REG_R1_VSYNC_INT_EN~reg0.ACLR
RESET => REG_R1_BL_CLKS~reg0.ACLR
RESET => REG_R1_SP_ZOOM~reg0.ACLR
RESET => REG_R1_SP_SIZE~reg0.ACLR
RESET => FF_R1_DISP_MODE[0].ACLR
RESET => FF_R1_DISP_MODE[1].ACLR
RESET => REG_R0_HSYNC_INT_EN~reg0.ACLR
RESET => FF_R0_DISP_MODE[1].ACLR
RESET => FF_R0_DISP_MODE[2].ACLR
RESET => FF_R0_DISP_MODE[3].ACLR
RESET => VDPVRAMACCESSDATA[0]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[1]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[2]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[3]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[4]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[5]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[6]~reg0.ACLR
RESET => VDPVRAMACCESSDATA[7]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[0]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[1]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[2]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[3]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[4]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[5]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[6]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[7]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[8]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[9]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[10]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[11]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[12]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[13]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[14]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[15]~reg0.ACLR
RESET => VDPVRAMACCESSADDRTMP[16]~reg0.ACLR
RESET => VDPVRAMADDRSETREQ~reg0.ACLR
RESET => VDPVRAMRDREQ~reg0.ACLR
RESET => VDPVRAMWRREQ~reg0.ACLR
RESET => VDPREGPTR[0].ACLR
RESET => VDPREGPTR[1].ACLR
RESET => VDPREGPTR[2].ACLR
RESET => VDPREGPTR[3].ACLR
RESET => VDPREGPTR[4].ACLR
RESET => VDPREGPTR[5].ACLR
RESET => VDPREGWRPULSE.ACLR
RESET => VDPP2IS1STBYTE.PRESET
RESET => VDPP1IS1STBYTE.PRESET
RESET => VDPP1DATA[0].ACLR
RESET => VDPP1DATA[1].ACLR
RESET => VDPP1DATA[2].ACLR
RESET => VDPP1DATA[3].ACLR
RESET => VDPP1DATA[4].ACLR
RESET => VDPP1DATA[5].ACLR
RESET => VDPP1DATA[6].ACLR
RESET => VDPP1DATA[7].ACLR
RESET => CLR_VSYNC_INT~reg0.ACLR
RESET => CLR_HSYNC_INT~reg0.ACLR
RESET => DBI[0]~reg0.ACLR
RESET => DBI[1]~reg0.ACLR
RESET => DBI[2]~reg0.ACLR
RESET => DBI[3]~reg0.ACLR
RESET => DBI[4]~reg0.ACLR
RESET => DBI[5]~reg0.ACLR
RESET => DBI[6]~reg0.ACLR
RESET => DBI[7]~reg0.ACLR
RESET => FF_PALETTE_WR_ACK.ACLR
RESET => FF_PALETTE_IN.ACLR
RESET => REG_R26_H_SCROLL[3]~reg0.ACLR
RESET => REG_R26_H_SCROLL[4]~reg0.ACLR
RESET => REG_R26_H_SCROLL[5]~reg0.ACLR
RESET => REG_R26_H_SCROLL[6]~reg0.ACLR
RESET => REG_R26_H_SCROLL[7]~reg0.ACLR
RESET => REG_R26_H_SCROLL[8]~reg0.ACLR
RESET => REG_R25_SP2~reg0.ACLR
RESET => REG_R1_DISP_MODE[0].ACLR
RESET => REG_R1_DISP_MODE[1].ACLR
RESET => REG_R0_DISP_MODE[1].ACLR
RESET => REG_R0_DISP_MODE[2].ACLR
RESET => REG_R0_DISP_MODE[3].ACLR
RESET => REG_R1_DISP_ON~reg0.ACLR
RESET => FF_ACK.ACLR
RESET => REG_R6_SP_GEN_ADDR[0]~reg0.ENA
RESET => FF_SPVDPS0RESETREQ.ENA
RESET => SPVDPS5RESETREQ~reg0.ENA
RESET => REG_R10R3_COL_ADDR[10]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[9]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[8]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[7]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[6]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[5]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[4]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[3]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[2]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[1]~reg0.ENA
RESET => REG_R10R3_COL_ADDR[0]~reg0.ENA
RESET => REG_R4_PT_GEN_ADDR[5]~reg0.ENA
RESET => REG_R4_PT_GEN_ADDR[4]~reg0.ENA
RESET => REG_R4_PT_GEN_ADDR[3]~reg0.ENA
RESET => REG_R4_PT_GEN_ADDR[2]~reg0.ENA
RESET => REG_R4_PT_GEN_ADDR[1]~reg0.ENA
RESET => REG_R4_PT_GEN_ADDR[0]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[9]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[8]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[7]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[6]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[5]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[4]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[3]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[2]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[1]~reg0.ENA
RESET => REG_R11R5_SP_ATR_ADDR[0]~reg0.ENA
RESET => REG_R6_SP_GEN_ADDR[5]~reg0.ENA
RESET => REG_R6_SP_GEN_ADDR[4]~reg0.ENA
RESET => REG_R6_SP_GEN_ADDR[3]~reg0.ENA
RESET => REG_R6_SP_GEN_ADDR[2]~reg0.ENA
RESET => REG_R6_SP_GEN_ADDR[1]~reg0.ENA
CLK21M => RAM:U_PALETTEMEMRB.CLK
CLK21M => REG_R6_SP_GEN_ADDR[0]~reg0.CLK
CLK21M => REG_R6_SP_GEN_ADDR[1]~reg0.CLK
CLK21M => REG_R6_SP_GEN_ADDR[2]~reg0.CLK
CLK21M => REG_R6_SP_GEN_ADDR[3]~reg0.CLK
CLK21M => REG_R6_SP_GEN_ADDR[4]~reg0.CLK
CLK21M => REG_R6_SP_GEN_ADDR[5]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[0]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[1]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[2]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[3]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[4]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[5]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[6]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[7]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[8]~reg0.CLK
CLK21M => REG_R11R5_SP_ATR_ADDR[9]~reg0.CLK
CLK21M => REG_R4_PT_GEN_ADDR[0]~reg0.CLK
CLK21M => REG_R4_PT_GEN_ADDR[1]~reg0.CLK
CLK21M => REG_R4_PT_GEN_ADDR[2]~reg0.CLK
CLK21M => REG_R4_PT_GEN_ADDR[3]~reg0.CLK
CLK21M => REG_R4_PT_GEN_ADDR[4]~reg0.CLK
CLK21M => REG_R4_PT_GEN_ADDR[5]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[0]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[1]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[2]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[3]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[4]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[5]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[6]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[7]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[8]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[9]~reg0.CLK
CLK21M => REG_R10R3_COL_ADDR[10]~reg0.CLK
CLK21M => SPVDPS5RESETREQ~reg0.CLK
CLK21M => FF_SPVDPS0RESETREQ.CLK
CLK21M => PALETTEWRNUM[0].CLK
CLK21M => PALETTEWRNUM[1].CLK
CLK21M => PALETTEWRNUM[2].CLK
CLK21M => PALETTEWRNUM[3].CLK
CLK21M => FF_PALETTE_WR_REQ.CLK
CLK21M => PALETTEDATAG_IN[0].CLK
CLK21M => PALETTEDATAG_IN[1].CLK
CLK21M => PALETTEDATAG_IN[2].CLK
CLK21M => PALETTEDATAG_IN[3].CLK
CLK21M => PALETTEDATAG_IN[4].CLK
CLK21M => PALETTEDATAG_IN[5].CLK
CLK21M => PALETTEDATAG_IN[6].CLK
CLK21M => PALETTEDATAG_IN[7].CLK
CLK21M => PALETTEDATARB_IN[0].CLK
CLK21M => PALETTEDATARB_IN[1].CLK
CLK21M => PALETTEDATARB_IN[2].CLK
CLK21M => PALETTEDATARB_IN[3].CLK
CLK21M => PALETTEDATARB_IN[4].CLK
CLK21M => PALETTEDATARB_IN[5].CLK
CLK21M => PALETTEDATARB_IN[6].CLK
CLK21M => PALETTEDATARB_IN[7].CLK
CLK21M => VDPCMDTRCLRREQ~reg0.CLK
CLK21M => VDPCMDREGWRREQ~reg0.CLK
CLK21M => VDPCMDREGDATA[0]~reg0.CLK
CLK21M => VDPCMDREGDATA[1]~reg0.CLK
CLK21M => VDPCMDREGDATA[2]~reg0.CLK
CLK21M => VDPCMDREGDATA[3]~reg0.CLK
CLK21M => VDPCMDREGDATA[4]~reg0.CLK
CLK21M => VDPCMDREGDATA[5]~reg0.CLK
CLK21M => VDPCMDREGDATA[6]~reg0.CLK
CLK21M => VDPCMDREGDATA[7]~reg0.CLK
CLK21M => VDPCMDREGNUM[0]~reg0.CLK
CLK21M => VDPCMDREGNUM[1]~reg0.CLK
CLK21M => VDPCMDREGNUM[2]~reg0.CLK
CLK21M => VDPCMDREGNUM[3]~reg0.CLK
CLK21M => REG_R27_H_SCROLL[0]~reg0.CLK
CLK21M => REG_R27_H_SCROLL[1]~reg0.CLK
CLK21M => REG_R27_H_SCROLL[2]~reg0.CLK
CLK21M => FF_R26_H_SCROLL[3].CLK
CLK21M => FF_R26_H_SCROLL[4].CLK
CLK21M => FF_R26_H_SCROLL[5].CLK
CLK21M => FF_R26_H_SCROLL[6].CLK
CLK21M => FF_R26_H_SCROLL[7].CLK
CLK21M => FF_R26_H_SCROLL[8].CLK
CLK21M => FF_R25_SP2.CLK
CLK21M => REG_R25_MSK~reg0.CLK
CLK21M => REG_R25_YJK~reg0.CLK
CLK21M => REG_R25_YAE~reg0.CLK
CLK21M => REG_R25_CMD~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[0]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[1]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[2]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[3]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[4]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[5]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[6]~reg0.CLK
CLK21M => REG_R23_VSTART_LINE[7]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[0]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[1]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[2]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[3]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[4]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[5]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[6]~reg0.CLK
CLK21M => REG_R19_HSYNC_INT_LINE[7]~reg0.CLK
CLK21M => REG_R18_HORZ[0].CLK
CLK21M => REG_R18_HORZ[1].CLK
CLK21M => REG_R18_HORZ[2].CLK
CLK21M => REG_R18_HORZ[3].CLK
CLK21M => REG_R18_VERT[0].CLK
CLK21M => REG_R18_VERT[1].CLK
CLK21M => REG_R18_VERT[2].CLK
CLK21M => REG_R18_VERT[3].CLK
CLK21M => VDPR17INCREGNUM.CLK
CLK21M => VDPR17REGNUM[0].CLK
CLK21M => VDPR17REGNUM[1].CLK
CLK21M => VDPR17REGNUM[2].CLK
CLK21M => VDPR17REGNUM[3].CLK
CLK21M => VDPR17REGNUM[4].CLK
CLK21M => VDPR17REGNUM[5].CLK
CLK21M => VDPR16PALNUM[0].CLK
CLK21M => VDPR16PALNUM[1].CLK
CLK21M => VDPR16PALNUM[2].CLK
CLK21M => VDPR16PALNUM[3].CLK
CLK21M => VDPR15STATUSREGNUM[0].CLK
CLK21M => VDPR15STATUSREGNUM[1].CLK
CLK21M => VDPR15STATUSREGNUM[2].CLK
CLK21M => VDPR15STATUSREGNUM[3].CLK
CLK21M => REG_R9_Y_DOTS~reg0.CLK
CLK21M => REG_R9_INTERLACE_MODE~reg0.CLK
CLK21M => FF_R9_2PAGE_MODE.CLK
CLK21M => REG_R9_PAL_MODE~reg0.CLK
CLK21M => REG_R8_COL0_ON~reg0.CLK
CLK21M => REG_R8_SP_OFF~reg0.CLK
CLK21M => REG_R7_FRAME_COL[0]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[1]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[2]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[3]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[4]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[5]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[6]~reg0.CLK
CLK21M => REG_R7_FRAME_COL[7]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[0]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[1]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[2]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[3]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[4]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[5]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[6]~reg0.CLK
CLK21M => REG_R13_BLINK_PERIOD[7]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[0]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[1]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[2]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[3]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[4]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[5]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[6]~reg0.CLK
CLK21M => REG_R12_BLINK_MODE[7]~reg0.CLK
CLK21M => FF_R2_PT_NAM_ADDR[0].CLK
CLK21M => FF_R2_PT_NAM_ADDR[1].CLK
CLK21M => FF_R2_PT_NAM_ADDR[2].CLK
CLK21M => FF_R2_PT_NAM_ADDR[3].CLK
CLK21M => FF_R2_PT_NAM_ADDR[4].CLK
CLK21M => FF_R2_PT_NAM_ADDR[5].CLK
CLK21M => FF_R2_PT_NAM_ADDR[6].CLK
CLK21M => FF_R1_DISP_ON.CLK
CLK21M => REG_R1_VSYNC_INT_EN~reg0.CLK
CLK21M => REG_R1_BL_CLKS~reg0.CLK
CLK21M => REG_R1_SP_ZOOM~reg0.CLK
CLK21M => REG_R1_SP_SIZE~reg0.CLK
CLK21M => FF_R1_DISP_MODE[0].CLK
CLK21M => FF_R1_DISP_MODE[1].CLK
CLK21M => REG_R0_HSYNC_INT_EN~reg0.CLK
CLK21M => FF_R0_DISP_MODE[1].CLK
CLK21M => FF_R0_DISP_MODE[2].CLK
CLK21M => FF_R0_DISP_MODE[3].CLK
CLK21M => VDPVRAMACCESSDATA[0]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[1]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[2]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[3]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[4]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[5]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[6]~reg0.CLK
CLK21M => VDPVRAMACCESSDATA[7]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[0]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[1]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[2]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[3]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[4]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[5]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[6]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[7]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[8]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[9]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[10]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[11]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[12]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[13]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[14]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[15]~reg0.CLK
CLK21M => VDPVRAMACCESSADDRTMP[16]~reg0.CLK
CLK21M => VDPVRAMADDRSETREQ~reg0.CLK
CLK21M => VDPVRAMRDREQ~reg0.CLK
CLK21M => VDPVRAMWRREQ~reg0.CLK
CLK21M => VDPREGPTR[0].CLK
CLK21M => VDPREGPTR[1].CLK
CLK21M => VDPREGPTR[2].CLK
CLK21M => VDPREGPTR[3].CLK
CLK21M => VDPREGPTR[4].CLK
CLK21M => VDPREGPTR[5].CLK
CLK21M => VDPREGWRPULSE.CLK
CLK21M => VDPP2IS1STBYTE.CLK
CLK21M => VDPP1IS1STBYTE.CLK
CLK21M => VDPP1DATA[0].CLK
CLK21M => VDPP1DATA[1].CLK
CLK21M => VDPP1DATA[2].CLK
CLK21M => VDPP1DATA[3].CLK
CLK21M => VDPP1DATA[4].CLK
CLK21M => VDPP1DATA[5].CLK
CLK21M => VDPP1DATA[6].CLK
CLK21M => VDPP1DATA[7].CLK
CLK21M => CLR_VSYNC_INT~reg0.CLK
CLK21M => CLR_HSYNC_INT~reg0.CLK
CLK21M => DBI[0]~reg0.CLK
CLK21M => DBI[1]~reg0.CLK
CLK21M => DBI[2]~reg0.CLK
CLK21M => DBI[3]~reg0.CLK
CLK21M => DBI[4]~reg0.CLK
CLK21M => DBI[5]~reg0.CLK
CLK21M => DBI[6]~reg0.CLK
CLK21M => DBI[7]~reg0.CLK
CLK21M => FF_PALETTE_WR_ACK.CLK
CLK21M => FF_PALETTE_IN.CLK
CLK21M => REG_R2_PT_NAM_ADDR[0]~reg0.CLK
CLK21M => REG_R2_PT_NAM_ADDR[1]~reg0.CLK
CLK21M => REG_R2_PT_NAM_ADDR[2]~reg0.CLK
CLK21M => REG_R2_PT_NAM_ADDR[3]~reg0.CLK
CLK21M => REG_R2_PT_NAM_ADDR[4]~reg0.CLK
CLK21M => REG_R2_PT_NAM_ADDR[5]~reg0.CLK
CLK21M => REG_R2_PT_NAM_ADDR[6]~reg0.CLK
CLK21M => REG_R26_H_SCROLL[3]~reg0.CLK
CLK21M => REG_R26_H_SCROLL[4]~reg0.CLK
CLK21M => REG_R26_H_SCROLL[5]~reg0.CLK
CLK21M => REG_R26_H_SCROLL[6]~reg0.CLK
CLK21M => REG_R26_H_SCROLL[7]~reg0.CLK
CLK21M => REG_R26_H_SCROLL[8]~reg0.CLK
CLK21M => REG_R25_SP2~reg0.CLK
CLK21M => REG_R1_DISP_MODE[0].CLK
CLK21M => REG_R1_DISP_MODE[1].CLK
CLK21M => REG_R0_DISP_MODE[1].CLK
CLK21M => REG_R0_DISP_MODE[2].CLK
CLK21M => REG_R0_DISP_MODE[3].CLK
CLK21M => REG_R1_DISP_ON~reg0.CLK
CLK21M => FF_ACK.CLK
CLK21M => RAM:U_PALETTEMEMG.CLK
REQ => process_5.IN0
REQ => process_8.IN0
REQ => FF_ACK.DATAIN
ACK <= FF_ACK.DB_MAX_OUTPUT_PORT_TYPE
WRT => process_8.IN1
WRT => process_5.IN1
ADR[0] => Mux8.IN4
ADR[0] => Mux9.IN4
ADR[0] => Mux10.IN4
ADR[0] => Mux11.IN4
ADR[0] => Mux12.IN4
ADR[0] => Mux13.IN4
ADR[0] => Mux14.IN4
ADR[0] => Mux15.IN4
ADR[0] => Equal20.IN3
ADR[0] => Mux19.IN2
ADR[0] => Mux20.IN2
ADR[0] => Mux21.IN2
ADR[0] => Mux22.IN2
ADR[0] => Mux23.IN2
ADR[0] => Mux26.IN1
ADR[0] => Mux27.IN1
ADR[0] => Mux28.IN1
ADR[0] => Mux29.IN1
ADR[0] => Mux30.IN1
ADR[0] => Mux31.IN1
ADR[0] => Mux32.IN1
ADR[0] => Mux33.IN1
ADR[0] => Mux34.IN2
ADR[0] => Mux35.IN2
ADR[0] => Mux36.IN2
ADR[0] => Mux37.IN2
ADR[0] => Mux38.IN2
ADR[0] => Mux39.IN2
ADR[0] => Mux40.IN2
ADR[0] => Mux41.IN2
ADR[0] => Mux42.IN2
ADR[0] => Mux43.IN2
ADR[0] => Mux44.IN2
ADR[0] => Mux45.IN2
ADR[0] => Mux46.IN2
ADR[0] => Mux47.IN2
ADR[0] => Mux48.IN2
ADR[0] => Mux49.IN2
ADR[0] => Mux50.IN2
ADR[0] => Mux51.IN2
ADR[0] => Mux52.IN2
ADR[0] => Mux53.IN2
ADR[0] => Mux54.IN2
ADR[0] => Mux55.IN2
ADR[0] => Mux56.IN2
ADR[0] => Mux57.IN2
ADR[0] => Mux58.IN2
ADR[0] => Mux59.IN2
ADR[0] => Mux60.IN2
ADR[0] => Mux61.IN2
ADR[0] => Mux62.IN2
ADR[0] => Mux63.IN2
ADR[0] => Mux64.IN2
ADR[0] => Mux65.IN2
ADR[0] => Mux66.IN3
ADR[0] => Mux67.IN2
ADR[0] => Mux68.IN2
ADR[0] => Mux69.IN2
ADR[0] => Mux70.IN2
ADR[0] => Mux71.IN2
ADR[0] => Mux72.IN2
ADR[0] => Mux73.IN2
ADR[0] => Mux74.IN2
ADR[0] => Mux75.IN2
ADR[0] => Mux76.IN2
ADR[0] => Mux77.IN2
ADR[0] => Mux78.IN2
ADR[0] => Mux79.IN2
ADR[0] => Mux80.IN2
ADR[0] => Mux81.IN2
ADR[0] => Mux82.IN2
ADR[0] => Mux83.IN2
ADR[0] => Mux84.IN2
ADR[0] => Mux85.IN2
ADR[0] => Mux86.IN2
ADR[0] => Mux87.IN2
ADR[0] => Mux88.IN2
ADR[0] => Mux89.IN2
ADR[0] => Mux90.IN2
ADR[0] => Mux91.IN2
ADR[0] => Mux92.IN2
ADR[0] => Mux93.IN2
ADR[0] => Mux94.IN2
ADR[0] => Mux95.IN2
ADR[0] => Mux96.IN2
ADR[0] => Mux97.IN2
ADR[0] => Mux98.IN2
ADR[1] => Mux8.IN3
ADR[1] => Mux9.IN3
ADR[1] => Mux10.IN3
ADR[1] => Mux11.IN3
ADR[1] => Mux12.IN3
ADR[1] => Mux13.IN3
ADR[1] => Mux14.IN3
ADR[1] => Mux15.IN3
ADR[1] => Equal20.IN2
ADR[1] => Mux19.IN1
ADR[1] => Mux20.IN1
ADR[1] => Mux21.IN1
ADR[1] => Mux22.IN1
ADR[1] => Mux23.IN1
ADR[1] => Mux26.IN0
ADR[1] => Mux27.IN0
ADR[1] => Mux28.IN0
ADR[1] => Mux29.IN0
ADR[1] => Mux30.IN0
ADR[1] => Mux31.IN0
ADR[1] => Mux32.IN0
ADR[1] => Mux33.IN0
ADR[1] => Mux34.IN1
ADR[1] => Mux35.IN1
ADR[1] => Mux36.IN1
ADR[1] => Mux37.IN1
ADR[1] => Mux38.IN1
ADR[1] => Mux39.IN1
ADR[1] => Mux40.IN1
ADR[1] => Mux41.IN1
ADR[1] => Mux42.IN1
ADR[1] => Mux43.IN1
ADR[1] => Mux44.IN1
ADR[1] => Mux45.IN1
ADR[1] => Mux46.IN1
ADR[1] => Mux47.IN1
ADR[1] => Mux48.IN1
ADR[1] => Mux49.IN1
ADR[1] => Mux50.IN1
ADR[1] => Mux51.IN1
ADR[1] => Mux52.IN1
ADR[1] => Mux53.IN1
ADR[1] => Mux54.IN1
ADR[1] => Mux55.IN1
ADR[1] => Mux56.IN1
ADR[1] => Mux57.IN1
ADR[1] => Mux58.IN1
ADR[1] => Mux59.IN1
ADR[1] => Mux60.IN1
ADR[1] => Mux61.IN1
ADR[1] => Mux62.IN1
ADR[1] => Mux63.IN1
ADR[1] => Mux64.IN1
ADR[1] => Mux65.IN1
ADR[1] => Mux66.IN2
ADR[1] => Mux67.IN1
ADR[1] => Mux68.IN1
ADR[1] => Mux69.IN1
ADR[1] => Mux70.IN1
ADR[1] => Mux71.IN1
ADR[1] => Mux72.IN1
ADR[1] => Mux73.IN1
ADR[1] => Mux74.IN1
ADR[1] => Mux75.IN1
ADR[1] => Mux76.IN1
ADR[1] => Mux77.IN1
ADR[1] => Mux78.IN1
ADR[1] => Mux79.IN1
ADR[1] => Mux80.IN1
ADR[1] => Mux81.IN1
ADR[1] => Mux82.IN1
ADR[1] => Mux83.IN1
ADR[1] => Mux84.IN1
ADR[1] => Mux85.IN1
ADR[1] => Mux86.IN1
ADR[1] => Mux87.IN1
ADR[1] => Mux88.IN1
ADR[1] => Mux89.IN1
ADR[1] => Mux90.IN1
ADR[1] => Mux91.IN1
ADR[1] => Mux92.IN1
ADR[1] => Mux93.IN1
ADR[1] => Mux94.IN1
ADR[1] => Mux95.IN1
ADR[1] => Mux96.IN1
ADR[1] => Mux97.IN1
ADR[1] => Mux98.IN1
ADR[2] => ~NO_FANOUT~
ADR[3] => ~NO_FANOUT~
ADR[4] => ~NO_FANOUT~
ADR[5] => ~NO_FANOUT~
ADR[6] => ~NO_FANOUT~
ADR[7] => ~NO_FANOUT~
ADR[8] => ~NO_FANOUT~
ADR[9] => ~NO_FANOUT~
ADR[10] => ~NO_FANOUT~
ADR[11] => ~NO_FANOUT~
ADR[12] => ~NO_FANOUT~
ADR[13] => ~NO_FANOUT~
ADR[14] => ~NO_FANOUT~
ADR[15] => ~NO_FANOUT~
DBI[0] <= DBI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[1] <= DBI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[2] <= DBI[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[3] <= DBI[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[4] <= DBI[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[5] <= DBI[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[6] <= DBI[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBI[7] <= DBI[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBO[0] => VDPVRAMACCESSADDRTMP.DATAA
DBO[0] => VDPREGPTR.DATAB
DBO[0] => VDPP1DATA.DATAB
DBO[0] => PALETTEDATARB_IN.DATAB
DBO[0] => PALETTEDATAG_IN.DATAA
DBO[0] => Mux33.IN2
DBO[0] => Mux43.IN3
DBO[1] => VDPVRAMACCESSADDRTMP.DATAA
DBO[1] => VDPREGPTR.DATAB
DBO[1] => VDPP1DATA.DATAB
DBO[1] => PALETTEDATARB_IN.DATAB
DBO[1] => PALETTEDATAG_IN.DATAA
DBO[1] => Mux32.IN2
DBO[1] => Mux42.IN3
DBO[2] => VDPVRAMACCESSADDRTMP.DATAA
DBO[2] => VDPREGPTR.DATAB
DBO[2] => VDPP1DATA.DATAB
DBO[2] => PALETTEDATARB_IN.DATAB
DBO[2] => PALETTEDATAG_IN.DATAA
DBO[2] => Mux31.IN2
DBO[2] => Mux41.IN3
DBO[3] => VDPVRAMACCESSADDRTMP.DATAA
DBO[3] => VDPREGPTR.DATAB
DBO[3] => VDPP1DATA.DATAB
DBO[3] => PALETTEDATARB_IN.DATAB
DBO[3] => PALETTEDATAG_IN.DATAA
DBO[3] => Mux30.IN2
DBO[3] => Mux40.IN3
DBO[4] => VDPVRAMACCESSADDRTMP.DATAA
DBO[4] => VDPREGPTR.DATAB
DBO[4] => VDPP1DATA.DATAB
DBO[4] => PALETTEDATARB_IN.DATAB
DBO[4] => PALETTEDATAG_IN.DATAA
DBO[4] => Mux29.IN2
DBO[4] => Mux39.IN3
DBO[5] => VDPVRAMACCESSADDRTMP.DATAA
DBO[5] => VDPREGPTR.DATAB
DBO[5] => VDPP1DATA.DATAB
DBO[5] => PALETTEDATARB_IN.DATAB
DBO[5] => PALETTEDATAG_IN.DATAA
DBO[5] => Mux28.IN2
DBO[5] => Mux38.IN3
DBO[6] => Mux24.IN3
DBO[6] => Mux25.IN2
DBO[6] => VDPP1DATA.DATAB
DBO[6] => PALETTEDATARB_IN.DATAB
DBO[6] => PALETTEDATAG_IN.DATAA
DBO[6] => Mux27.IN2
DBO[6] => Mux37.IN3
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => VDPVRAMACCESSADDRTMP.OUTPUTSELECT
DBO[7] => Mux24.IN2
DBO[7] => Mux25.IN1
DBO[7] => VDPREGPTR.OUTPUTSELECT
DBO[7] => VDPREGPTR.OUTPUTSELECT
DBO[7] => VDPREGPTR.OUTPUTSELECT
DBO[7] => VDPREGPTR.OUTPUTSELECT
DBO[7] => VDPREGPTR.OUTPUTSELECT
DBO[7] => VDPREGPTR.OUTPUTSELECT
DBO[7] => VDPREGWRPULSE.OUTPUTSELECT
DBO[7] => VDPP1DATA.DATAB
DBO[7] => PALETTEDATARB_IN.DATAB
DBO[7] => PALETTEDATAG_IN.DATAA
DBO[7] => Mux26.IN2
DBO[7] => Mux36.IN3
DOTSTATE[0] => Equal15.IN3
DOTSTATE[0] => Equal16.IN3
DOTSTATE[1] => Equal15.IN2
DOTSTATE[1] => Equal16.IN2
VDPCMDTRCLRACK => Mux18.IN0
VDPCMDREGWRACK => VDPCMDREGWRREQ.DATAB
HSYNC => REG_R1_DISP_ON~reg0.ENA
HSYNC => REG_R0_DISP_MODE[3].ENA
HSYNC => REG_R0_DISP_MODE[2].ENA
HSYNC => REG_R0_DISP_MODE[1].ENA
HSYNC => REG_R1_DISP_MODE[1].ENA
HSYNC => REG_R1_DISP_MODE[0].ENA
HSYNC => REG_R25_SP2~reg0.ENA
HSYNC => REG_R26_H_SCROLL[8]~reg0.ENA
HSYNC => REG_R26_H_SCROLL[7]~reg0.ENA
HSYNC => REG_R26_H_SCROLL[6]~reg0.ENA
HSYNC => REG_R26_H_SCROLL[5]~reg0.ENA
HSYNC => REG_R26_H_SCROLL[4]~reg0.ENA
HSYNC => REG_R26_H_SCROLL[3]~reg0.ENA
VDPS0SPCOLLISIONINCIDENCE => Mux2.IN9
VDPS0SPOVERMAPPED => DBI.IN0
VDPS0SPOVERMAPPEDNUM[0] => Mux7.IN7
VDPS0SPOVERMAPPEDNUM[1] => Mux6.IN9
VDPS0SPOVERMAPPEDNUM[2] => Mux5.IN10
VDPS0SPOVERMAPPEDNUM[3] => Mux4.IN10
VDPS0SPOVERMAPPEDNUM[4] => Mux3.IN9
SPVDPS0RESETREQ <= FF_SPVDPS0RESETREQ.DB_MAX_OUTPUT_PORT_TYPE
SPVDPS0RESETACK => Mux16.IN0
SPVDPS5RESETREQ <= SPVDPS5RESETREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPVDPS5RESETACK => Mux17.IN0
VDPCMDTR => Mux0.IN11
VD => Mux1.IN11
HD => Mux2.IN10
VDPCMDBD => Mux3.IN10
FIELD => REG_R2_PT_NAM_ADDR.DATAB
FIELD => Mux6.IN10
VDPCMDCE => Mux7.IN8
VDPS3S4SPCOLLISIONX[0] => Mux7.IN10
VDPS3S4SPCOLLISIONX[1] => Mux6.IN11
VDPS3S4SPCOLLISIONX[2] => Mux5.IN11
VDPS3S4SPCOLLISIONX[3] => Mux4.IN11
VDPS3S4SPCOLLISIONX[4] => Mux3.IN11
VDPS3S4SPCOLLISIONX[5] => Mux2.IN11
VDPS3S4SPCOLLISIONX[6] => Mux1.IN12
VDPS3S4SPCOLLISIONX[7] => Mux0.IN12
VDPS3S4SPCOLLISIONX[8] => Mux7.IN9
VDPS5S6SPCOLLISIONY[0] => Mux7.IN12
VDPS5S6SPCOLLISIONY[1] => Mux6.IN12
VDPS5S6SPCOLLISIONY[2] => Mux5.IN12
VDPS5S6SPCOLLISIONY[3] => Mux4.IN12
VDPS5S6SPCOLLISIONY[4] => Mux3.IN12
VDPS5S6SPCOLLISIONY[5] => Mux2.IN12
VDPS5S6SPCOLLISIONY[6] => Mux1.IN13
VDPS5S6SPCOLLISIONY[7] => Mux0.IN13
VDPS5S6SPCOLLISIONY[8] => Mux7.IN11
VDPCMDCLR[0] => Mux7.IN13
VDPCMDCLR[1] => Mux6.IN13
VDPCMDCLR[2] => Mux5.IN13
VDPCMDCLR[3] => Mux4.IN13
VDPCMDCLR[4] => Mux3.IN13
VDPCMDCLR[5] => Mux2.IN13
VDPCMDCLR[6] => Mux1.IN14
VDPCMDCLR[7] => Mux0.IN14
VDPCMDSXTMP[0] => Mux7.IN15
VDPCMDSXTMP[1] => Mux6.IN14
VDPCMDSXTMP[2] => Mux5.IN14
VDPCMDSXTMP[3] => Mux4.IN14
VDPCMDSXTMP[4] => Mux3.IN14
VDPCMDSXTMP[5] => Mux2.IN14
VDPCMDSXTMP[6] => Mux1.IN15
VDPCMDSXTMP[7] => Mux0.IN15
VDPCMDSXTMP[8] => Mux7.IN14
VDPCMDSXTMP[9] => ~NO_FANOUT~
VDPCMDSXTMP[10] => ~NO_FANOUT~
VDPVRAMACCESSDATA[0] <= VDPVRAMACCESSDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[1] <= VDPVRAMACCESSDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[2] <= VDPVRAMACCESSDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[3] <= VDPVRAMACCESSDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[4] <= VDPVRAMACCESSDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[5] <= VDPVRAMACCESSDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[6] <= VDPVRAMACCESSDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSDATA[7] <= VDPVRAMACCESSDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[0] <= VDPVRAMACCESSADDRTMP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[1] <= VDPVRAMACCESSADDRTMP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[2] <= VDPVRAMACCESSADDRTMP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[3] <= VDPVRAMACCESSADDRTMP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[4] <= VDPVRAMACCESSADDRTMP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[5] <= VDPVRAMACCESSADDRTMP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[6] <= VDPVRAMACCESSADDRTMP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[7] <= VDPVRAMACCESSADDRTMP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[8] <= VDPVRAMACCESSADDRTMP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[9] <= VDPVRAMACCESSADDRTMP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[10] <= VDPVRAMACCESSADDRTMP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[11] <= VDPVRAMACCESSADDRTMP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[12] <= VDPVRAMACCESSADDRTMP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[13] <= VDPVRAMACCESSADDRTMP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[14] <= VDPVRAMACCESSADDRTMP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[15] <= VDPVRAMACCESSADDRTMP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMACCESSADDRTMP[16] <= VDPVRAMACCESSADDRTMP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMADDRSETREQ <= VDPVRAMADDRSETREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMADDRSETACK => Mux183.IN0
VDPVRAMADDRSETACK => Mux24.IN0
VDPVRAMADDRSETACK => Mux24.IN1
VDPVRAMWRREQ <= VDPVRAMWRREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMWRACK => Mux34.IN0
VDPVRAMRDDATA[0] => Mux15.IN5
VDPVRAMRDDATA[1] => Mux14.IN5
VDPVRAMRDDATA[2] => Mux13.IN5
VDPVRAMRDDATA[3] => Mux12.IN5
VDPVRAMRDDATA[4] => Mux11.IN5
VDPVRAMRDDATA[5] => Mux10.IN5
VDPVRAMRDDATA[6] => Mux9.IN5
VDPVRAMRDDATA[7] => Mux8.IN5
VDPVRAMRDREQ <= VDPVRAMRDREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPVRAMRDACK => Mux25.IN0
VDPVRAMRDACK => Mux19.IN0
VDPCMDREGNUM[0] <= VDPCMDREGNUM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGNUM[1] <= VDPCMDREGNUM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGNUM[2] <= VDPCMDREGNUM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGNUM[3] <= VDPCMDREGNUM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[0] <= VDPCMDREGDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[1] <= VDPCMDREGDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[2] <= VDPCMDREGDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[3] <= VDPCMDREGDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[4] <= VDPCMDREGDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[5] <= VDPCMDREGDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[6] <= VDPCMDREGDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGDATA[7] <= VDPCMDREGDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDREGWRREQ <= VDPCMDREGWRREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPCMDTRCLRREQ <= VDPCMDTRCLRREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
PALETTEADDR_OUT[0] => PALETTEADDR[0].DATAA
PALETTEADDR_OUT[1] => PALETTEADDR[1].DATAA
PALETTEADDR_OUT[2] => PALETTEADDR[2].DATAA
PALETTEADDR_OUT[3] => PALETTEADDR[3].DATAA
PALETTEDATARB_OUT[0] <= RAM:U_PALETTEMEMRB.DBI[0]
PALETTEDATARB_OUT[1] <= RAM:U_PALETTEMEMRB.DBI[1]
PALETTEDATARB_OUT[2] <= RAM:U_PALETTEMEMRB.DBI[2]
PALETTEDATARB_OUT[3] <= RAM:U_PALETTEMEMRB.DBI[3]
PALETTEDATARB_OUT[4] <= RAM:U_PALETTEMEMRB.DBI[4]
PALETTEDATARB_OUT[5] <= RAM:U_PALETTEMEMRB.DBI[5]
PALETTEDATARB_OUT[6] <= RAM:U_PALETTEMEMRB.DBI[6]
PALETTEDATARB_OUT[7] <= RAM:U_PALETTEMEMRB.DBI[7]
PALETTEDATAG_OUT[0] <= RAM:U_PALETTEMEMG.DBI[0]
PALETTEDATAG_OUT[1] <= RAM:U_PALETTEMEMG.DBI[1]
PALETTEDATAG_OUT[2] <= RAM:U_PALETTEMEMG.DBI[2]
PALETTEDATAG_OUT[3] <= RAM:U_PALETTEMEMG.DBI[3]
PALETTEDATAG_OUT[4] <= RAM:U_PALETTEMEMG.DBI[4]
PALETTEDATAG_OUT[5] <= RAM:U_PALETTEMEMG.DBI[5]
PALETTEDATAG_OUT[6] <= RAM:U_PALETTEMEMG.DBI[6]
PALETTEDATAG_OUT[7] <= RAM:U_PALETTEMEMG.DBI[7]
CLR_VSYNC_INT <= CLR_VSYNC_INT~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLR_HSYNC_INT <= CLR_HSYNC_INT~reg0.DB_MAX_OUTPUT_PORT_TYPE
REQ_VSYNC_INT_N => DBI.IN1
REQ_VSYNC_INT_N => Mux0.IN10
REQ_HSYNC_INT_N => Mux7.IN6
REG_R0_HSYNC_INT_EN <= REG_R0_HSYNC_INT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R1_SP_SIZE <= REG_R1_SP_SIZE~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R1_SP_ZOOM <= REG_R1_SP_ZOOM~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R1_BL_CLKS <= REG_R1_BL_CLKS~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R1_VSYNC_INT_EN <= REG_R1_VSYNC_INT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R1_DISP_ON <= REG_R1_DISP_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[0] <= REG_R2_PT_NAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[1] <= REG_R2_PT_NAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[2] <= REG_R2_PT_NAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[3] <= REG_R2_PT_NAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[4] <= REG_R2_PT_NAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[5] <= REG_R2_PT_NAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R2_PT_NAM_ADDR[6] <= REG_R2_PT_NAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R4_PT_GEN_ADDR[0] <= REG_R4_PT_GEN_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R4_PT_GEN_ADDR[1] <= REG_R4_PT_GEN_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R4_PT_GEN_ADDR[2] <= REG_R4_PT_GEN_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R4_PT_GEN_ADDR[3] <= REG_R4_PT_GEN_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R4_PT_GEN_ADDR[4] <= REG_R4_PT_GEN_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R4_PT_GEN_ADDR[5] <= REG_R4_PT_GEN_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[0] <= REG_R10R3_COL_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[1] <= REG_R10R3_COL_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[2] <= REG_R10R3_COL_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[3] <= REG_R10R3_COL_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[4] <= REG_R10R3_COL_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[5] <= REG_R10R3_COL_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[6] <= REG_R10R3_COL_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[7] <= REG_R10R3_COL_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[8] <= REG_R10R3_COL_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[9] <= REG_R10R3_COL_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R10R3_COL_ADDR[10] <= REG_R10R3_COL_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[0] <= REG_R11R5_SP_ATR_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[1] <= REG_R11R5_SP_ATR_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[2] <= REG_R11R5_SP_ATR_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[3] <= REG_R11R5_SP_ATR_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[4] <= REG_R11R5_SP_ATR_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[5] <= REG_R11R5_SP_ATR_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[6] <= REG_R11R5_SP_ATR_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[7] <= REG_R11R5_SP_ATR_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[8] <= REG_R11R5_SP_ATR_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R11R5_SP_ATR_ADDR[9] <= REG_R11R5_SP_ATR_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R6_SP_GEN_ADDR[0] <= REG_R6_SP_GEN_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R6_SP_GEN_ADDR[1] <= REG_R6_SP_GEN_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R6_SP_GEN_ADDR[2] <= REG_R6_SP_GEN_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R6_SP_GEN_ADDR[3] <= REG_R6_SP_GEN_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R6_SP_GEN_ADDR[4] <= REG_R6_SP_GEN_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R6_SP_GEN_ADDR[5] <= REG_R6_SP_GEN_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[0] <= REG_R7_FRAME_COL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[1] <= REG_R7_FRAME_COL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[2] <= REG_R7_FRAME_COL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[3] <= REG_R7_FRAME_COL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[4] <= REG_R7_FRAME_COL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[5] <= REG_R7_FRAME_COL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[6] <= REG_R7_FRAME_COL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R7_FRAME_COL[7] <= REG_R7_FRAME_COL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R8_SP_OFF <= REG_R8_SP_OFF~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R8_COL0_ON <= REG_R8_COL0_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R9_PAL_MODE <= REG_R9_PAL_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R9_INTERLACE_MODE <= REG_R9_INTERLACE_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R9_Y_DOTS <= REG_R9_Y_DOTS~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[0] <= REG_R12_BLINK_MODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[1] <= REG_R12_BLINK_MODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[2] <= REG_R12_BLINK_MODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[3] <= REG_R12_BLINK_MODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[4] <= REG_R12_BLINK_MODE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[5] <= REG_R12_BLINK_MODE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[6] <= REG_R12_BLINK_MODE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R12_BLINK_MODE[7] <= REG_R12_BLINK_MODE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[0] <= REG_R13_BLINK_PERIOD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[1] <= REG_R13_BLINK_PERIOD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[2] <= REG_R13_BLINK_PERIOD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[3] <= REG_R13_BLINK_PERIOD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[4] <= REG_R13_BLINK_PERIOD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[5] <= REG_R13_BLINK_PERIOD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[6] <= REG_R13_BLINK_PERIOD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R13_BLINK_PERIOD[7] <= REG_R13_BLINK_PERIOD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[0] <= REG_R18_HORZ[0].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[1] <= REG_R18_HORZ[1].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[2] <= REG_R18_HORZ[2].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[3] <= REG_R18_HORZ[3].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[4] <= REG_R18_VERT[0].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[5] <= REG_R18_VERT[1].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[6] <= REG_R18_VERT[2].DB_MAX_OUTPUT_PORT_TYPE
REG_R18_ADJ[7] <= REG_R18_VERT[3].DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[0] <= REG_R19_HSYNC_INT_LINE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[1] <= REG_R19_HSYNC_INT_LINE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[2] <= REG_R19_HSYNC_INT_LINE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[3] <= REG_R19_HSYNC_INT_LINE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[4] <= REG_R19_HSYNC_INT_LINE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[5] <= REG_R19_HSYNC_INT_LINE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[6] <= REG_R19_HSYNC_INT_LINE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R19_HSYNC_INT_LINE[7] <= REG_R19_HSYNC_INT_LINE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[0] <= REG_R23_VSTART_LINE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[1] <= REG_R23_VSTART_LINE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[2] <= REG_R23_VSTART_LINE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[3] <= REG_R23_VSTART_LINE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[4] <= REG_R23_VSTART_LINE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[5] <= REG_R23_VSTART_LINE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[6] <= REG_R23_VSTART_LINE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R23_VSTART_LINE[7] <= REG_R23_VSTART_LINE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R25_CMD <= REG_R25_CMD~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R25_YAE <= REG_R25_YAE~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R25_YJK <= REG_R25_YJK~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R25_MSK <= REG_R25_MSK~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R25_SP2 <= REG_R25_SP2~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R26_H_SCROLL[3] <= REG_R26_H_SCROLL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R26_H_SCROLL[4] <= REG_R26_H_SCROLL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R26_H_SCROLL[5] <= REG_R26_H_SCROLL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R26_H_SCROLL[6] <= REG_R26_H_SCROLL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R26_H_SCROLL[7] <= REG_R26_H_SCROLL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R26_H_SCROLL[8] <= REG_R26_H_SCROLL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R27_H_SCROLL[0] <= REG_R27_H_SCROLL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R27_H_SCROLL[1] <= REG_R27_H_SCROLL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REG_R27_H_SCROLL[2] <= REG_R27_H_SCROLL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDPMODETEXT1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
VDPMODETEXT1Q <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
VDPMODETEXT2 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEMULTI <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEMULTIQ <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC1 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC2 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC3 <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC4 <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC5 <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC6 <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEGRAPHIC7 <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEISHIGHRES <= VDPMODEISHIGHRES.DB_MAX_OUTPUT_PORT_TYPE
SPMODE2 <= SPMODE2.DB_MAX_OUTPUT_PORT_TYPE
VDPMODEISVRAMINTERLEAVE <= VDPMODEISVRAMINTERLEAVE.DB_MAX_OUTPUT_PORT_TYPE
FORCED_V_MODE => REG_R9_PAL_MODE~reg0.ADATA
VDP_ID[0] => Mux6.IN15
VDP_ID[0] => Equal23.IN9
VDP_ID[1] => Mux5.IN15
VDP_ID[1] => Equal23.IN8
VDP_ID[2] => Mux4.IN15
VDP_ID[2] => Equal23.IN7
VDP_ID[3] => Mux3.IN15
VDP_ID[3] => Equal23.IN6
VDP_ID[4] => Mux2.IN15
VDP_ID[4] => Equal23.IN5


|MSX|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|VDP:U20|VDP_COMMAND:U_VDP_COMMAND
RESET => VRAMACCESSADDR[0].ACLR
RESET => VRAMACCESSADDR[1].ACLR
RESET => VRAMACCESSADDR[2].ACLR
RESET => VRAMACCESSADDR[3].ACLR
RESET => VRAMACCESSADDR[4].ACLR
RESET => VRAMACCESSADDR[5].ACLR
RESET => VRAMACCESSADDR[6].ACLR
RESET => VRAMACCESSADDR[7].ACLR
RESET => VRAMACCESSADDR[8].ACLR
RESET => VRAMACCESSADDR[9].ACLR
RESET => VRAMACCESSADDR[10].ACLR
RESET => VRAMACCESSADDR[11].ACLR
RESET => VRAMACCESSADDR[12].ACLR
RESET => VRAMACCESSADDR[13].ACLR
RESET => VRAMACCESSADDR[14].ACLR
RESET => VRAMACCESSADDR[15].ACLR
RESET => VRAMACCESSADDR[16].ACLR
RESET => TRCLRACK.ACLR
RESET => BD.ACLR
RESET => CE.ACLR
RESET => TR.PRESET
RESET => VRAMWRDATA[0].ACLR
RESET => VRAMWRDATA[1].ACLR
RESET => VRAMWRDATA[2].ACLR
RESET => VRAMWRDATA[3].ACLR
RESET => VRAMWRDATA[4].ACLR
RESET => VRAMWRDATA[5].ACLR
RESET => VRAMWRDATA[6].ACLR
RESET => VRAMWRDATA[7].ACLR
RESET => VRAMRDREQ.ACLR
RESET => VRAMWRREQ.ACLR
RESET => REGWRACK.ACLR
RESET => CMRWR.ACLR
RESET => DXTMP[0].ACLR
RESET => DXTMP[1].ACLR
RESET => DXTMP[2].ACLR
RESET => DXTMP[3].ACLR
RESET => DXTMP[4].ACLR
RESET => DXTMP[5].ACLR
RESET => DXTMP[6].ACLR
RESET => DXTMP[7].ACLR
RESET => DXTMP[8].ACLR
RESET => DXTMP[9].ACLR
RESET => SXTMP[0].ACLR
RESET => SXTMP[1].ACLR
RESET => SXTMP[2].ACLR
RESET => SXTMP[3].ACLR
RESET => SXTMP[4].ACLR
RESET => SXTMP[5].ACLR
RESET => SXTMP[6].ACLR
RESET => SXTMP[7].ACLR
RESET => SXTMP[8].ACLR
RESET => SXTMP[9].ACLR
RESET => SXTMP[10].ACLR
RESET => CMR[0].ACLR
RESET => CMR[1].ACLR
RESET => CMR[2].ACLR
RESET => CMR[3].ACLR
RESET => CMR[4].ACLR
RESET => CMR[5].ACLR
RESET => CMR[6].ACLR
RESET => CMR[7].ACLR
RESET => DIY.ACLR
RESET => DIX.ACLR
RESET => EQ.ACLR
RESET => MM.ACLR
RESET => CLR[0].ACLR
RESET => CLR[1].ACLR
RESET => CLR[2].ACLR
RESET => CLR[3].ACLR
RESET => CLR[4].ACLR
RESET => CLR[5].ACLR
RESET => CLR[6].ACLR
RESET => CLR[7].ACLR
RESET => NY[0].ACLR
RESET => NY[1].ACLR
RESET => NY[2].ACLR
RESET => NY[3].ACLR
RESET => NY[4].ACLR
RESET => NY[5].ACLR
RESET => NY[6].ACLR
RESET => NY[7].ACLR
RESET => NY[8].ACLR
RESET => NY[9].ACLR
RESET => NX[0].ACLR
RESET => NX[1].ACLR
RESET => NX[2].ACLR
RESET => NX[3].ACLR
RESET => NX[4].ACLR
RESET => NX[5].ACLR
RESET => NX[6].ACLR
RESET => NX[7].ACLR
RESET => NX[8].ACLR
RESET => NX[9].ACLR
RESET => DY[0].ACLR
RESET => DY[1].ACLR
RESET => DY[2].ACLR
RESET => DY[3].ACLR
RESET => DY[4].ACLR
RESET => DY[5].ACLR
RESET => DY[6].ACLR
RESET => DY[7].ACLR
RESET => DY[8].ACLR
RESET => DY[9].ACLR
RESET => DX[0].ACLR
RESET => DX[1].ACLR
RESET => DX[2].ACLR
RESET => DX[3].ACLR
RESET => DX[4].ACLR
RESET => DX[5].ACLR
RESET => DX[6].ACLR
RESET => DX[7].ACLR
RESET => DX[8].ACLR
RESET => SY[0].ACLR
RESET => SY[1].ACLR
RESET => SY[2].ACLR
RESET => SY[3].ACLR
RESET => SY[4].ACLR
RESET => SY[5].ACLR
RESET => SY[6].ACLR
RESET => SY[7].ACLR
RESET => SY[8].ACLR
RESET => SY[9].ACLR
RESET => SX[0].ACLR
RESET => SX[1].ACLR
RESET => SX[2].ACLR
RESET => SX[3].ACLR
RESET => SX[4].ACLR
RESET => SX[5].ACLR
RESET => SX[6].ACLR
RESET => SX[7].ACLR
RESET => SX[8].ACLR
RESET => VDPVRAMACCESSX[0].ACLR
RESET => VDPVRAMACCESSX[1].ACLR
RESET => VDPVRAMACCESSX[2].ACLR
RESET => VDPVRAMACCESSX[3].ACLR
RESET => VDPVRAMACCESSX[4].ACLR
RESET => VDPVRAMACCESSX[5].ACLR
RESET => VDPVRAMACCESSX[6].ACLR
RESET => VDPVRAMACCESSX[7].ACLR
RESET => VDPVRAMACCESSX[8].ACLR
RESET => VDPVRAMACCESSY[0].ACLR
RESET => VDPVRAMACCESSY[1].ACLR
RESET => VDPVRAMACCESSY[2].ACLR
RESET => VDPVRAMACCESSY[3].ACLR
RESET => VDPVRAMACCESSY[4].ACLR
RESET => VDPVRAMACCESSY[5].ACLR
RESET => VDPVRAMACCESSY[6].ACLR
RESET => VDPVRAMACCESSY[7].ACLR
RESET => VDPVRAMACCESSY[8].ACLR
RESET => VDPVRAMACCESSY[9].ACLR
RESET => RDXLOW[0].ACLR
RESET => RDXLOW[1].ACLR
RESET => INITIALIZING.ACLR
RESET => STATE~3.DATAIN
RESET => NXTMP[0].ENA
RESET => NXTMP[9].ENA
RESET => NXTMP[8].ENA
RESET => NXTMP[7].ENA
RESET => NXTMP[6].ENA
RESET => NXTMP[5].ENA
RESET => NXTMP[4].ENA
RESET => NXTMP[3].ENA
RESET => NXTMP[2].ENA
RESET => NXTMP[1].ENA
CLK21M => NXTMP[0].CLK
CLK21M => NXTMP[1].CLK
CLK21M => NXTMP[2].CLK
CLK21M => NXTMP[3].CLK
CLK21M => NXTMP[4].CLK
CLK21M => NXTMP[5].CLK
CLK21M => NXTMP[6].CLK
CLK21M => NXTMP[7].CLK
CLK21M => NXTMP[8].CLK
CLK21M => NXTMP[9].CLK
CLK21M => VRAMACCESSADDR[0].CLK
CLK21M => VRAMACCESSADDR[1].CLK
CLK21M => VRAMACCESSADDR[2].CLK
CLK21M => VRAMACCESSADDR[3].CLK
CLK21M => VRAMACCESSADDR[4].CLK
CLK21M => VRAMACCESSADDR[5].CLK
CLK21M => VRAMACCESSADDR[6].CLK
CLK21M => VRAMACCESSADDR[7].CLK
CLK21M => VRAMACCESSADDR[8].CLK
CLK21M => VRAMACCESSADDR[9].CLK
CLK21M => VRAMACCESSADDR[10].CLK
CLK21M => VRAMACCESSADDR[11].CLK
CLK21M => VRAMACCESSADDR[12].CLK
CLK21M => VRAMACCESSADDR[13].CLK
CLK21M => VRAMACCESSADDR[14].CLK
CLK21M => VRAMACCESSADDR[15].CLK
CLK21M => VRAMACCESSADDR[16].CLK
CLK21M => TRCLRACK.CLK
CLK21M => BD.CLK
CLK21M => CE.CLK
CLK21M => TR.CLK
CLK21M => VRAMWRDATA[0].CLK
CLK21M => VRAMWRDATA[1].CLK
CLK21M => VRAMWRDATA[2].CLK
CLK21M => VRAMWRDATA[3].CLK
CLK21M => VRAMWRDATA[4].CLK
CLK21M => VRAMWRDATA[5].CLK
CLK21M => VRAMWRDATA[6].CLK
CLK21M => VRAMWRDATA[7].CLK
CLK21M => VRAMRDREQ.CLK
CLK21M => VRAMWRREQ.CLK
CLK21M => REGWRACK.CLK
CLK21M => CMRWR.CLK
CLK21M => DXTMP[0].CLK
CLK21M => DXTMP[1].CLK
CLK21M => DXTMP[2].CLK
CLK21M => DXTMP[3].CLK
CLK21M => DXTMP[4].CLK
CLK21M => DXTMP[5].CLK
CLK21M => DXTMP[6].CLK
CLK21M => DXTMP[7].CLK
CLK21M => DXTMP[8].CLK
CLK21M => DXTMP[9].CLK
CLK21M => SXTMP[0].CLK
CLK21M => SXTMP[1].CLK
CLK21M => SXTMP[2].CLK
CLK21M => SXTMP[3].CLK
CLK21M => SXTMP[4].CLK
CLK21M => SXTMP[5].CLK
CLK21M => SXTMP[6].CLK
CLK21M => SXTMP[7].CLK
CLK21M => SXTMP[8].CLK
CLK21M => SXTMP[9].CLK
CLK21M => SXTMP[10].CLK
CLK21M => CMR[0].CLK
CLK21M => CMR[1].CLK
CLK21M => CMR[2].CLK
CLK21M => CMR[3].CLK
CLK21M => CMR[4].CLK
CLK21M => CMR[5].CLK
CLK21M => CMR[6].CLK
CLK21M => CMR[7].CLK
CLK21M => DIY.CLK
CLK21M => DIX.CLK
CLK21M => EQ.CLK
CLK21M => MM.CLK
CLK21M => CLR[0].CLK
CLK21M => CLR[1].CLK
CLK21M => CLR[2].CLK
CLK21M => CLR[3].CLK
CLK21M => CLR[4].CLK
CLK21M => CLR[5].CLK
CLK21M => CLR[6].CLK
CLK21M => CLR[7].CLK
CLK21M => NY[0].CLK
CLK21M => NY[1].CLK
CLK21M => NY[2].CLK
CLK21M => NY[3].CLK
CLK21M => NY[4].CLK
CLK21M => NY[5].CLK
CLK21M => NY[6].CLK
CLK21M => NY[7].CLK
CLK21M => NY[8].CLK
CLK21M => NY[9].CLK
CLK21M => NX[0].CLK
CLK21M => NX[1].CLK
CLK21M => NX[2].CLK
CLK21M => NX[3].CLK
CLK21M => NX[4].CLK
CLK21M => NX[5].CLK
CLK21M => NX[6].CLK
CLK21M => NX[7].CLK
CLK21M => NX[8].CLK
CLK21M => NX[9].CLK
CLK21M => DY[0].CLK
CLK21M => DY[1].CLK
CLK21M => DY[2].CLK
CLK21M => DY[3].CLK
CLK21M => DY[4].CLK
CLK21M => DY[5].CLK
CLK21M => DY[6].CLK
CLK21M => DY[7].CLK
CLK21M => DY[8].CLK
CLK21M => DY[9].CLK
CLK21M => DX[0].CLK
CLK21M => DX[1].CLK
CLK21M => DX[2].CLK
CLK21M => DX[3].CLK
CLK21M => DX[4].CLK
CLK21M => DX[5].CLK
CLK21M => DX[6].CLK
CLK21M => DX[7].CLK
CLK21M => DX[8].CLK
CLK21M => SY[0].CLK
CLK21M => SY[1].CLK
CLK21M => SY[2].CLK
CLK21M => SY[3].CLK
CLK21M => SY[4].CLK
CLK21M => SY[5].CLK
CLK21M => SY[6].CLK
CLK21M => SY[7].CLK
CLK21M => SY[8].CLK
CLK21M => SY[9].CLK
CLK21M => SX[0].CLK
CLK21M => SX[1].CLK
CLK21M => SX[2].CLK
CLK21M => SX[3].CLK
CLK21M => SX[4].CLK
CLK21M => SX[5].CLK
CLK21M => SX[6].CLK
CLK21M => SX[7].CLK
CLK21M => SX[8].CLK
CLK21M => VDPVRAMACCESSX[0].CLK
CLK21M => VDPVRAMACCESSX[1].CLK
CLK21M => VDPVRAMACCESSX[2].CLK
CLK21M => VDPVRAMACCESSX[3].CLK
CLK21M => VDPVRAMACCESSX[4].CLK
CLK21M => VDPVRAMACCESSX[5].CLK
CLK21M => VDPVRAMACCESSX[6].CLK
CLK21M => VDPVRAMACCESSX[7].CLK
CLK21M => VDPVRAMACCESSX[8].CLK
CLK21M => VDPVRAMACCESSY[0].CLK
CLK21M => VDPVRAMACCESSY[1].CLK
CLK21M => VDPVRAMACCESSY[2].CLK
CLK21M => VDPVRAMACCESSY[3].CLK
CLK21M => VDPVRAMACCESSY[4].CLK
CLK21M => VDPVRAMACCESSY[5].CLK
CLK21M => VDPVRAMACCESSY[6].CLK
CLK21M => VDPVRAMACCESSY[7].CLK
CLK21M => VDPVRAMACCESSY[8].CLK
CLK21M => VDPVRAMACCESSY[9].CLK
CLK21M => RDXLOW[0].CLK
CLK21M => RDXLOW[1].CLK
CLK21M => INITIALIZING.CLK
CLK21M => STATE~1.DATAIN
VDPMODEGRAPHIC4 => W_VDPCMD_EN.IN0
VDPMODEGRAPHIC4 => process_0.IN0
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC4 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => W_VDPCMD_EN.IN1
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => NXCOUNT.OUTPUTSELECT
VDPMODEGRAPHIC5 => XCOUNTDELTA.OUTPUTSELECT
VDPMODEGRAPHIC5 => XCOUNTDELTA.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => RDPOINT.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => VRAMWRDATA.OUTPUTSELECT
VDPMODEGRAPHIC5 => COLMASK.DATAA
VDPMODEGRAPHIC5 => COLMASK.DATAA
VDPMODEGRAPHIC6 => W_VDPCMD_EN.IN1
VDPMODEGRAPHIC6 => process_0.IN1
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC6 => VRAMACCESSADDR.OUTPUTSELECT
VDPMODEGRAPHIC7 => W_VDPCMD_EN.IN0
VDPMODEISHIGHRES => process_0.IN1
VDPMODEISHIGHRES => Equal1.IN3
VDPMODEISHIGHRES => process_0.IN1
VDPMODEISHIGHRES => Equal7.IN3
VDPMODEISHIGHRES => process_0.IN1
VDPMODEISHIGHRES => Equal1.IN0
VDPMODEISHIGHRES => process_0.IN1
VDPMODEISHIGHRES => Equal7.IN0
VRAMWRACK => PVRAMWRREQ.DATAA
VRAMWRACK => process_0.IN1
VRAMWRACK => VRAMWRREQ.DATAB
VRAMRDACK => process_0.IN1
VRAMRDACK => Selector80.IN1
VRAMREADINGR => ~NO_FANOUT~
VRAMREADINGA => ~NO_FANOUT~
VRAMRDDATA[0] => RDPOINT.DATAA
VRAMRDDATA[0] => Mux17.IN3
VRAMRDDATA[0] => RDPOINT.DATAA
VRAMRDDATA[0] => Mux132.IN1
VRAMRDDATA[0] => Mux132.IN2
VRAMRDDATA[0] => Mux132.IN3
VRAMRDDATA[0] => Mux132.IN4
VRAMRDDATA[0] => Mux132.IN5
VRAMRDDATA[0] => Mux132.IN6
VRAMRDDATA[0] => Mux132.IN7
VRAMRDDATA[0] => Mux132.IN8
VRAMRDDATA[0] => Mux132.IN9
VRAMRDDATA[0] => Mux132.IN10
VRAMRDDATA[0] => Mux132.IN11
VRAMRDDATA[0] => Mux132.IN12
VRAMRDDATA[0] => Mux132.IN13
VRAMRDDATA[0] => Mux132.IN14
VRAMRDDATA[0] => Mux162.IN1
VRAMRDDATA[0] => Mux162.IN2
VRAMRDDATA[0] => Mux162.IN3
VRAMRDDATA[0] => LOGOPDESTCOL.DATAA
VRAMRDDATA[0] => VRAMWRDATA.DATAB
VRAMRDDATA[1] => RDPOINT.DATAA
VRAMRDDATA[1] => Mux16.IN3
VRAMRDDATA[1] => RDPOINT.DATAA
VRAMRDDATA[1] => Mux131.IN1
VRAMRDDATA[1] => Mux131.IN2
VRAMRDDATA[1] => Mux131.IN3
VRAMRDDATA[1] => Mux131.IN4
VRAMRDDATA[1] => Mux131.IN5
VRAMRDDATA[1] => Mux131.IN6
VRAMRDDATA[1] => Mux131.IN7
VRAMRDDATA[1] => Mux131.IN8
VRAMRDDATA[1] => Mux131.IN9
VRAMRDDATA[1] => Mux131.IN10
VRAMRDDATA[1] => Mux131.IN11
VRAMRDDATA[1] => Mux131.IN12
VRAMRDDATA[1] => Mux131.IN13
VRAMRDDATA[1] => Mux131.IN14
VRAMRDDATA[1] => Mux161.IN1
VRAMRDDATA[1] => Mux161.IN2
VRAMRDDATA[1] => Mux161.IN3
VRAMRDDATA[1] => LOGOPDESTCOL.DATAA
VRAMRDDATA[1] => VRAMWRDATA.DATAB
VRAMRDDATA[2] => RDPOINT.DATAA
VRAMRDDATA[2] => Mux17.IN2
VRAMRDDATA[2] => RDPOINT.DATAA
VRAMRDDATA[2] => Mux130.IN1
VRAMRDDATA[2] => Mux130.IN2
VRAMRDDATA[2] => Mux130.IN3
VRAMRDDATA[2] => Mux130.IN4
VRAMRDDATA[2] => Mux130.IN5
VRAMRDDATA[2] => Mux130.IN6
VRAMRDDATA[2] => Mux130.IN7
VRAMRDDATA[2] => Mux130.IN8
VRAMRDDATA[2] => Mux130.IN9
VRAMRDDATA[2] => Mux130.IN10
VRAMRDDATA[2] => Mux130.IN11
VRAMRDDATA[2] => Mux130.IN12
VRAMRDDATA[2] => Mux130.IN13
VRAMRDDATA[2] => Mux130.IN14
VRAMRDDATA[2] => Mux160.IN1
VRAMRDDATA[2] => Mux160.IN2
VRAMRDDATA[2] => Mux160.IN3
VRAMRDDATA[2] => LOGOPDESTCOL.DATAA
VRAMRDDATA[2] => VRAMWRDATA.DATAB
VRAMRDDATA[3] => RDPOINT.DATAA
VRAMRDDATA[3] => Mux16.IN2
VRAMRDDATA[3] => RDPOINT.DATAA
VRAMRDDATA[3] => Mux129.IN1
VRAMRDDATA[3] => Mux129.IN2
VRAMRDDATA[3] => Mux129.IN3
VRAMRDDATA[3] => Mux129.IN4
VRAMRDDATA[3] => Mux129.IN5
VRAMRDDATA[3] => Mux129.IN6
VRAMRDDATA[3] => Mux129.IN7
VRAMRDDATA[3] => Mux129.IN8
VRAMRDDATA[3] => Mux129.IN9
VRAMRDDATA[3] => Mux129.IN10
VRAMRDDATA[3] => Mux129.IN11
VRAMRDDATA[3] => Mux129.IN12
VRAMRDDATA[3] => Mux129.IN13
VRAMRDDATA[3] => Mux129.IN14
VRAMRDDATA[3] => Mux159.IN1
VRAMRDDATA[3] => Mux159.IN2
VRAMRDDATA[3] => Mux159.IN3
VRAMRDDATA[3] => LOGOPDESTCOL.DATAA
VRAMRDDATA[3] => VRAMWRDATA.DATAB
VRAMRDDATA[4] => RDPOINT.DATAB
VRAMRDDATA[4] => Mux17.IN1
VRAMRDDATA[4] => RDPOINT.DATAA
VRAMRDDATA[4] => Mux128.IN1
VRAMRDDATA[4] => Mux128.IN2
VRAMRDDATA[4] => Mux128.IN3
VRAMRDDATA[4] => Mux128.IN4
VRAMRDDATA[4] => Mux128.IN5
VRAMRDDATA[4] => Mux128.IN6
VRAMRDDATA[4] => Mux128.IN7
VRAMRDDATA[4] => Mux128.IN8
VRAMRDDATA[4] => Mux128.IN9
VRAMRDDATA[4] => Mux128.IN10
VRAMRDDATA[4] => Mux128.IN11
VRAMRDDATA[4] => Mux128.IN12
VRAMRDDATA[4] => Mux128.IN13
VRAMRDDATA[4] => Mux128.IN14
VRAMRDDATA[4] => Mux158.IN1
VRAMRDDATA[4] => Mux158.IN2
VRAMRDDATA[4] => Mux158.IN3
VRAMRDDATA[4] => LOGOPDESTCOL.DATAA
VRAMRDDATA[4] => VRAMWRDATA.DATAA
VRAMRDDATA[5] => RDPOINT.DATAB
VRAMRDDATA[5] => Mux16.IN1
VRAMRDDATA[5] => RDPOINT.DATAA
VRAMRDDATA[5] => Mux127.IN1
VRAMRDDATA[5] => Mux127.IN2
VRAMRDDATA[5] => Mux127.IN3
VRAMRDDATA[5] => Mux127.IN4
VRAMRDDATA[5] => Mux127.IN5
VRAMRDDATA[5] => Mux127.IN6
VRAMRDDATA[5] => Mux127.IN7
VRAMRDDATA[5] => Mux127.IN8
VRAMRDDATA[5] => Mux127.IN9
VRAMRDDATA[5] => Mux127.IN10
VRAMRDDATA[5] => Mux127.IN11
VRAMRDDATA[5] => Mux127.IN12
VRAMRDDATA[5] => Mux127.IN13
VRAMRDDATA[5] => Mux127.IN14
VRAMRDDATA[5] => Mux157.IN1
VRAMRDDATA[5] => Mux157.IN2
VRAMRDDATA[5] => Mux157.IN3
VRAMRDDATA[5] => LOGOPDESTCOL.DATAA
VRAMRDDATA[5] => VRAMWRDATA.DATAA
VRAMRDDATA[6] => RDPOINT.DATAB
VRAMRDDATA[6] => Mux17.IN0
VRAMRDDATA[6] => RDPOINT.DATAA
VRAMRDDATA[6] => Mux126.IN1
VRAMRDDATA[6] => Mux126.IN2
VRAMRDDATA[6] => Mux126.IN3
VRAMRDDATA[6] => Mux126.IN4
VRAMRDDATA[6] => Mux126.IN5
VRAMRDDATA[6] => Mux126.IN6
VRAMRDDATA[6] => Mux126.IN7
VRAMRDDATA[6] => Mux126.IN8
VRAMRDDATA[6] => Mux126.IN9
VRAMRDDATA[6] => Mux126.IN10
VRAMRDDATA[6] => Mux126.IN11
VRAMRDDATA[6] => Mux126.IN12
VRAMRDDATA[6] => Mux126.IN13
VRAMRDDATA[6] => Mux126.IN14
VRAMRDDATA[6] => Mux156.IN1
VRAMRDDATA[6] => Mux156.IN2
VRAMRDDATA[6] => Mux156.IN3
VRAMRDDATA[6] => LOGOPDESTCOL.DATAA
VRAMRDDATA[6] => VRAMWRDATA.DATAA
VRAMRDDATA[7] => RDPOINT.DATAB
VRAMRDDATA[7] => Mux16.IN0
VRAMRDDATA[7] => RDPOINT.DATAA
VRAMRDDATA[7] => Mux125.IN1
VRAMRDDATA[7] => Mux125.IN2
VRAMRDDATA[7] => Mux125.IN3
VRAMRDDATA[7] => Mux125.IN4
VRAMRDDATA[7] => Mux125.IN5
VRAMRDDATA[7] => Mux125.IN6
VRAMRDDATA[7] => Mux125.IN7
VRAMRDDATA[7] => Mux125.IN8
VRAMRDDATA[7] => Mux125.IN9
VRAMRDDATA[7] => Mux125.IN10
VRAMRDDATA[7] => Mux125.IN11
VRAMRDDATA[7] => Mux125.IN12
VRAMRDDATA[7] => Mux125.IN13
VRAMRDDATA[7] => Mux125.IN14
VRAMRDDATA[7] => Mux155.IN1
VRAMRDDATA[7] => Mux155.IN2
VRAMRDDATA[7] => Mux155.IN3
VRAMRDDATA[7] => LOGOPDESTCOL.DATAA
VRAMRDDATA[7] => VRAMWRDATA.DATAA
REGWRREQ => process_0.IN1
TRCLRREQ => process_0.IN1
REGNUM[0] => Mux26.IN3
REGNUM[0] => Mux27.IN3
REGNUM[0] => Mux28.IN3
REGNUM[0] => Mux29.IN3
REGNUM[0] => Mux30.IN3
REGNUM[0] => Mux31.IN3
REGNUM[0] => Mux32.IN3
REGNUM[0] => Mux33.IN3
REGNUM[0] => Mux34.IN3
REGNUM[0] => Mux35.IN3
REGNUM[0] => Mux36.IN3
REGNUM[0] => Mux37.IN3
REGNUM[0] => Mux38.IN3
REGNUM[0] => Mux39.IN3
REGNUM[0] => Mux40.IN3
REGNUM[0] => Mux41.IN3
REGNUM[0] => Mux42.IN3
REGNUM[0] => Mux43.IN3
REGNUM[0] => Mux44.IN3
REGNUM[0] => Mux45.IN3
REGNUM[0] => Mux46.IN3
REGNUM[0] => Mux47.IN3
REGNUM[0] => Mux48.IN3
REGNUM[0] => Mux49.IN3
REGNUM[0] => Mux50.IN3
REGNUM[0] => Mux51.IN3
REGNUM[0] => Mux52.IN3
REGNUM[0] => Mux53.IN3
REGNUM[0] => Mux54.IN3
REGNUM[0] => Mux55.IN3
REGNUM[0] => Mux56.IN3
REGNUM[0] => Mux57.IN3
REGNUM[0] => Mux58.IN3
REGNUM[0] => Mux59.IN3
REGNUM[0] => Mux60.IN3
REGNUM[0] => Mux61.IN3
REGNUM[0] => Mux62.IN3
REGNUM[0] => Mux63.IN3
REGNUM[0] => Mux64.IN3
REGNUM[0] => Mux65.IN3
REGNUM[0] => Mux66.IN3
REGNUM[0] => Mux67.IN3
REGNUM[0] => Mux68.IN3
REGNUM[0] => Mux69.IN3
REGNUM[0] => Mux70.IN3
REGNUM[0] => Mux71.IN3
REGNUM[0] => Mux72.IN3
REGNUM[0] => Mux73.IN3
REGNUM[0] => Mux74.IN3
REGNUM[0] => Mux75.IN3
REGNUM[0] => Mux76.IN3
REGNUM[0] => Mux77.IN3
REGNUM[0] => Mux78.IN3
REGNUM[0] => Mux79.IN3
REGNUM[0] => Mux80.IN3
REGNUM[0] => Mux81.IN3
REGNUM[0] => Mux82.IN3
REGNUM[0] => Mux83.IN3
REGNUM[0] => Mux84.IN4
REGNUM[0] => Mux85.IN4
REGNUM[0] => Mux86.IN4
REGNUM[0] => Mux87.IN4
REGNUM[0] => Mux88.IN4
REGNUM[0] => Mux89.IN4
REGNUM[0] => Mux90.IN3
REGNUM[0] => Mux91.IN3
REGNUM[0] => Mux92.IN4
REGNUM[0] => Mux93.IN3
REGNUM[0] => Mux94.IN3
REGNUM[0] => Mux95.IN3
REGNUM[0] => Mux96.IN3
REGNUM[0] => Mux97.IN3
REGNUM[0] => Mux98.IN3
REGNUM[0] => Mux99.IN3
REGNUM[0] => Mux100.IN3
REGNUM[0] => Mux101.IN3
REGNUM[0] => Mux102.IN3
REGNUM[0] => Mux103.IN3
REGNUM[0] => Mux104.IN3
REGNUM[0] => Mux105.IN3
REGNUM[0] => Mux106.IN4
REGNUM[0] => Mux107.IN4
REGNUM[0] => Mux108.IN4
REGNUM[0] => Mux109.IN4
REGNUM[0] => Mux110.IN4
REGNUM[0] => Mux111.IN4
REGNUM[0] => Mux112.IN4
REGNUM[0] => Mux113.IN4
REGNUM[0] => Mux114.IN4
REGNUM[0] => Mux115.IN4
REGNUM[0] => Mux116.IN4
REGNUM[0] => Mux117.IN4
REGNUM[0] => Mux118.IN4
REGNUM[0] => Mux119.IN4
REGNUM[0] => Mux120.IN4
REGNUM[0] => Mux121.IN4
REGNUM[1] => Mux26.IN2
REGNUM[1] => Mux27.IN2
REGNUM[1] => Mux28.IN2
REGNUM[1] => Mux29.IN2
REGNUM[1] => Mux30.IN2
REGNUM[1] => Mux31.IN2
REGNUM[1] => Mux32.IN2
REGNUM[1] => Mux33.IN2
REGNUM[1] => Mux34.IN2
REGNUM[1] => Mux35.IN2
REGNUM[1] => Mux36.IN2
REGNUM[1] => Mux37.IN2
REGNUM[1] => Mux38.IN2
REGNUM[1] => Mux39.IN2
REGNUM[1] => Mux40.IN2
REGNUM[1] => Mux41.IN2
REGNUM[1] => Mux42.IN2
REGNUM[1] => Mux43.IN2
REGNUM[1] => Mux44.IN2
REGNUM[1] => Mux45.IN2
REGNUM[1] => Mux46.IN2
REGNUM[1] => Mux47.IN2
REGNUM[1] => Mux48.IN2
REGNUM[1] => Mux49.IN2
REGNUM[1] => Mux50.IN2
REGNUM[1] => Mux51.IN2
REGNUM[1] => Mux52.IN2
REGNUM[1] => Mux53.IN2
REGNUM[1] => Mux54.IN2
REGNUM[1] => Mux55.IN2
REGNUM[1] => Mux56.IN2
REGNUM[1] => Mux57.IN2
REGNUM[1] => Mux58.IN2
REGNUM[1] => Mux59.IN2
REGNUM[1] => Mux60.IN2
REGNUM[1] => Mux61.IN2
REGNUM[1] => Mux62.IN2
REGNUM[1] => Mux63.IN2
REGNUM[1] => Mux64.IN2
REGNUM[1] => Mux65.IN2
REGNUM[1] => Mux66.IN2
REGNUM[1] => Mux67.IN2
REGNUM[1] => Mux68.IN2
REGNUM[1] => Mux69.IN2
REGNUM[1] => Mux70.IN2
REGNUM[1] => Mux71.IN2
REGNUM[1] => Mux72.IN2
REGNUM[1] => Mux73.IN2
REGNUM[1] => Mux74.IN2
REGNUM[1] => Mux75.IN2
REGNUM[1] => Mux76.IN2
REGNUM[1] => Mux77.IN2
REGNUM[1] => Mux78.IN2
REGNUM[1] => Mux79.IN2
REGNUM[1] => Mux80.IN2
REGNUM[1] => Mux81.IN2
REGNUM[1] => Mux82.IN2
REGNUM[1] => Mux83.IN2
REGNUM[1] => Mux84.IN3
REGNUM[1] => Mux85.IN3
REGNUM[1] => Mux86.IN3
REGNUM[1] => Mux87.IN3
REGNUM[1] => Mux88.IN3
REGNUM[1] => Mux89.IN3
REGNUM[1] => Mux90.IN2
REGNUM[1] => Mux91.IN2
REGNUM[1] => Mux92.IN3
REGNUM[1] => Mux93.IN2
REGNUM[1] => Mux94.IN2
REGNUM[1] => Mux95.IN2
REGNUM[1] => Mux96.IN2
REGNUM[1] => Mux97.IN2
REGNUM[1] => Mux98.IN2
REGNUM[1] => Mux99.IN2
REGNUM[1] => Mux100.IN2
REGNUM[1] => Mux101.IN2
REGNUM[1] => Mux102.IN2
REGNUM[1] => Mux103.IN2
REGNUM[1] => Mux104.IN2
REGNUM[1] => Mux105.IN2
REGNUM[1] => Mux106.IN3
REGNUM[1] => Mux107.IN3
REGNUM[1] => Mux108.IN3
REGNUM[1] => Mux109.IN3
REGNUM[1] => Mux110.IN3
REGNUM[1] => Mux111.IN3
REGNUM[1] => Mux112.IN3
REGNUM[1] => Mux113.IN3
REGNUM[1] => Mux114.IN3
REGNUM[1] => Mux115.IN3
REGNUM[1] => Mux116.IN3
REGNUM[1] => Mux117.IN3
REGNUM[1] => Mux118.IN3
REGNUM[1] => Mux119.IN3
REGNUM[1] => Mux120.IN3
REGNUM[1] => Mux121.IN3
REGNUM[2] => Mux26.IN1
REGNUM[2] => Mux27.IN1
REGNUM[2] => Mux28.IN1
REGNUM[2] => Mux29.IN1
REGNUM[2] => Mux30.IN1
REGNUM[2] => Mux31.IN1
REGNUM[2] => Mux32.IN1
REGNUM[2] => Mux33.IN1
REGNUM[2] => Mux34.IN1
REGNUM[2] => Mux35.IN1
REGNUM[2] => Mux36.IN1
REGNUM[2] => Mux37.IN1
REGNUM[2] => Mux38.IN1
REGNUM[2] => Mux39.IN1
REGNUM[2] => Mux40.IN1
REGNUM[2] => Mux41.IN1
REGNUM[2] => Mux42.IN1
REGNUM[2] => Mux43.IN1
REGNUM[2] => Mux44.IN1
REGNUM[2] => Mux45.IN1
REGNUM[2] => Mux46.IN1
REGNUM[2] => Mux47.IN1
REGNUM[2] => Mux48.IN1
REGNUM[2] => Mux49.IN1
REGNUM[2] => Mux50.IN1
REGNUM[2] => Mux51.IN1
REGNUM[2] => Mux52.IN1
REGNUM[2] => Mux53.IN1
REGNUM[2] => Mux54.IN1
REGNUM[2] => Mux55.IN1
REGNUM[2] => Mux56.IN1
REGNUM[2] => Mux57.IN1
REGNUM[2] => Mux58.IN1
REGNUM[2] => Mux59.IN1
REGNUM[2] => Mux60.IN1
REGNUM[2] => Mux61.IN1
REGNUM[2] => Mux62.IN1
REGNUM[2] => Mux63.IN1
REGNUM[2] => Mux64.IN1
REGNUM[2] => Mux65.IN1
REGNUM[2] => Mux66.IN1
REGNUM[2] => Mux67.IN1
REGNUM[2] => Mux68.IN1
REGNUM[2] => Mux69.IN1
REGNUM[2] => Mux70.IN1
REGNUM[2] => Mux71.IN1
REGNUM[2] => Mux72.IN1
REGNUM[2] => Mux73.IN1
REGNUM[2] => Mux74.IN1
REGNUM[2] => Mux75.IN1
REGNUM[2] => Mux76.IN1
REGNUM[2] => Mux77.IN1
REGNUM[2] => Mux78.IN1
REGNUM[2] => Mux79.IN1
REGNUM[2] => Mux80.IN1
REGNUM[2] => Mux81.IN1
REGNUM[2] => Mux82.IN1
REGNUM[2] => Mux83.IN1
REGNUM[2] => Mux84.IN2
REGNUM[2] => Mux85.IN2
REGNUM[2] => Mux86.IN2
REGNUM[2] => Mux87.IN2
REGNUM[2] => Mux88.IN2
REGNUM[2] => Mux89.IN2
REGNUM[2] => Mux90.IN1
REGNUM[2] => Mux91.IN1
REGNUM[2] => Mux92.IN2
REGNUM[2] => Mux93.IN1
REGNUM[2] => Mux94.IN1
REGNUM[2] => Mux95.IN1
REGNUM[2] => Mux96.IN1
REGNUM[2] => Mux97.IN1
REGNUM[2] => Mux98.IN1
REGNUM[2] => Mux99.IN1
REGNUM[2] => Mux100.IN1
REGNUM[2] => Mux101.IN1
REGNUM[2] => Mux102.IN1
REGNUM[2] => Mux103.IN1
REGNUM[2] => Mux104.IN1
REGNUM[2] => Mux105.IN1
REGNUM[2] => Mux106.IN2
REGNUM[2] => Mux107.IN2
REGNUM[2] => Mux108.IN2
REGNUM[2] => Mux109.IN2
REGNUM[2] => Mux110.IN2
REGNUM[2] => Mux111.IN2
REGNUM[2] => Mux112.IN2
REGNUM[2] => Mux113.IN2
REGNUM[2] => Mux114.IN2
REGNUM[2] => Mux115.IN2
REGNUM[2] => Mux116.IN2
REGNUM[2] => Mux117.IN2
REGNUM[2] => Mux118.IN2
REGNUM[2] => Mux119.IN2
REGNUM[2] => Mux120.IN2
REGNUM[2] => Mux121.IN2
REGNUM[3] => Mux26.IN0
REGNUM[3] => Mux27.IN0
REGNUM[3] => Mux28.IN0
REGNUM[3] => Mux29.IN0
REGNUM[3] => Mux30.IN0
REGNUM[3] => Mux31.IN0
REGNUM[3] => Mux32.IN0
REGNUM[3] => Mux33.IN0
REGNUM[3] => Mux34.IN0
REGNUM[3] => Mux35.IN0
REGNUM[3] => Mux36.IN0
REGNUM[3] => Mux37.IN0
REGNUM[3] => Mux38.IN0
REGNUM[3] => Mux39.IN0
REGNUM[3] => Mux40.IN0
REGNUM[3] => Mux41.IN0
REGNUM[3] => Mux42.IN0
REGNUM[3] => Mux43.IN0
REGNUM[3] => Mux44.IN0
REGNUM[3] => Mux45.IN0
REGNUM[3] => Mux46.IN0
REGNUM[3] => Mux47.IN0
REGNUM[3] => Mux48.IN0
REGNUM[3] => Mux49.IN0
REGNUM[3] => Mux50.IN0
REGNUM[3] => Mux51.IN0
REGNUM[3] => Mux52.IN0
REGNUM[3] => Mux53.IN0
REGNUM[3] => Mux54.IN0
REGNUM[3] => Mux55.IN0
REGNUM[3] => Mux56.IN0
REGNUM[3] => Mux57.IN0
REGNUM[3] => Mux58.IN0
REGNUM[3] => Mux59.IN0
REGNUM[3] => Mux60.IN0
REGNUM[3] => Mux61.IN0
REGNUM[3] => Mux62.IN0
REGNUM[3] => Mux63.IN0
REGNUM[3] => Mux64.IN0
REGNUM[3] => Mux65.IN0
REGNUM[3] => Mux66.IN0
REGNUM[3] => Mux67.IN0
REGNUM[3] => Mux68.IN0
REGNUM[3] => Mux69.IN0
REGNUM[3] => Mux70.IN0
REGNUM[3] => Mux71.IN0
REGNUM[3] => Mux72.IN0
REGNUM[3] => Mux73.IN0
REGNUM[3] => Mux74.IN0
REGNUM[3] => Mux75.IN0
REGNUM[3] => Mux76.IN0
REGNUM[3] => Mux77.IN0
REGNUM[3] => Mux78.IN0
REGNUM[3] => Mux79.IN0
REGNUM[3] => Mux80.IN0
REGNUM[3] => Mux81.IN0
REGNUM[3] => Mux82.IN0
REGNUM[3] => Mux83.IN0
REGNUM[3] => Mux84.IN1
REGNUM[3] => Mux85.IN1
REGNUM[3] => Mux86.IN1
REGNUM[3] => Mux87.IN1
REGNUM[3] => Mux88.IN1
REGNUM[3] => Mux89.IN1
REGNUM[3] => Mux90.IN0
REGNUM[3] => Mux91.IN0
REGNUM[3] => Mux92.IN1
REGNUM[3] => Mux93.IN0
REGNUM[3] => Mux94.IN0
REGNUM[3] => Mux95.IN0
REGNUM[3] => Mux96.IN0
REGNUM[3] => Mux97.IN0
REGNUM[3] => Mux98.IN0
REGNUM[3] => Mux99.IN0
REGNUM[3] => Mux100.IN0
REGNUM[3] => Mux101.IN0
REGNUM[3] => Mux102.IN0
REGNUM[3] => Mux103.IN0
REGNUM[3] => Mux104.IN0
REGNUM[3] => Mux105.IN0
REGNUM[3] => Mux106.IN1
REGNUM[3] => Mux107.IN1
REGNUM[3] => Mux108.IN1
REGNUM[3] => Mux109.IN1
REGNUM[3] => Mux110.IN1
REGNUM[3] => Mux111.IN1
REGNUM[3] => Mux112.IN1
REGNUM[3] => Mux113.IN1
REGNUM[3] => Mux114.IN1
REGNUM[3] => Mux115.IN1
REGNUM[3] => Mux116.IN1
REGNUM[3] => Mux117.IN1
REGNUM[3] => Mux118.IN1
REGNUM[3] => Mux119.IN1
REGNUM[3] => Mux120.IN1
REGNUM[3] => Mux121.IN1
REGDATA[0] => Mux26.IN4
REGDATA[0] => Mux34.IN4
REGDATA[0] => Mux36.IN4
REGDATA[0] => Mux44.IN4
REGDATA[0] => Mux45.IN4
REGDATA[0] => Mux53.IN4
REGDATA[0] => Mux55.IN4
REGDATA[0] => Mux63.IN4
REGDATA[0] => Mux65.IN4
REGDATA[0] => Mux73.IN4
REGDATA[0] => Mux75.IN4
REGDATA[0] => Mux83.IN4
REGDATA[0] => Mux91.IN4
REGDATA[0] => Mux93.IN4
REGDATA[0] => Mux104.IN4
REGDATA[1] => Mux33.IN4
REGDATA[1] => Mux35.IN4
REGDATA[1] => Mux43.IN4
REGDATA[1] => Mux52.IN4
REGDATA[1] => Mux54.IN4
REGDATA[1] => Mux62.IN4
REGDATA[1] => Mux64.IN4
REGDATA[1] => Mux72.IN4
REGDATA[1] => Mux74.IN4
REGDATA[1] => Mux82.IN4
REGDATA[1] => Mux90.IN4
REGDATA[1] => Mux94.IN4
REGDATA[1] => Mux103.IN4
REGDATA[2] => CLR.IN1
REGDATA[2] => CLR.DATAA
REGDATA[2] => Mux32.IN4
REGDATA[2] => Mux42.IN4
REGDATA[2] => Mux51.IN4
REGDATA[2] => Mux61.IN4
REGDATA[2] => Mux71.IN4
REGDATA[2] => Mux81.IN4
REGDATA[2] => Mux95.IN4
REGDATA[2] => Mux102.IN4
REGDATA[3] => CLR.IN1
REGDATA[3] => CLR.DATAA
REGDATA[3] => Mux31.IN4
REGDATA[3] => Mux41.IN4
REGDATA[3] => Mux50.IN4
REGDATA[3] => Mux60.IN4
REGDATA[3] => Mux70.IN4
REGDATA[3] => Mux80.IN4
REGDATA[3] => Mux96.IN4
REGDATA[3] => Mux101.IN4
REGDATA[4] => CLR.IN1
REGDATA[4] => CLR.DATAA
REGDATA[4] => Mux30.IN4
REGDATA[4] => Mux40.IN4
REGDATA[4] => Mux49.IN4
REGDATA[4] => Mux59.IN4
REGDATA[4] => Mux69.IN4
REGDATA[4] => Mux79.IN4
REGDATA[4] => Mux100.IN4
REGDATA[5] => CLR.IN1
REGDATA[5] => CLR.DATAA
REGDATA[5] => Mux29.IN4
REGDATA[5] => Mux39.IN4
REGDATA[5] => Mux48.IN4
REGDATA[5] => Mux58.IN4
REGDATA[5] => Mux68.IN4
REGDATA[5] => Mux78.IN4
REGDATA[5] => Mux99.IN4
REGDATA[6] => CLR.IN1
REGDATA[6] => CLR.DATAA
REGDATA[6] => Mux28.IN4
REGDATA[6] => Mux38.IN4
REGDATA[6] => Mux47.IN4
REGDATA[6] => Mux57.IN4
REGDATA[6] => Mux67.IN4
REGDATA[6] => Mux77.IN4
REGDATA[6] => Mux98.IN4
REGDATA[7] => CLR.IN1
REGDATA[7] => CLR.DATAA
REGDATA[7] => Mux27.IN4
REGDATA[7] => Mux37.IN4
REGDATA[7] => Mux46.IN4
REGDATA[7] => Mux56.IN4
REGDATA[7] => Mux66.IN4
REGDATA[7] => Mux76.IN4
REGDATA[7] => Mux97.IN4
PREGWRACK <= REGWRACK.DB_MAX_OUTPUT_PORT_TYPE
PTRCLRACK <= TRCLRACK.DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRREQ <= PVRAMWRREQ.DB_MAX_OUTPUT_PORT_TYPE
PVRAMRDREQ <= VRAMRDREQ.DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[0] <= VRAMACCESSADDR[0].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[1] <= VRAMACCESSADDR[1].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[2] <= VRAMACCESSADDR[2].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[3] <= VRAMACCESSADDR[3].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[4] <= VRAMACCESSADDR[4].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[5] <= VRAMACCESSADDR[5].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[6] <= VRAMACCESSADDR[6].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[7] <= VRAMACCESSADDR[7].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[8] <= VRAMACCESSADDR[8].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[9] <= VRAMACCESSADDR[9].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[10] <= VRAMACCESSADDR[10].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[11] <= VRAMACCESSADDR[11].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[12] <= VRAMACCESSADDR[12].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[13] <= VRAMACCESSADDR[13].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[14] <= VRAMACCESSADDR[14].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[15] <= VRAMACCESSADDR[15].DB_MAX_OUTPUT_PORT_TYPE
PVRAMACCESSADDR[16] <= VRAMACCESSADDR[16].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[0] <= VRAMWRDATA[0].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[1] <= VRAMWRDATA[1].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[2] <= VRAMWRDATA[2].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[3] <= VRAMWRDATA[3].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[4] <= VRAMWRDATA[4].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[5] <= VRAMWRDATA[5].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[6] <= VRAMWRDATA[6].DB_MAX_OUTPUT_PORT_TYPE
PVRAMWRDATA[7] <= VRAMWRDATA[7].DB_MAX_OUTPUT_PORT_TYPE
PCLR[0] <= CLR[0].DB_MAX_OUTPUT_PORT_TYPE
PCLR[1] <= CLR[1].DB_MAX_OUTPUT_PORT_TYPE
PCLR[2] <= CLR[2].DB_MAX_OUTPUT_PORT_TYPE
PCLR[3] <= CLR[3].DB_MAX_OUTPUT_PORT_TYPE
PCLR[4] <= CLR[4].DB_MAX_OUTPUT_PORT_TYPE
PCLR[5] <= CLR[5].DB_MAX_OUTPUT_PORT_TYPE
PCLR[6] <= CLR[6].DB_MAX_OUTPUT_PORT_TYPE
PCLR[7] <= CLR[7].DB_MAX_OUTPUT_PORT_TYPE
PCE <= CE.DB_MAX_OUTPUT_PORT_TYPE
PBD <= BD.DB_MAX_OUTPUT_PORT_TYPE
PTR <= TR.DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[0] <= SXTMP[0].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[1] <= SXTMP[1].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[2] <= SXTMP[2].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[3] <= SXTMP[3].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[4] <= SXTMP[4].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[5] <= SXTMP[5].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[6] <= SXTMP[6].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[7] <= SXTMP[7].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[8] <= SXTMP[8].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[9] <= SXTMP[9].DB_MAX_OUTPUT_PORT_TYPE
PSXTMP[10] <= SXTMP[10].DB_MAX_OUTPUT_PORT_TYPE
CUR_VDP_COMMAND[4] <= CMR[4].DB_MAX_OUTPUT_PORT_TYPE
CUR_VDP_COMMAND[5] <= CMR[5].DB_MAX_OUTPUT_PORT_TYPE
CUR_VDP_COMMAND[6] <= CMR[6].DB_MAX_OUTPUT_PORT_TYPE
CUR_VDP_COMMAND[7] <= CMR[7].DB_MAX_OUTPUT_PORT_TYPE
REG_R25_CMD => W_VDPCMD_EN.IN1


|MSX|emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
RESET => FF_WAIT_CNT.OUTPUTSELECT
CLK21M => FF_WAIT_CNT[2].CLK
CLK21M => FF_WAIT_CNT[3].CLK
CLK21M => FF_WAIT_CNT[4].CLK
CLK21M => FF_WAIT_CNT[5].CLK
CLK21M => FF_WAIT_CNT[6].CLK
CLK21M => FF_WAIT_CNT[7].CLK
CLK21M => FF_WAIT_CNT[8].CLK
CLK21M => FF_WAIT_CNT[9].CLK
CLK21M => FF_WAIT_CNT[10].CLK
CLK21M => FF_WAIT_CNT[11].CLK
CLK21M => FF_WAIT_CNT[12].CLK
CLK21M => FF_WAIT_CNT[13].CLK
CLK21M => FF_WAIT_CNT[14].CLK
CLK21M => FF_WAIT_CNT[15].CLK
VDP_COMMAND[4] => Mux0.IN19
VDP_COMMAND[4] => Mux1.IN19
VDP_COMMAND[4] => Mux2.IN19
VDP_COMMAND[4] => Mux3.IN19
VDP_COMMAND[4] => Mux4.IN19
VDP_COMMAND[4] => Mux6.IN19
VDP_COMMAND[4] => Mux8.IN19
VDP_COMMAND[4] => Mux9.IN19
VDP_COMMAND[4] => Mux10.IN19
VDP_COMMAND[4] => Mux11.IN19
VDP_COMMAND[4] => Mux12.IN19
VDP_COMMAND[4] => Mux13.IN19
VDP_COMMAND[4] => Mux14.IN19
VDP_COMMAND[4] => Mux15.IN19
VDP_COMMAND[4] => Mux16.IN19
VDP_COMMAND[4] => Mux18.IN19
VDP_COMMAND[4] => Mux19.IN19
VDP_COMMAND[4] => Mux20.IN19
VDP_COMMAND[4] => Mux21.IN19
VDP_COMMAND[4] => Mux22.IN19
VDP_COMMAND[4] => Mux23.IN19
VDP_COMMAND[4] => Mux24.IN19
VDP_COMMAND[4] => Mux25.IN19
VDP_COMMAND[4] => Mux26.IN19
VDP_COMMAND[4] => Mux27.IN10
VDP_COMMAND[4] => Mux28.IN19
VDP_COMMAND[4] => Mux29.IN19
VDP_COMMAND[4] => Mux30.IN19
VDP_COMMAND[4] => Mux31.IN19
VDP_COMMAND[4] => Mux32.IN19
VDP_COMMAND[4] => Mux33.IN19
VDP_COMMAND[4] => Mux34.IN19
VDP_COMMAND[4] => Mux35.IN19
VDP_COMMAND[4] => Mux36.IN19
VDP_COMMAND[4] => Mux37.IN19
VDP_COMMAND[4] => Mux38.IN19
VDP_COMMAND[4] => Mux39.IN19
VDP_COMMAND[4] => Mux40.IN10
VDP_COMMAND[4] => Mux41.IN19
VDP_COMMAND[4] => Mux42.IN19
VDP_COMMAND[4] => Mux43.IN19
VDP_COMMAND[4] => Mux44.IN19
VDP_COMMAND[4] => Mux45.IN19
VDP_COMMAND[4] => Mux46.IN19
VDP_COMMAND[4] => Mux47.IN19
VDP_COMMAND[4] => Mux48.IN19
VDP_COMMAND[4] => Mux49.IN19
VDP_COMMAND[4] => Mux50.IN19
VDP_COMMAND[4] => Mux51.IN19
VDP_COMMAND[4] => Mux52.IN19
VDP_COMMAND[4] => Mux53.IN19
VDP_COMMAND[4] => Mux54.IN19
VDP_COMMAND[4] => Mux55.IN19
VDP_COMMAND[4] => Mux56.IN19
VDP_COMMAND[5] => Mux0.IN18
VDP_COMMAND[5] => Mux1.IN18
VDP_COMMAND[5] => Mux2.IN18
VDP_COMMAND[5] => Mux3.IN18
VDP_COMMAND[5] => Mux4.IN18
VDP_COMMAND[5] => Mux5.IN10
VDP_COMMAND[5] => Mux6.IN18
VDP_COMMAND[5] => Mux7.IN5
VDP_COMMAND[5] => Mux8.IN18
VDP_COMMAND[5] => Mux9.IN18
VDP_COMMAND[5] => Mux10.IN18
VDP_COMMAND[5] => Mux11.IN18
VDP_COMMAND[5] => Mux12.IN18
VDP_COMMAND[5] => Mux13.IN18
VDP_COMMAND[5] => Mux14.IN18
VDP_COMMAND[5] => Mux15.IN18
VDP_COMMAND[5] => Mux16.IN18
VDP_COMMAND[5] => Mux17.IN10
VDP_COMMAND[5] => Mux18.IN18
VDP_COMMAND[5] => Mux19.IN18
VDP_COMMAND[5] => Mux20.IN18
VDP_COMMAND[5] => Mux21.IN18
VDP_COMMAND[5] => Mux22.IN18
VDP_COMMAND[5] => Mux23.IN18
VDP_COMMAND[5] => Mux24.IN18
VDP_COMMAND[5] => Mux25.IN18
VDP_COMMAND[5] => Mux26.IN18
VDP_COMMAND[5] => Mux28.IN18
VDP_COMMAND[5] => Mux29.IN18
VDP_COMMAND[5] => Mux30.IN18
VDP_COMMAND[5] => Mux31.IN18
VDP_COMMAND[5] => Mux32.IN18
VDP_COMMAND[5] => Mux33.IN18
VDP_COMMAND[5] => Mux34.IN18
VDP_COMMAND[5] => Mux35.IN18
VDP_COMMAND[5] => Mux36.IN18
VDP_COMMAND[5] => Mux37.IN18
VDP_COMMAND[5] => Mux38.IN18
VDP_COMMAND[5] => Mux39.IN18
VDP_COMMAND[5] => Mux40.IN9
VDP_COMMAND[5] => Mux41.IN18
VDP_COMMAND[5] => Mux42.IN18
VDP_COMMAND[5] => Mux43.IN18
VDP_COMMAND[5] => Mux44.IN18
VDP_COMMAND[5] => Mux45.IN18
VDP_COMMAND[5] => Mux46.IN18
VDP_COMMAND[5] => Mux47.IN18
VDP_COMMAND[5] => Mux48.IN18
VDP_COMMAND[5] => Mux49.IN18
VDP_COMMAND[5] => Mux50.IN18
VDP_COMMAND[5] => Mux51.IN18
VDP_COMMAND[5] => Mux52.IN18
VDP_COMMAND[5] => Mux53.IN18
VDP_COMMAND[5] => Mux54.IN18
VDP_COMMAND[5] => Mux55.IN18
VDP_COMMAND[5] => Mux56.IN18
VDP_COMMAND[6] => Mux0.IN17
VDP_COMMAND[6] => Mux1.IN17
VDP_COMMAND[6] => Mux2.IN17
VDP_COMMAND[6] => Mux3.IN17
VDP_COMMAND[6] => Mux4.IN17
VDP_COMMAND[6] => Mux5.IN9
VDP_COMMAND[6] => Mux6.IN17
VDP_COMMAND[6] => Mux8.IN17
VDP_COMMAND[6] => Mux9.IN17
VDP_COMMAND[6] => Mux10.IN17
VDP_COMMAND[6] => Mux11.IN17
VDP_COMMAND[6] => Mux12.IN17
VDP_COMMAND[6] => Mux13.IN17
VDP_COMMAND[6] => Mux14.IN17
VDP_COMMAND[6] => Mux15.IN17
VDP_COMMAND[6] => Mux16.IN17
VDP_COMMAND[6] => Mux17.IN9
VDP_COMMAND[6] => Mux18.IN17
VDP_COMMAND[6] => Mux19.IN17
VDP_COMMAND[6] => Mux20.IN17
VDP_COMMAND[6] => Mux21.IN17
VDP_COMMAND[6] => Mux22.IN17
VDP_COMMAND[6] => Mux23.IN17
VDP_COMMAND[6] => Mux24.IN17
VDP_COMMAND[6] => Mux25.IN17
VDP_COMMAND[6] => Mux26.IN17
VDP_COMMAND[6] => Mux27.IN9
VDP_COMMAND[6] => Mux28.IN17
VDP_COMMAND[6] => Mux29.IN17
VDP_COMMAND[6] => Mux30.IN17
VDP_COMMAND[6] => Mux31.IN17
VDP_COMMAND[6] => Mux32.IN17
VDP_COMMAND[6] => Mux33.IN17
VDP_COMMAND[6] => Mux34.IN17
VDP_COMMAND[6] => Mux35.IN17
VDP_COMMAND[6] => Mux36.IN17
VDP_COMMAND[6] => Mux37.IN17
VDP_COMMAND[6] => Mux38.IN17
VDP_COMMAND[6] => Mux39.IN17
VDP_COMMAND[6] => Mux41.IN17
VDP_COMMAND[6] => Mux42.IN17
VDP_COMMAND[6] => Mux43.IN17
VDP_COMMAND[6] => Mux44.IN17
VDP_COMMAND[6] => Mux45.IN17
VDP_COMMAND[6] => Mux46.IN17
VDP_COMMAND[6] => Mux47.IN17
VDP_COMMAND[6] => Mux48.IN17
VDP_COMMAND[6] => Mux49.IN17
VDP_COMMAND[6] => Mux50.IN17
VDP_COMMAND[6] => Mux51.IN17
VDP_COMMAND[6] => Mux52.IN17
VDP_COMMAND[6] => Mux53.IN17
VDP_COMMAND[6] => Mux54.IN17
VDP_COMMAND[6] => Mux55.IN17
VDP_COMMAND[6] => Mux56.IN17
VDP_COMMAND[7] => Mux0.IN16
VDP_COMMAND[7] => Mux1.IN16
VDP_COMMAND[7] => Mux2.IN16
VDP_COMMAND[7] => Mux3.IN16
VDP_COMMAND[7] => Mux4.IN16
VDP_COMMAND[7] => Mux5.IN8
VDP_COMMAND[7] => Mux6.IN16
VDP_COMMAND[7] => Mux7.IN4
VDP_COMMAND[7] => Mux8.IN16
VDP_COMMAND[7] => Mux9.IN16
VDP_COMMAND[7] => Mux10.IN16
VDP_COMMAND[7] => Mux11.IN16
VDP_COMMAND[7] => Mux12.IN16
VDP_COMMAND[7] => Mux13.IN16
VDP_COMMAND[7] => Mux14.IN16
VDP_COMMAND[7] => Mux15.IN16
VDP_COMMAND[7] => Mux16.IN16
VDP_COMMAND[7] => Mux17.IN8
VDP_COMMAND[7] => Mux18.IN16
VDP_COMMAND[7] => Mux19.IN16
VDP_COMMAND[7] => Mux20.IN16
VDP_COMMAND[7] => Mux21.IN16
VDP_COMMAND[7] => Mux22.IN16
VDP_COMMAND[7] => Mux23.IN16
VDP_COMMAND[7] => Mux24.IN16
VDP_COMMAND[7] => Mux25.IN16
VDP_COMMAND[7] => Mux26.IN16
VDP_COMMAND[7] => Mux27.IN8
VDP_COMMAND[7] => Mux28.IN16
VDP_COMMAND[7] => Mux29.IN16
VDP_COMMAND[7] => Mux30.IN16
VDP_COMMAND[7] => Mux31.IN16
VDP_COMMAND[7] => Mux32.IN16
VDP_COMMAND[7] => Mux33.IN16
VDP_COMMAND[7] => Mux34.IN16
VDP_COMMAND[7] => Mux35.IN16
VDP_COMMAND[7] => Mux36.IN16
VDP_COMMAND[7] => Mux37.IN16
VDP_COMMAND[7] => Mux38.IN16
VDP_COMMAND[7] => Mux39.IN16
VDP_COMMAND[7] => Mux40.IN8
VDP_COMMAND[7] => Mux41.IN16
VDP_COMMAND[7] => Mux42.IN16
VDP_COMMAND[7] => Mux43.IN16
VDP_COMMAND[7] => Mux44.IN16
VDP_COMMAND[7] => Mux45.IN16
VDP_COMMAND[7] => Mux46.IN16
VDP_COMMAND[7] => Mux47.IN16
VDP_COMMAND[7] => Mux48.IN16
VDP_COMMAND[7] => Mux49.IN16
VDP_COMMAND[7] => Mux50.IN16
VDP_COMMAND[7] => Mux51.IN16
VDP_COMMAND[7] => Mux52.IN16
VDP_COMMAND[7] => Mux53.IN16
VDP_COMMAND[7] => Mux54.IN16
VDP_COMMAND[7] => Mux55.IN16
VDP_COMMAND[7] => Mux56.IN16
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
VDPR9PALMODE => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R1_DISP_ON => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R8_SP_OFF => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
REG_R9_Y_DOTS => FF_WAIT_CNT.OUTPUTSELECT
VDPSPEEDMODE => ACTIVE.IN1
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
DRIVE => FF_WAIT_CNT.OUTPUTSELECT
ACTIVE <= ACTIVE.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|VENCODE:U21
CLK21M => FF_PAL_MODE.CLK
CLK21M => FF_PAL_DET_CNT[0].CLK
CLK21M => FF_PAL_DET_CNT[1].CLK
CLK21M => FF_PAL_DET_CNT[2].CLK
CLK21M => FF_PAL_DET_CNT[3].CLK
CLK21M => FF_PAL_DET_CNT[4].CLK
CLK21M => FF_PAL_DET_CNT[5].CLK
CLK21M => FF_PAL_DET_CNT[6].CLK
CLK21M => FF_PAL_DET_CNT[7].CLK
CLK21M => FF_PAL_DET_CNT[8].CLK
CLK21M => FF_IVIDEOB[0].CLK
CLK21M => FF_IVIDEOB[1].CLK
CLK21M => FF_IVIDEOB[2].CLK
CLK21M => FF_IVIDEOB[3].CLK
CLK21M => FF_IVIDEOB[4].CLK
CLK21M => FF_IVIDEOB[5].CLK
CLK21M => FF_IVIDEOG[0].CLK
CLK21M => FF_IVIDEOG[1].CLK
CLK21M => FF_IVIDEOG[2].CLK
CLK21M => FF_IVIDEOG[3].CLK
CLK21M => FF_IVIDEOG[4].CLK
CLK21M => FF_IVIDEOG[5].CLK
CLK21M => FF_IVIDEOR[0].CLK
CLK21M => FF_IVIDEOR[1].CLK
CLK21M => FF_IVIDEOR[2].CLK
CLK21M => FF_IVIDEOR[3].CLK
CLK21M => FF_IVIDEOR[4].CLK
CLK21M => FF_IVIDEOR[5].CLK
CLK21M => FF_VIDEOV[0].CLK
CLK21M => FF_VIDEOV[1].CLK
CLK21M => FF_VIDEOV[2].CLK
CLK21M => FF_VIDEOV[3].CLK
CLK21M => FF_VIDEOV[4].CLK
CLK21M => FF_VIDEOV[5].CLK
CLK21M => FF_VIDEOC[0].CLK
CLK21M => FF_VIDEOC[1].CLK
CLK21M => FF_VIDEOC[2].CLK
CLK21M => FF_VIDEOC[3].CLK
CLK21M => FF_VIDEOC[4].CLK
CLK21M => FF_VIDEOC[5].CLK
CLK21M => FF_VIDEOY[0].CLK
CLK21M => FF_VIDEOY[1].CLK
CLK21M => FF_VIDEOY[2].CLK
CLK21M => FF_VIDEOY[3].CLK
CLK21M => FF_VIDEOY[4].CLK
CLK21M => FF_VIDEOY[5].CLK
CLK21M => FF_TABLEDAT[2].CLK
CLK21M => FF_TABLEDAT[3].CLK
CLK21M => FF_TABLEDAT[4].CLK
CLK21M => FF_TABLEDAT[5].CLK
CLK21M => FF_TABLEDAT[6].CLK
CLK21M => FF_TABLEDAT[7].CLK
CLK21M => FF_TABLEADR[0].CLK
CLK21M => FF_TABLEADR[1].CLK
CLK21M => FF_TABLEADR[2].CLK
CLK21M => FF_TABLEADR[3].CLK
CLK21M => FF_TABLEADR[4].CLK
CLK21M => FF_WINDOW_C.CLK
CLK21M => FF_WINDOW_H.CLK
CLK21M => FF_WINDOW_V.CLK
CLK21M => FF_BURPHASE.CLK
CLK21M => FF_VCOUNTER[0].CLK
CLK21M => FF_VCOUNTER[1].CLK
CLK21M => FF_VCOUNTER[2].CLK
CLK21M => FF_VCOUNTER[3].CLK
CLK21M => FF_VCOUNTER[4].CLK
CLK21M => FF_VCOUNTER[5].CLK
CLK21M => FF_VCOUNTER[6].CLK
CLK21M => FF_VCOUNTER[7].CLK
CLK21M => FF_VCOUNTER[8].CLK
CLK21M => FF_HCOUNTER[0].CLK
CLK21M => FF_HCOUNTER[1].CLK
CLK21M => FF_HCOUNTER[2].CLK
CLK21M => FF_HCOUNTER[3].CLK
CLK21M => FF_HCOUNTER[4].CLK
CLK21M => FF_HCOUNTER[5].CLK
CLK21M => FF_HCOUNTER[6].CLK
CLK21M => FF_HCOUNTER[7].CLK
CLK21M => FF_HCOUNTER[8].CLK
CLK21M => FF_HCOUNTER[9].CLK
CLK21M => FF_HCOUNTER[10].CLK
CLK21M => FF_HCOUNTER[11].CLK
CLK21M => FF_SEQ[0].CLK
CLK21M => FF_SEQ[1].CLK
CLK21M => FF_SEQ[2].CLK
CLK21M => FF_IVIDEOHS_N.CLK
CLK21M => FF_IVIDEOVS_N.CLK
RESET => ~NO_FANOUT~
VIDEOR[0] => FF_IVIDEOR.DATAB
VIDEOR[1] => FF_IVIDEOR.DATAB
VIDEOR[2] => FF_IVIDEOR.DATAB
VIDEOR[3] => FF_IVIDEOR.DATAB
VIDEOR[4] => FF_IVIDEOR.DATAB
VIDEOR[5] => FF_IVIDEOR.DATAB
VIDEOG[0] => FF_IVIDEOG.DATAB
VIDEOG[1] => FF_IVIDEOG.DATAB
VIDEOG[2] => FF_IVIDEOG.DATAB
VIDEOG[3] => FF_IVIDEOG.DATAB
VIDEOG[4] => FF_IVIDEOG.DATAB
VIDEOG[5] => FF_IVIDEOG.DATAB
VIDEOB[0] => FF_IVIDEOB.DATAB
VIDEOB[1] => FF_IVIDEOB.DATAB
VIDEOB[2] => FF_IVIDEOB.DATAB
VIDEOB[3] => FF_IVIDEOB.DATAB
VIDEOB[4] => FF_IVIDEOB.DATAB
VIDEOB[5] => FF_IVIDEOB.DATAB
VIDEOHS_N => process_9.IN0
VIDEOHS_N => FF_IVIDEOHS_N.DATAIN
VIDEOHS_N => process_11.IN1
VIDEOVS_N => process_9.IN1
VIDEOVS_N => process_11.IN1
VIDEOVS_N => FF_IVIDEOVS_N.DATAIN
VIDEOY[0] <= FF_VIDEOY[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEOY[1] <= FF_VIDEOY[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEOY[2] <= FF_VIDEOY[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEOY[3] <= FF_VIDEOY[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEOY[4] <= FF_VIDEOY[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEOY[5] <= FF_VIDEOY[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEOC[0] <= FF_VIDEOC[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEOC[1] <= FF_VIDEOC[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEOC[2] <= FF_VIDEOC[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEOC[3] <= FF_VIDEOC[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEOC[4] <= FF_VIDEOC[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEOC[5] <= FF_VIDEOC[5].DB_MAX_OUTPUT_PORT_TYPE
VIDEOV[0] <= FF_VIDEOV[0].DB_MAX_OUTPUT_PORT_TYPE
VIDEOV[1] <= FF_VIDEOV[1].DB_MAX_OUTPUT_PORT_TYPE
VIDEOV[2] <= FF_VIDEOV[2].DB_MAX_OUTPUT_PORT_TYPE
VIDEOV[3] <= FF_VIDEOV[3].DB_MAX_OUTPUT_PORT_TYPE
VIDEOV[4] <= FF_VIDEOV[4].DB_MAX_OUTPUT_PORT_TYPE
VIDEOV[5] <= FF_VIDEOV[5].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|psg:U30
clk21m => psg_wave:u_psgch.clk21m
clk21m => joyb[0]~reg0.CLK
clk21m => joyb[0]~en.CLK
clk21m => joyb[1]~reg0.CLK
clk21m => joyb[1]~en.CLK
clk21m => joyb[2]~reg0.CLK
clk21m => joyb[2]~en.CLK
clk21m => joyb[3]~reg0.CLK
clk21m => joyb[3]~en.CLK
clk21m => joyb[4]~reg0.CLK
clk21m => joyb[4]~en.CLK
clk21m => joyb[5]~reg0.CLK
clk21m => joyb[5]~en.CLK
clk21m => joya[0]~reg0.CLK
clk21m => joya[0]~en.CLK
clk21m => joya[1]~reg0.CLK
clk21m => joya[1]~en.CLK
clk21m => joya[2]~reg0.CLK
clk21m => joya[2]~en.CLK
clk21m => joya[3]~reg0.CLK
clk21m => joya[3]~en.CLK
clk21m => joya[4]~reg0.CLK
clk21m => joya[4]~en.CLK
clk21m => joya[5]~reg0.CLK
clk21m => joya[5]~en.CLK
clk21m => kana~reg0.CLK
clk21m => stra~reg0.CLK
clk21m => strb~reg0.CLK
clk21m => regb[0].CLK
clk21m => regb[1].CLK
clk21m => regb[2].CLK
clk21m => regb[3].CLK
clk21m => regb[4].CLK
clk21m => regb[5].CLK
clk21m => regb[6].CLK
clk21m => regb[7].CLK
clk21m => rega[0].CLK
clk21m => rega[1].CLK
clk21m => rega[2].CLK
clk21m => rega[3].CLK
clk21m => rega[4].CLK
clk21m => rega[5].CLK
clk21m => rega[6].CLK
clk21m => rega[7].CLK
clk21m => psgregptr[0].CLK
clk21m => psgregptr[1].CLK
clk21m => psgregptr[2].CLK
clk21m => psgregptr[3].CLK
reset => psg_wave:u_psgch.reset
reset => kana~reg0.ACLR
reset => regb[0].ACLR
reset => regb[1].ACLR
reset => regb[2].ACLR
reset => regb[3].ACLR
reset => regb[4].ACLR
reset => regb[5].ACLR
reset => regb[6].ACLR
reset => regb[7].ACLR
reset => rega[0].ACLR
reset => rega[1].ACLR
reset => rega[2].ACLR
reset => rega[3].ACLR
reset => rega[4].ACLR
reset => rega[5].ACLR
reset => rega[6].ACLR
reset => rega[7].ACLR
reset => psgregptr[0].ACLR
reset => psgregptr[1].ACLR
reset => psgregptr[2].ACLR
reset => psgregptr[3].ACLR
reset => joyb[4].IN1
reset => joyb[5].IN1
reset => joya[4].IN1
reset => joya[5].IN1
reset => joyb[0]~en.ENA
reset => joyb[0]~reg0.ENA
reset => joya[3]~reg0.ENA
reset => joya[2]~reg0.ENA
reset => joya[1]~reg0.ENA
reset => joya[0]~reg0.ENA
reset => joyb[3]~reg0.ENA
reset => joyb[2]~reg0.ENA
reset => joyb[1]~reg0.ENA
reset => joyb[1]~en.ENA
reset => joyb[2]~en.ENA
reset => joyb[3]~en.ENA
reset => joya[0]~en.ENA
reset => joya[1]~en.ENA
reset => joya[2]~en.ENA
reset => joya[3]~en.ENA
clkena => psg_wave:u_psgch.clkena
req => process_0.IN0
req => psg_wave:u_psgch.req
ack <= psg_wave:u_psgch.ack
wrt => process_0.IN1
wrt => psg_wave:u_psgch.wrt
adr[0] => Equal1.IN3
adr[0] => Equal3.IN3
adr[0] => Equal4.IN3
adr[0] => psg_wave:u_psgch.adr[0]
adr[1] => Equal1.IN2
adr[1] => Equal3.IN2
adr[1] => Equal4.IN2
adr[1] => psg_wave:u_psgch.adr[1]
adr[2] => psg_wave:u_psgch.adr[2]
adr[3] => psg_wave:u_psgch.adr[3]
adr[4] => psg_wave:u_psgch.adr[4]
adr[5] => psg_wave:u_psgch.adr[5]
adr[6] => psg_wave:u_psgch.adr[6]
adr[7] => psg_wave:u_psgch.adr[7]
adr[8] => psg_wave:u_psgch.adr[8]
adr[9] => psg_wave:u_psgch.adr[9]
adr[10] => psg_wave:u_psgch.adr[10]
adr[11] => psg_wave:u_psgch.adr[11]
adr[12] => psg_wave:u_psgch.adr[12]
adr[13] => psg_wave:u_psgch.adr[13]
adr[14] => psg_wave:u_psgch.adr[14]
adr[15] => psg_wave:u_psgch.adr[15]
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => regb.DATAB
dbo[0] => psg_wave:u_psgch.dbo[0]
dbo[0] => psgregptr[0].DATAIN
dbo[1] => regb.DATAB
dbo[1] => psg_wave:u_psgch.dbo[1]
dbo[1] => psgregptr[1].DATAIN
dbo[2] => regb.DATAB
dbo[2] => psg_wave:u_psgch.dbo[2]
dbo[2] => psgregptr[2].DATAIN
dbo[3] => regb.DATAB
dbo[3] => psg_wave:u_psgch.dbo[3]
dbo[3] => psgregptr[3].DATAIN
dbo[4] => regb.DATAB
dbo[4] => psg_wave:u_psgch.dbo[4]
dbo[5] => regb.DATAB
dbo[5] => psg_wave:u_psgch.dbo[5]
dbo[6] => regb.DATAB
dbo[6] => psg_wave:u_psgch.dbo[6]
dbo[7] => regb.DATAB
dbo[7] => psg_wave:u_psgch.dbo[7]
joya[0] <> joya[0]
joya[1] <> joya[1]
joya[2] <> joya[2]
joya[3] <> joya[3]
joya[4] <> joya[4]
joya[5] <> joya[5]
stra <= stra~reg0.DB_MAX_OUTPUT_PORT_TYPE
joyb[0] <> joyb[0]
joyb[1] <> joyb[1]
joyb[2] <> joyb[2]
joyb[3] <> joyb[3]
joyb[4] <> joyb[4]
joyb[5] <> joyb[5]
strb <= strb~reg0.DB_MAX_OUTPUT_PORT_TYPE
kana <= kana~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmtin => rega[7].DATAIN
keymode => rega[6].DATAIN
wave[0] <= psg_wave:u_psgch.wave[0]
wave[1] <= psg_wave:u_psgch.wave[1]
wave[2] <= psg_wave:u_psgch.wave[2]
wave[3] <= psg_wave:u_psgch.wave[3]
wave[4] <= psg_wave:u_psgch.wave[4]
wave[5] <= psg_wave:u_psgch.wave[5]
wave[6] <= psg_wave:u_psgch.wave[6]
wave[7] <= psg_wave:u_psgch.wave[7]


|MSX|emsx_top:emsx|psg:U30|psg_wave:u_psgch
clk21m => wave[0]~reg0.CLK
clk21m => wave[1]~reg0.CLK
clk21m => wave[2]~reg0.CLK
clk21m => wave[3]~reg0.CLK
clk21m => wave[4]~reg0.CLK
clk21m => wave[5]~reg0.CLK
clk21m => wave[6]~reg0.CLK
clk21m => wave[7]~reg0.CLK
clk21m => PsgMix[0].CLK
clk21m => PsgMix[1].CLK
clk21m => PsgMix[2].CLK
clk21m => PsgMix[3].CLK
clk21m => PsgMix[4].CLK
clk21m => PsgMix[5].CLK
clk21m => PsgMix[6].CLK
clk21m => PsgMix[7].CLK
clk21m => PsgMix[8].CLK
clk21m => PsgMix[9].CLK
clk21m => PsgEnvAck.CLK
clk21m => PsgVolEnv[0].CLK
clk21m => PsgVolEnv[1].CLK
clk21m => PsgVolEnv[2].CLK
clk21m => PsgVolEnv[3].CLK
clk21m => PsgPtrEnv[0].CLK
clk21m => PsgPtrEnv[1].CLK
clk21m => PsgPtrEnv[2].CLK
clk21m => PsgPtrEnv[3].CLK
clk21m => PsgPtrEnv[4].CLK
clk21m => PsgCntEnv[0].CLK
clk21m => PsgCntEnv[1].CLK
clk21m => PsgCntEnv[2].CLK
clk21m => PsgCntEnv[3].CLK
clk21m => PsgCntEnv[4].CLK
clk21m => PsgCntEnv[5].CLK
clk21m => PsgCntEnv[6].CLK
clk21m => PsgCntEnv[7].CLK
clk21m => PsgCntEnv[8].CLK
clk21m => PsgCntEnv[9].CLK
clk21m => PsgCntEnv[10].CLK
clk21m => PsgCntEnv[11].CLK
clk21m => PsgCntEnv[12].CLK
clk21m => PsgCntEnv[13].CLK
clk21m => PsgCntEnv[14].CLK
clk21m => PsgCntEnv[15].CLK
clk21m => PsgGenNoise[0].CLK
clk21m => PsgGenNoise[1].CLK
clk21m => PsgGenNoise[2].CLK
clk21m => PsgGenNoise[3].CLK
clk21m => PsgGenNoise[4].CLK
clk21m => PsgGenNoise[5].CLK
clk21m => PsgGenNoise[6].CLK
clk21m => PsgGenNoise[7].CLK
clk21m => PsgGenNoise[8].CLK
clk21m => PsgGenNoise[9].CLK
clk21m => PsgGenNoise[10].CLK
clk21m => PsgGenNoise[11].CLK
clk21m => PsgGenNoise[12].CLK
clk21m => PsgGenNoise[13].CLK
clk21m => PsgGenNoise[14].CLK
clk21m => PsgGenNoise[15].CLK
clk21m => PsgGenNoise[16].CLK
clk21m => PsgGenNoise[17].CLK
clk21m => PsgCntNoise[0].CLK
clk21m => PsgCntNoise[1].CLK
clk21m => PsgCntNoise[2].CLK
clk21m => PsgCntNoise[3].CLK
clk21m => PsgCntNoise[4].CLK
clk21m => PsgEdgeChC.CLK
clk21m => PsgEdgeChB.CLK
clk21m => PsgEdgeChA.CLK
clk21m => PsgCntChC[0].CLK
clk21m => PsgCntChC[1].CLK
clk21m => PsgCntChC[2].CLK
clk21m => PsgCntChC[3].CLK
clk21m => PsgCntChC[4].CLK
clk21m => PsgCntChC[5].CLK
clk21m => PsgCntChC[6].CLK
clk21m => PsgCntChC[7].CLK
clk21m => PsgCntChC[8].CLK
clk21m => PsgCntChC[9].CLK
clk21m => PsgCntChC[10].CLK
clk21m => PsgCntChC[11].CLK
clk21m => PsgCntChB[0].CLK
clk21m => PsgCntChB[1].CLK
clk21m => PsgCntChB[2].CLK
clk21m => PsgCntChB[3].CLK
clk21m => PsgCntChB[4].CLK
clk21m => PsgCntChB[5].CLK
clk21m => PsgCntChB[6].CLK
clk21m => PsgCntChB[7].CLK
clk21m => PsgCntChB[8].CLK
clk21m => PsgCntChB[9].CLK
clk21m => PsgCntChB[10].CLK
clk21m => PsgCntChB[11].CLK
clk21m => PsgCntChA[0].CLK
clk21m => PsgCntChA[1].CLK
clk21m => PsgCntChA[2].CLK
clk21m => PsgCntChA[3].CLK
clk21m => PsgCntChA[4].CLK
clk21m => PsgCntChA[5].CLK
clk21m => PsgCntChA[6].CLK
clk21m => PsgCntChA[7].CLK
clk21m => PsgCntChA[8].CLK
clk21m => PsgCntChA[9].CLK
clk21m => PsgCntChA[10].CLK
clk21m => PsgCntChA[11].CLK
clk21m => PsgEnvReq.CLK
clk21m => PsgShapeEnv[0].CLK
clk21m => PsgShapeEnv[1].CLK
clk21m => PsgShapeEnv[2].CLK
clk21m => PsgShapeEnv[3].CLK
clk21m => PsgFreqEnv[0].CLK
clk21m => PsgFreqEnv[1].CLK
clk21m => PsgFreqEnv[2].CLK
clk21m => PsgFreqEnv[3].CLK
clk21m => PsgFreqEnv[4].CLK
clk21m => PsgFreqEnv[5].CLK
clk21m => PsgFreqEnv[6].CLK
clk21m => PsgFreqEnv[7].CLK
clk21m => PsgFreqEnv[8].CLK
clk21m => PsgFreqEnv[9].CLK
clk21m => PsgFreqEnv[10].CLK
clk21m => PsgFreqEnv[11].CLK
clk21m => PsgFreqEnv[12].CLK
clk21m => PsgFreqEnv[13].CLK
clk21m => PsgFreqEnv[14].CLK
clk21m => PsgFreqEnv[15].CLK
clk21m => PsgVolChC[0].CLK
clk21m => PsgVolChC[1].CLK
clk21m => PsgVolChC[2].CLK
clk21m => PsgVolChC[3].CLK
clk21m => PsgVolChC[4].CLK
clk21m => PsgVolChB[0].CLK
clk21m => PsgVolChB[1].CLK
clk21m => PsgVolChB[2].CLK
clk21m => PsgVolChB[3].CLK
clk21m => PsgVolChB[4].CLK
clk21m => PsgVolChA[0].CLK
clk21m => PsgVolChA[1].CLK
clk21m => PsgVolChA[2].CLK
clk21m => PsgVolChA[3].CLK
clk21m => PsgVolChA[4].CLK
clk21m => PsgChanSel[0].CLK
clk21m => PsgChanSel[1].CLK
clk21m => PsgChanSel[2].CLK
clk21m => PsgChanSel[3].CLK
clk21m => PsgChanSel[4].CLK
clk21m => PsgChanSel[5].CLK
clk21m => PsgFreqNoise[0].CLK
clk21m => PsgFreqNoise[1].CLK
clk21m => PsgFreqNoise[2].CLK
clk21m => PsgFreqNoise[3].CLK
clk21m => PsgFreqNoise[4].CLK
clk21m => PsgFreqChC[0].CLK
clk21m => PsgFreqChC[1].CLK
clk21m => PsgFreqChC[2].CLK
clk21m => PsgFreqChC[3].CLK
clk21m => PsgFreqChC[4].CLK
clk21m => PsgFreqChC[5].CLK
clk21m => PsgFreqChC[6].CLK
clk21m => PsgFreqChC[7].CLK
clk21m => PsgFreqChC[8].CLK
clk21m => PsgFreqChC[9].CLK
clk21m => PsgFreqChC[10].CLK
clk21m => PsgFreqChC[11].CLK
clk21m => PsgFreqChB[0].CLK
clk21m => PsgFreqChB[1].CLK
clk21m => PsgFreqChB[2].CLK
clk21m => PsgFreqChB[3].CLK
clk21m => PsgFreqChB[4].CLK
clk21m => PsgFreqChB[5].CLK
clk21m => PsgFreqChB[6].CLK
clk21m => PsgFreqChB[7].CLK
clk21m => PsgFreqChB[8].CLK
clk21m => PsgFreqChB[9].CLK
clk21m => PsgFreqChB[10].CLK
clk21m => PsgFreqChB[11].CLK
clk21m => PsgFreqChA[0].CLK
clk21m => PsgFreqChA[1].CLK
clk21m => PsgFreqChA[2].CLK
clk21m => PsgFreqChA[3].CLK
clk21m => PsgFreqChA[4].CLK
clk21m => PsgFreqChA[5].CLK
clk21m => PsgFreqChA[6].CLK
clk21m => PsgFreqChA[7].CLK
clk21m => PsgFreqChA[8].CLK
clk21m => PsgFreqChA[9].CLK
clk21m => PsgFreqChA[10].CLK
clk21m => PsgFreqChA[11].CLK
clk21m => PsgRegPtr[0].CLK
clk21m => PsgRegPtr[1].CLK
clk21m => PsgRegPtr[2].CLK
clk21m => PsgRegPtr[3].CLK
clk21m => PsgClkEna[0].CLK
clk21m => PsgClkEna[1].CLK
clk21m => PsgClkEna[2].CLK
clk21m => PsgClkEna[3].CLK
clk21m => PsgClkEna[4].CLK
reset => wave[0]~reg0.ACLR
reset => wave[1]~reg0.ACLR
reset => wave[2]~reg0.ACLR
reset => wave[3]~reg0.ACLR
reset => wave[4]~reg0.ACLR
reset => wave[5]~reg0.ACLR
reset => wave[6]~reg0.ACLR
reset => wave[7]~reg0.ACLR
reset => PsgMix[0].ACLR
reset => PsgMix[1].ACLR
reset => PsgMix[2].ACLR
reset => PsgMix[3].ACLR
reset => PsgMix[4].ACLR
reset => PsgMix[5].ACLR
reset => PsgMix[6].ACLR
reset => PsgMix[7].ACLR
reset => PsgMix[8].ACLR
reset => PsgMix[9].ACLR
reset => PsgEnvAck.ACLR
reset => PsgVolEnv[0].ACLR
reset => PsgVolEnv[1].ACLR
reset => PsgVolEnv[2].ACLR
reset => PsgVolEnv[3].ACLR
reset => PsgPtrEnv[0].PRESET
reset => PsgPtrEnv[1].PRESET
reset => PsgPtrEnv[2].PRESET
reset => PsgPtrEnv[3].PRESET
reset => PsgPtrEnv[4].PRESET
reset => PsgCntEnv[0].ACLR
reset => PsgCntEnv[1].ACLR
reset => PsgCntEnv[2].ACLR
reset => PsgCntEnv[3].ACLR
reset => PsgCntEnv[4].ACLR
reset => PsgCntEnv[5].ACLR
reset => PsgCntEnv[6].ACLR
reset => PsgCntEnv[7].ACLR
reset => PsgCntEnv[8].ACLR
reset => PsgCntEnv[9].ACLR
reset => PsgCntEnv[10].ACLR
reset => PsgCntEnv[11].ACLR
reset => PsgCntEnv[12].ACLR
reset => PsgCntEnv[13].ACLR
reset => PsgCntEnv[14].ACLR
reset => PsgCntEnv[15].ACLR
reset => PsgGenNoise[0].PRESET
reset => PsgGenNoise[1].PRESET
reset => PsgGenNoise[2].PRESET
reset => PsgGenNoise[3].PRESET
reset => PsgGenNoise[4].PRESET
reset => PsgGenNoise[5].PRESET
reset => PsgGenNoise[6].PRESET
reset => PsgGenNoise[7].PRESET
reset => PsgGenNoise[8].PRESET
reset => PsgGenNoise[9].PRESET
reset => PsgGenNoise[10].PRESET
reset => PsgGenNoise[11].PRESET
reset => PsgGenNoise[12].PRESET
reset => PsgGenNoise[13].PRESET
reset => PsgGenNoise[14].PRESET
reset => PsgGenNoise[15].PRESET
reset => PsgGenNoise[16].PRESET
reset => PsgGenNoise[17].PRESET
reset => PsgCntNoise[0].ACLR
reset => PsgCntNoise[1].ACLR
reset => PsgCntNoise[2].ACLR
reset => PsgCntNoise[3].ACLR
reset => PsgCntNoise[4].ACLR
reset => PsgEdgeChC.ACLR
reset => PsgEdgeChB.ACLR
reset => PsgEdgeChA.ACLR
reset => PsgCntChC[0].ACLR
reset => PsgCntChC[1].ACLR
reset => PsgCntChC[2].ACLR
reset => PsgCntChC[3].ACLR
reset => PsgCntChC[4].ACLR
reset => PsgCntChC[5].ACLR
reset => PsgCntChC[6].ACLR
reset => PsgCntChC[7].ACLR
reset => PsgCntChC[8].ACLR
reset => PsgCntChC[9].ACLR
reset => PsgCntChC[10].ACLR
reset => PsgCntChC[11].ACLR
reset => PsgCntChB[0].ACLR
reset => PsgCntChB[1].ACLR
reset => PsgCntChB[2].ACLR
reset => PsgCntChB[3].ACLR
reset => PsgCntChB[4].ACLR
reset => PsgCntChB[5].ACLR
reset => PsgCntChB[6].ACLR
reset => PsgCntChB[7].ACLR
reset => PsgCntChB[8].ACLR
reset => PsgCntChB[9].ACLR
reset => PsgCntChB[10].ACLR
reset => PsgCntChB[11].ACLR
reset => PsgCntChA[0].ACLR
reset => PsgCntChA[1].ACLR
reset => PsgCntChA[2].ACLR
reset => PsgCntChA[3].ACLR
reset => PsgCntChA[4].ACLR
reset => PsgCntChA[5].ACLR
reset => PsgCntChA[6].ACLR
reset => PsgCntChA[7].ACLR
reset => PsgCntChA[8].ACLR
reset => PsgCntChA[9].ACLR
reset => PsgCntChA[10].ACLR
reset => PsgCntChA[11].ACLR
reset => PsgEnvReq.ACLR
reset => PsgShapeEnv[0].PRESET
reset => PsgShapeEnv[1].PRESET
reset => PsgShapeEnv[2].PRESET
reset => PsgShapeEnv[3].PRESET
reset => PsgFreqEnv[0].PRESET
reset => PsgFreqEnv[1].PRESET
reset => PsgFreqEnv[2].PRESET
reset => PsgFreqEnv[3].PRESET
reset => PsgFreqEnv[4].PRESET
reset => PsgFreqEnv[5].PRESET
reset => PsgFreqEnv[6].PRESET
reset => PsgFreqEnv[7].PRESET
reset => PsgFreqEnv[8].PRESET
reset => PsgFreqEnv[9].PRESET
reset => PsgFreqEnv[10].PRESET
reset => PsgFreqEnv[11].PRESET
reset => PsgFreqEnv[12].PRESET
reset => PsgFreqEnv[13].PRESET
reset => PsgFreqEnv[14].PRESET
reset => PsgFreqEnv[15].PRESET
reset => PsgVolChC[0].PRESET
reset => PsgVolChC[1].PRESET
reset => PsgVolChC[2].PRESET
reset => PsgVolChC[3].PRESET
reset => PsgVolChC[4].PRESET
reset => PsgVolChB[0].PRESET
reset => PsgVolChB[1].PRESET
reset => PsgVolChB[2].PRESET
reset => PsgVolChB[3].PRESET
reset => PsgVolChB[4].PRESET
reset => PsgVolChA[0].PRESET
reset => PsgVolChA[1].PRESET
reset => PsgVolChA[2].PRESET
reset => PsgVolChA[3].PRESET
reset => PsgVolChA[4].PRESET
reset => PsgChanSel[0].PRESET
reset => PsgChanSel[1].PRESET
reset => PsgChanSel[2].PRESET
reset => PsgChanSel[3].PRESET
reset => PsgChanSel[4].PRESET
reset => PsgChanSel[5].PRESET
reset => PsgFreqNoise[0].PRESET
reset => PsgFreqNoise[1].PRESET
reset => PsgFreqNoise[2].PRESET
reset => PsgFreqNoise[3].PRESET
reset => PsgFreqNoise[4].PRESET
reset => PsgFreqChC[0].PRESET
reset => PsgFreqChC[1].PRESET
reset => PsgFreqChC[2].PRESET
reset => PsgFreqChC[3].PRESET
reset => PsgFreqChC[4].PRESET
reset => PsgFreqChC[5].PRESET
reset => PsgFreqChC[6].PRESET
reset => PsgFreqChC[7].PRESET
reset => PsgFreqChC[8].PRESET
reset => PsgFreqChC[9].PRESET
reset => PsgFreqChC[10].PRESET
reset => PsgFreqChC[11].PRESET
reset => PsgFreqChB[0].PRESET
reset => PsgFreqChB[1].PRESET
reset => PsgFreqChB[2].PRESET
reset => PsgFreqChB[3].PRESET
reset => PsgFreqChB[4].PRESET
reset => PsgFreqChB[5].PRESET
reset => PsgFreqChB[6].PRESET
reset => PsgFreqChB[7].PRESET
reset => PsgFreqChB[8].PRESET
reset => PsgFreqChB[9].PRESET
reset => PsgFreqChB[10].PRESET
reset => PsgFreqChB[11].PRESET
reset => PsgFreqChA[0].PRESET
reset => PsgFreqChA[1].PRESET
reset => PsgFreqChA[2].PRESET
reset => PsgFreqChA[3].PRESET
reset => PsgFreqChA[4].PRESET
reset => PsgFreqChA[5].PRESET
reset => PsgFreqChA[6].PRESET
reset => PsgFreqChA[7].PRESET
reset => PsgFreqChA[8].PRESET
reset => PsgFreqChA[9].PRESET
reset => PsgFreqChA[10].PRESET
reset => PsgFreqChA[11].PRESET
reset => PsgRegPtr[0].ACLR
reset => PsgRegPtr[1].ACLR
reset => PsgRegPtr[2].ACLR
reset => PsgRegPtr[3].ACLR
reset => PsgClkEna[0].ACLR
reset => PsgClkEna[1].ACLR
reset => PsgClkEna[2].ACLR
reset => PsgClkEna[3].ACLR
reset => PsgClkEna[4].ACLR
clkena => process_2.IN1
clkena => process_3.IN1
clkena => PsgClkEna[4].ENA
clkena => PsgClkEna[3].ENA
clkena => PsgClkEna[2].ENA
clkena => PsgClkEna[1].ENA
clkena => PsgClkEna[0].ENA
clkena => PsgMix[9].ENA
clkena => PsgMix[8].ENA
clkena => PsgMix[7].ENA
clkena => PsgMix[6].ENA
clkena => PsgMix[5].ENA
clkena => PsgMix[4].ENA
clkena => PsgMix[3].ENA
clkena => PsgMix[2].ENA
clkena => PsgMix[1].ENA
clkena => wave[0]~reg0.ENA
clkena => PsgMix[0].ENA
clkena => wave[7]~reg0.ENA
clkena => wave[6]~reg0.ENA
clkena => wave[5]~reg0.ENA
clkena => wave[4]~reg0.ENA
clkena => wave[3]~reg0.ENA
clkena => wave[2]~reg0.ENA
clkena => wave[1]~reg0.ENA
req => process_1.IN0
req => ack.DATAIN
ack <= req.DB_MAX_OUTPUT_PORT_TYPE
wrt => process_1.IN1
adr[0] => Equal1.IN3
adr[0] => Equal15.IN3
adr[0] => Equal16.IN3
adr[1] => Equal1.IN2
adr[1] => Equal15.IN2
adr[1] => Equal16.IN2
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => Mux3.IN0
dbo[0] => Mux11.IN0
dbo[0] => Mux15.IN0
dbo[0] => Mux23.IN0
dbo[0] => Mux27.IN0
dbo[0] => Mux35.IN0
dbo[0] => Mux40.IN0
dbo[0] => Mux46.IN0
dbo[0] => Mux51.IN0
dbo[0] => Mux56.IN0
dbo[0] => Mux61.IN0
dbo[0] => Mux69.IN0
dbo[0] => Mux77.IN0
dbo[0] => Mux81.IN0
dbo[0] => PsgRegPtr[0].DATAIN
dbo[1] => Mux2.IN0
dbo[1] => Mux10.IN0
dbo[1] => Mux14.IN0
dbo[1] => Mux22.IN0
dbo[1] => Mux26.IN0
dbo[1] => Mux34.IN0
dbo[1] => Mux39.IN0
dbo[1] => Mux45.IN0
dbo[1] => Mux50.IN0
dbo[1] => Mux55.IN0
dbo[1] => Mux60.IN0
dbo[1] => Mux68.IN0
dbo[1] => Mux76.IN0
dbo[1] => Mux80.IN0
dbo[1] => PsgRegPtr[1].DATAIN
dbo[2] => Mux1.IN0
dbo[2] => Mux9.IN0
dbo[2] => Mux13.IN0
dbo[2] => Mux21.IN0
dbo[2] => Mux25.IN0
dbo[2] => Mux33.IN0
dbo[2] => Mux38.IN0
dbo[2] => Mux44.IN0
dbo[2] => Mux49.IN0
dbo[2] => Mux54.IN0
dbo[2] => Mux59.IN0
dbo[2] => Mux67.IN0
dbo[2] => Mux75.IN0
dbo[2] => Mux79.IN0
dbo[2] => PsgRegPtr[2].DATAIN
dbo[3] => Mux0.IN0
dbo[3] => Mux8.IN0
dbo[3] => Mux12.IN0
dbo[3] => Mux20.IN0
dbo[3] => Mux24.IN0
dbo[3] => Mux32.IN0
dbo[3] => Mux37.IN0
dbo[3] => Mux43.IN0
dbo[3] => Mux48.IN0
dbo[3] => Mux53.IN0
dbo[3] => Mux58.IN0
dbo[3] => Mux66.IN0
dbo[3] => Mux74.IN0
dbo[3] => Mux78.IN0
dbo[3] => PsgRegPtr[3].DATAIN
dbo[4] => Mux7.IN0
dbo[4] => Mux19.IN0
dbo[4] => Mux31.IN0
dbo[4] => Mux36.IN0
dbo[4] => Mux42.IN0
dbo[4] => Mux47.IN0
dbo[4] => Mux52.IN0
dbo[4] => Mux57.IN0
dbo[4] => Mux65.IN0
dbo[4] => Mux73.IN0
dbo[5] => Mux6.IN0
dbo[5] => Mux18.IN0
dbo[5] => Mux30.IN0
dbo[5] => Mux41.IN0
dbo[5] => Mux64.IN0
dbo[5] => Mux72.IN0
dbo[6] => Mux5.IN0
dbo[6] => Mux17.IN0
dbo[6] => Mux29.IN0
dbo[6] => Mux63.IN0
dbo[6] => Mux71.IN0
dbo[7] => Mux4.IN0
dbo[7] => Mux16.IN0
dbo[7] => Mux28.IN0
dbo[7] => Mux62.IN0
dbo[7] => Mux70.IN0
wave[0] <= wave[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[1] <= wave[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[2] <= wave[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[3] <= wave[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[4] <= wave[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[5] <= wave[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[6] <= wave[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wave[7] <= wave[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|megaram:U31_1
clk21m => scc_wave:SccCh.clk21m
clk21m => SccBankH.CLK
clk21m => SccBankL.CLK
clk21m => SccModeB[4].CLK
clk21m => SccModeB[5].CLK
clk21m => SccModeA[4].CLK
clk21m => SccModeA[6].CLK
clk21m => SccBank3[0].CLK
clk21m => SccBank3[1].CLK
clk21m => SccBank3[2].CLK
clk21m => SccBank3[3].CLK
clk21m => SccBank3[4].CLK
clk21m => SccBank3[5].CLK
clk21m => SccBank3[6].CLK
clk21m => SccBank3[7].CLK
clk21m => SccBank2[0].CLK
clk21m => SccBank2[1].CLK
clk21m => SccBank2[2].CLK
clk21m => SccBank2[3].CLK
clk21m => SccBank2[4].CLK
clk21m => SccBank2[5].CLK
clk21m => SccBank2[6].CLK
clk21m => SccBank2[7].CLK
clk21m => SccBank1[0].CLK
clk21m => SccBank1[1].CLK
clk21m => SccBank1[2].CLK
clk21m => SccBank1[3].CLK
clk21m => SccBank1[4].CLK
clk21m => SccBank1[5].CLK
clk21m => SccBank1[6].CLK
clk21m => SccBank1[7].CLK
clk21m => SccBank0[0].CLK
clk21m => SccBank0[1].CLK
clk21m => SccBank0[2].CLK
clk21m => SccBank0[3].CLK
clk21m => SccBank0[4].CLK
clk21m => SccBank0[5].CLK
clk21m => SccBank0[6].CLK
clk21m => SccBank0[7].CLK
clk21m => WavCpy.CLK
clk21m => flag.CLK
reset => scc_wave:SccCh.reset
reset => SccModeB[4].ACLR
reset => SccModeB[5].ACLR
reset => SccModeA[4].ACLR
reset => SccModeA[6].ACLR
reset => SccBank3[0].PRESET
reset => SccBank3[1].PRESET
reset => SccBank3[2].ACLR
reset => SccBank3[3].ACLR
reset => SccBank3[4].ACLR
reset => SccBank3[5].ACLR
reset => SccBank3[6].ACLR
reset => SccBank3[7].ACLR
reset => SccBank2[0].ACLR
reset => SccBank2[1].PRESET
reset => SccBank2[2].ACLR
reset => SccBank2[3].ACLR
reset => SccBank2[4].ACLR
reset => SccBank2[5].ACLR
reset => SccBank2[6].ACLR
reset => SccBank2[7].ACLR
reset => SccBank1[0].PRESET
reset => SccBank1[1].ACLR
reset => SccBank1[2].ACLR
reset => SccBank1[3].ACLR
reset => SccBank1[4].ACLR
reset => SccBank1[5].ACLR
reset => SccBank1[6].ACLR
reset => SccBank1[7].ACLR
reset => SccBank0[0].ACLR
reset => SccBank0[1].ACLR
reset => SccBank0[2].ACLR
reset => SccBank0[3].ACLR
reset => SccBank0[4].ACLR
reset => SccBank0[5].ACLR
reset => SccBank0[6].ACLR
reset => SccBank0[7].ACLR
reset => WavCpy.ACLR
reset => flag.ACLR
reset => SccBankH.ENA
reset => SccBankL.ENA
clkena => scc_wave:SccCh.clkena
req => ack.DATAB
req => ramreq.DATAB
req => WavReq.IN1
req => process_1.IN1
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
wrt => process_0.IN1
wrt => process_1.IN1
wrt => scc_wave:SccCh.wrt
wrt => ramwrt.DATAIN
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
adr[0] => scc_wave:SccCh.adr[0]
adr[0] => ramadr[0].DATAIN
adr[1] => Equal15.IN23
adr[1] => scc_wave:SccCh.adr[1]
adr[1] => ramadr[1].DATAIN
adr[2] => Equal15.IN22
adr[2] => scc_wave:SccCh.adr[2]
adr[2] => ramadr[2].DATAIN
adr[3] => Equal15.IN21
adr[3] => scc_wave:SccCh.adr[3]
adr[3] => ramadr[3].DATAIN
adr[4] => Equal15.IN20
adr[4] => scc_wave:SccCh.adr[4]
adr[4] => ramadr[4].DATAIN
adr[5] => Equal0.IN5
adr[5] => WavAdr.DATAA
adr[5] => Equal15.IN19
adr[5] => ramadr[5].DATAIN
adr[5] => WavAdr.DATAB
adr[6] => Equal0.IN4
adr[6] => WavAdr[6].DATAA
adr[6] => Equal15.IN18
adr[6] => ramadr[6].DATAIN
adr[7] => Equal0.IN3
adr[7] => WavAdr.IN0
adr[7] => WavAdr[7].DATAA
adr[7] => Equal15.IN17
adr[7] => ramadr[7].DATAIN
adr[8] => Equal15.IN16
adr[8] => ramadr[8].DATAIN
adr[8] => SccSel.IN1
adr[9] => Equal15.IN15
adr[9] => ramadr[9].DATAIN
adr[10] => Equal15.IN14
adr[10] => ramadr[10].DATAIN
adr[11] => Equal15.IN13
adr[11] => Equal16.IN9
adr[11] => Equal18.IN9
adr[11] => Equal19.IN9
adr[11] => Equal20.IN9
adr[11] => Equal21.IN9
adr[11] => Equal22.IN9
adr[11] => process_1.IN0
adr[11] => ramadr[11].DATAIN
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBankL.OUTPUTSELECT
adr[11] => process_1.IN0
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBankH.OUTPUTSELECT
adr[12] => Equal15.IN12
adr[12] => Equal16.IN8
adr[12] => Equal18.IN8
adr[12] => Equal19.IN8
adr[12] => Equal20.IN8
adr[12] => Equal21.IN8
adr[12] => Equal22.IN8
adr[12] => Equal24.IN7
adr[12] => Equal25.IN7
adr[12] => ramadr[12].DATAIN
adr[13] => Equal2.IN3
adr[13] => Equal3.IN3
adr[13] => Equal4.IN3
adr[13] => Equal11.IN5
adr[13] => Equal12.IN5
adr[13] => Equal13.IN5
adr[13] => Equal14.IN5
adr[13] => Equal16.IN7
adr[13] => Equal18.IN7
adr[13] => Equal19.IN7
adr[13] => Equal20.IN7
adr[13] => Equal21.IN7
adr[13] => Equal22.IN7
adr[13] => Equal24.IN6
adr[13] => Equal25.IN6
adr[13] => WavAdr.IN1
adr[14] => Equal2.IN2
adr[14] => Equal3.IN2
adr[14] => Equal4.IN2
adr[14] => ramadr.IN1
adr[14] => Equal9.IN3
adr[14] => Equal10.IN3
adr[14] => Equal11.IN4
adr[14] => Equal12.IN4
adr[14] => Equal13.IN4
adr[14] => Equal14.IN4
adr[14] => Equal16.IN6
adr[14] => Equal18.IN6
adr[14] => Equal19.IN6
adr[14] => Equal20.IN6
adr[14] => Equal21.IN6
adr[14] => Equal22.IN6
adr[14] => Equal24.IN5
adr[14] => Equal25.IN5
adr[14] => ramadr.IN1
adr[15] => Equal9.IN2
adr[15] => Equal10.IN2
adr[15] => Equal11.IN3
adr[15] => Equal12.IN3
adr[15] => Equal13.IN3
adr[15] => Equal14.IN3
adr[15] => Equal16.IN5
adr[15] => Equal18.IN5
adr[15] => Equal19.IN5
adr[15] => Equal20.IN5
adr[15] => Equal21.IN5
adr[15] => Equal22.IN5
adr[15] => Equal24.IN4
adr[15] => Equal25.IN4
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => SccBank0.DATAB
dbo[0] => SccBank1.DATAB
dbo[0] => SccBank2.DATAB
dbo[0] => SccBank3.DATAB
dbo[0] => SccBank0.DATAB
dbo[0] => SccBank0.DATAB
dbo[0] => SccBank1.DATAB
dbo[0] => SccBank1.DATAB
dbo[0] => SccBank2.DATAB
dbo[0] => SccBank2.DATAB
dbo[0] => SccBank3.DATAB
dbo[0] => SccBank3.DATAB
dbo[0] => scc_wave:SccCh.dbo[0]
dbo[0] => ramdbo[0].DATAIN
dbo[1] => SccBank0.DATAB
dbo[1] => SccBank1.DATAB
dbo[1] => SccBank2.DATAB
dbo[1] => SccBank3.DATAB
dbo[1] => SccBank0.DATAB
dbo[1] => SccBank0.DATAB
dbo[1] => SccBank1.DATAB
dbo[1] => SccBank1.DATAB
dbo[1] => SccBank2.DATAB
dbo[1] => SccBank2.DATAB
dbo[1] => SccBank3.DATAB
dbo[1] => SccBank3.DATAB
dbo[1] => scc_wave:SccCh.dbo[1]
dbo[1] => ramdbo[1].DATAIN
dbo[2] => SccBank0.DATAB
dbo[2] => SccBank1.DATAB
dbo[2] => SccBank2.DATAB
dbo[2] => SccBank3.DATAB
dbo[2] => SccBank0.DATAB
dbo[2] => SccBank0.DATAB
dbo[2] => SccBank1.DATAB
dbo[2] => SccBank1.DATAB
dbo[2] => SccBank2.DATAB
dbo[2] => SccBank2.DATAB
dbo[2] => SccBank3.DATAB
dbo[2] => SccBank3.DATAB
dbo[2] => scc_wave:SccCh.dbo[2]
dbo[2] => ramdbo[2].DATAIN
dbo[3] => SccBank0.DATAB
dbo[3] => SccBank1.DATAB
dbo[3] => SccBank2.DATAB
dbo[3] => SccBank3.DATAB
dbo[3] => SccBank0.DATAB
dbo[3] => SccBank0.DATAB
dbo[3] => SccBank1.DATAB
dbo[3] => SccBank1.DATAB
dbo[3] => SccBank2.DATAB
dbo[3] => SccBank2.DATAB
dbo[3] => SccBank3.DATAB
dbo[3] => SccBank3.DATAB
dbo[3] => scc_wave:SccCh.dbo[3]
dbo[3] => ramdbo[3].DATAIN
dbo[4] => SccBank0.DATAB
dbo[4] => SccBank1.DATAB
dbo[4] => SccBank2.DATAB
dbo[4] => SccBank3.DATAB
dbo[4] => SccModeA.DATAB
dbo[4] => SccModeB.DATAB
dbo[4] => SccBank0.DATAB
dbo[4] => SccBank0.DATAB
dbo[4] => SccBank1.DATAB
dbo[4] => SccBank1.DATAB
dbo[4] => SccBank2.DATAB
dbo[4] => SccBank2.DATAB
dbo[4] => SccBank3.DATAB
dbo[4] => SccBank3.DATAB
dbo[4] => scc_wave:SccCh.dbo[4]
dbo[4] => ramdbo[4].DATAIN
dbo[5] => SccBank0.DATAB
dbo[5] => SccBank1.DATAB
dbo[5] => SccBank2.DATAB
dbo[5] => SccBank3.DATAB
dbo[5] => SccModeB.DATAB
dbo[5] => SccBank0.DATAB
dbo[5] => SccBank0.DATAB
dbo[5] => SccBank1.DATAB
dbo[5] => SccBank1.DATAB
dbo[5] => SccBank2.DATAB
dbo[5] => SccBank2.DATAB
dbo[5] => SccBank3.DATAB
dbo[5] => SccBank3.DATAB
dbo[5] => scc_wave:SccCh.dbo[5]
dbo[5] => ramdbo[5].DATAIN
dbo[6] => SccBank0.DATAB
dbo[6] => SccBank1.DATAB
dbo[6] => SccBank2.DATAB
dbo[6] => SccBank3.DATAB
dbo[6] => SccModeA.DATAB
dbo[6] => SccBank0.DATAB
dbo[6] => SccBank1.DATAB
dbo[6] => SccBankL.DATAB
dbo[6] => SccBank2.DATAB
dbo[6] => SccBank3.DATAB
dbo[6] => SccBankH.DATAB
dbo[6] => scc_wave:SccCh.dbo[6]
dbo[6] => ramdbo[6].DATAIN
dbo[7] => SccBank0.DATAB
dbo[7] => SccBank1.DATAB
dbo[7] => SccBank2.DATAB
dbo[7] => SccBank3.DATAB
dbo[7] => SccBank0.DATAB
dbo[7] => SccBank0.DATAB
dbo[7] => SccBank1.DATAB
dbo[7] => SccBank1.DATAB
dbo[7] => SccBank2.DATAB
dbo[7] => SccBank2.DATAB
dbo[7] => SccBank3.DATAB
dbo[7] => SccBank3.DATAB
dbo[7] => scc_wave:SccCh.dbo[7]
dbo[7] => ramdbo[7].DATAIN
ramreq <= ramreq.DB_MAX_OUTPUT_PORT_TYPE
ramwrt <= wrt.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] <= adr[0].DB_MAX_OUTPUT_PORT_TYPE
ramadr[1] <= adr[1].DB_MAX_OUTPUT_PORT_TYPE
ramadr[2] <= adr[2].DB_MAX_OUTPUT_PORT_TYPE
ramadr[3] <= adr[3].DB_MAX_OUTPUT_PORT_TYPE
ramadr[4] <= adr[4].DB_MAX_OUTPUT_PORT_TYPE
ramadr[5] <= adr[5].DB_MAX_OUTPUT_PORT_TYPE
ramadr[6] <= adr[6].DB_MAX_OUTPUT_PORT_TYPE
ramadr[7] <= adr[7].DB_MAX_OUTPUT_PORT_TYPE
ramadr[8] <= adr[8].DB_MAX_OUTPUT_PORT_TYPE
ramadr[9] <= adr[9].DB_MAX_OUTPUT_PORT_TYPE
ramadr[10] <= adr[10].DB_MAX_OUTPUT_PORT_TYPE
ramadr[11] <= adr[11].DB_MAX_OUTPUT_PORT_TYPE
ramadr[12] <= adr[12].DB_MAX_OUTPUT_PORT_TYPE
ramadr[13] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[14] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[15] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[16] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[17] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[18] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[19] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[20] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramdbi[0] => dbi.DATAB
ramdbi[1] => dbi.DATAB
ramdbi[2] => dbi.DATAB
ramdbi[3] => dbi.DATAB
ramdbi[4] => dbi.DATAB
ramdbi[5] => dbi.DATAB
ramdbi[6] => dbi.DATAB
ramdbi[7] => dbi.DATAB
ramdbo[0] <= dbo[0].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[1] <= dbo[1].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[2] <= dbo[2].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[3] <= dbo[3].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[4] <= dbo[4].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[5] <= dbo[5].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[6] <= dbo[6].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[7] <= dbo[7].DB_MAX_OUTPUT_PORT_TYPE
mapsel[0] => Equal5.IN3
mapsel[0] => Equal6.IN3
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBankL.OUTPUTSELECT
mapsel[0] => SccBankH.OUTPUTSELECT
mapsel[0] => SccSel.IN1
mapsel[0] => SccModeA[6].ENA
mapsel[0] => SccModeA[4].ENA
mapsel[0] => SccModeB[5].ENA
mapsel[0] => SccModeB[4].ENA
mapsel[1] => Equal5.IN2
mapsel[1] => Equal6.IN2
mapsel[1] => process_1.IN1
mapsel[1] => process_1.IN1
wavl[0] <= scc_wave:SccCh.wave[0]
wavl[1] <= scc_wave:SccCh.wave[1]
wavl[2] <= scc_wave:SccCh.wave[2]
wavl[3] <= scc_wave:SccCh.wave[3]
wavl[4] <= scc_wave:SccCh.wave[4]
wavl[5] <= scc_wave:SccCh.wave[5]
wavl[6] <= scc_wave:SccCh.wave[6]
wavl[7] <= scc_wave:SccCh.wave[7]
wavl[8] <= scc_wave:SccCh.wave[8]
wavl[9] <= scc_wave:SccCh.wave[9]
wavl[10] <= scc_wave:SccCh.wave[10]
wavl[11] <= scc_wave:SccCh.wave[11]
wavl[12] <= scc_wave:SccCh.wave[12]
wavl[13] <= scc_wave:SccCh.wave[13]
wavl[14] <= scc_wave:SccCh.wave[14]
wavr[0] <= scc_wave:SccCh.wave[0]
wavr[1] <= scc_wave:SccCh.wave[1]
wavr[2] <= scc_wave:SccCh.wave[2]
wavr[3] <= scc_wave:SccCh.wave[3]
wavr[4] <= scc_wave:SccCh.wave[4]
wavr[5] <= scc_wave:SccCh.wave[5]
wavr[6] <= scc_wave:SccCh.wave[6]
wavr[7] <= scc_wave:SccCh.wave[7]
wavr[8] <= scc_wave:SccCh.wave[8]
wavr[9] <= scc_wave:SccCh.wave[9]
wavr[10] <= scc_wave:SccCh.wave[10]
wavr[11] <= scc_wave:SccCh.wave[11]
wavr[12] <= scc_wave:SccCh.wave[12]
wavr[13] <= scc_wave:SccCh.wave[13]
wavr[14] <= scc_wave:SccCh.wave[14]


|MSX|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh
clk21m => ram:wavemem.clk
clk21m => ff_wave[0].CLK
clk21m => ff_wave[1].CLK
clk21m => ff_wave[2].CLK
clk21m => ff_wave[3].CLK
clk21m => ff_wave[4].CLK
clk21m => ff_wave[5].CLK
clk21m => ff_wave[6].CLK
clk21m => ff_wave[7].CLK
clk21m => ff_wave[8].CLK
clk21m => ff_wave[9].CLK
clk21m => ff_wave[10].CLK
clk21m => ff_wave[11].CLK
clk21m => ff_wave[12].CLK
clk21m => ff_wave[13].CLK
clk21m => ff_wave[14].CLK
clk21m => ff_mix[0].CLK
clk21m => ff_mix[1].CLK
clk21m => ff_mix[2].CLK
clk21m => ff_mix[3].CLK
clk21m => ff_mix[4].CLK
clk21m => ff_mix[5].CLK
clk21m => ff_mix[6].CLK
clk21m => ff_mix[7].CLK
clk21m => ff_mix[8].CLK
clk21m => ff_mix[9].CLK
clk21m => ff_mix[10].CLK
clk21m => ff_mix[11].CLK
clk21m => ff_mix[12].CLK
clk21m => ff_mix[13].CLK
clk21m => ff_mix[14].CLK
clk21m => ff_ch_num[0].CLK
clk21m => ff_ch_num[1].CLK
clk21m => ff_ch_num[2].CLK
clk21m => ff_ch_num_dl[0].CLK
clk21m => ff_ch_num_dl[1].CLK
clk21m => ff_ch_num_dl[2].CLK
clk21m => ff_wave_dat[0].CLK
clk21m => ff_wave_dat[1].CLK
clk21m => ff_wave_dat[2].CLK
clk21m => ff_wave_dat[3].CLK
clk21m => ff_wave_dat[4].CLK
clk21m => ff_wave_dat[5].CLK
clk21m => ff_wave_dat[6].CLK
clk21m => ff_wave_dat[7].CLK
clk21m => ff_wave_ce_dl.CLK
clk21m => ff_wave_ce.CLK
clk21m => dbi[0]~reg0.CLK
clk21m => dbi[1]~reg0.CLK
clk21m => dbi[2]~reg0.CLK
clk21m => dbi[3]~reg0.CLK
clk21m => dbi[4]~reg0.CLK
clk21m => dbi[5]~reg0.CLK
clk21m => dbi[6]~reg0.CLK
clk21m => dbi[7]~reg0.CLK
clk21m => ff_ptr_ch_e[0].CLK
clk21m => ff_ptr_ch_e[1].CLK
clk21m => ff_ptr_ch_e[2].CLK
clk21m => ff_ptr_ch_e[3].CLK
clk21m => ff_ptr_ch_e[4].CLK
clk21m => ff_ptr_ch_d[0].CLK
clk21m => ff_ptr_ch_d[1].CLK
clk21m => ff_ptr_ch_d[2].CLK
clk21m => ff_ptr_ch_d[3].CLK
clk21m => ff_ptr_ch_d[4].CLK
clk21m => ff_ptr_ch_c[0].CLK
clk21m => ff_ptr_ch_c[1].CLK
clk21m => ff_ptr_ch_c[2].CLK
clk21m => ff_ptr_ch_c[3].CLK
clk21m => ff_ptr_ch_c[4].CLK
clk21m => ff_ptr_ch_b[0].CLK
clk21m => ff_ptr_ch_b[1].CLK
clk21m => ff_ptr_ch_b[2].CLK
clk21m => ff_ptr_ch_b[3].CLK
clk21m => ff_ptr_ch_b[4].CLK
clk21m => ff_ptr_ch_a[0].CLK
clk21m => ff_ptr_ch_a[1].CLK
clk21m => ff_ptr_ch_a[2].CLK
clk21m => ff_ptr_ch_a[3].CLK
clk21m => ff_ptr_ch_a[4].CLK
clk21m => ff_cnt_ch_e[0].CLK
clk21m => ff_cnt_ch_e[1].CLK
clk21m => ff_cnt_ch_e[2].CLK
clk21m => ff_cnt_ch_e[3].CLK
clk21m => ff_cnt_ch_e[4].CLK
clk21m => ff_cnt_ch_e[5].CLK
clk21m => ff_cnt_ch_e[6].CLK
clk21m => ff_cnt_ch_e[7].CLK
clk21m => ff_cnt_ch_e[8].CLK
clk21m => ff_cnt_ch_e[9].CLK
clk21m => ff_cnt_ch_e[10].CLK
clk21m => ff_cnt_ch_e[11].CLK
clk21m => ff_cnt_ch_d[0].CLK
clk21m => ff_cnt_ch_d[1].CLK
clk21m => ff_cnt_ch_d[2].CLK
clk21m => ff_cnt_ch_d[3].CLK
clk21m => ff_cnt_ch_d[4].CLK
clk21m => ff_cnt_ch_d[5].CLK
clk21m => ff_cnt_ch_d[6].CLK
clk21m => ff_cnt_ch_d[7].CLK
clk21m => ff_cnt_ch_d[8].CLK
clk21m => ff_cnt_ch_d[9].CLK
clk21m => ff_cnt_ch_d[10].CLK
clk21m => ff_cnt_ch_d[11].CLK
clk21m => ff_cnt_ch_c[0].CLK
clk21m => ff_cnt_ch_c[1].CLK
clk21m => ff_cnt_ch_c[2].CLK
clk21m => ff_cnt_ch_c[3].CLK
clk21m => ff_cnt_ch_c[4].CLK
clk21m => ff_cnt_ch_c[5].CLK
clk21m => ff_cnt_ch_c[6].CLK
clk21m => ff_cnt_ch_c[7].CLK
clk21m => ff_cnt_ch_c[8].CLK
clk21m => ff_cnt_ch_c[9].CLK
clk21m => ff_cnt_ch_c[10].CLK
clk21m => ff_cnt_ch_c[11].CLK
clk21m => ff_cnt_ch_b[0].CLK
clk21m => ff_cnt_ch_b[1].CLK
clk21m => ff_cnt_ch_b[2].CLK
clk21m => ff_cnt_ch_b[3].CLK
clk21m => ff_cnt_ch_b[4].CLK
clk21m => ff_cnt_ch_b[5].CLK
clk21m => ff_cnt_ch_b[6].CLK
clk21m => ff_cnt_ch_b[7].CLK
clk21m => ff_cnt_ch_b[8].CLK
clk21m => ff_cnt_ch_b[9].CLK
clk21m => ff_cnt_ch_b[10].CLK
clk21m => ff_cnt_ch_b[11].CLK
clk21m => ff_cnt_ch_a[0].CLK
clk21m => ff_cnt_ch_a[1].CLK
clk21m => ff_cnt_ch_a[2].CLK
clk21m => ff_cnt_ch_a[3].CLK
clk21m => ff_cnt_ch_a[4].CLK
clk21m => ff_cnt_ch_a[5].CLK
clk21m => ff_cnt_ch_a[6].CLK
clk21m => ff_cnt_ch_a[7].CLK
clk21m => ff_cnt_ch_a[8].CLK
clk21m => ff_cnt_ch_a[9].CLK
clk21m => ff_cnt_ch_a[10].CLK
clk21m => ff_cnt_ch_a[11].CLK
clk21m => ff_rst_ch_e.CLK
clk21m => ff_rst_ch_d.CLK
clk21m => ff_rst_ch_c.CLK
clk21m => ff_rst_ch_b.CLK
clk21m => ff_rst_ch_a.CLK
clk21m => reg_mode_sel[5].CLK
clk21m => reg_ch_sel[0].CLK
clk21m => reg_ch_sel[1].CLK
clk21m => reg_ch_sel[2].CLK
clk21m => reg_ch_sel[3].CLK
clk21m => reg_ch_sel[4].CLK
clk21m => reg_vol_ch_e[0].CLK
clk21m => reg_vol_ch_e[1].CLK
clk21m => reg_vol_ch_e[2].CLK
clk21m => reg_vol_ch_e[3].CLK
clk21m => reg_vol_ch_d[0].CLK
clk21m => reg_vol_ch_d[1].CLK
clk21m => reg_vol_ch_d[2].CLK
clk21m => reg_vol_ch_d[3].CLK
clk21m => reg_vol_ch_c[0].CLK
clk21m => reg_vol_ch_c[1].CLK
clk21m => reg_vol_ch_c[2].CLK
clk21m => reg_vol_ch_c[3].CLK
clk21m => reg_vol_ch_b[0].CLK
clk21m => reg_vol_ch_b[1].CLK
clk21m => reg_vol_ch_b[2].CLK
clk21m => reg_vol_ch_b[3].CLK
clk21m => reg_vol_ch_a[0].CLK
clk21m => reg_vol_ch_a[1].CLK
clk21m => reg_vol_ch_a[2].CLK
clk21m => reg_vol_ch_a[3].CLK
clk21m => reg_freq_ch_e[0].CLK
clk21m => reg_freq_ch_e[1].CLK
clk21m => reg_freq_ch_e[2].CLK
clk21m => reg_freq_ch_e[3].CLK
clk21m => reg_freq_ch_e[4].CLK
clk21m => reg_freq_ch_e[5].CLK
clk21m => reg_freq_ch_e[6].CLK
clk21m => reg_freq_ch_e[7].CLK
clk21m => reg_freq_ch_e[8].CLK
clk21m => reg_freq_ch_e[9].CLK
clk21m => reg_freq_ch_e[10].CLK
clk21m => reg_freq_ch_e[11].CLK
clk21m => reg_freq_ch_d[0].CLK
clk21m => reg_freq_ch_d[1].CLK
clk21m => reg_freq_ch_d[2].CLK
clk21m => reg_freq_ch_d[3].CLK
clk21m => reg_freq_ch_d[4].CLK
clk21m => reg_freq_ch_d[5].CLK
clk21m => reg_freq_ch_d[6].CLK
clk21m => reg_freq_ch_d[7].CLK
clk21m => reg_freq_ch_d[8].CLK
clk21m => reg_freq_ch_d[9].CLK
clk21m => reg_freq_ch_d[10].CLK
clk21m => reg_freq_ch_d[11].CLK
clk21m => reg_freq_ch_c[0].CLK
clk21m => reg_freq_ch_c[1].CLK
clk21m => reg_freq_ch_c[2].CLK
clk21m => reg_freq_ch_c[3].CLK
clk21m => reg_freq_ch_c[4].CLK
clk21m => reg_freq_ch_c[5].CLK
clk21m => reg_freq_ch_c[6].CLK
clk21m => reg_freq_ch_c[7].CLK
clk21m => reg_freq_ch_c[8].CLK
clk21m => reg_freq_ch_c[9].CLK
clk21m => reg_freq_ch_c[10].CLK
clk21m => reg_freq_ch_c[11].CLK
clk21m => reg_freq_ch_b[0].CLK
clk21m => reg_freq_ch_b[1].CLK
clk21m => reg_freq_ch_b[2].CLK
clk21m => reg_freq_ch_b[3].CLK
clk21m => reg_freq_ch_b[4].CLK
clk21m => reg_freq_ch_b[5].CLK
clk21m => reg_freq_ch_b[6].CLK
clk21m => reg_freq_ch_b[7].CLK
clk21m => reg_freq_ch_b[8].CLK
clk21m => reg_freq_ch_b[9].CLK
clk21m => reg_freq_ch_b[10].CLK
clk21m => reg_freq_ch_b[11].CLK
clk21m => reg_freq_ch_a[0].CLK
clk21m => reg_freq_ch_a[1].CLK
clk21m => reg_freq_ch_a[2].CLK
clk21m => reg_freq_ch_a[3].CLK
clk21m => reg_freq_ch_a[4].CLK
clk21m => reg_freq_ch_a[5].CLK
clk21m => reg_freq_ch_a[6].CLK
clk21m => reg_freq_ch_a[7].CLK
clk21m => reg_freq_ch_a[8].CLK
clk21m => reg_freq_ch_a[9].CLK
clk21m => reg_freq_ch_a[10].CLK
clk21m => reg_freq_ch_a[11].CLK
clk21m => ff_req_dl.CLK
reset => ff_wave[0].ACLR
reset => ff_wave[1].ACLR
reset => ff_wave[2].ACLR
reset => ff_wave[3].ACLR
reset => ff_wave[4].ACLR
reset => ff_wave[5].ACLR
reset => ff_wave[6].ACLR
reset => ff_wave[7].ACLR
reset => ff_wave[8].ACLR
reset => ff_wave[9].ACLR
reset => ff_wave[10].ACLR
reset => ff_wave[11].ACLR
reset => ff_wave[12].ACLR
reset => ff_wave[13].ACLR
reset => ff_wave[14].ACLR
reset => ff_mix[0].ACLR
reset => ff_mix[1].ACLR
reset => ff_mix[2].ACLR
reset => ff_mix[3].ACLR
reset => ff_mix[4].ACLR
reset => ff_mix[5].ACLR
reset => ff_mix[6].ACLR
reset => ff_mix[7].ACLR
reset => ff_mix[8].ACLR
reset => ff_mix[9].ACLR
reset => ff_mix[10].ACLR
reset => ff_mix[11].ACLR
reset => ff_mix[12].ACLR
reset => ff_mix[13].ACLR
reset => ff_mix[14].ACLR
reset => ff_ch_num[0].ACLR
reset => ff_ch_num[1].ACLR
reset => ff_ch_num[2].ACLR
reset => ff_ch_num_dl[0].ACLR
reset => ff_ch_num_dl[1].ACLR
reset => ff_ch_num_dl[2].ACLR
reset => ff_wave_dat[0].ACLR
reset => ff_wave_dat[1].ACLR
reset => ff_wave_dat[2].ACLR
reset => ff_wave_dat[3].ACLR
reset => ff_wave_dat[4].ACLR
reset => ff_wave_dat[5].ACLR
reset => ff_wave_dat[6].ACLR
reset => ff_wave_dat[7].ACLR
reset => ff_wave_ce_dl.ACLR
reset => ff_wave_ce.ACLR
reset => dbi[0]~reg0.PRESET
reset => dbi[1]~reg0.PRESET
reset => dbi[2]~reg0.PRESET
reset => dbi[3]~reg0.PRESET
reset => dbi[4]~reg0.PRESET
reset => dbi[5]~reg0.PRESET
reset => dbi[6]~reg0.PRESET
reset => dbi[7]~reg0.PRESET
reset => ff_ptr_ch_e[0].ACLR
reset => ff_ptr_ch_e[1].ACLR
reset => ff_ptr_ch_e[2].ACLR
reset => ff_ptr_ch_e[3].ACLR
reset => ff_ptr_ch_e[4].ACLR
reset => ff_ptr_ch_d[0].ACLR
reset => ff_ptr_ch_d[1].ACLR
reset => ff_ptr_ch_d[2].ACLR
reset => ff_ptr_ch_d[3].ACLR
reset => ff_ptr_ch_d[4].ACLR
reset => ff_ptr_ch_c[0].ACLR
reset => ff_ptr_ch_c[1].ACLR
reset => ff_ptr_ch_c[2].ACLR
reset => ff_ptr_ch_c[3].ACLR
reset => ff_ptr_ch_c[4].ACLR
reset => ff_ptr_ch_b[0].ACLR
reset => ff_ptr_ch_b[1].ACLR
reset => ff_ptr_ch_b[2].ACLR
reset => ff_ptr_ch_b[3].ACLR
reset => ff_ptr_ch_b[4].ACLR
reset => ff_ptr_ch_a[0].ACLR
reset => ff_ptr_ch_a[1].ACLR
reset => ff_ptr_ch_a[2].ACLR
reset => ff_ptr_ch_a[3].ACLR
reset => ff_ptr_ch_a[4].ACLR
reset => ff_cnt_ch_e[0].ACLR
reset => ff_cnt_ch_e[1].ACLR
reset => ff_cnt_ch_e[2].ACLR
reset => ff_cnt_ch_e[3].ACLR
reset => ff_cnt_ch_e[4].ACLR
reset => ff_cnt_ch_e[5].ACLR
reset => ff_cnt_ch_e[6].ACLR
reset => ff_cnt_ch_e[7].ACLR
reset => ff_cnt_ch_e[8].ACLR
reset => ff_cnt_ch_e[9].ACLR
reset => ff_cnt_ch_e[10].ACLR
reset => ff_cnt_ch_e[11].ACLR
reset => ff_cnt_ch_d[0].ACLR
reset => ff_cnt_ch_d[1].ACLR
reset => ff_cnt_ch_d[2].ACLR
reset => ff_cnt_ch_d[3].ACLR
reset => ff_cnt_ch_d[4].ACLR
reset => ff_cnt_ch_d[5].ACLR
reset => ff_cnt_ch_d[6].ACLR
reset => ff_cnt_ch_d[7].ACLR
reset => ff_cnt_ch_d[8].ACLR
reset => ff_cnt_ch_d[9].ACLR
reset => ff_cnt_ch_d[10].ACLR
reset => ff_cnt_ch_d[11].ACLR
reset => ff_cnt_ch_c[0].ACLR
reset => ff_cnt_ch_c[1].ACLR
reset => ff_cnt_ch_c[2].ACLR
reset => ff_cnt_ch_c[3].ACLR
reset => ff_cnt_ch_c[4].ACLR
reset => ff_cnt_ch_c[5].ACLR
reset => ff_cnt_ch_c[6].ACLR
reset => ff_cnt_ch_c[7].ACLR
reset => ff_cnt_ch_c[8].ACLR
reset => ff_cnt_ch_c[9].ACLR
reset => ff_cnt_ch_c[10].ACLR
reset => ff_cnt_ch_c[11].ACLR
reset => ff_cnt_ch_b[0].ACLR
reset => ff_cnt_ch_b[1].ACLR
reset => ff_cnt_ch_b[2].ACLR
reset => ff_cnt_ch_b[3].ACLR
reset => ff_cnt_ch_b[4].ACLR
reset => ff_cnt_ch_b[5].ACLR
reset => ff_cnt_ch_b[6].ACLR
reset => ff_cnt_ch_b[7].ACLR
reset => ff_cnt_ch_b[8].ACLR
reset => ff_cnt_ch_b[9].ACLR
reset => ff_cnt_ch_b[10].ACLR
reset => ff_cnt_ch_b[11].ACLR
reset => ff_cnt_ch_a[0].ACLR
reset => ff_cnt_ch_a[1].ACLR
reset => ff_cnt_ch_a[2].ACLR
reset => ff_cnt_ch_a[3].ACLR
reset => ff_cnt_ch_a[4].ACLR
reset => ff_cnt_ch_a[5].ACLR
reset => ff_cnt_ch_a[6].ACLR
reset => ff_cnt_ch_a[7].ACLR
reset => ff_cnt_ch_a[8].ACLR
reset => ff_cnt_ch_a[9].ACLR
reset => ff_cnt_ch_a[10].ACLR
reset => ff_cnt_ch_a[11].ACLR
reset => ff_rst_ch_e.ACLR
reset => ff_rst_ch_d.ACLR
reset => ff_rst_ch_c.ACLR
reset => ff_rst_ch_b.ACLR
reset => ff_rst_ch_a.ACLR
reset => reg_mode_sel[5].ACLR
reset => reg_ch_sel[0].ACLR
reset => reg_ch_sel[1].ACLR
reset => reg_ch_sel[2].ACLR
reset => reg_ch_sel[3].ACLR
reset => reg_ch_sel[4].ACLR
reset => reg_vol_ch_e[0].ACLR
reset => reg_vol_ch_e[1].ACLR
reset => reg_vol_ch_e[2].ACLR
reset => reg_vol_ch_e[3].ACLR
reset => reg_vol_ch_d[0].ACLR
reset => reg_vol_ch_d[1].ACLR
reset => reg_vol_ch_d[2].ACLR
reset => reg_vol_ch_d[3].ACLR
reset => reg_vol_ch_c[0].ACLR
reset => reg_vol_ch_c[1].ACLR
reset => reg_vol_ch_c[2].ACLR
reset => reg_vol_ch_c[3].ACLR
reset => reg_vol_ch_b[0].ACLR
reset => reg_vol_ch_b[1].ACLR
reset => reg_vol_ch_b[2].ACLR
reset => reg_vol_ch_b[3].ACLR
reset => reg_vol_ch_a[0].ACLR
reset => reg_vol_ch_a[1].ACLR
reset => reg_vol_ch_a[2].ACLR
reset => reg_vol_ch_a[3].ACLR
reset => reg_freq_ch_e[0].ACLR
reset => reg_freq_ch_e[1].ACLR
reset => reg_freq_ch_e[2].ACLR
reset => reg_freq_ch_e[3].ACLR
reset => reg_freq_ch_e[4].ACLR
reset => reg_freq_ch_e[5].ACLR
reset => reg_freq_ch_e[6].ACLR
reset => reg_freq_ch_e[7].ACLR
reset => reg_freq_ch_e[8].ACLR
reset => reg_freq_ch_e[9].ACLR
reset => reg_freq_ch_e[10].ACLR
reset => reg_freq_ch_e[11].ACLR
reset => reg_freq_ch_d[0].ACLR
reset => reg_freq_ch_d[1].ACLR
reset => reg_freq_ch_d[2].ACLR
reset => reg_freq_ch_d[3].ACLR
reset => reg_freq_ch_d[4].ACLR
reset => reg_freq_ch_d[5].ACLR
reset => reg_freq_ch_d[6].ACLR
reset => reg_freq_ch_d[7].ACLR
reset => reg_freq_ch_d[8].ACLR
reset => reg_freq_ch_d[9].ACLR
reset => reg_freq_ch_d[10].ACLR
reset => reg_freq_ch_d[11].ACLR
reset => reg_freq_ch_c[0].ACLR
reset => reg_freq_ch_c[1].ACLR
reset => reg_freq_ch_c[2].ACLR
reset => reg_freq_ch_c[3].ACLR
reset => reg_freq_ch_c[4].ACLR
reset => reg_freq_ch_c[5].ACLR
reset => reg_freq_ch_c[6].ACLR
reset => reg_freq_ch_c[7].ACLR
reset => reg_freq_ch_c[8].ACLR
reset => reg_freq_ch_c[9].ACLR
reset => reg_freq_ch_c[10].ACLR
reset => reg_freq_ch_c[11].ACLR
reset => reg_freq_ch_b[0].ACLR
reset => reg_freq_ch_b[1].ACLR
reset => reg_freq_ch_b[2].ACLR
reset => reg_freq_ch_b[3].ACLR
reset => reg_freq_ch_b[4].ACLR
reset => reg_freq_ch_b[5].ACLR
reset => reg_freq_ch_b[6].ACLR
reset => reg_freq_ch_b[7].ACLR
reset => reg_freq_ch_b[8].ACLR
reset => reg_freq_ch_b[9].ACLR
reset => reg_freq_ch_b[10].ACLR
reset => reg_freq_ch_b[11].ACLR
reset => reg_freq_ch_a[0].ACLR
reset => reg_freq_ch_a[1].ACLR
reset => reg_freq_ch_a[2].ACLR
reset => reg_freq_ch_a[3].ACLR
reset => reg_freq_ch_a[4].ACLR
reset => reg_freq_ch_a[5].ACLR
reset => reg_freq_ch_a[6].ACLR
reset => reg_freq_ch_a[7].ACLR
reset => reg_freq_ch_a[8].ACLR
reset => reg_freq_ch_a[9].ACLR
reset => reg_freq_ch_a[10].ACLR
reset => reg_freq_ch_a[11].ACLR
reset => ff_req_dl.ACLR
clkena => ff_rst_ch_a.OUTPUTSELECT
clkena => ff_rst_ch_b.OUTPUTSELECT
clkena => ff_rst_ch_c.OUTPUTSELECT
clkena => ff_rst_ch_d.OUTPUTSELECT
clkena => ff_rst_ch_e.OUTPUTSELECT
clkena => ff_cnt_ch_a[11].ENA
clkena => ff_cnt_ch_a[10].ENA
clkena => ff_cnt_ch_a[9].ENA
clkena => ff_cnt_ch_a[8].ENA
clkena => ff_cnt_ch_a[7].ENA
clkena => ff_cnt_ch_a[6].ENA
clkena => ff_cnt_ch_a[5].ENA
clkena => ff_cnt_ch_a[4].ENA
clkena => ff_cnt_ch_a[3].ENA
clkena => ff_cnt_ch_a[2].ENA
clkena => ff_cnt_ch_a[1].ENA
clkena => ff_cnt_ch_a[0].ENA
clkena => ff_cnt_ch_b[11].ENA
clkena => ff_cnt_ch_b[10].ENA
clkena => ff_cnt_ch_b[9].ENA
clkena => ff_cnt_ch_b[8].ENA
clkena => ff_cnt_ch_b[7].ENA
clkena => ff_cnt_ch_b[6].ENA
clkena => ff_cnt_ch_b[5].ENA
clkena => ff_cnt_ch_b[4].ENA
clkena => ff_cnt_ch_b[3].ENA
clkena => ff_cnt_ch_b[2].ENA
clkena => ff_cnt_ch_b[1].ENA
clkena => ff_cnt_ch_b[0].ENA
clkena => ff_cnt_ch_c[11].ENA
clkena => ff_cnt_ch_c[10].ENA
clkena => ff_cnt_ch_c[9].ENA
clkena => ff_cnt_ch_c[8].ENA
clkena => ff_cnt_ch_c[7].ENA
clkena => ff_cnt_ch_c[6].ENA
clkena => ff_cnt_ch_c[5].ENA
clkena => ff_cnt_ch_c[4].ENA
clkena => ff_cnt_ch_c[3].ENA
clkena => ff_cnt_ch_c[2].ENA
clkena => ff_cnt_ch_c[1].ENA
clkena => ff_cnt_ch_c[0].ENA
clkena => ff_cnt_ch_d[11].ENA
clkena => ff_cnt_ch_d[10].ENA
clkena => ff_cnt_ch_d[9].ENA
clkena => ff_cnt_ch_d[8].ENA
clkena => ff_cnt_ch_d[7].ENA
clkena => ff_cnt_ch_d[6].ENA
clkena => ff_cnt_ch_d[5].ENA
clkena => ff_cnt_ch_d[4].ENA
clkena => ff_cnt_ch_d[3].ENA
clkena => ff_cnt_ch_d[2].ENA
clkena => ff_cnt_ch_d[1].ENA
clkena => ff_cnt_ch_d[0].ENA
clkena => ff_cnt_ch_e[11].ENA
clkena => ff_cnt_ch_e[10].ENA
clkena => ff_cnt_ch_e[9].ENA
clkena => ff_cnt_ch_e[8].ENA
clkena => ff_cnt_ch_e[7].ENA
clkena => ff_cnt_ch_e[6].ENA
clkena => ff_cnt_ch_e[5].ENA
clkena => ff_cnt_ch_e[4].ENA
clkena => ff_cnt_ch_e[3].ENA
clkena => ff_cnt_ch_e[2].ENA
clkena => ff_cnt_ch_e[1].ENA
clkena => ff_cnt_ch_e[0].ENA
clkena => ff_ptr_ch_a[4].ENA
clkena => ff_ptr_ch_a[3].ENA
clkena => ff_ptr_ch_a[2].ENA
clkena => ff_ptr_ch_a[1].ENA
clkena => ff_ptr_ch_a[0].ENA
clkena => ff_ptr_ch_b[4].ENA
clkena => ff_ptr_ch_b[3].ENA
clkena => ff_ptr_ch_b[2].ENA
clkena => ff_ptr_ch_b[1].ENA
clkena => ff_ptr_ch_b[0].ENA
clkena => ff_ptr_ch_c[4].ENA
clkena => ff_ptr_ch_c[3].ENA
clkena => ff_ptr_ch_c[2].ENA
clkena => ff_ptr_ch_c[1].ENA
clkena => ff_ptr_ch_c[0].ENA
clkena => ff_ptr_ch_d[4].ENA
clkena => ff_ptr_ch_d[3].ENA
clkena => ff_ptr_ch_d[2].ENA
clkena => ff_ptr_ch_d[1].ENA
clkena => ff_ptr_ch_d[0].ENA
clkena => ff_ptr_ch_e[4].ENA
clkena => ff_ptr_ch_e[3].ENA
clkena => ff_ptr_ch_e[2].ENA
clkena => ff_ptr_ch_e[1].ENA
clkena => ff_ptr_ch_e[0].ENA
req => w_wave_ce.IN1
req => process_0.IN0
req => w_wave_we.IN1
req => ff_req_dl.DATAIN
ack <= ff_req_dl.DB_MAX_OUTPUT_PORT_TYPE
wrt => process_0.IN1
wrt => process_0.IN1
wrt => w_wave_we.DATAB
adr[0] => Mux0.IN3
adr[0] => Mux1.IN3
adr[0] => Mux2.IN3
adr[0] => Mux3.IN3
adr[0] => Mux4.IN3
adr[0] => Mux5.IN3
adr[0] => Mux6.IN3
adr[0] => Mux7.IN3
adr[0] => Mux8.IN3
adr[0] => Mux9.IN3
adr[0] => Mux10.IN3
adr[0] => Mux11.IN3
adr[0] => Mux13.IN3
adr[0] => Mux14.IN3
adr[0] => Mux15.IN3
adr[0] => Mux16.IN3
adr[0] => Mux17.IN3
adr[0] => Mux18.IN3
adr[0] => Mux19.IN3
adr[0] => Mux20.IN3
adr[0] => Mux21.IN3
adr[0] => Mux22.IN3
adr[0] => Mux23.IN3
adr[0] => Mux24.IN3
adr[0] => Mux26.IN3
adr[0] => Mux27.IN3
adr[0] => Mux28.IN3
adr[0] => Mux29.IN3
adr[0] => Mux30.IN3
adr[0] => Mux31.IN3
adr[0] => Mux32.IN3
adr[0] => Mux33.IN3
adr[0] => Mux34.IN3
adr[0] => Mux35.IN3
adr[0] => Mux36.IN3
adr[0] => Mux37.IN3
adr[0] => Mux39.IN3
adr[0] => Mux40.IN3
adr[0] => Mux41.IN3
adr[0] => Mux42.IN3
adr[0] => Mux43.IN3
adr[0] => Mux44.IN3
adr[0] => Mux45.IN3
adr[0] => Mux46.IN3
adr[0] => Mux47.IN3
adr[0] => Mux48.IN3
adr[0] => Mux49.IN3
adr[0] => Mux50.IN3
adr[0] => Mux52.IN3
adr[0] => Mux53.IN3
adr[0] => Mux54.IN3
adr[0] => Mux55.IN3
adr[0] => Mux56.IN3
adr[0] => Mux57.IN3
adr[0] => Mux58.IN3
adr[0] => Mux59.IN3
adr[0] => Mux60.IN3
adr[0] => Mux61.IN3
adr[0] => Mux62.IN3
adr[0] => Mux63.IN3
adr[0] => Mux65.IN3
adr[0] => Mux66.IN3
adr[0] => Mux67.IN3
adr[0] => Mux68.IN3
adr[0] => Mux69.IN3
adr[0] => Mux70.IN3
adr[0] => Mux71.IN3
adr[0] => Mux72.IN3
adr[0] => Mux73.IN3
adr[0] => Mux74.IN3
adr[0] => Mux75.IN3
adr[0] => Mux76.IN3
adr[0] => Mux77.IN3
adr[0] => Mux78.IN3
adr[0] => Mux79.IN3
adr[0] => Mux80.IN3
adr[0] => Mux81.IN3
adr[0] => Mux82.IN3
adr[0] => Mux83.IN3
adr[0] => Mux84.IN3
adr[0] => Mux85.IN3
adr[0] => Mux86.IN3
adr[0] => Mux87.IN3
adr[0] => Mux88.IN3
adr[0] => Mux89.IN3
adr[0] => w_wave_adr[0].DATAB
adr[1] => Mux0.IN2
adr[1] => Mux1.IN2
adr[1] => Mux2.IN2
adr[1] => Mux3.IN2
adr[1] => Mux4.IN2
adr[1] => Mux5.IN2
adr[1] => Mux6.IN2
adr[1] => Mux7.IN2
adr[1] => Mux8.IN2
adr[1] => Mux9.IN2
adr[1] => Mux10.IN2
adr[1] => Mux11.IN2
adr[1] => Mux12.IN2
adr[1] => Mux13.IN2
adr[1] => Mux14.IN2
adr[1] => Mux15.IN2
adr[1] => Mux16.IN2
adr[1] => Mux17.IN2
adr[1] => Mux18.IN2
adr[1] => Mux19.IN2
adr[1] => Mux20.IN2
adr[1] => Mux21.IN2
adr[1] => Mux22.IN2
adr[1] => Mux23.IN2
adr[1] => Mux24.IN2
adr[1] => Mux25.IN2
adr[1] => Mux26.IN2
adr[1] => Mux27.IN2
adr[1] => Mux28.IN2
adr[1] => Mux29.IN2
adr[1] => Mux30.IN2
adr[1] => Mux31.IN2
adr[1] => Mux32.IN2
adr[1] => Mux33.IN2
adr[1] => Mux34.IN2
adr[1] => Mux35.IN2
adr[1] => Mux36.IN2
adr[1] => Mux37.IN2
adr[1] => Mux38.IN2
adr[1] => Mux39.IN2
adr[1] => Mux40.IN2
adr[1] => Mux41.IN2
adr[1] => Mux42.IN2
adr[1] => Mux43.IN2
adr[1] => Mux44.IN2
adr[1] => Mux45.IN2
adr[1] => Mux46.IN2
adr[1] => Mux47.IN2
adr[1] => Mux48.IN2
adr[1] => Mux49.IN2
adr[1] => Mux50.IN2
adr[1] => Mux51.IN2
adr[1] => Mux52.IN2
adr[1] => Mux53.IN2
adr[1] => Mux54.IN2
adr[1] => Mux55.IN2
adr[1] => Mux56.IN2
adr[1] => Mux57.IN2
adr[1] => Mux58.IN2
adr[1] => Mux59.IN2
adr[1] => Mux60.IN2
adr[1] => Mux61.IN2
adr[1] => Mux62.IN2
adr[1] => Mux63.IN2
adr[1] => Mux64.IN2
adr[1] => Mux65.IN2
adr[1] => Mux66.IN2
adr[1] => Mux67.IN2
adr[1] => Mux68.IN2
adr[1] => Mux69.IN2
adr[1] => Mux70.IN2
adr[1] => Mux71.IN2
adr[1] => Mux72.IN2
adr[1] => Mux73.IN2
adr[1] => Mux74.IN2
adr[1] => Mux75.IN2
adr[1] => Mux76.IN2
adr[1] => Mux77.IN2
adr[1] => Mux78.IN2
adr[1] => Mux79.IN2
adr[1] => Mux80.IN2
adr[1] => Mux81.IN2
adr[1] => Mux82.IN2
adr[1] => Mux83.IN2
adr[1] => Mux84.IN2
adr[1] => Mux85.IN2
adr[1] => Mux86.IN2
adr[1] => Mux87.IN2
adr[1] => Mux88.IN2
adr[1] => Mux89.IN2
adr[1] => w_wave_adr[1].DATAB
adr[2] => Mux0.IN1
adr[2] => Mux1.IN1
adr[2] => Mux2.IN1
adr[2] => Mux3.IN1
adr[2] => Mux4.IN1
adr[2] => Mux5.IN1
adr[2] => Mux6.IN1
adr[2] => Mux7.IN1
adr[2] => Mux8.IN1
adr[2] => Mux9.IN1
adr[2] => Mux10.IN1
adr[2] => Mux11.IN1
adr[2] => Mux12.IN1
adr[2] => Mux13.IN1
adr[2] => Mux14.IN1
adr[2] => Mux15.IN1
adr[2] => Mux16.IN1
adr[2] => Mux17.IN1
adr[2] => Mux18.IN1
adr[2] => Mux19.IN1
adr[2] => Mux20.IN1
adr[2] => Mux21.IN1
adr[2] => Mux22.IN1
adr[2] => Mux23.IN1
adr[2] => Mux24.IN1
adr[2] => Mux25.IN1
adr[2] => Mux26.IN1
adr[2] => Mux27.IN1
adr[2] => Mux28.IN1
adr[2] => Mux29.IN1
adr[2] => Mux30.IN1
adr[2] => Mux31.IN1
adr[2] => Mux32.IN1
adr[2] => Mux33.IN1
adr[2] => Mux34.IN1
adr[2] => Mux35.IN1
adr[2] => Mux36.IN1
adr[2] => Mux37.IN1
adr[2] => Mux38.IN1
adr[2] => Mux39.IN1
adr[2] => Mux40.IN1
adr[2] => Mux41.IN1
adr[2] => Mux42.IN1
adr[2] => Mux43.IN1
adr[2] => Mux44.IN1
adr[2] => Mux45.IN1
adr[2] => Mux46.IN1
adr[2] => Mux47.IN1
adr[2] => Mux48.IN1
adr[2] => Mux49.IN1
adr[2] => Mux50.IN1
adr[2] => Mux51.IN1
adr[2] => Mux52.IN1
adr[2] => Mux53.IN1
adr[2] => Mux54.IN1
adr[2] => Mux55.IN1
adr[2] => Mux56.IN1
adr[2] => Mux57.IN1
adr[2] => Mux58.IN1
adr[2] => Mux59.IN1
adr[2] => Mux60.IN1
adr[2] => Mux61.IN1
adr[2] => Mux62.IN1
adr[2] => Mux63.IN1
adr[2] => Mux64.IN1
adr[2] => Mux65.IN1
adr[2] => Mux66.IN1
adr[2] => Mux67.IN1
adr[2] => Mux68.IN1
adr[2] => Mux69.IN1
adr[2] => Mux70.IN1
adr[2] => Mux71.IN1
adr[2] => Mux72.IN1
adr[2] => Mux73.IN1
adr[2] => Mux74.IN1
adr[2] => Mux75.IN1
adr[2] => Mux76.IN1
adr[2] => Mux77.IN1
adr[2] => Mux78.IN1
adr[2] => Mux79.IN1
adr[2] => Mux80.IN1
adr[2] => Mux81.IN1
adr[2] => Mux82.IN1
adr[2] => Mux83.IN1
adr[2] => Mux84.IN1
adr[2] => Mux85.IN1
adr[2] => Mux86.IN1
adr[2] => Mux87.IN1
adr[2] => Mux88.IN1
adr[2] => Mux89.IN1
adr[2] => w_wave_adr[2].DATAB
adr[3] => Mux0.IN0
adr[3] => Mux1.IN0
adr[3] => Mux2.IN0
adr[3] => Mux3.IN0
adr[3] => Mux4.IN0
adr[3] => Mux5.IN0
adr[3] => Mux6.IN0
adr[3] => Mux7.IN0
adr[3] => Mux8.IN0
adr[3] => Mux9.IN0
adr[3] => Mux10.IN0
adr[3] => Mux11.IN0
adr[3] => Mux12.IN0
adr[3] => Mux13.IN0
adr[3] => Mux14.IN0
adr[3] => Mux15.IN0
adr[3] => Mux16.IN0
adr[3] => Mux17.IN0
adr[3] => Mux18.IN0
adr[3] => Mux19.IN0
adr[3] => Mux20.IN0
adr[3] => Mux21.IN0
adr[3] => Mux22.IN0
adr[3] => Mux23.IN0
adr[3] => Mux24.IN0
adr[3] => Mux25.IN0
adr[3] => Mux26.IN0
adr[3] => Mux27.IN0
adr[3] => Mux28.IN0
adr[3] => Mux29.IN0
adr[3] => Mux30.IN0
adr[3] => Mux31.IN0
adr[3] => Mux32.IN0
adr[3] => Mux33.IN0
adr[3] => Mux34.IN0
adr[3] => Mux35.IN0
adr[3] => Mux36.IN0
adr[3] => Mux37.IN0
adr[3] => Mux38.IN0
adr[3] => Mux39.IN0
adr[3] => Mux40.IN0
adr[3] => Mux41.IN0
adr[3] => Mux42.IN0
adr[3] => Mux43.IN0
adr[3] => Mux44.IN0
adr[3] => Mux45.IN0
adr[3] => Mux46.IN0
adr[3] => Mux47.IN0
adr[3] => Mux48.IN0
adr[3] => Mux49.IN0
adr[3] => Mux50.IN0
adr[3] => Mux51.IN0
adr[3] => Mux52.IN0
adr[3] => Mux53.IN0
adr[3] => Mux54.IN0
adr[3] => Mux55.IN0
adr[3] => Mux56.IN0
adr[3] => Mux57.IN0
adr[3] => Mux58.IN0
adr[3] => Mux59.IN0
adr[3] => Mux60.IN0
adr[3] => Mux61.IN0
adr[3] => Mux62.IN0
adr[3] => Mux63.IN0
adr[3] => Mux64.IN0
adr[3] => Mux65.IN0
adr[3] => Mux66.IN0
adr[3] => Mux67.IN0
adr[3] => Mux68.IN0
adr[3] => Mux69.IN0
adr[3] => Mux70.IN0
adr[3] => Mux71.IN0
adr[3] => Mux72.IN0
adr[3] => Mux73.IN0
adr[3] => Mux74.IN0
adr[3] => Mux75.IN0
adr[3] => Mux76.IN0
adr[3] => Mux77.IN0
adr[3] => Mux78.IN0
adr[3] => Mux79.IN0
adr[3] => Mux80.IN0
adr[3] => Mux81.IN0
adr[3] => Mux82.IN0
adr[3] => Mux83.IN0
adr[3] => Mux84.IN0
adr[3] => Mux85.IN0
adr[3] => Mux86.IN0
adr[3] => Mux87.IN0
adr[3] => Mux88.IN0
adr[3] => Mux89.IN0
adr[3] => w_wave_adr[3].DATAB
adr[4] => w_wave_adr[4].DATAB
adr[5] => Equal0.IN5
adr[5] => Equal1.IN5
adr[5] => w_wave_adr[5].DATAB
adr[6] => Equal0.IN4
adr[6] => Equal1.IN4
adr[6] => w_wave_adr[6].DATAB
adr[7] => Equal0.IN3
adr[7] => Equal1.IN3
adr[7] => w_wave_adr[7].DATAB
dbi[0] <= dbi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => Mux3.IN4
dbo[0] => Mux11.IN4
dbo[0] => Mux16.IN4
dbo[0] => Mux24.IN4
dbo[0] => Mux29.IN4
dbo[0] => Mux37.IN4
dbo[0] => Mux42.IN4
dbo[0] => Mux50.IN4
dbo[0] => Mux55.IN4
dbo[0] => Mux63.IN4
dbo[0] => Mux68.IN4
dbo[0] => Mux72.IN4
dbo[0] => Mux76.IN4
dbo[0] => Mux80.IN4
dbo[0] => Mux84.IN4
dbo[0] => Mux89.IN4
dbo[0] => ram:wavemem.dbo[0]
dbo[1] => Mux2.IN4
dbo[1] => Mux10.IN4
dbo[1] => Mux15.IN4
dbo[1] => Mux23.IN4
dbo[1] => Mux28.IN4
dbo[1] => Mux36.IN4
dbo[1] => Mux41.IN4
dbo[1] => Mux49.IN4
dbo[1] => Mux54.IN4
dbo[1] => Mux62.IN4
dbo[1] => Mux67.IN4
dbo[1] => Mux71.IN4
dbo[1] => Mux75.IN4
dbo[1] => Mux79.IN4
dbo[1] => Mux83.IN4
dbo[1] => Mux88.IN4
dbo[1] => ram:wavemem.dbo[1]
dbo[2] => Mux1.IN4
dbo[2] => Mux9.IN4
dbo[2] => Mux14.IN4
dbo[2] => Mux22.IN4
dbo[2] => Mux27.IN4
dbo[2] => Mux35.IN4
dbo[2] => Mux40.IN4
dbo[2] => Mux48.IN4
dbo[2] => Mux53.IN4
dbo[2] => Mux61.IN4
dbo[2] => Mux66.IN4
dbo[2] => Mux70.IN4
dbo[2] => Mux74.IN4
dbo[2] => Mux78.IN4
dbo[2] => Mux82.IN4
dbo[2] => Mux87.IN4
dbo[2] => ram:wavemem.dbo[2]
dbo[3] => Mux0.IN4
dbo[3] => Mux8.IN4
dbo[3] => Mux13.IN4
dbo[3] => Mux21.IN4
dbo[3] => Mux26.IN4
dbo[3] => Mux34.IN4
dbo[3] => Mux39.IN4
dbo[3] => Mux47.IN4
dbo[3] => Mux52.IN4
dbo[3] => Mux60.IN4
dbo[3] => Mux65.IN4
dbo[3] => Mux69.IN4
dbo[3] => Mux73.IN4
dbo[3] => Mux77.IN4
dbo[3] => Mux81.IN4
dbo[3] => Mux86.IN4
dbo[3] => ram:wavemem.dbo[3]
dbo[4] => Mux7.IN4
dbo[4] => Mux20.IN4
dbo[4] => Mux33.IN4
dbo[4] => Mux46.IN4
dbo[4] => Mux59.IN4
dbo[4] => Mux85.IN4
dbo[4] => ram:wavemem.dbo[4]
dbo[5] => Mux6.IN4
dbo[5] => Mux19.IN4
dbo[5] => Mux32.IN4
dbo[5] => Mux45.IN4
dbo[5] => Mux58.IN4
dbo[5] => ram:wavemem.dbo[5]
dbo[5] => reg_mode_sel[5].DATAIN
dbo[6] => Mux5.IN4
dbo[6] => Mux18.IN4
dbo[6] => Mux31.IN4
dbo[6] => Mux44.IN4
dbo[6] => Mux57.IN4
dbo[6] => ram:wavemem.dbo[6]
dbo[7] => Mux4.IN4
dbo[7] => Mux17.IN4
dbo[7] => Mux30.IN4
dbo[7] => Mux43.IN4
dbo[7] => Mux56.IN4
dbo[7] => ram:wavemem.dbo[7]
wave[0] <= ff_wave[0].DB_MAX_OUTPUT_PORT_TYPE
wave[1] <= ff_wave[1].DB_MAX_OUTPUT_PORT_TYPE
wave[2] <= ff_wave[2].DB_MAX_OUTPUT_PORT_TYPE
wave[3] <= ff_wave[3].DB_MAX_OUTPUT_PORT_TYPE
wave[4] <= ff_wave[4].DB_MAX_OUTPUT_PORT_TYPE
wave[5] <= ff_wave[5].DB_MAX_OUTPUT_PORT_TYPE
wave[6] <= ff_wave[6].DB_MAX_OUTPUT_PORT_TYPE
wave[7] <= ff_wave[7].DB_MAX_OUTPUT_PORT_TYPE
wave[8] <= ff_wave[8].DB_MAX_OUTPUT_PORT_TYPE
wave[9] <= ff_wave[9].DB_MAX_OUTPUT_PORT_TYPE
wave[10] <= ff_wave[10].DB_MAX_OUTPUT_PORT_TYPE
wave[11] <= ff_wave[11].DB_MAX_OUTPUT_PORT_TYPE
wave[12] <= ff_wave[12].DB_MAX_OUTPUT_PORT_TYPE
wave[13] <= ff_wave[13].DB_MAX_OUTPUT_PORT_TYPE
wave[14] <= ff_wave[14].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|ram:wavemem
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|megaram:U31_1|scc_wave:SccCh|scc_wave_mul:u_mul
a[0] => Mult0.IN8
a[1] => Mult0.IN7
a[2] => Mult0.IN6
a[3] => Mult0.IN5
a[4] => Mult0.IN4
a[5] => Mult0.IN3
a[6] => Mult0.IN2
a[7] => Mult0.IN1
b[0] => Mult0.IN12
b[1] => Mult0.IN11
b[2] => Mult0.IN10
b[3] => Mult0.IN9
c[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|megaram:U31_2
clk21m => scc_wave:SccCh.clk21m
clk21m => SccBankH.CLK
clk21m => SccBankL.CLK
clk21m => SccModeB[4].CLK
clk21m => SccModeB[5].CLK
clk21m => SccModeA[4].CLK
clk21m => SccModeA[6].CLK
clk21m => SccBank3[0].CLK
clk21m => SccBank3[1].CLK
clk21m => SccBank3[2].CLK
clk21m => SccBank3[3].CLK
clk21m => SccBank3[4].CLK
clk21m => SccBank3[5].CLK
clk21m => SccBank3[6].CLK
clk21m => SccBank3[7].CLK
clk21m => SccBank2[0].CLK
clk21m => SccBank2[1].CLK
clk21m => SccBank2[2].CLK
clk21m => SccBank2[3].CLK
clk21m => SccBank2[4].CLK
clk21m => SccBank2[5].CLK
clk21m => SccBank2[6].CLK
clk21m => SccBank2[7].CLK
clk21m => SccBank1[0].CLK
clk21m => SccBank1[1].CLK
clk21m => SccBank1[2].CLK
clk21m => SccBank1[3].CLK
clk21m => SccBank1[4].CLK
clk21m => SccBank1[5].CLK
clk21m => SccBank1[6].CLK
clk21m => SccBank1[7].CLK
clk21m => SccBank0[0].CLK
clk21m => SccBank0[1].CLK
clk21m => SccBank0[2].CLK
clk21m => SccBank0[3].CLK
clk21m => SccBank0[4].CLK
clk21m => SccBank0[5].CLK
clk21m => SccBank0[6].CLK
clk21m => SccBank0[7].CLK
clk21m => WavCpy.CLK
clk21m => flag.CLK
reset => scc_wave:SccCh.reset
reset => SccModeB[4].ACLR
reset => SccModeB[5].ACLR
reset => SccModeA[4].ACLR
reset => SccModeA[6].ACLR
reset => SccBank3[0].PRESET
reset => SccBank3[1].PRESET
reset => SccBank3[2].ACLR
reset => SccBank3[3].ACLR
reset => SccBank3[4].ACLR
reset => SccBank3[5].ACLR
reset => SccBank3[6].ACLR
reset => SccBank3[7].ACLR
reset => SccBank2[0].ACLR
reset => SccBank2[1].PRESET
reset => SccBank2[2].ACLR
reset => SccBank2[3].ACLR
reset => SccBank2[4].ACLR
reset => SccBank2[5].ACLR
reset => SccBank2[6].ACLR
reset => SccBank2[7].ACLR
reset => SccBank1[0].PRESET
reset => SccBank1[1].ACLR
reset => SccBank1[2].ACLR
reset => SccBank1[3].ACLR
reset => SccBank1[4].ACLR
reset => SccBank1[5].ACLR
reset => SccBank1[6].ACLR
reset => SccBank1[7].ACLR
reset => SccBank0[0].ACLR
reset => SccBank0[1].ACLR
reset => SccBank0[2].ACLR
reset => SccBank0[3].ACLR
reset => SccBank0[4].ACLR
reset => SccBank0[5].ACLR
reset => SccBank0[6].ACLR
reset => SccBank0[7].ACLR
reset => WavCpy.ACLR
reset => flag.ACLR
reset => SccBankH.ENA
reset => SccBankL.ENA
clkena => scc_wave:SccCh.clkena
req => ack.DATAB
req => ramreq.DATAB
req => WavReq.IN1
req => process_1.IN1
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
wrt => process_0.IN1
wrt => process_1.IN1
wrt => scc_wave:SccCh.wrt
wrt => ramwrt.DATAIN
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
wrt => SccSel.IN1
adr[0] => scc_wave:SccCh.adr[0]
adr[0] => ramadr[0].DATAIN
adr[1] => Equal15.IN23
adr[1] => scc_wave:SccCh.adr[1]
adr[1] => ramadr[1].DATAIN
adr[2] => Equal15.IN22
adr[2] => scc_wave:SccCh.adr[2]
adr[2] => ramadr[2].DATAIN
adr[3] => Equal15.IN21
adr[3] => scc_wave:SccCh.adr[3]
adr[3] => ramadr[3].DATAIN
adr[4] => Equal15.IN20
adr[4] => scc_wave:SccCh.adr[4]
adr[4] => ramadr[4].DATAIN
adr[5] => Equal0.IN5
adr[5] => WavAdr.DATAA
adr[5] => Equal15.IN19
adr[5] => ramadr[5].DATAIN
adr[5] => WavAdr.DATAB
adr[6] => Equal0.IN4
adr[6] => WavAdr[6].DATAA
adr[6] => Equal15.IN18
adr[6] => ramadr[6].DATAIN
adr[7] => Equal0.IN3
adr[7] => WavAdr.IN0
adr[7] => WavAdr[7].DATAA
adr[7] => Equal15.IN17
adr[7] => ramadr[7].DATAIN
adr[8] => Equal15.IN16
adr[8] => ramadr[8].DATAIN
adr[8] => SccSel.IN1
adr[9] => Equal15.IN15
adr[9] => ramadr[9].DATAIN
adr[10] => Equal15.IN14
adr[10] => ramadr[10].DATAIN
adr[11] => Equal15.IN13
adr[11] => Equal16.IN9
adr[11] => Equal18.IN9
adr[11] => Equal19.IN9
adr[11] => Equal20.IN9
adr[11] => Equal21.IN9
adr[11] => Equal22.IN9
adr[11] => process_1.IN0
adr[11] => ramadr[11].DATAIN
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank0.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBank1.OUTPUTSELECT
adr[11] => SccBankL.OUTPUTSELECT
adr[11] => process_1.IN0
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank2.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBank3.OUTPUTSELECT
adr[11] => SccBankH.OUTPUTSELECT
adr[12] => Equal15.IN12
adr[12] => Equal16.IN8
adr[12] => Equal18.IN8
adr[12] => Equal19.IN8
adr[12] => Equal20.IN8
adr[12] => Equal21.IN8
adr[12] => Equal22.IN8
adr[12] => Equal24.IN7
adr[12] => Equal25.IN7
adr[12] => ramadr[12].DATAIN
adr[13] => Equal2.IN3
adr[13] => Equal3.IN3
adr[13] => Equal4.IN3
adr[13] => Equal11.IN5
adr[13] => Equal12.IN5
adr[13] => Equal13.IN5
adr[13] => Equal14.IN5
adr[13] => Equal16.IN7
adr[13] => Equal18.IN7
adr[13] => Equal19.IN7
adr[13] => Equal20.IN7
adr[13] => Equal21.IN7
adr[13] => Equal22.IN7
adr[13] => Equal24.IN6
adr[13] => Equal25.IN6
adr[13] => WavAdr.IN1
adr[14] => Equal2.IN2
adr[14] => Equal3.IN2
adr[14] => Equal4.IN2
adr[14] => ramadr.IN1
adr[14] => Equal9.IN3
adr[14] => Equal10.IN3
adr[14] => Equal11.IN4
adr[14] => Equal12.IN4
adr[14] => Equal13.IN4
adr[14] => Equal14.IN4
adr[14] => Equal16.IN6
adr[14] => Equal18.IN6
adr[14] => Equal19.IN6
adr[14] => Equal20.IN6
adr[14] => Equal21.IN6
adr[14] => Equal22.IN6
adr[14] => Equal24.IN5
adr[14] => Equal25.IN5
adr[14] => ramadr.IN1
adr[15] => Equal9.IN2
adr[15] => Equal10.IN2
adr[15] => Equal11.IN3
adr[15] => Equal12.IN3
adr[15] => Equal13.IN3
adr[15] => Equal14.IN3
adr[15] => Equal16.IN5
adr[15] => Equal18.IN5
adr[15] => Equal19.IN5
adr[15] => Equal20.IN5
adr[15] => Equal21.IN5
adr[15] => Equal22.IN5
adr[15] => Equal24.IN4
adr[15] => Equal25.IN4
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => SccBank0.DATAB
dbo[0] => SccBank1.DATAB
dbo[0] => SccBank2.DATAB
dbo[0] => SccBank3.DATAB
dbo[0] => SccBank0.DATAB
dbo[0] => SccBank0.DATAB
dbo[0] => SccBank1.DATAB
dbo[0] => SccBank1.DATAB
dbo[0] => SccBank2.DATAB
dbo[0] => SccBank2.DATAB
dbo[0] => SccBank3.DATAB
dbo[0] => SccBank3.DATAB
dbo[0] => scc_wave:SccCh.dbo[0]
dbo[0] => ramdbo[0].DATAIN
dbo[1] => SccBank0.DATAB
dbo[1] => SccBank1.DATAB
dbo[1] => SccBank2.DATAB
dbo[1] => SccBank3.DATAB
dbo[1] => SccBank0.DATAB
dbo[1] => SccBank0.DATAB
dbo[1] => SccBank1.DATAB
dbo[1] => SccBank1.DATAB
dbo[1] => SccBank2.DATAB
dbo[1] => SccBank2.DATAB
dbo[1] => SccBank3.DATAB
dbo[1] => SccBank3.DATAB
dbo[1] => scc_wave:SccCh.dbo[1]
dbo[1] => ramdbo[1].DATAIN
dbo[2] => SccBank0.DATAB
dbo[2] => SccBank1.DATAB
dbo[2] => SccBank2.DATAB
dbo[2] => SccBank3.DATAB
dbo[2] => SccBank0.DATAB
dbo[2] => SccBank0.DATAB
dbo[2] => SccBank1.DATAB
dbo[2] => SccBank1.DATAB
dbo[2] => SccBank2.DATAB
dbo[2] => SccBank2.DATAB
dbo[2] => SccBank3.DATAB
dbo[2] => SccBank3.DATAB
dbo[2] => scc_wave:SccCh.dbo[2]
dbo[2] => ramdbo[2].DATAIN
dbo[3] => SccBank0.DATAB
dbo[3] => SccBank1.DATAB
dbo[3] => SccBank2.DATAB
dbo[3] => SccBank3.DATAB
dbo[3] => SccBank0.DATAB
dbo[3] => SccBank0.DATAB
dbo[3] => SccBank1.DATAB
dbo[3] => SccBank1.DATAB
dbo[3] => SccBank2.DATAB
dbo[3] => SccBank2.DATAB
dbo[3] => SccBank3.DATAB
dbo[3] => SccBank3.DATAB
dbo[3] => scc_wave:SccCh.dbo[3]
dbo[3] => ramdbo[3].DATAIN
dbo[4] => SccBank0.DATAB
dbo[4] => SccBank1.DATAB
dbo[4] => SccBank2.DATAB
dbo[4] => SccBank3.DATAB
dbo[4] => SccModeA.DATAB
dbo[4] => SccModeB.DATAB
dbo[4] => SccBank0.DATAB
dbo[4] => SccBank0.DATAB
dbo[4] => SccBank1.DATAB
dbo[4] => SccBank1.DATAB
dbo[4] => SccBank2.DATAB
dbo[4] => SccBank2.DATAB
dbo[4] => SccBank3.DATAB
dbo[4] => SccBank3.DATAB
dbo[4] => scc_wave:SccCh.dbo[4]
dbo[4] => ramdbo[4].DATAIN
dbo[5] => SccBank0.DATAB
dbo[5] => SccBank1.DATAB
dbo[5] => SccBank2.DATAB
dbo[5] => SccBank3.DATAB
dbo[5] => SccModeB.DATAB
dbo[5] => SccBank0.DATAB
dbo[5] => SccBank0.DATAB
dbo[5] => SccBank1.DATAB
dbo[5] => SccBank1.DATAB
dbo[5] => SccBank2.DATAB
dbo[5] => SccBank2.DATAB
dbo[5] => SccBank3.DATAB
dbo[5] => SccBank3.DATAB
dbo[5] => scc_wave:SccCh.dbo[5]
dbo[5] => ramdbo[5].DATAIN
dbo[6] => SccBank0.DATAB
dbo[6] => SccBank1.DATAB
dbo[6] => SccBank2.DATAB
dbo[6] => SccBank3.DATAB
dbo[6] => SccModeA.DATAB
dbo[6] => SccBank0.DATAB
dbo[6] => SccBank1.DATAB
dbo[6] => SccBankL.DATAB
dbo[6] => SccBank2.DATAB
dbo[6] => SccBank3.DATAB
dbo[6] => SccBankH.DATAB
dbo[6] => scc_wave:SccCh.dbo[6]
dbo[6] => ramdbo[6].DATAIN
dbo[7] => SccBank0.DATAB
dbo[7] => SccBank1.DATAB
dbo[7] => SccBank2.DATAB
dbo[7] => SccBank3.DATAB
dbo[7] => SccBank0.DATAB
dbo[7] => SccBank0.DATAB
dbo[7] => SccBank1.DATAB
dbo[7] => SccBank1.DATAB
dbo[7] => SccBank2.DATAB
dbo[7] => SccBank2.DATAB
dbo[7] => SccBank3.DATAB
dbo[7] => SccBank3.DATAB
dbo[7] => scc_wave:SccCh.dbo[7]
dbo[7] => ramdbo[7].DATAIN
ramreq <= ramreq.DB_MAX_OUTPUT_PORT_TYPE
ramwrt <= wrt.DB_MAX_OUTPUT_PORT_TYPE
ramadr[0] <= adr[0].DB_MAX_OUTPUT_PORT_TYPE
ramadr[1] <= adr[1].DB_MAX_OUTPUT_PORT_TYPE
ramadr[2] <= adr[2].DB_MAX_OUTPUT_PORT_TYPE
ramadr[3] <= adr[3].DB_MAX_OUTPUT_PORT_TYPE
ramadr[4] <= adr[4].DB_MAX_OUTPUT_PORT_TYPE
ramadr[5] <= adr[5].DB_MAX_OUTPUT_PORT_TYPE
ramadr[6] <= adr[6].DB_MAX_OUTPUT_PORT_TYPE
ramadr[7] <= adr[7].DB_MAX_OUTPUT_PORT_TYPE
ramadr[8] <= adr[8].DB_MAX_OUTPUT_PORT_TYPE
ramadr[9] <= adr[9].DB_MAX_OUTPUT_PORT_TYPE
ramadr[10] <= adr[10].DB_MAX_OUTPUT_PORT_TYPE
ramadr[11] <= adr[11].DB_MAX_OUTPUT_PORT_TYPE
ramadr[12] <= adr[12].DB_MAX_OUTPUT_PORT_TYPE
ramadr[13] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[14] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[15] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[16] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[17] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[18] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[19] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramadr[20] <= ramadr.DB_MAX_OUTPUT_PORT_TYPE
ramdbi[0] => dbi.DATAB
ramdbi[1] => dbi.DATAB
ramdbi[2] => dbi.DATAB
ramdbi[3] => dbi.DATAB
ramdbi[4] => dbi.DATAB
ramdbi[5] => dbi.DATAB
ramdbi[6] => dbi.DATAB
ramdbi[7] => dbi.DATAB
ramdbo[0] <= dbo[0].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[1] <= dbo[1].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[2] <= dbo[2].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[3] <= dbo[3].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[4] <= dbo[4].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[5] <= dbo[5].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[6] <= dbo[6].DB_MAX_OUTPUT_PORT_TYPE
ramdbo[7] <= dbo[7].DB_MAX_OUTPUT_PORT_TYPE
mapsel[0] => Equal5.IN3
mapsel[0] => Equal6.IN3
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccSel.IN1
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank0.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank1.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank2.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBank3.OUTPUTSELECT
mapsel[0] => SccBankL.OUTPUTSELECT
mapsel[0] => SccBankH.OUTPUTSELECT
mapsel[0] => SccSel.IN1
mapsel[0] => SccModeA[6].ENA
mapsel[0] => SccModeA[4].ENA
mapsel[0] => SccModeB[5].ENA
mapsel[0] => SccModeB[4].ENA
mapsel[1] => Equal5.IN2
mapsel[1] => Equal6.IN2
mapsel[1] => process_1.IN1
mapsel[1] => process_1.IN1
wavl[0] <= scc_wave:SccCh.wave[0]
wavl[1] <= scc_wave:SccCh.wave[1]
wavl[2] <= scc_wave:SccCh.wave[2]
wavl[3] <= scc_wave:SccCh.wave[3]
wavl[4] <= scc_wave:SccCh.wave[4]
wavl[5] <= scc_wave:SccCh.wave[5]
wavl[6] <= scc_wave:SccCh.wave[6]
wavl[7] <= scc_wave:SccCh.wave[7]
wavl[8] <= scc_wave:SccCh.wave[8]
wavl[9] <= scc_wave:SccCh.wave[9]
wavl[10] <= scc_wave:SccCh.wave[10]
wavl[11] <= scc_wave:SccCh.wave[11]
wavl[12] <= scc_wave:SccCh.wave[12]
wavl[13] <= scc_wave:SccCh.wave[13]
wavl[14] <= scc_wave:SccCh.wave[14]
wavr[0] <= scc_wave:SccCh.wave[0]
wavr[1] <= scc_wave:SccCh.wave[1]
wavr[2] <= scc_wave:SccCh.wave[2]
wavr[3] <= scc_wave:SccCh.wave[3]
wavr[4] <= scc_wave:SccCh.wave[4]
wavr[5] <= scc_wave:SccCh.wave[5]
wavr[6] <= scc_wave:SccCh.wave[6]
wavr[7] <= scc_wave:SccCh.wave[7]
wavr[8] <= scc_wave:SccCh.wave[8]
wavr[9] <= scc_wave:SccCh.wave[9]
wavr[10] <= scc_wave:SccCh.wave[10]
wavr[11] <= scc_wave:SccCh.wave[11]
wavr[12] <= scc_wave:SccCh.wave[12]
wavr[13] <= scc_wave:SccCh.wave[13]
wavr[14] <= scc_wave:SccCh.wave[14]


|MSX|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh
clk21m => ram:wavemem.clk
clk21m => ff_wave[0].CLK
clk21m => ff_wave[1].CLK
clk21m => ff_wave[2].CLK
clk21m => ff_wave[3].CLK
clk21m => ff_wave[4].CLK
clk21m => ff_wave[5].CLK
clk21m => ff_wave[6].CLK
clk21m => ff_wave[7].CLK
clk21m => ff_wave[8].CLK
clk21m => ff_wave[9].CLK
clk21m => ff_wave[10].CLK
clk21m => ff_wave[11].CLK
clk21m => ff_wave[12].CLK
clk21m => ff_wave[13].CLK
clk21m => ff_wave[14].CLK
clk21m => ff_mix[0].CLK
clk21m => ff_mix[1].CLK
clk21m => ff_mix[2].CLK
clk21m => ff_mix[3].CLK
clk21m => ff_mix[4].CLK
clk21m => ff_mix[5].CLK
clk21m => ff_mix[6].CLK
clk21m => ff_mix[7].CLK
clk21m => ff_mix[8].CLK
clk21m => ff_mix[9].CLK
clk21m => ff_mix[10].CLK
clk21m => ff_mix[11].CLK
clk21m => ff_mix[12].CLK
clk21m => ff_mix[13].CLK
clk21m => ff_mix[14].CLK
clk21m => ff_ch_num[0].CLK
clk21m => ff_ch_num[1].CLK
clk21m => ff_ch_num[2].CLK
clk21m => ff_ch_num_dl[0].CLK
clk21m => ff_ch_num_dl[1].CLK
clk21m => ff_ch_num_dl[2].CLK
clk21m => ff_wave_dat[0].CLK
clk21m => ff_wave_dat[1].CLK
clk21m => ff_wave_dat[2].CLK
clk21m => ff_wave_dat[3].CLK
clk21m => ff_wave_dat[4].CLK
clk21m => ff_wave_dat[5].CLK
clk21m => ff_wave_dat[6].CLK
clk21m => ff_wave_dat[7].CLK
clk21m => ff_wave_ce_dl.CLK
clk21m => ff_wave_ce.CLK
clk21m => dbi[0]~reg0.CLK
clk21m => dbi[1]~reg0.CLK
clk21m => dbi[2]~reg0.CLK
clk21m => dbi[3]~reg0.CLK
clk21m => dbi[4]~reg0.CLK
clk21m => dbi[5]~reg0.CLK
clk21m => dbi[6]~reg0.CLK
clk21m => dbi[7]~reg0.CLK
clk21m => ff_ptr_ch_e[0].CLK
clk21m => ff_ptr_ch_e[1].CLK
clk21m => ff_ptr_ch_e[2].CLK
clk21m => ff_ptr_ch_e[3].CLK
clk21m => ff_ptr_ch_e[4].CLK
clk21m => ff_ptr_ch_d[0].CLK
clk21m => ff_ptr_ch_d[1].CLK
clk21m => ff_ptr_ch_d[2].CLK
clk21m => ff_ptr_ch_d[3].CLK
clk21m => ff_ptr_ch_d[4].CLK
clk21m => ff_ptr_ch_c[0].CLK
clk21m => ff_ptr_ch_c[1].CLK
clk21m => ff_ptr_ch_c[2].CLK
clk21m => ff_ptr_ch_c[3].CLK
clk21m => ff_ptr_ch_c[4].CLK
clk21m => ff_ptr_ch_b[0].CLK
clk21m => ff_ptr_ch_b[1].CLK
clk21m => ff_ptr_ch_b[2].CLK
clk21m => ff_ptr_ch_b[3].CLK
clk21m => ff_ptr_ch_b[4].CLK
clk21m => ff_ptr_ch_a[0].CLK
clk21m => ff_ptr_ch_a[1].CLK
clk21m => ff_ptr_ch_a[2].CLK
clk21m => ff_ptr_ch_a[3].CLK
clk21m => ff_ptr_ch_a[4].CLK
clk21m => ff_cnt_ch_e[0].CLK
clk21m => ff_cnt_ch_e[1].CLK
clk21m => ff_cnt_ch_e[2].CLK
clk21m => ff_cnt_ch_e[3].CLK
clk21m => ff_cnt_ch_e[4].CLK
clk21m => ff_cnt_ch_e[5].CLK
clk21m => ff_cnt_ch_e[6].CLK
clk21m => ff_cnt_ch_e[7].CLK
clk21m => ff_cnt_ch_e[8].CLK
clk21m => ff_cnt_ch_e[9].CLK
clk21m => ff_cnt_ch_e[10].CLK
clk21m => ff_cnt_ch_e[11].CLK
clk21m => ff_cnt_ch_d[0].CLK
clk21m => ff_cnt_ch_d[1].CLK
clk21m => ff_cnt_ch_d[2].CLK
clk21m => ff_cnt_ch_d[3].CLK
clk21m => ff_cnt_ch_d[4].CLK
clk21m => ff_cnt_ch_d[5].CLK
clk21m => ff_cnt_ch_d[6].CLK
clk21m => ff_cnt_ch_d[7].CLK
clk21m => ff_cnt_ch_d[8].CLK
clk21m => ff_cnt_ch_d[9].CLK
clk21m => ff_cnt_ch_d[10].CLK
clk21m => ff_cnt_ch_d[11].CLK
clk21m => ff_cnt_ch_c[0].CLK
clk21m => ff_cnt_ch_c[1].CLK
clk21m => ff_cnt_ch_c[2].CLK
clk21m => ff_cnt_ch_c[3].CLK
clk21m => ff_cnt_ch_c[4].CLK
clk21m => ff_cnt_ch_c[5].CLK
clk21m => ff_cnt_ch_c[6].CLK
clk21m => ff_cnt_ch_c[7].CLK
clk21m => ff_cnt_ch_c[8].CLK
clk21m => ff_cnt_ch_c[9].CLK
clk21m => ff_cnt_ch_c[10].CLK
clk21m => ff_cnt_ch_c[11].CLK
clk21m => ff_cnt_ch_b[0].CLK
clk21m => ff_cnt_ch_b[1].CLK
clk21m => ff_cnt_ch_b[2].CLK
clk21m => ff_cnt_ch_b[3].CLK
clk21m => ff_cnt_ch_b[4].CLK
clk21m => ff_cnt_ch_b[5].CLK
clk21m => ff_cnt_ch_b[6].CLK
clk21m => ff_cnt_ch_b[7].CLK
clk21m => ff_cnt_ch_b[8].CLK
clk21m => ff_cnt_ch_b[9].CLK
clk21m => ff_cnt_ch_b[10].CLK
clk21m => ff_cnt_ch_b[11].CLK
clk21m => ff_cnt_ch_a[0].CLK
clk21m => ff_cnt_ch_a[1].CLK
clk21m => ff_cnt_ch_a[2].CLK
clk21m => ff_cnt_ch_a[3].CLK
clk21m => ff_cnt_ch_a[4].CLK
clk21m => ff_cnt_ch_a[5].CLK
clk21m => ff_cnt_ch_a[6].CLK
clk21m => ff_cnt_ch_a[7].CLK
clk21m => ff_cnt_ch_a[8].CLK
clk21m => ff_cnt_ch_a[9].CLK
clk21m => ff_cnt_ch_a[10].CLK
clk21m => ff_cnt_ch_a[11].CLK
clk21m => ff_rst_ch_e.CLK
clk21m => ff_rst_ch_d.CLK
clk21m => ff_rst_ch_c.CLK
clk21m => ff_rst_ch_b.CLK
clk21m => ff_rst_ch_a.CLK
clk21m => reg_mode_sel[5].CLK
clk21m => reg_ch_sel[0].CLK
clk21m => reg_ch_sel[1].CLK
clk21m => reg_ch_sel[2].CLK
clk21m => reg_ch_sel[3].CLK
clk21m => reg_ch_sel[4].CLK
clk21m => reg_vol_ch_e[0].CLK
clk21m => reg_vol_ch_e[1].CLK
clk21m => reg_vol_ch_e[2].CLK
clk21m => reg_vol_ch_e[3].CLK
clk21m => reg_vol_ch_d[0].CLK
clk21m => reg_vol_ch_d[1].CLK
clk21m => reg_vol_ch_d[2].CLK
clk21m => reg_vol_ch_d[3].CLK
clk21m => reg_vol_ch_c[0].CLK
clk21m => reg_vol_ch_c[1].CLK
clk21m => reg_vol_ch_c[2].CLK
clk21m => reg_vol_ch_c[3].CLK
clk21m => reg_vol_ch_b[0].CLK
clk21m => reg_vol_ch_b[1].CLK
clk21m => reg_vol_ch_b[2].CLK
clk21m => reg_vol_ch_b[3].CLK
clk21m => reg_vol_ch_a[0].CLK
clk21m => reg_vol_ch_a[1].CLK
clk21m => reg_vol_ch_a[2].CLK
clk21m => reg_vol_ch_a[3].CLK
clk21m => reg_freq_ch_e[0].CLK
clk21m => reg_freq_ch_e[1].CLK
clk21m => reg_freq_ch_e[2].CLK
clk21m => reg_freq_ch_e[3].CLK
clk21m => reg_freq_ch_e[4].CLK
clk21m => reg_freq_ch_e[5].CLK
clk21m => reg_freq_ch_e[6].CLK
clk21m => reg_freq_ch_e[7].CLK
clk21m => reg_freq_ch_e[8].CLK
clk21m => reg_freq_ch_e[9].CLK
clk21m => reg_freq_ch_e[10].CLK
clk21m => reg_freq_ch_e[11].CLK
clk21m => reg_freq_ch_d[0].CLK
clk21m => reg_freq_ch_d[1].CLK
clk21m => reg_freq_ch_d[2].CLK
clk21m => reg_freq_ch_d[3].CLK
clk21m => reg_freq_ch_d[4].CLK
clk21m => reg_freq_ch_d[5].CLK
clk21m => reg_freq_ch_d[6].CLK
clk21m => reg_freq_ch_d[7].CLK
clk21m => reg_freq_ch_d[8].CLK
clk21m => reg_freq_ch_d[9].CLK
clk21m => reg_freq_ch_d[10].CLK
clk21m => reg_freq_ch_d[11].CLK
clk21m => reg_freq_ch_c[0].CLK
clk21m => reg_freq_ch_c[1].CLK
clk21m => reg_freq_ch_c[2].CLK
clk21m => reg_freq_ch_c[3].CLK
clk21m => reg_freq_ch_c[4].CLK
clk21m => reg_freq_ch_c[5].CLK
clk21m => reg_freq_ch_c[6].CLK
clk21m => reg_freq_ch_c[7].CLK
clk21m => reg_freq_ch_c[8].CLK
clk21m => reg_freq_ch_c[9].CLK
clk21m => reg_freq_ch_c[10].CLK
clk21m => reg_freq_ch_c[11].CLK
clk21m => reg_freq_ch_b[0].CLK
clk21m => reg_freq_ch_b[1].CLK
clk21m => reg_freq_ch_b[2].CLK
clk21m => reg_freq_ch_b[3].CLK
clk21m => reg_freq_ch_b[4].CLK
clk21m => reg_freq_ch_b[5].CLK
clk21m => reg_freq_ch_b[6].CLK
clk21m => reg_freq_ch_b[7].CLK
clk21m => reg_freq_ch_b[8].CLK
clk21m => reg_freq_ch_b[9].CLK
clk21m => reg_freq_ch_b[10].CLK
clk21m => reg_freq_ch_b[11].CLK
clk21m => reg_freq_ch_a[0].CLK
clk21m => reg_freq_ch_a[1].CLK
clk21m => reg_freq_ch_a[2].CLK
clk21m => reg_freq_ch_a[3].CLK
clk21m => reg_freq_ch_a[4].CLK
clk21m => reg_freq_ch_a[5].CLK
clk21m => reg_freq_ch_a[6].CLK
clk21m => reg_freq_ch_a[7].CLK
clk21m => reg_freq_ch_a[8].CLK
clk21m => reg_freq_ch_a[9].CLK
clk21m => reg_freq_ch_a[10].CLK
clk21m => reg_freq_ch_a[11].CLK
clk21m => ff_req_dl.CLK
reset => ff_wave[0].ACLR
reset => ff_wave[1].ACLR
reset => ff_wave[2].ACLR
reset => ff_wave[3].ACLR
reset => ff_wave[4].ACLR
reset => ff_wave[5].ACLR
reset => ff_wave[6].ACLR
reset => ff_wave[7].ACLR
reset => ff_wave[8].ACLR
reset => ff_wave[9].ACLR
reset => ff_wave[10].ACLR
reset => ff_wave[11].ACLR
reset => ff_wave[12].ACLR
reset => ff_wave[13].ACLR
reset => ff_wave[14].ACLR
reset => ff_mix[0].ACLR
reset => ff_mix[1].ACLR
reset => ff_mix[2].ACLR
reset => ff_mix[3].ACLR
reset => ff_mix[4].ACLR
reset => ff_mix[5].ACLR
reset => ff_mix[6].ACLR
reset => ff_mix[7].ACLR
reset => ff_mix[8].ACLR
reset => ff_mix[9].ACLR
reset => ff_mix[10].ACLR
reset => ff_mix[11].ACLR
reset => ff_mix[12].ACLR
reset => ff_mix[13].ACLR
reset => ff_mix[14].ACLR
reset => ff_ch_num[0].ACLR
reset => ff_ch_num[1].ACLR
reset => ff_ch_num[2].ACLR
reset => ff_ch_num_dl[0].ACLR
reset => ff_ch_num_dl[1].ACLR
reset => ff_ch_num_dl[2].ACLR
reset => ff_wave_dat[0].ACLR
reset => ff_wave_dat[1].ACLR
reset => ff_wave_dat[2].ACLR
reset => ff_wave_dat[3].ACLR
reset => ff_wave_dat[4].ACLR
reset => ff_wave_dat[5].ACLR
reset => ff_wave_dat[6].ACLR
reset => ff_wave_dat[7].ACLR
reset => ff_wave_ce_dl.ACLR
reset => ff_wave_ce.ACLR
reset => dbi[0]~reg0.PRESET
reset => dbi[1]~reg0.PRESET
reset => dbi[2]~reg0.PRESET
reset => dbi[3]~reg0.PRESET
reset => dbi[4]~reg0.PRESET
reset => dbi[5]~reg0.PRESET
reset => dbi[6]~reg0.PRESET
reset => dbi[7]~reg0.PRESET
reset => ff_ptr_ch_e[0].ACLR
reset => ff_ptr_ch_e[1].ACLR
reset => ff_ptr_ch_e[2].ACLR
reset => ff_ptr_ch_e[3].ACLR
reset => ff_ptr_ch_e[4].ACLR
reset => ff_ptr_ch_d[0].ACLR
reset => ff_ptr_ch_d[1].ACLR
reset => ff_ptr_ch_d[2].ACLR
reset => ff_ptr_ch_d[3].ACLR
reset => ff_ptr_ch_d[4].ACLR
reset => ff_ptr_ch_c[0].ACLR
reset => ff_ptr_ch_c[1].ACLR
reset => ff_ptr_ch_c[2].ACLR
reset => ff_ptr_ch_c[3].ACLR
reset => ff_ptr_ch_c[4].ACLR
reset => ff_ptr_ch_b[0].ACLR
reset => ff_ptr_ch_b[1].ACLR
reset => ff_ptr_ch_b[2].ACLR
reset => ff_ptr_ch_b[3].ACLR
reset => ff_ptr_ch_b[4].ACLR
reset => ff_ptr_ch_a[0].ACLR
reset => ff_ptr_ch_a[1].ACLR
reset => ff_ptr_ch_a[2].ACLR
reset => ff_ptr_ch_a[3].ACLR
reset => ff_ptr_ch_a[4].ACLR
reset => ff_cnt_ch_e[0].ACLR
reset => ff_cnt_ch_e[1].ACLR
reset => ff_cnt_ch_e[2].ACLR
reset => ff_cnt_ch_e[3].ACLR
reset => ff_cnt_ch_e[4].ACLR
reset => ff_cnt_ch_e[5].ACLR
reset => ff_cnt_ch_e[6].ACLR
reset => ff_cnt_ch_e[7].ACLR
reset => ff_cnt_ch_e[8].ACLR
reset => ff_cnt_ch_e[9].ACLR
reset => ff_cnt_ch_e[10].ACLR
reset => ff_cnt_ch_e[11].ACLR
reset => ff_cnt_ch_d[0].ACLR
reset => ff_cnt_ch_d[1].ACLR
reset => ff_cnt_ch_d[2].ACLR
reset => ff_cnt_ch_d[3].ACLR
reset => ff_cnt_ch_d[4].ACLR
reset => ff_cnt_ch_d[5].ACLR
reset => ff_cnt_ch_d[6].ACLR
reset => ff_cnt_ch_d[7].ACLR
reset => ff_cnt_ch_d[8].ACLR
reset => ff_cnt_ch_d[9].ACLR
reset => ff_cnt_ch_d[10].ACLR
reset => ff_cnt_ch_d[11].ACLR
reset => ff_cnt_ch_c[0].ACLR
reset => ff_cnt_ch_c[1].ACLR
reset => ff_cnt_ch_c[2].ACLR
reset => ff_cnt_ch_c[3].ACLR
reset => ff_cnt_ch_c[4].ACLR
reset => ff_cnt_ch_c[5].ACLR
reset => ff_cnt_ch_c[6].ACLR
reset => ff_cnt_ch_c[7].ACLR
reset => ff_cnt_ch_c[8].ACLR
reset => ff_cnt_ch_c[9].ACLR
reset => ff_cnt_ch_c[10].ACLR
reset => ff_cnt_ch_c[11].ACLR
reset => ff_cnt_ch_b[0].ACLR
reset => ff_cnt_ch_b[1].ACLR
reset => ff_cnt_ch_b[2].ACLR
reset => ff_cnt_ch_b[3].ACLR
reset => ff_cnt_ch_b[4].ACLR
reset => ff_cnt_ch_b[5].ACLR
reset => ff_cnt_ch_b[6].ACLR
reset => ff_cnt_ch_b[7].ACLR
reset => ff_cnt_ch_b[8].ACLR
reset => ff_cnt_ch_b[9].ACLR
reset => ff_cnt_ch_b[10].ACLR
reset => ff_cnt_ch_b[11].ACLR
reset => ff_cnt_ch_a[0].ACLR
reset => ff_cnt_ch_a[1].ACLR
reset => ff_cnt_ch_a[2].ACLR
reset => ff_cnt_ch_a[3].ACLR
reset => ff_cnt_ch_a[4].ACLR
reset => ff_cnt_ch_a[5].ACLR
reset => ff_cnt_ch_a[6].ACLR
reset => ff_cnt_ch_a[7].ACLR
reset => ff_cnt_ch_a[8].ACLR
reset => ff_cnt_ch_a[9].ACLR
reset => ff_cnt_ch_a[10].ACLR
reset => ff_cnt_ch_a[11].ACLR
reset => ff_rst_ch_e.ACLR
reset => ff_rst_ch_d.ACLR
reset => ff_rst_ch_c.ACLR
reset => ff_rst_ch_b.ACLR
reset => ff_rst_ch_a.ACLR
reset => reg_mode_sel[5].ACLR
reset => reg_ch_sel[0].ACLR
reset => reg_ch_sel[1].ACLR
reset => reg_ch_sel[2].ACLR
reset => reg_ch_sel[3].ACLR
reset => reg_ch_sel[4].ACLR
reset => reg_vol_ch_e[0].ACLR
reset => reg_vol_ch_e[1].ACLR
reset => reg_vol_ch_e[2].ACLR
reset => reg_vol_ch_e[3].ACLR
reset => reg_vol_ch_d[0].ACLR
reset => reg_vol_ch_d[1].ACLR
reset => reg_vol_ch_d[2].ACLR
reset => reg_vol_ch_d[3].ACLR
reset => reg_vol_ch_c[0].ACLR
reset => reg_vol_ch_c[1].ACLR
reset => reg_vol_ch_c[2].ACLR
reset => reg_vol_ch_c[3].ACLR
reset => reg_vol_ch_b[0].ACLR
reset => reg_vol_ch_b[1].ACLR
reset => reg_vol_ch_b[2].ACLR
reset => reg_vol_ch_b[3].ACLR
reset => reg_vol_ch_a[0].ACLR
reset => reg_vol_ch_a[1].ACLR
reset => reg_vol_ch_a[2].ACLR
reset => reg_vol_ch_a[3].ACLR
reset => reg_freq_ch_e[0].ACLR
reset => reg_freq_ch_e[1].ACLR
reset => reg_freq_ch_e[2].ACLR
reset => reg_freq_ch_e[3].ACLR
reset => reg_freq_ch_e[4].ACLR
reset => reg_freq_ch_e[5].ACLR
reset => reg_freq_ch_e[6].ACLR
reset => reg_freq_ch_e[7].ACLR
reset => reg_freq_ch_e[8].ACLR
reset => reg_freq_ch_e[9].ACLR
reset => reg_freq_ch_e[10].ACLR
reset => reg_freq_ch_e[11].ACLR
reset => reg_freq_ch_d[0].ACLR
reset => reg_freq_ch_d[1].ACLR
reset => reg_freq_ch_d[2].ACLR
reset => reg_freq_ch_d[3].ACLR
reset => reg_freq_ch_d[4].ACLR
reset => reg_freq_ch_d[5].ACLR
reset => reg_freq_ch_d[6].ACLR
reset => reg_freq_ch_d[7].ACLR
reset => reg_freq_ch_d[8].ACLR
reset => reg_freq_ch_d[9].ACLR
reset => reg_freq_ch_d[10].ACLR
reset => reg_freq_ch_d[11].ACLR
reset => reg_freq_ch_c[0].ACLR
reset => reg_freq_ch_c[1].ACLR
reset => reg_freq_ch_c[2].ACLR
reset => reg_freq_ch_c[3].ACLR
reset => reg_freq_ch_c[4].ACLR
reset => reg_freq_ch_c[5].ACLR
reset => reg_freq_ch_c[6].ACLR
reset => reg_freq_ch_c[7].ACLR
reset => reg_freq_ch_c[8].ACLR
reset => reg_freq_ch_c[9].ACLR
reset => reg_freq_ch_c[10].ACLR
reset => reg_freq_ch_c[11].ACLR
reset => reg_freq_ch_b[0].ACLR
reset => reg_freq_ch_b[1].ACLR
reset => reg_freq_ch_b[2].ACLR
reset => reg_freq_ch_b[3].ACLR
reset => reg_freq_ch_b[4].ACLR
reset => reg_freq_ch_b[5].ACLR
reset => reg_freq_ch_b[6].ACLR
reset => reg_freq_ch_b[7].ACLR
reset => reg_freq_ch_b[8].ACLR
reset => reg_freq_ch_b[9].ACLR
reset => reg_freq_ch_b[10].ACLR
reset => reg_freq_ch_b[11].ACLR
reset => reg_freq_ch_a[0].ACLR
reset => reg_freq_ch_a[1].ACLR
reset => reg_freq_ch_a[2].ACLR
reset => reg_freq_ch_a[3].ACLR
reset => reg_freq_ch_a[4].ACLR
reset => reg_freq_ch_a[5].ACLR
reset => reg_freq_ch_a[6].ACLR
reset => reg_freq_ch_a[7].ACLR
reset => reg_freq_ch_a[8].ACLR
reset => reg_freq_ch_a[9].ACLR
reset => reg_freq_ch_a[10].ACLR
reset => reg_freq_ch_a[11].ACLR
reset => ff_req_dl.ACLR
clkena => ff_rst_ch_a.OUTPUTSELECT
clkena => ff_rst_ch_b.OUTPUTSELECT
clkena => ff_rst_ch_c.OUTPUTSELECT
clkena => ff_rst_ch_d.OUTPUTSELECT
clkena => ff_rst_ch_e.OUTPUTSELECT
clkena => ff_cnt_ch_a[11].ENA
clkena => ff_cnt_ch_a[10].ENA
clkena => ff_cnt_ch_a[9].ENA
clkena => ff_cnt_ch_a[8].ENA
clkena => ff_cnt_ch_a[7].ENA
clkena => ff_cnt_ch_a[6].ENA
clkena => ff_cnt_ch_a[5].ENA
clkena => ff_cnt_ch_a[4].ENA
clkena => ff_cnt_ch_a[3].ENA
clkena => ff_cnt_ch_a[2].ENA
clkena => ff_cnt_ch_a[1].ENA
clkena => ff_cnt_ch_a[0].ENA
clkena => ff_cnt_ch_b[11].ENA
clkena => ff_cnt_ch_b[10].ENA
clkena => ff_cnt_ch_b[9].ENA
clkena => ff_cnt_ch_b[8].ENA
clkena => ff_cnt_ch_b[7].ENA
clkena => ff_cnt_ch_b[6].ENA
clkena => ff_cnt_ch_b[5].ENA
clkena => ff_cnt_ch_b[4].ENA
clkena => ff_cnt_ch_b[3].ENA
clkena => ff_cnt_ch_b[2].ENA
clkena => ff_cnt_ch_b[1].ENA
clkena => ff_cnt_ch_b[0].ENA
clkena => ff_cnt_ch_c[11].ENA
clkena => ff_cnt_ch_c[10].ENA
clkena => ff_cnt_ch_c[9].ENA
clkena => ff_cnt_ch_c[8].ENA
clkena => ff_cnt_ch_c[7].ENA
clkena => ff_cnt_ch_c[6].ENA
clkena => ff_cnt_ch_c[5].ENA
clkena => ff_cnt_ch_c[4].ENA
clkena => ff_cnt_ch_c[3].ENA
clkena => ff_cnt_ch_c[2].ENA
clkena => ff_cnt_ch_c[1].ENA
clkena => ff_cnt_ch_c[0].ENA
clkena => ff_cnt_ch_d[11].ENA
clkena => ff_cnt_ch_d[10].ENA
clkena => ff_cnt_ch_d[9].ENA
clkena => ff_cnt_ch_d[8].ENA
clkena => ff_cnt_ch_d[7].ENA
clkena => ff_cnt_ch_d[6].ENA
clkena => ff_cnt_ch_d[5].ENA
clkena => ff_cnt_ch_d[4].ENA
clkena => ff_cnt_ch_d[3].ENA
clkena => ff_cnt_ch_d[2].ENA
clkena => ff_cnt_ch_d[1].ENA
clkena => ff_cnt_ch_d[0].ENA
clkena => ff_cnt_ch_e[11].ENA
clkena => ff_cnt_ch_e[10].ENA
clkena => ff_cnt_ch_e[9].ENA
clkena => ff_cnt_ch_e[8].ENA
clkena => ff_cnt_ch_e[7].ENA
clkena => ff_cnt_ch_e[6].ENA
clkena => ff_cnt_ch_e[5].ENA
clkena => ff_cnt_ch_e[4].ENA
clkena => ff_cnt_ch_e[3].ENA
clkena => ff_cnt_ch_e[2].ENA
clkena => ff_cnt_ch_e[1].ENA
clkena => ff_cnt_ch_e[0].ENA
clkena => ff_ptr_ch_a[4].ENA
clkena => ff_ptr_ch_a[3].ENA
clkena => ff_ptr_ch_a[2].ENA
clkena => ff_ptr_ch_a[1].ENA
clkena => ff_ptr_ch_a[0].ENA
clkena => ff_ptr_ch_b[4].ENA
clkena => ff_ptr_ch_b[3].ENA
clkena => ff_ptr_ch_b[2].ENA
clkena => ff_ptr_ch_b[1].ENA
clkena => ff_ptr_ch_b[0].ENA
clkena => ff_ptr_ch_c[4].ENA
clkena => ff_ptr_ch_c[3].ENA
clkena => ff_ptr_ch_c[2].ENA
clkena => ff_ptr_ch_c[1].ENA
clkena => ff_ptr_ch_c[0].ENA
clkena => ff_ptr_ch_d[4].ENA
clkena => ff_ptr_ch_d[3].ENA
clkena => ff_ptr_ch_d[2].ENA
clkena => ff_ptr_ch_d[1].ENA
clkena => ff_ptr_ch_d[0].ENA
clkena => ff_ptr_ch_e[4].ENA
clkena => ff_ptr_ch_e[3].ENA
clkena => ff_ptr_ch_e[2].ENA
clkena => ff_ptr_ch_e[1].ENA
clkena => ff_ptr_ch_e[0].ENA
req => w_wave_ce.IN1
req => process_0.IN0
req => w_wave_we.IN1
req => ff_req_dl.DATAIN
ack <= ff_req_dl.DB_MAX_OUTPUT_PORT_TYPE
wrt => process_0.IN1
wrt => process_0.IN1
wrt => w_wave_we.DATAB
adr[0] => Mux0.IN3
adr[0] => Mux1.IN3
adr[0] => Mux2.IN3
adr[0] => Mux3.IN3
adr[0] => Mux4.IN3
adr[0] => Mux5.IN3
adr[0] => Mux6.IN3
adr[0] => Mux7.IN3
adr[0] => Mux8.IN3
adr[0] => Mux9.IN3
adr[0] => Mux10.IN3
adr[0] => Mux11.IN3
adr[0] => Mux13.IN3
adr[0] => Mux14.IN3
adr[0] => Mux15.IN3
adr[0] => Mux16.IN3
adr[0] => Mux17.IN3
adr[0] => Mux18.IN3
adr[0] => Mux19.IN3
adr[0] => Mux20.IN3
adr[0] => Mux21.IN3
adr[0] => Mux22.IN3
adr[0] => Mux23.IN3
adr[0] => Mux24.IN3
adr[0] => Mux26.IN3
adr[0] => Mux27.IN3
adr[0] => Mux28.IN3
adr[0] => Mux29.IN3
adr[0] => Mux30.IN3
adr[0] => Mux31.IN3
adr[0] => Mux32.IN3
adr[0] => Mux33.IN3
adr[0] => Mux34.IN3
adr[0] => Mux35.IN3
adr[0] => Mux36.IN3
adr[0] => Mux37.IN3
adr[0] => Mux39.IN3
adr[0] => Mux40.IN3
adr[0] => Mux41.IN3
adr[0] => Mux42.IN3
adr[0] => Mux43.IN3
adr[0] => Mux44.IN3
adr[0] => Mux45.IN3
adr[0] => Mux46.IN3
adr[0] => Mux47.IN3
adr[0] => Mux48.IN3
adr[0] => Mux49.IN3
adr[0] => Mux50.IN3
adr[0] => Mux52.IN3
adr[0] => Mux53.IN3
adr[0] => Mux54.IN3
adr[0] => Mux55.IN3
adr[0] => Mux56.IN3
adr[0] => Mux57.IN3
adr[0] => Mux58.IN3
adr[0] => Mux59.IN3
adr[0] => Mux60.IN3
adr[0] => Mux61.IN3
adr[0] => Mux62.IN3
adr[0] => Mux63.IN3
adr[0] => Mux65.IN3
adr[0] => Mux66.IN3
adr[0] => Mux67.IN3
adr[0] => Mux68.IN3
adr[0] => Mux69.IN3
adr[0] => Mux70.IN3
adr[0] => Mux71.IN3
adr[0] => Mux72.IN3
adr[0] => Mux73.IN3
adr[0] => Mux74.IN3
adr[0] => Mux75.IN3
adr[0] => Mux76.IN3
adr[0] => Mux77.IN3
adr[0] => Mux78.IN3
adr[0] => Mux79.IN3
adr[0] => Mux80.IN3
adr[0] => Mux81.IN3
adr[0] => Mux82.IN3
adr[0] => Mux83.IN3
adr[0] => Mux84.IN3
adr[0] => Mux85.IN3
adr[0] => Mux86.IN3
adr[0] => Mux87.IN3
adr[0] => Mux88.IN3
adr[0] => Mux89.IN3
adr[0] => w_wave_adr[0].DATAB
adr[1] => Mux0.IN2
adr[1] => Mux1.IN2
adr[1] => Mux2.IN2
adr[1] => Mux3.IN2
adr[1] => Mux4.IN2
adr[1] => Mux5.IN2
adr[1] => Mux6.IN2
adr[1] => Mux7.IN2
adr[1] => Mux8.IN2
adr[1] => Mux9.IN2
adr[1] => Mux10.IN2
adr[1] => Mux11.IN2
adr[1] => Mux12.IN2
adr[1] => Mux13.IN2
adr[1] => Mux14.IN2
adr[1] => Mux15.IN2
adr[1] => Mux16.IN2
adr[1] => Mux17.IN2
adr[1] => Mux18.IN2
adr[1] => Mux19.IN2
adr[1] => Mux20.IN2
adr[1] => Mux21.IN2
adr[1] => Mux22.IN2
adr[1] => Mux23.IN2
adr[1] => Mux24.IN2
adr[1] => Mux25.IN2
adr[1] => Mux26.IN2
adr[1] => Mux27.IN2
adr[1] => Mux28.IN2
adr[1] => Mux29.IN2
adr[1] => Mux30.IN2
adr[1] => Mux31.IN2
adr[1] => Mux32.IN2
adr[1] => Mux33.IN2
adr[1] => Mux34.IN2
adr[1] => Mux35.IN2
adr[1] => Mux36.IN2
adr[1] => Mux37.IN2
adr[1] => Mux38.IN2
adr[1] => Mux39.IN2
adr[1] => Mux40.IN2
adr[1] => Mux41.IN2
adr[1] => Mux42.IN2
adr[1] => Mux43.IN2
adr[1] => Mux44.IN2
adr[1] => Mux45.IN2
adr[1] => Mux46.IN2
adr[1] => Mux47.IN2
adr[1] => Mux48.IN2
adr[1] => Mux49.IN2
adr[1] => Mux50.IN2
adr[1] => Mux51.IN2
adr[1] => Mux52.IN2
adr[1] => Mux53.IN2
adr[1] => Mux54.IN2
adr[1] => Mux55.IN2
adr[1] => Mux56.IN2
adr[1] => Mux57.IN2
adr[1] => Mux58.IN2
adr[1] => Mux59.IN2
adr[1] => Mux60.IN2
adr[1] => Mux61.IN2
adr[1] => Mux62.IN2
adr[1] => Mux63.IN2
adr[1] => Mux64.IN2
adr[1] => Mux65.IN2
adr[1] => Mux66.IN2
adr[1] => Mux67.IN2
adr[1] => Mux68.IN2
adr[1] => Mux69.IN2
adr[1] => Mux70.IN2
adr[1] => Mux71.IN2
adr[1] => Mux72.IN2
adr[1] => Mux73.IN2
adr[1] => Mux74.IN2
adr[1] => Mux75.IN2
adr[1] => Mux76.IN2
adr[1] => Mux77.IN2
adr[1] => Mux78.IN2
adr[1] => Mux79.IN2
adr[1] => Mux80.IN2
adr[1] => Mux81.IN2
adr[1] => Mux82.IN2
adr[1] => Mux83.IN2
adr[1] => Mux84.IN2
adr[1] => Mux85.IN2
adr[1] => Mux86.IN2
adr[1] => Mux87.IN2
adr[1] => Mux88.IN2
adr[1] => Mux89.IN2
adr[1] => w_wave_adr[1].DATAB
adr[2] => Mux0.IN1
adr[2] => Mux1.IN1
adr[2] => Mux2.IN1
adr[2] => Mux3.IN1
adr[2] => Mux4.IN1
adr[2] => Mux5.IN1
adr[2] => Mux6.IN1
adr[2] => Mux7.IN1
adr[2] => Mux8.IN1
adr[2] => Mux9.IN1
adr[2] => Mux10.IN1
adr[2] => Mux11.IN1
adr[2] => Mux12.IN1
adr[2] => Mux13.IN1
adr[2] => Mux14.IN1
adr[2] => Mux15.IN1
adr[2] => Mux16.IN1
adr[2] => Mux17.IN1
adr[2] => Mux18.IN1
adr[2] => Mux19.IN1
adr[2] => Mux20.IN1
adr[2] => Mux21.IN1
adr[2] => Mux22.IN1
adr[2] => Mux23.IN1
adr[2] => Mux24.IN1
adr[2] => Mux25.IN1
adr[2] => Mux26.IN1
adr[2] => Mux27.IN1
adr[2] => Mux28.IN1
adr[2] => Mux29.IN1
adr[2] => Mux30.IN1
adr[2] => Mux31.IN1
adr[2] => Mux32.IN1
adr[2] => Mux33.IN1
adr[2] => Mux34.IN1
adr[2] => Mux35.IN1
adr[2] => Mux36.IN1
adr[2] => Mux37.IN1
adr[2] => Mux38.IN1
adr[2] => Mux39.IN1
adr[2] => Mux40.IN1
adr[2] => Mux41.IN1
adr[2] => Mux42.IN1
adr[2] => Mux43.IN1
adr[2] => Mux44.IN1
adr[2] => Mux45.IN1
adr[2] => Mux46.IN1
adr[2] => Mux47.IN1
adr[2] => Mux48.IN1
adr[2] => Mux49.IN1
adr[2] => Mux50.IN1
adr[2] => Mux51.IN1
adr[2] => Mux52.IN1
adr[2] => Mux53.IN1
adr[2] => Mux54.IN1
adr[2] => Mux55.IN1
adr[2] => Mux56.IN1
adr[2] => Mux57.IN1
adr[2] => Mux58.IN1
adr[2] => Mux59.IN1
adr[2] => Mux60.IN1
adr[2] => Mux61.IN1
adr[2] => Mux62.IN1
adr[2] => Mux63.IN1
adr[2] => Mux64.IN1
adr[2] => Mux65.IN1
adr[2] => Mux66.IN1
adr[2] => Mux67.IN1
adr[2] => Mux68.IN1
adr[2] => Mux69.IN1
adr[2] => Mux70.IN1
adr[2] => Mux71.IN1
adr[2] => Mux72.IN1
adr[2] => Mux73.IN1
adr[2] => Mux74.IN1
adr[2] => Mux75.IN1
adr[2] => Mux76.IN1
adr[2] => Mux77.IN1
adr[2] => Mux78.IN1
adr[2] => Mux79.IN1
adr[2] => Mux80.IN1
adr[2] => Mux81.IN1
adr[2] => Mux82.IN1
adr[2] => Mux83.IN1
adr[2] => Mux84.IN1
adr[2] => Mux85.IN1
adr[2] => Mux86.IN1
adr[2] => Mux87.IN1
adr[2] => Mux88.IN1
adr[2] => Mux89.IN1
adr[2] => w_wave_adr[2].DATAB
adr[3] => Mux0.IN0
adr[3] => Mux1.IN0
adr[3] => Mux2.IN0
adr[3] => Mux3.IN0
adr[3] => Mux4.IN0
adr[3] => Mux5.IN0
adr[3] => Mux6.IN0
adr[3] => Mux7.IN0
adr[3] => Mux8.IN0
adr[3] => Mux9.IN0
adr[3] => Mux10.IN0
adr[3] => Mux11.IN0
adr[3] => Mux12.IN0
adr[3] => Mux13.IN0
adr[3] => Mux14.IN0
adr[3] => Mux15.IN0
adr[3] => Mux16.IN0
adr[3] => Mux17.IN0
adr[3] => Mux18.IN0
adr[3] => Mux19.IN0
adr[3] => Mux20.IN0
adr[3] => Mux21.IN0
adr[3] => Mux22.IN0
adr[3] => Mux23.IN0
adr[3] => Mux24.IN0
adr[3] => Mux25.IN0
adr[3] => Mux26.IN0
adr[3] => Mux27.IN0
adr[3] => Mux28.IN0
adr[3] => Mux29.IN0
adr[3] => Mux30.IN0
adr[3] => Mux31.IN0
adr[3] => Mux32.IN0
adr[3] => Mux33.IN0
adr[3] => Mux34.IN0
adr[3] => Mux35.IN0
adr[3] => Mux36.IN0
adr[3] => Mux37.IN0
adr[3] => Mux38.IN0
adr[3] => Mux39.IN0
adr[3] => Mux40.IN0
adr[3] => Mux41.IN0
adr[3] => Mux42.IN0
adr[3] => Mux43.IN0
adr[3] => Mux44.IN0
adr[3] => Mux45.IN0
adr[3] => Mux46.IN0
adr[3] => Mux47.IN0
adr[3] => Mux48.IN0
adr[3] => Mux49.IN0
adr[3] => Mux50.IN0
adr[3] => Mux51.IN0
adr[3] => Mux52.IN0
adr[3] => Mux53.IN0
adr[3] => Mux54.IN0
adr[3] => Mux55.IN0
adr[3] => Mux56.IN0
adr[3] => Mux57.IN0
adr[3] => Mux58.IN0
adr[3] => Mux59.IN0
adr[3] => Mux60.IN0
adr[3] => Mux61.IN0
adr[3] => Mux62.IN0
adr[3] => Mux63.IN0
adr[3] => Mux64.IN0
adr[3] => Mux65.IN0
adr[3] => Mux66.IN0
adr[3] => Mux67.IN0
adr[3] => Mux68.IN0
adr[3] => Mux69.IN0
adr[3] => Mux70.IN0
adr[3] => Mux71.IN0
adr[3] => Mux72.IN0
adr[3] => Mux73.IN0
adr[3] => Mux74.IN0
adr[3] => Mux75.IN0
adr[3] => Mux76.IN0
adr[3] => Mux77.IN0
adr[3] => Mux78.IN0
adr[3] => Mux79.IN0
adr[3] => Mux80.IN0
adr[3] => Mux81.IN0
adr[3] => Mux82.IN0
adr[3] => Mux83.IN0
adr[3] => Mux84.IN0
adr[3] => Mux85.IN0
adr[3] => Mux86.IN0
adr[3] => Mux87.IN0
adr[3] => Mux88.IN0
adr[3] => Mux89.IN0
adr[3] => w_wave_adr[3].DATAB
adr[4] => w_wave_adr[4].DATAB
adr[5] => Equal0.IN5
adr[5] => Equal1.IN5
adr[5] => w_wave_adr[5].DATAB
adr[6] => Equal0.IN4
adr[6] => Equal1.IN4
adr[6] => w_wave_adr[6].DATAB
adr[7] => Equal0.IN3
adr[7] => Equal1.IN3
adr[7] => w_wave_adr[7].DATAB
dbi[0] <= dbi[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => Mux3.IN4
dbo[0] => Mux11.IN4
dbo[0] => Mux16.IN4
dbo[0] => Mux24.IN4
dbo[0] => Mux29.IN4
dbo[0] => Mux37.IN4
dbo[0] => Mux42.IN4
dbo[0] => Mux50.IN4
dbo[0] => Mux55.IN4
dbo[0] => Mux63.IN4
dbo[0] => Mux68.IN4
dbo[0] => Mux72.IN4
dbo[0] => Mux76.IN4
dbo[0] => Mux80.IN4
dbo[0] => Mux84.IN4
dbo[0] => Mux89.IN4
dbo[0] => ram:wavemem.dbo[0]
dbo[1] => Mux2.IN4
dbo[1] => Mux10.IN4
dbo[1] => Mux15.IN4
dbo[1] => Mux23.IN4
dbo[1] => Mux28.IN4
dbo[1] => Mux36.IN4
dbo[1] => Mux41.IN4
dbo[1] => Mux49.IN4
dbo[1] => Mux54.IN4
dbo[1] => Mux62.IN4
dbo[1] => Mux67.IN4
dbo[1] => Mux71.IN4
dbo[1] => Mux75.IN4
dbo[1] => Mux79.IN4
dbo[1] => Mux83.IN4
dbo[1] => Mux88.IN4
dbo[1] => ram:wavemem.dbo[1]
dbo[2] => Mux1.IN4
dbo[2] => Mux9.IN4
dbo[2] => Mux14.IN4
dbo[2] => Mux22.IN4
dbo[2] => Mux27.IN4
dbo[2] => Mux35.IN4
dbo[2] => Mux40.IN4
dbo[2] => Mux48.IN4
dbo[2] => Mux53.IN4
dbo[2] => Mux61.IN4
dbo[2] => Mux66.IN4
dbo[2] => Mux70.IN4
dbo[2] => Mux74.IN4
dbo[2] => Mux78.IN4
dbo[2] => Mux82.IN4
dbo[2] => Mux87.IN4
dbo[2] => ram:wavemem.dbo[2]
dbo[3] => Mux0.IN4
dbo[3] => Mux8.IN4
dbo[3] => Mux13.IN4
dbo[3] => Mux21.IN4
dbo[3] => Mux26.IN4
dbo[3] => Mux34.IN4
dbo[3] => Mux39.IN4
dbo[3] => Mux47.IN4
dbo[3] => Mux52.IN4
dbo[3] => Mux60.IN4
dbo[3] => Mux65.IN4
dbo[3] => Mux69.IN4
dbo[3] => Mux73.IN4
dbo[3] => Mux77.IN4
dbo[3] => Mux81.IN4
dbo[3] => Mux86.IN4
dbo[3] => ram:wavemem.dbo[3]
dbo[4] => Mux7.IN4
dbo[4] => Mux20.IN4
dbo[4] => Mux33.IN4
dbo[4] => Mux46.IN4
dbo[4] => Mux59.IN4
dbo[4] => Mux85.IN4
dbo[4] => ram:wavemem.dbo[4]
dbo[5] => Mux6.IN4
dbo[5] => Mux19.IN4
dbo[5] => Mux32.IN4
dbo[5] => Mux45.IN4
dbo[5] => Mux58.IN4
dbo[5] => ram:wavemem.dbo[5]
dbo[5] => reg_mode_sel[5].DATAIN
dbo[6] => Mux5.IN4
dbo[6] => Mux18.IN4
dbo[6] => Mux31.IN4
dbo[6] => Mux44.IN4
dbo[6] => Mux57.IN4
dbo[6] => ram:wavemem.dbo[6]
dbo[7] => Mux4.IN4
dbo[7] => Mux17.IN4
dbo[7] => Mux30.IN4
dbo[7] => Mux43.IN4
dbo[7] => Mux56.IN4
dbo[7] => ram:wavemem.dbo[7]
wave[0] <= ff_wave[0].DB_MAX_OUTPUT_PORT_TYPE
wave[1] <= ff_wave[1].DB_MAX_OUTPUT_PORT_TYPE
wave[2] <= ff_wave[2].DB_MAX_OUTPUT_PORT_TYPE
wave[3] <= ff_wave[3].DB_MAX_OUTPUT_PORT_TYPE
wave[4] <= ff_wave[4].DB_MAX_OUTPUT_PORT_TYPE
wave[5] <= ff_wave[5].DB_MAX_OUTPUT_PORT_TYPE
wave[6] <= ff_wave[6].DB_MAX_OUTPUT_PORT_TYPE
wave[7] <= ff_wave[7].DB_MAX_OUTPUT_PORT_TYPE
wave[8] <= ff_wave[8].DB_MAX_OUTPUT_PORT_TYPE
wave[9] <= ff_wave[9].DB_MAX_OUTPUT_PORT_TYPE
wave[10] <= ff_wave[10].DB_MAX_OUTPUT_PORT_TYPE
wave[11] <= ff_wave[11].DB_MAX_OUTPUT_PORT_TYPE
wave[12] <= ff_wave[12].DB_MAX_OUTPUT_PORT_TYPE
wave[13] <= ff_wave[13].DB_MAX_OUTPUT_PORT_TYPE
wave[14] <= ff_wave[14].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|ram:wavemem
adr[0] => blkram~7.DATAIN
adr[0] => iadr[0].DATAIN
adr[0] => blkram.WADDR
adr[1] => blkram~6.DATAIN
adr[1] => iadr[1].DATAIN
adr[1] => blkram.WADDR1
adr[2] => blkram~5.DATAIN
adr[2] => iadr[2].DATAIN
adr[2] => blkram.WADDR2
adr[3] => blkram~4.DATAIN
adr[3] => iadr[3].DATAIN
adr[3] => blkram.WADDR3
adr[4] => blkram~3.DATAIN
adr[4] => iadr[4].DATAIN
adr[4] => blkram.WADDR4
adr[5] => blkram~2.DATAIN
adr[5] => iadr[5].DATAIN
adr[5] => blkram.WADDR5
adr[6] => blkram~1.DATAIN
adr[6] => iadr[6].DATAIN
adr[6] => blkram.WADDR6
adr[7] => blkram~0.DATAIN
adr[7] => iadr[7].DATAIN
adr[7] => blkram.WADDR7
clk => blkram~16.CLK
clk => blkram~0.CLK
clk => blkram~1.CLK
clk => blkram~2.CLK
clk => blkram~3.CLK
clk => blkram~4.CLK
clk => blkram~5.CLK
clk => blkram~6.CLK
clk => blkram~7.CLK
clk => blkram~8.CLK
clk => blkram~9.CLK
clk => blkram~10.CLK
clk => blkram~11.CLK
clk => blkram~12.CLK
clk => blkram~13.CLK
clk => blkram~14.CLK
clk => blkram~15.CLK
clk => iadr[0].CLK
clk => iadr[1].CLK
clk => iadr[2].CLK
clk => iadr[3].CLK
clk => iadr[4].CLK
clk => iadr[5].CLK
clk => iadr[6].CLK
clk => iadr[7].CLK
clk => blkram.CLK0
we => blkram~16.DATAIN
we => blkram.WE
dbo[0] => blkram~15.DATAIN
dbo[0] => blkram.DATAIN
dbo[1] => blkram~14.DATAIN
dbo[1] => blkram.DATAIN1
dbo[2] => blkram~13.DATAIN
dbo[2] => blkram.DATAIN2
dbo[3] => blkram~12.DATAIN
dbo[3] => blkram.DATAIN3
dbo[4] => blkram~11.DATAIN
dbo[4] => blkram.DATAIN4
dbo[5] => blkram~10.DATAIN
dbo[5] => blkram.DATAIN5
dbo[6] => blkram~9.DATAIN
dbo[6] => blkram.DATAIN6
dbo[7] => blkram~8.DATAIN
dbo[7] => blkram.DATAIN7
dbi[0] <= blkram.DATAOUT
dbi[1] <= blkram.DATAOUT1
dbi[2] <= blkram.DATAOUT2
dbi[3] <= blkram.DATAOUT3
dbi[4] <= blkram.DATAOUT4
dbi[5] <= blkram.DATAOUT5
dbi[6] <= blkram.DATAOUT6
dbi[7] <= blkram.DATAOUT7


|MSX|emsx_top:emsx|megaram:U31_2|scc_wave:SccCh|scc_wave_mul:u_mul
a[0] => Mult0.IN8
a[1] => Mult0.IN7
a[2] => Mult0.IN6
a[3] => Mult0.IN5
a[4] => Mult0.IN4
a[5] => Mult0.IN3
a[6] => Mult0.IN2
a[7] => Mult0.IN1
b[0] => Mult0.IN12
b[1] => Mult0.IN11
b[2] => Mult0.IN10
b[3] => Mult0.IN9
c[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32
clk21m => Opll:U1.XIN
clk21m => wav[0]~reg0.CLK
clk21m => wav[1]~reg0.CLK
clk21m => wav[2]~reg0.CLK
clk21m => wav[3]~reg0.CLK
clk21m => wav[4]~reg0.CLK
clk21m => wav[5]~reg0.CLK
clk21m => wav[6]~reg0.CLK
clk21m => wav[7]~reg0.CLK
clk21m => wav[8]~reg0.CLK
clk21m => wav[9]~reg0.CLK
clk21m => WE_n.CLK
clk21m => CS_n.CLK
clk21m => D[0].CLK
clk21m => D[1].CLK
clk21m => D[2].CLK
clk21m => D[3].CLK
clk21m => D[4].CLK
clk21m => D[5].CLK
clk21m => D[6].CLK
clk21m => D[7].CLK
clk21m => A.CLK
clk21m => WE_n_buf.CLK
clk21m => CS_n_buf.CLK
clk21m => dbo_buf[0].CLK
clk21m => dbo_buf[1].CLK
clk21m => dbo_buf[2].CLK
clk21m => dbo_buf[3].CLK
clk21m => dbo_buf[4].CLK
clk21m => dbo_buf[5].CLK
clk21m => dbo_buf[6].CLK
clk21m => dbo_buf[7].CLK
clk21m => A_buf.CLK
clk21m => ack~reg0.CLK
clk21m => counter[0].CLK
clk21m => counter[1].CLK
clk21m => counter[2].CLK
clk21m => counter[3].CLK
clk21m => counter[4].CLK
clk21m => counter[5].CLK
clk21m => counter[6].CLK
clk21m => counter[7].CLK
clk21m => counter[8].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => Opll:U1.IC_n
reset => wav[0]~reg0.ENA
reset => ack~reg0.ENA
reset => A_buf.ENA
reset => dbo_buf[7].ENA
reset => dbo_buf[6].ENA
reset => dbo_buf[5].ENA
reset => dbo_buf[4].ENA
reset => dbo_buf[3].ENA
reset => dbo_buf[2].ENA
reset => dbo_buf[1].ENA
reset => dbo_buf[0].ENA
reset => CS_n_buf.ENA
reset => WE_n_buf.ENA
reset => A.ENA
reset => D[7].ENA
reset => D[6].ENA
reset => D[5].ENA
reset => D[4].ENA
reset => D[3].ENA
reset => D[2].ENA
reset => D[1].ENA
reset => D[0].ENA
reset => CS_n.ENA
reset => WE_n.ENA
reset => wav[9]~reg0.ENA
reset => wav[8]~reg0.ENA
reset => wav[7]~reg0.ENA
reset => wav[6]~reg0.ENA
reset => wav[5]~reg0.ENA
reset => wav[4]~reg0.ENA
reset => wav[3]~reg0.ENA
reset => wav[2]~reg0.ENA
reset => wav[1]~reg0.ENA
clkena => A.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => D.OUTPUTSELECT
clkena => CS_n.OUTPUTSELECT
clkena => WE_n.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => wav.OUTPUTSELECT
clkena => Opll:U1.XENA
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
enawait => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => counter.OUTPUTSELECT
req => A_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => dbo_buf.OUTPUTSELECT
req => CS_n_buf.OUTPUTSELECT
req => WE_n_buf.OUTPUTSELECT
req => ack.DATAA
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrt => WE_n_buf.DATAB
adr[0] => counter.DATAB
adr[0] => counter.DATAB
adr[0] => counter.DATAB
adr[0] => A_buf.DATAB
adr[0] => counter.DATAB
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbo[0] => dbo_buf.DATAB
dbo[1] => dbo_buf.DATAB
dbo[2] => dbo_buf.DATAB
dbo[3] => dbo_buf.DATAB
dbo[4] => dbo_buf.DATAB
dbo[5] => dbo_buf.DATAB
dbo[6] => dbo_buf.DATAB
dbo[7] => dbo_buf.DATAB
wav[0] <= wav[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[1] <= wav[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[2] <= wav[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[3] <= wav[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[4] <= wav[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[5] <= wav[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[6] <= wav[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[7] <= wav[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[8] <= wav[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wav[9] <= wav[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1
xin => slotcounter:s0.clk
xin => oplldat[0].CLK
xin => oplldat[1].CLK
xin => oplldat[2].CLK
xin => oplldat[3].CLK
xin => oplldat[4].CLK
xin => oplldat[5].CLK
xin => oplldat[6].CLK
xin => oplldat[7].CLK
xin => opllptr[0].CLK
xin => opllptr[1].CLK
xin => opllptr[2].CLK
xin => opllptr[3].CLK
xin => opllptr[4].CLK
xin => opllptr[5].CLK
xin => opllptr[6].CLK
xin => opllptr[7].CLK
xin => opllwr.CLK
xin => slotcounter:s2.clk
xin => slotcounter:s5.clk
xin => slotcounter:s8.clk
xin => controller:ct.clk
xin => envelopegenerator:eg.clk
xin => phasegenerator:pg.clk
xin => operator:op.clk
xin => outputgenerator:og.clk
xin => temporalmixer:tm.clk
xin => xout.DATAIN
xout <= xin.DB_MAX_OUTPUT_PORT_TYPE
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => oplldat.OUTPUTSELECT
xena => slotcounter:s0.clkena
xena => slotcounter:s2.clkena
xena => slotcounter:s5.clkena
xena => slotcounter:s8.clkena
xena => controller:ct.clkena
xena => envelopegenerator:eg.clkena
xena => phasegenerator:pg.clkena
xena => operator:op.clkena
xena => outputgenerator:og.clkena
xena => temporalmixer:tm.clkena
xena => opllwr.ENA
xena => opllptr[7].ENA
xena => opllptr[6].ENA
xena => opllptr[5].ENA
xena => opllptr[4].ENA
xena => opllptr[3].ENA
xena => opllptr[2].ENA
xena => opllptr[1].ENA
xena => opllptr[0].ENA
d[0] => opllptr.DATAB
d[0] => oplldat.DATAB
d[1] => opllptr.DATAB
d[1] => oplldat.DATAB
d[2] => opllptr.DATAB
d[2] => oplldat.DATAB
d[3] => opllptr.DATAB
d[3] => oplldat.DATAB
d[4] => opllptr.DATAB
d[4] => oplldat.DATAB
d[5] => opllptr.DATAB
d[5] => oplldat.DATAB
d[6] => opllptr.DATAB
d[6] => oplldat.DATAB
d[7] => opllptr.DATAB
d[7] => oplldat.DATAB
a => process_0.IN1
a => process_0.IN1
cs_n => process_0.IN0
we_n => process_0.IN1
ic_n => opllptr[0].ACLR
ic_n => opllptr[1].ACLR
ic_n => opllptr[2].ACLR
ic_n => opllptr[3].ACLR
ic_n => opllptr[4].ACLR
ic_n => opllptr[5].ACLR
ic_n => opllptr[6].ACLR
ic_n => opllptr[7].ACLR
ic_n => opllwr.ACLR
ic_n => slotcounter:s0.reset
ic_n => slotcounter:s2.reset
ic_n => slotcounter:s5.reset
ic_n => slotcounter:s8.reset
ic_n => controller:ct.reset
ic_n => envelopegenerator:eg.reset
ic_n => phasegenerator:pg.reset
ic_n => operator:op.reset
ic_n => outputgenerator:og.reset
ic_n => temporalmixer:tm.reset
ic_n => oplldat[7].ENA
ic_n => oplldat[6].ENA
ic_n => oplldat[5].ENA
ic_n => oplldat[4].ENA
ic_n => oplldat[3].ENA
ic_n => oplldat[2].ENA
ic_n => oplldat[1].ENA
ic_n => oplldat[0].ENA
mo[0] <= temporalmixer:tm.mo[0]
mo[1] <= temporalmixer:tm.mo[1]
mo[2] <= temporalmixer:tm.mo[2]
mo[3] <= temporalmixer:tm.mo[3]
mo[4] <= temporalmixer:tm.mo[4]
mo[5] <= temporalmixer:tm.mo[5]
mo[6] <= temporalmixer:tm.mo[6]
mo[7] <= temporalmixer:tm.mo[7]
mo[8] <= temporalmixer:tm.mo[8]
mo[9] <= temporalmixer:tm.mo[9]
ro[0] <= temporalmixer:tm.ro[0]
ro[1] <= temporalmixer:tm.ro[1]
ro[2] <= temporalmixer:tm.ro[2]
ro[3] <= temporalmixer:tm.ro[3]
ro[4] <= temporalmixer:tm.ro[4]
ro[5] <= temporalmixer:tm.ro[5]
ro[6] <= temporalmixer:tm.ro[6]
ro[7] <= temporalmixer:tm.ro[7]
ro[8] <= temporalmixer:tm.ro[8]
ro[9] <= temporalmixer:tm.ro[9]


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s0
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].PRESET
reset => ff_count[1].PRESET
reset => ff_count[2].PRESET
reset => ff_count[3].ACLR
reset => ff_count[4].ACLR
reset => ff_count[5].ACLR
reset => ff_count[6].PRESET
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s2
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].PRESET
reset => ff_count[1].ACLR
reset => ff_count[2].PRESET
reset => ff_count[3].ACLR
reset => ff_count[4].ACLR
reset => ff_count[5].ACLR
reset => ff_count[6].PRESET
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s5
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].ACLR
reset => ff_count[1].PRESET
reset => ff_count[2].ACLR
reset => ff_count[3].ACLR
reset => ff_count[4].ACLR
reset => ff_count[5].ACLR
reset => ff_count[6].PRESET
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|SlotCounter:s8
clk => ff_count[0].CLK
clk => ff_count[1].CLK
clk => ff_count[2].CLK
clk => ff_count[3].CLK
clk => ff_count[4].CLK
clk => ff_count[5].CLK
clk => ff_count[6].CLK
reset => ff_count[0].PRESET
reset => ff_count[1].PRESET
reset => ff_count[2].PRESET
reset => ff_count[3].PRESET
reset => ff_count[4].PRESET
reset => ff_count[5].PRESET
reset => ff_count[6].ACLR
clkena => ff_count[0].ENA
clkena => ff_count[6].ENA
clkena => ff_count[5].ENA
clkena => ff_count[4].ENA
clkena => ff_count[3].ENA
clkena => ff_count[2].ENA
clkena => ff_count[1].ENA
slot[0] <= ff_count[2].DB_MAX_OUTPUT_PORT_TYPE
slot[1] <= ff_count[3].DB_MAX_OUTPUT_PORT_TYPE
slot[2] <= ff_count[4].DB_MAX_OUTPUT_PORT_TYPE
slot[3] <= ff_count[5].DB_MAX_OUTPUT_PORT_TYPE
slot[4] <= ff_count[6].DB_MAX_OUTPUT_PORT_TYPE
stage[0] <= ff_count[0].DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= ff_count[1].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct
clk => registermemory:u_register_memory.clk
clk => pm~reg0.CLK
clk => am~reg0.CLK
clk => inst_cache[8][0].CLK
clk => inst_cache[8][1].CLK
clk => inst_cache[8][2].CLK
clk => inst_cache[8][3].CLK
clk => inst_cache[7][0].CLK
clk => inst_cache[7][1].CLK
clk => inst_cache[7][2].CLK
clk => inst_cache[7][3].CLK
clk => inst_cache[6][0].CLK
clk => inst_cache[6][1].CLK
clk => inst_cache[6][2].CLK
clk => inst_cache[6][3].CLK
clk => inst_cache[5][0].CLK
clk => inst_cache[5][1].CLK
clk => inst_cache[5][2].CLK
clk => inst_cache[5][3].CLK
clk => inst_cache[4][0].CLK
clk => inst_cache[4][1].CLK
clk => inst_cache[4][2].CLK
clk => inst_cache[4][3].CLK
clk => inst_cache[3][0].CLK
clk => inst_cache[3][1].CLK
clk => inst_cache[3][2].CLK
clk => inst_cache[3][3].CLK
clk => inst_cache[2][0].CLK
clk => inst_cache[2][1].CLK
clk => inst_cache[2][2].CLK
clk => inst_cache[2][3].CLK
clk => inst_cache[1][0].CLK
clk => inst_cache[1][1].CLK
clk => inst_cache[1][2].CLK
clk => inst_cache[1][3].CLK
clk => inst_cache[0][0].CLK
clk => inst_cache[0][1].CLK
clk => inst_cache[0][2].CLK
clk => inst_cache[0][3].CLK
clk => regs_wdata[0].CLK
clk => regs_wdata[1].CLK
clk => regs_wdata[2].CLK
clk => regs_wdata[3].CLK
clk => regs_wdata[4].CLK
clk => regs_wdata[5].CLK
clk => regs_wdata[6].CLK
clk => regs_wdata[7].CLK
clk => regs_wdata[8].CLK
clk => regs_wdata[9].CLK
clk => regs_wdata[10].CLK
clk => regs_wdata[11].CLK
clk => regs_wdata[12].CLK
clk => regs_wdata[13].CLK
clk => regs_wdata[14].CLK
clk => regs_wdata[15].CLK
clk => regs_wdata[16].CLK
clk => regs_wdata[17].CLK
clk => regs_wdata[18].CLK
clk => regs_wdata[19].CLK
clk => regs_wdata[20].CLK
clk => regs_wdata[21].CLK
clk => regs_wdata[22].CLK
clk => regs_wdata[23].CLK
clk => user_voice_wdata.RR[0].CLK
clk => user_voice_wdata.RR[1].CLK
clk => user_voice_wdata.RR[2].CLK
clk => user_voice_wdata.RR[3].CLK
clk => user_voice_wdata.SL[0].CLK
clk => user_voice_wdata.SL[1].CLK
clk => user_voice_wdata.SL[2].CLK
clk => user_voice_wdata.SL[3].CLK
clk => user_voice_wdata.DR[0].CLK
clk => user_voice_wdata.DR[1].CLK
clk => user_voice_wdata.DR[2].CLK
clk => user_voice_wdata.DR[3].CLK
clk => user_voice_wdata.AR[0].CLK
clk => user_voice_wdata.AR[1].CLK
clk => user_voice_wdata.AR[2].CLK
clk => user_voice_wdata.AR[3].CLK
clk => user_voice_wdata.FB[0].CLK
clk => user_voice_wdata.FB[1].CLK
clk => user_voice_wdata.FB[2].CLK
clk => user_voice_wdata.WF.CLK
clk => user_voice_wdata.TL[0].CLK
clk => user_voice_wdata.TL[1].CLK
clk => user_voice_wdata.TL[2].CLK
clk => user_voice_wdata.TL[3].CLK
clk => user_voice_wdata.TL[4].CLK
clk => user_voice_wdata.TL[5].CLK
clk => user_voice_wdata.KL[0].CLK
clk => user_voice_wdata.KL[1].CLK
clk => user_voice_wdata.ML[0].CLK
clk => user_voice_wdata.ML[1].CLK
clk => user_voice_wdata.ML[2].CLK
clk => user_voice_wdata.ML[3].CLK
clk => user_voice_wdata.KR.CLK
clk => user_voice_wdata.EG.CLK
clk => user_voice_wdata.PM.CLK
clk => user_voice_wdata.AM.CLK
clk => rks[0]~reg0.CLK
clk => rks[1]~reg0.CLK
clk => rks[2]~reg0.CLK
clk => rks[3]~reg0.CLK
clk => blk[0]~reg0.CLK
clk => blk[1]~reg0.CLK
clk => blk[2]~reg0.CLK
clk => fnum[0]~reg0.CLK
clk => fnum[1]~reg0.CLK
clk => fnum[2]~reg0.CLK
clk => fnum[3]~reg0.CLK
clk => fnum[4]~reg0.CLK
clk => fnum[5]~reg0.CLK
clk => fnum[6]~reg0.CLK
clk => fnum[7]~reg0.CLK
clk => fnum[8]~reg0.CLK
clk => ml[0]~reg0.CLK
clk => ml[1]~reg0.CLK
clk => ml[2]~reg0.CLK
clk => ml[3]~reg0.CLK
clk => wf~reg0.CLK
clk => fb[0]~reg0.CLK
clk => fb[1]~reg0.CLK
clk => fb[2]~reg0.CLK
clk => tl[0]~reg0.CLK
clk => tl[1]~reg0.CLK
clk => tl[2]~reg0.CLK
clk => tl[3]~reg0.CLK
clk => tl[4]~reg0.CLK
clk => tl[5]~reg0.CLK
clk => tl[6]~reg0.CLK
clk => rr[0]~reg0.CLK
clk => rr[1]~reg0.CLK
clk => rr[2]~reg0.CLK
clk => rr[3]~reg0.CLK
clk => sl[0]~reg0.CLK
clk => sl[1]~reg0.CLK
clk => sl[2]~reg0.CLK
clk => sl[3]~reg0.CLK
clk => dr[0]~reg0.CLK
clk => dr[1]~reg0.CLK
clk => dr[2]~reg0.CLK
clk => dr[3]~reg0.CLK
clk => ar[0]~reg0.CLK
clk => ar[1]~reg0.CLK
clk => ar[2]~reg0.CLK
clk => ar[3]~reg0.CLK
clk => regs_wr.CLK
clk => user_voice_addr[0].CLK
clk => user_voice_addr[1].CLK
clk => user_voice_addr[2].CLK
clk => user_voice_addr[3].CLK
clk => user_voice_addr[4].CLK
clk => user_voice_addr[5].CLK
clk => user_voice_wr.CLK
clk => rflag[0].CLK
clk => rflag[1].CLK
clk => rflag[2].CLK
clk => rflag[3].CLK
clk => rflag[4].CLK
clk => rflag[5].CLK
clk => rhythm~reg0.CLK
clk => key~reg0.CLK
clk => vindex[0].CLK
clk => extra_mode.CLK
clk => kflag.CLK
clk => slot_voice_addr[0].CLK
clk => slot_voice_addr[1].CLK
clk => slot_voice_addr[2].CLK
clk => slot_voice_addr[3].CLK
clk => slot_voice_addr[4].CLK
clk => slot_voice_addr[5].CLK
clk => regs_addr[0].CLK
clk => regs_addr[1].CLK
clk => regs_addr[2].CLK
clk => regs_addr[3].CLK
clk => voicememory:vmem.clk
reset => registermemory:u_register_memory.reset
reset => rks[0]~reg0.ACLR
reset => rks[1]~reg0.ACLR
reset => rks[2]~reg0.ACLR
reset => rks[3]~reg0.ACLR
reset => blk[0]~reg0.ACLR
reset => blk[1]~reg0.ACLR
reset => blk[2]~reg0.ACLR
reset => fnum[0]~reg0.ACLR
reset => fnum[1]~reg0.ACLR
reset => fnum[2]~reg0.ACLR
reset => fnum[3]~reg0.ACLR
reset => fnum[4]~reg0.ACLR
reset => fnum[5]~reg0.ACLR
reset => fnum[6]~reg0.ACLR
reset => fnum[7]~reg0.ACLR
reset => fnum[8]~reg0.ACLR
reset => ml[0]~reg0.ACLR
reset => ml[1]~reg0.ACLR
reset => ml[2]~reg0.ACLR
reset => ml[3]~reg0.ACLR
reset => wf~reg0.ACLR
reset => fb[0]~reg0.ACLR
reset => fb[1]~reg0.ACLR
reset => fb[2]~reg0.ACLR
reset => tl[0]~reg0.ACLR
reset => tl[1]~reg0.ACLR
reset => tl[2]~reg0.ACLR
reset => tl[3]~reg0.ACLR
reset => tl[4]~reg0.ACLR
reset => tl[5]~reg0.ACLR
reset => tl[6]~reg0.ACLR
reset => rr[0]~reg0.ACLR
reset => rr[1]~reg0.ACLR
reset => rr[2]~reg0.ACLR
reset => rr[3]~reg0.ACLR
reset => sl[0]~reg0.ACLR
reset => sl[1]~reg0.ACLR
reset => sl[2]~reg0.ACLR
reset => sl[3]~reg0.ACLR
reset => dr[0]~reg0.ACLR
reset => dr[1]~reg0.ACLR
reset => dr[2]~reg0.ACLR
reset => dr[3]~reg0.ACLR
reset => ar[0]~reg0.ACLR
reset => ar[1]~reg0.ACLR
reset => ar[2]~reg0.ACLR
reset => ar[3]~reg0.ACLR
reset => regs_wr.ACLR
reset => user_voice_addr[0].ACLR
reset => user_voice_addr[1].ACLR
reset => user_voice_addr[2].ACLR
reset => user_voice_addr[3].ACLR
reset => user_voice_addr[4].ACLR
reset => user_voice_addr[5].ACLR
reset => user_voice_wr.ACLR
reset => rflag[0].ACLR
reset => rflag[1].ACLR
reset => rflag[2].ACLR
reset => rflag[3].ACLR
reset => rflag[4].ACLR
reset => rflag[5].ACLR
reset => rhythm~reg0.ACLR
reset => key~reg0.ACLR
reset => vindex[0].ACLR
reset => extra_mode.ACLR
reset => kflag.ACLR
reset => slot_voice_addr[0].ACLR
reset => slot_voice_addr[1].ACLR
reset => slot_voice_addr[2].ACLR
reset => slot_voice_addr[3].ACLR
reset => slot_voice_addr[4].ACLR
reset => slot_voice_addr[5].ACLR
reset => regs_addr[0].ACLR
reset => regs_addr[1].ACLR
reset => regs_addr[2].ACLR
reset => regs_addr[3].ACLR
reset => voicememory:vmem.reset
reset => pm~reg0.ENA
reset => user_voice_wdata.AM.ENA
reset => user_voice_wdata.PM.ENA
reset => user_voice_wdata.EG.ENA
reset => user_voice_wdata.KR.ENA
reset => user_voice_wdata.ML[3].ENA
reset => user_voice_wdata.ML[2].ENA
reset => user_voice_wdata.ML[1].ENA
reset => user_voice_wdata.ML[0].ENA
reset => user_voice_wdata.KL[1].ENA
reset => user_voice_wdata.KL[0].ENA
reset => user_voice_wdata.TL[5].ENA
reset => user_voice_wdata.TL[4].ENA
reset => user_voice_wdata.TL[3].ENA
reset => user_voice_wdata.TL[2].ENA
reset => user_voice_wdata.TL[1].ENA
reset => user_voice_wdata.TL[0].ENA
reset => user_voice_wdata.WF.ENA
reset => user_voice_wdata.FB[2].ENA
reset => user_voice_wdata.FB[1].ENA
reset => user_voice_wdata.FB[0].ENA
reset => user_voice_wdata.AR[3].ENA
reset => user_voice_wdata.AR[2].ENA
reset => user_voice_wdata.AR[1].ENA
reset => user_voice_wdata.AR[0].ENA
reset => user_voice_wdata.DR[3].ENA
reset => user_voice_wdata.DR[2].ENA
reset => user_voice_wdata.DR[1].ENA
reset => user_voice_wdata.DR[0].ENA
reset => user_voice_wdata.SL[3].ENA
reset => user_voice_wdata.SL[2].ENA
reset => user_voice_wdata.SL[1].ENA
reset => user_voice_wdata.SL[0].ENA
reset => user_voice_wdata.RR[3].ENA
reset => user_voice_wdata.RR[2].ENA
reset => user_voice_wdata.RR[1].ENA
reset => user_voice_wdata.RR[0].ENA
reset => regs_wdata[23].ENA
reset => regs_wdata[22].ENA
reset => regs_wdata[21].ENA
reset => regs_wdata[20].ENA
reset => regs_wdata[19].ENA
reset => regs_wdata[18].ENA
reset => regs_wdata[17].ENA
reset => regs_wdata[16].ENA
reset => regs_wdata[15].ENA
reset => regs_wdata[14].ENA
reset => regs_wdata[13].ENA
reset => regs_wdata[12].ENA
reset => regs_wdata[11].ENA
reset => regs_wdata[10].ENA
reset => regs_wdata[9].ENA
reset => regs_wdata[8].ENA
reset => regs_wdata[7].ENA
reset => regs_wdata[6].ENA
reset => regs_wdata[5].ENA
reset => regs_wdata[4].ENA
reset => regs_wdata[3].ENA
reset => regs_wdata[2].ENA
reset => regs_wdata[1].ENA
reset => regs_wdata[0].ENA
reset => inst_cache[0][3].ENA
reset => inst_cache[0][2].ENA
reset => inst_cache[0][1].ENA
reset => inst_cache[0][0].ENA
reset => inst_cache[1][3].ENA
reset => inst_cache[1][2].ENA
reset => inst_cache[1][1].ENA
reset => inst_cache[1][0].ENA
reset => inst_cache[2][3].ENA
reset => inst_cache[2][2].ENA
reset => inst_cache[2][1].ENA
reset => inst_cache[2][0].ENA
reset => inst_cache[3][3].ENA
reset => inst_cache[3][2].ENA
reset => inst_cache[3][1].ENA
reset => inst_cache[3][0].ENA
reset => inst_cache[4][3].ENA
reset => inst_cache[4][2].ENA
reset => inst_cache[4][1].ENA
reset => inst_cache[4][0].ENA
reset => inst_cache[5][3].ENA
reset => inst_cache[5][2].ENA
reset => inst_cache[5][1].ENA
reset => inst_cache[5][0].ENA
reset => inst_cache[6][3].ENA
reset => inst_cache[6][2].ENA
reset => inst_cache[6][1].ENA
reset => inst_cache[6][0].ENA
reset => inst_cache[7][3].ENA
reset => inst_cache[7][2].ENA
reset => inst_cache[7][1].ENA
reset => inst_cache[7][0].ENA
reset => inst_cache[8][3].ENA
reset => inst_cache[8][2].ENA
reset => inst_cache[8][1].ENA
reset => inst_cache[8][0].ENA
reset => am~reg0.ENA
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => user_voice_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => regs_wdata.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => inst_cache.OUTPUTSELECT
clkena => am.OUTPUTSELECT
clkena => pm.OUTPUTSELECT
clkena => regs_addr[3].ENA
clkena => regs_addr[2].ENA
clkena => regs_addr[1].ENA
clkena => regs_addr[0].ENA
clkena => slot_voice_addr[5].ENA
clkena => slot_voice_addr[4].ENA
clkena => slot_voice_addr[3].ENA
clkena => slot_voice_addr[2].ENA
clkena => slot_voice_addr[1].ENA
clkena => slot_voice_addr[0].ENA
clkena => kflag.ENA
clkena => extra_mode.ENA
clkena => vindex[0].ENA
clkena => key~reg0.ENA
clkena => rhythm~reg0.ENA
clkena => rflag[5].ENA
clkena => rflag[4].ENA
clkena => rflag[3].ENA
clkena => rflag[2].ENA
clkena => rflag[1].ENA
clkena => rflag[0].ENA
clkena => user_voice_wr.ENA
clkena => user_voice_addr[5].ENA
clkena => user_voice_addr[4].ENA
clkena => user_voice_addr[3].ENA
clkena => user_voice_addr[2].ENA
clkena => user_voice_addr[1].ENA
clkena => user_voice_addr[0].ENA
clkena => regs_wr.ENA
clkena => ar[3]~reg0.ENA
clkena => ar[2]~reg0.ENA
clkena => ar[1]~reg0.ENA
clkena => ar[0]~reg0.ENA
clkena => dr[3]~reg0.ENA
clkena => dr[2]~reg0.ENA
clkena => dr[1]~reg0.ENA
clkena => dr[0]~reg0.ENA
clkena => sl[3]~reg0.ENA
clkena => sl[2]~reg0.ENA
clkena => sl[1]~reg0.ENA
clkena => sl[0]~reg0.ENA
clkena => rr[3]~reg0.ENA
clkena => rr[2]~reg0.ENA
clkena => rr[1]~reg0.ENA
clkena => rr[0]~reg0.ENA
clkena => tl[6]~reg0.ENA
clkena => tl[5]~reg0.ENA
clkena => tl[4]~reg0.ENA
clkena => tl[3]~reg0.ENA
clkena => tl[2]~reg0.ENA
clkena => tl[1]~reg0.ENA
clkena => tl[0]~reg0.ENA
clkena => fb[2]~reg0.ENA
clkena => fb[1]~reg0.ENA
clkena => fb[0]~reg0.ENA
clkena => wf~reg0.ENA
clkena => ml[3]~reg0.ENA
clkena => ml[2]~reg0.ENA
clkena => ml[1]~reg0.ENA
clkena => ml[0]~reg0.ENA
clkena => fnum[8]~reg0.ENA
clkena => fnum[7]~reg0.ENA
clkena => fnum[6]~reg0.ENA
clkena => fnum[5]~reg0.ENA
clkena => fnum[4]~reg0.ENA
clkena => fnum[3]~reg0.ENA
clkena => fnum[2]~reg0.ENA
clkena => fnum[1]~reg0.ENA
clkena => fnum[0]~reg0.ENA
clkena => blk[2]~reg0.ENA
clkena => blk[1]~reg0.ENA
clkena => blk[0]~reg0.ENA
clkena => rks[3]~reg0.ENA
clkena => rks[2]~reg0.ENA
clkena => rks[1]~reg0.ENA
clkena => rks[0]~reg0.ENA
slot[0] => slot_voice_addr.DATAB
slot[0] => LessThan4.IN10
slot[0] => Mux64.IN4
slot[0] => Equal6.IN9
slot[0] => Equal7.IN9
slot[0] => LessThan5.IN10
slot[0] => Mux71.IN0
slot[0] => Mux77.IN0
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => tll.OUTPUTSELECT
slot[0] => process_2.IN1
slot[1] => regs_addr.DATAB
slot[1] => Mux0.IN10
slot[1] => Mux1.IN10
slot[1] => Mux2.IN10
slot[1] => Mux3.IN10
slot[1] => slot_voice_addr.DATAB
slot[1] => Equal2.IN3
slot[1] => Decoder0.IN3
slot[1] => LessThan4.IN9
slot[1] => Mux64.IN3
slot[1] => Equal6.IN8
slot[1] => Equal7.IN8
slot[1] => LessThan5.IN9
slot[1] => LessThan6.IN8
slot[1] => LessThan0.IN8
slot[2] => regs_addr.DATAB
slot[2] => Add0.IN6
slot[2] => Mux0.IN9
slot[2] => Mux1.IN9
slot[2] => Mux2.IN9
slot[2] => Mux3.IN9
slot[2] => Equal2.IN2
slot[2] => Decoder0.IN2
slot[2] => LessThan4.IN8
slot[2] => Mux64.IN2
slot[2] => Equal6.IN7
slot[2] => Equal7.IN7
slot[2] => LessThan5.IN8
slot[2] => LessThan6.IN7
slot[2] => LessThan0.IN7
slot[3] => regs_addr.DATAB
slot[3] => Add0.IN5
slot[3] => Mux0.IN8
slot[3] => Mux1.IN8
slot[3] => Mux2.IN8
slot[3] => Mux3.IN8
slot[3] => Equal2.IN1
slot[3] => Decoder0.IN1
slot[3] => LessThan4.IN7
slot[3] => Mux64.IN1
slot[3] => Equal6.IN6
slot[3] => Equal7.IN6
slot[3] => LessThan5.IN7
slot[3] => LessThan6.IN6
slot[3] => LessThan0.IN6
slot[4] => regs_addr.DATAB
slot[4] => Add0.IN4
slot[4] => Mux0.IN7
slot[4] => Mux1.IN7
slot[4] => Mux2.IN7
slot[4] => Mux3.IN7
slot[4] => Equal2.IN0
slot[4] => Decoder0.IN0
slot[4] => LessThan4.IN6
slot[4] => Mux64.IN0
slot[4] => Equal6.IN5
slot[4] => Equal7.IN5
slot[4] => LessThan5.IN6
slot[4] => LessThan6.IN5
slot[4] => LessThan0.IN5
stage[0] => Equal0.IN3
stage[0] => Mux71.IN2
stage[0] => Mux72.IN2
stage[0] => Mux73.IN2
stage[0] => Mux74.IN2
stage[0] => Mux75.IN2
stage[0] => Mux76.IN2
stage[0] => Mux77.IN2
stage[0] => Mux78.IN3
stage[0] => Mux79.IN3
stage[0] => Mux80.IN2
stage[0] => Mux81.IN2
stage[0] => Mux82.IN2
stage[0] => Mux83.IN2
stage[0] => Mux84.IN2
stage[0] => Mux85.IN2
stage[0] => Mux86.IN2
stage[0] => Mux87.IN2
stage[0] => Mux88.IN2
stage[0] => Mux89.IN2
stage[0] => Mux90.IN2
stage[0] => Mux91.IN2
stage[0] => Mux92.IN2
stage[0] => Mux93.IN2
stage[0] => Mux94.IN2
stage[0] => Mux95.IN2
stage[0] => Mux96.IN2
stage[0] => Mux97.IN2
stage[0] => Mux98.IN2
stage[0] => Mux99.IN2
stage[0] => Mux100.IN2
stage[0] => Mux101.IN2
stage[0] => Mux102.IN2
stage[0] => Mux103.IN2
stage[0] => Mux104.IN2
stage[0] => Mux105.IN2
stage[0] => Mux106.IN2
stage[0] => Mux107.IN2
stage[0] => Mux108.IN2
stage[0] => Mux109.IN2
stage[0] => Mux110.IN2
stage[0] => Mux111.IN2
stage[0] => Mux112.IN2
stage[0] => Mux113.IN2
stage[0] => Mux114.IN2
stage[0] => Mux115.IN2
stage[0] => Mux116.IN2
stage[0] => Mux117.IN2
stage[0] => Mux118.IN2
stage[0] => Mux119.IN2
stage[0] => Mux120.IN2
stage[0] => Mux121.IN2
stage[0] => Mux122.IN2
stage[0] => Mux123.IN2
stage[0] => Mux124.IN2
stage[0] => Mux125.IN2
stage[0] => Mux126.IN2
stage[0] => Mux127.IN2
stage[0] => Mux128.IN2
stage[0] => Mux129.IN2
stage[0] => Mux130.IN2
stage[0] => Mux131.IN2
stage[0] => Mux132.IN2
stage[0] => Mux133.IN2
stage[0] => Mux134.IN2
stage[0] => Mux135.IN2
stage[0] => Mux136.IN2
stage[0] => Mux137.IN2
stage[0] => Mux138.IN2
stage[0] => Mux139.IN2
stage[0] => Mux140.IN2
stage[0] => Mux141.IN2
stage[0] => Mux142.IN2
stage[0] => Mux143.IN2
stage[0] => Mux144.IN2
stage[0] => Mux145.IN2
stage[0] => Mux146.IN2
stage[0] => Mux147.IN2
stage[0] => Mux148.IN2
stage[0] => Mux149.IN2
stage[0] => Mux150.IN2
stage[0] => Mux151.IN2
stage[0] => Mux152.IN2
stage[0] => Mux153.IN2
stage[0] => Mux154.IN2
stage[0] => Mux155.IN2
stage[0] => Mux156.IN2
stage[0] => Mux157.IN2
stage[0] => Mux158.IN2
stage[0] => Mux159.IN2
stage[0] => Mux160.IN2
stage[0] => Mux161.IN2
stage[0] => Mux162.IN2
stage[0] => Mux163.IN2
stage[0] => Mux164.IN2
stage[0] => Mux165.IN2
stage[0] => Mux166.IN2
stage[0] => Mux167.IN2
stage[0] => Mux168.IN2
stage[0] => Mux169.IN2
stage[0] => Mux170.IN2
stage[0] => Mux171.IN2
stage[0] => Mux172.IN2
stage[0] => Mux173.IN2
stage[0] => Mux174.IN2
stage[0] => Mux175.IN2
stage[0] => Mux176.IN2
stage[0] => Mux177.IN2
stage[0] => Mux178.IN2
stage[0] => Mux179.IN2
stage[0] => Mux180.IN2
stage[0] => Mux181.IN2
stage[0] => Mux182.IN2
stage[0] => Mux183.IN1
stage[0] => Mux184.IN2
stage[0] => Mux185.IN2
stage[0] => Mux186.IN2
stage[0] => Mux187.IN2
stage[0] => Mux188.IN2
stage[0] => Mux189.IN2
stage[0] => Mux190.IN2
stage[0] => Mux191.IN2
stage[0] => Mux192.IN1
stage[0] => Mux193.IN1
stage[0] => Mux194.IN1
stage[0] => Mux195.IN1
stage[0] => Mux196.IN1
stage[0] => Mux197.IN1
stage[0] => Mux198.IN1
stage[0] => Mux199.IN1
stage[0] => Mux200.IN1
stage[0] => Mux201.IN1
stage[0] => Mux202.IN1
stage[0] => Mux203.IN1
stage[0] => Mux204.IN2
stage[0] => Mux205.IN2
stage[0] => Mux206.IN2
stage[0] => Mux207.IN2
stage[0] => Mux208.IN2
stage[0] => Mux209.IN1
stage[0] => Mux210.IN1
stage[0] => Mux211.IN1
stage[0] => Mux212.IN1
stage[0] => Mux213.IN1
stage[0] => Mux214.IN1
stage[0] => Mux215.IN1
stage[0] => Mux216.IN1
stage[0] => Mux217.IN1
stage[0] => Mux218.IN1
stage[0] => Mux219.IN1
stage[0] => Mux220.IN1
stage[0] => Mux221.IN1
stage[0] => Mux222.IN1
stage[0] => Mux223.IN1
stage[0] => Mux224.IN1
stage[0] => Mux225.IN1
stage[0] => Mux226.IN1
stage[0] => Mux227.IN1
stage[0] => Mux228.IN1
stage[0] => Mux229.IN1
stage[0] => Mux230.IN1
stage[0] => Mux231.IN2
stage[0] => Mux232.IN2
stage[0] => Mux233.IN2
stage[0] => Mux234.IN2
stage[1] => Equal0.IN2
stage[1] => Mux71.IN1
stage[1] => Mux72.IN1
stage[1] => Mux73.IN1
stage[1] => Mux74.IN1
stage[1] => Mux75.IN1
stage[1] => Mux76.IN1
stage[1] => Mux77.IN1
stage[1] => Mux78.IN2
stage[1] => Mux79.IN2
stage[1] => Mux80.IN1
stage[1] => Mux81.IN1
stage[1] => Mux82.IN1
stage[1] => Mux83.IN1
stage[1] => Mux84.IN1
stage[1] => Mux85.IN1
stage[1] => Mux86.IN1
stage[1] => Mux87.IN1
stage[1] => Mux88.IN1
stage[1] => Mux89.IN1
stage[1] => Mux90.IN1
stage[1] => Mux91.IN1
stage[1] => Mux92.IN1
stage[1] => Mux93.IN1
stage[1] => Mux94.IN1
stage[1] => Mux95.IN1
stage[1] => Mux96.IN1
stage[1] => Mux97.IN1
stage[1] => Mux98.IN1
stage[1] => Mux99.IN1
stage[1] => Mux100.IN1
stage[1] => Mux101.IN1
stage[1] => Mux102.IN1
stage[1] => Mux103.IN1
stage[1] => Mux104.IN1
stage[1] => Mux105.IN1
stage[1] => Mux106.IN1
stage[1] => Mux107.IN1
stage[1] => Mux108.IN1
stage[1] => Mux109.IN1
stage[1] => Mux110.IN1
stage[1] => Mux111.IN1
stage[1] => Mux112.IN1
stage[1] => Mux113.IN1
stage[1] => Mux114.IN1
stage[1] => Mux115.IN1
stage[1] => Mux116.IN1
stage[1] => Mux117.IN1
stage[1] => Mux118.IN1
stage[1] => Mux119.IN1
stage[1] => Mux120.IN1
stage[1] => Mux121.IN1
stage[1] => Mux122.IN1
stage[1] => Mux123.IN1
stage[1] => Mux124.IN1
stage[1] => Mux125.IN1
stage[1] => Mux126.IN1
stage[1] => Mux127.IN1
stage[1] => Mux128.IN1
stage[1] => Mux129.IN1
stage[1] => Mux130.IN1
stage[1] => Mux131.IN1
stage[1] => Mux132.IN1
stage[1] => Mux133.IN1
stage[1] => Mux134.IN1
stage[1] => Mux135.IN1
stage[1] => Mux136.IN1
stage[1] => Mux137.IN1
stage[1] => Mux138.IN1
stage[1] => Mux139.IN1
stage[1] => Mux140.IN1
stage[1] => Mux141.IN1
stage[1] => Mux142.IN1
stage[1] => Mux143.IN1
stage[1] => Mux144.IN1
stage[1] => Mux145.IN1
stage[1] => Mux146.IN1
stage[1] => Mux147.IN1
stage[1] => Mux148.IN1
stage[1] => Mux149.IN1
stage[1] => Mux150.IN1
stage[1] => Mux151.IN1
stage[1] => Mux152.IN1
stage[1] => Mux153.IN1
stage[1] => Mux154.IN1
stage[1] => Mux155.IN1
stage[1] => Mux156.IN1
stage[1] => Mux157.IN1
stage[1] => Mux158.IN1
stage[1] => Mux159.IN1
stage[1] => Mux160.IN1
stage[1] => Mux161.IN1
stage[1] => Mux162.IN1
stage[1] => Mux163.IN1
stage[1] => Mux164.IN1
stage[1] => Mux165.IN1
stage[1] => Mux166.IN1
stage[1] => Mux167.IN1
stage[1] => Mux168.IN1
stage[1] => Mux169.IN1
stage[1] => Mux170.IN1
stage[1] => Mux171.IN1
stage[1] => Mux172.IN1
stage[1] => Mux173.IN1
stage[1] => Mux174.IN1
stage[1] => Mux175.IN1
stage[1] => Mux176.IN1
stage[1] => Mux177.IN1
stage[1] => Mux178.IN1
stage[1] => Mux179.IN1
stage[1] => Mux180.IN1
stage[1] => Mux181.IN1
stage[1] => Mux182.IN1
stage[1] => Mux183.IN0
stage[1] => Mux184.IN1
stage[1] => Mux185.IN1
stage[1] => Mux186.IN1
stage[1] => Mux187.IN1
stage[1] => Mux188.IN1
stage[1] => Mux189.IN1
stage[1] => Mux190.IN1
stage[1] => Mux191.IN1
stage[1] => Mux192.IN0
stage[1] => Mux193.IN0
stage[1] => Mux194.IN0
stage[1] => Mux195.IN0
stage[1] => Mux196.IN0
stage[1] => Mux197.IN0
stage[1] => Mux198.IN0
stage[1] => Mux199.IN0
stage[1] => Mux200.IN0
stage[1] => Mux201.IN0
stage[1] => Mux202.IN0
stage[1] => Mux203.IN0
stage[1] => Mux204.IN1
stage[1] => Mux205.IN1
stage[1] => Mux206.IN1
stage[1] => Mux207.IN1
stage[1] => Mux208.IN1
stage[1] => Mux209.IN0
stage[1] => Mux210.IN0
stage[1] => Mux211.IN0
stage[1] => Mux212.IN0
stage[1] => Mux213.IN0
stage[1] => Mux214.IN0
stage[1] => Mux215.IN0
stage[1] => Mux216.IN0
stage[1] => Mux217.IN0
stage[1] => Mux218.IN0
stage[1] => Mux219.IN0
stage[1] => Mux220.IN0
stage[1] => Mux221.IN0
stage[1] => Mux222.IN0
stage[1] => Mux223.IN0
stage[1] => Mux224.IN0
stage[1] => Mux225.IN0
stage[1] => Mux226.IN0
stage[1] => Mux227.IN0
stage[1] => Mux228.IN0
stage[1] => Mux229.IN0
stage[1] => Mux230.IN0
stage[1] => Mux231.IN1
stage[1] => Mux232.IN1
stage[1] => Mux233.IN1
stage[1] => Mux234.IN1
wr => user_voice_wr.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => user_voice_wdata.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => rflag.OUTPUTSELECT
wr => regs_wr.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => regs_wdata.OUTPUTSELECT
wr => extra_mode.OUTPUTSELECT
addr[0] => LessThan1.IN16
addr[0] => process_2.IN1
addr[0] => process_2.IN1
addr[0] => process_2.IN1
addr[0] => LessThan2.IN16
addr[0] => LessThan3.IN16
addr[0] => Equal2.IN7
addr[0] => process_2.IN1
addr[0] => Equal1.IN4
addr[0] => Equal3.IN3
addr[1] => LessThan1.IN15
addr[1] => Mux4.IN2
addr[1] => Mux5.IN2
addr[1] => Mux6.IN2
addr[1] => Mux7.IN2
addr[1] => Mux8.IN2
addr[1] => Mux9.IN2
addr[1] => Mux10.IN2
addr[1] => Mux11.IN2
addr[1] => Mux12.IN2
addr[1] => Mux13.IN2
addr[1] => Mux14.IN2
addr[1] => Mux15.IN2
addr[1] => Mux16.IN2
addr[1] => Mux17.IN2
addr[1] => Mux18.IN2
addr[1] => Mux19.IN2
addr[1] => Mux20.IN2
addr[1] => Mux21.IN2
addr[1] => Mux22.IN2
addr[1] => Mux23.IN2
addr[1] => Mux24.IN2
addr[1] => Mux25.IN2
addr[1] => Mux26.IN2
addr[1] => Mux27.IN2
addr[1] => Mux28.IN2
addr[1] => Mux29.IN2
addr[1] => Mux30.IN2
addr[1] => Mux31.IN2
addr[1] => Mux32.IN2
addr[1] => Mux33.IN2
addr[1] => Mux34.IN2
addr[1] => Mux35.IN2
addr[1] => Mux36.IN2
addr[1] => Mux37.IN2
addr[1] => Mux38.IN2
addr[1] => Mux39.IN2
addr[1] => Mux40.IN5
addr[1] => LessThan2.IN15
addr[1] => LessThan3.IN15
addr[1] => Equal2.IN6
addr[1] => Equal1.IN7
addr[1] => Equal3.IN2
addr[2] => LessThan1.IN14
addr[2] => Mux4.IN1
addr[2] => Mux5.IN1
addr[2] => Mux6.IN1
addr[2] => Mux7.IN1
addr[2] => Mux8.IN1
addr[2] => Mux9.IN1
addr[2] => Mux10.IN1
addr[2] => Mux11.IN1
addr[2] => Mux12.IN1
addr[2] => Mux13.IN1
addr[2] => Mux14.IN1
addr[2] => Mux15.IN1
addr[2] => Mux16.IN1
addr[2] => Mux17.IN1
addr[2] => Mux18.IN1
addr[2] => Mux19.IN1
addr[2] => Mux20.IN1
addr[2] => Mux21.IN1
addr[2] => Mux22.IN1
addr[2] => Mux23.IN1
addr[2] => Mux24.IN1
addr[2] => Mux25.IN1
addr[2] => Mux26.IN1
addr[2] => Mux27.IN1
addr[2] => Mux28.IN1
addr[2] => Mux29.IN1
addr[2] => Mux30.IN1
addr[2] => Mux31.IN1
addr[2] => Mux32.IN1
addr[2] => Mux33.IN1
addr[2] => Mux34.IN1
addr[2] => Mux35.IN1
addr[2] => Mux36.IN1
addr[2] => Mux37.IN1
addr[2] => Mux38.IN1
addr[2] => Mux39.IN1
addr[2] => Mux40.IN4
addr[2] => LessThan2.IN14
addr[2] => LessThan3.IN14
addr[2] => Equal2.IN5
addr[2] => Equal1.IN6
addr[2] => Equal3.IN1
addr[3] => LessThan1.IN13
addr[3] => LessThan2.IN13
addr[3] => LessThan3.IN13
addr[3] => Equal2.IN4
addr[3] => Equal1.IN5
addr[3] => Equal3.IN0
addr[4] => LessThan1.IN12
addr[4] => LessThan2.IN12
addr[4] => LessThan3.IN12
addr[4] => Mux41.IN1
addr[4] => Mux42.IN1
addr[4] => Mux43.IN1
addr[4] => Mux44.IN1
addr[4] => Mux45.IN1
addr[4] => Mux46.IN1
addr[4] => Mux47.IN1
addr[4] => Mux48.IN1
addr[4] => Mux49.IN1
addr[4] => Mux50.IN1
addr[4] => Mux51.IN1
addr[4] => Mux52.IN1
addr[4] => Mux53.IN1
addr[4] => Mux54.IN1
addr[4] => Mux55.IN1
addr[4] => Mux56.IN1
addr[4] => Mux57.IN1
addr[4] => Mux58.IN1
addr[4] => Mux59.IN1
addr[4] => Mux60.IN1
addr[4] => Mux61.IN1
addr[4] => Mux62.IN1
addr[4] => Mux63.IN4
addr[4] => Equal1.IN3
addr[4] => Equal3.IN7
addr[5] => LessThan1.IN11
addr[5] => LessThan2.IN11
addr[5] => LessThan3.IN11
addr[5] => Mux41.IN0
addr[5] => Mux42.IN0
addr[5] => Mux43.IN0
addr[5] => Mux44.IN0
addr[5] => Mux45.IN0
addr[5] => Mux46.IN0
addr[5] => Mux47.IN0
addr[5] => Mux48.IN0
addr[5] => Mux49.IN0
addr[5] => Mux50.IN0
addr[5] => Mux51.IN0
addr[5] => Mux52.IN0
addr[5] => Mux53.IN0
addr[5] => Mux54.IN0
addr[5] => Mux55.IN0
addr[5] => Mux56.IN0
addr[5] => Mux57.IN0
addr[5] => Mux58.IN0
addr[5] => Mux59.IN0
addr[5] => Mux60.IN0
addr[5] => Mux61.IN0
addr[5] => Mux62.IN0
addr[5] => Mux63.IN3
addr[5] => Equal1.IN2
addr[5] => Equal3.IN6
addr[6] => LessThan1.IN10
addr[6] => LessThan2.IN10
addr[6] => LessThan3.IN10
addr[6] => Equal1.IN1
addr[6] => Equal3.IN5
addr[7] => LessThan1.IN9
addr[7] => LessThan2.IN9
addr[7] => LessThan3.IN9
addr[7] => Equal1.IN0
addr[7] => Equal3.IN4
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => user_voice_tmp.DATAB
data[0] => Mux48.IN2
data[0] => Mux54.IN2
data[0] => Mux62.IN2
data[0] => Equal4.IN15
data[0] => rflag.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => user_voice_tmp.DATAB
data[1] => Mux47.IN2
data[1] => Mux53.IN2
data[1] => Mux61.IN2
data[1] => Equal4.IN14
data[1] => rflag.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => user_voice_tmp.DATAB
data[2] => Mux46.IN2
data[2] => Mux52.IN2
data[2] => Mux60.IN2
data[2] => Equal4.IN13
data[2] => rflag.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => user_voice_tmp.DATAB
data[3] => Mux45.IN2
data[3] => Mux51.IN2
data[3] => Mux59.IN2
data[3] => Equal4.IN12
data[3] => rflag.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => user_voice_tmp.DATAB
data[4] => Mux44.IN2
data[4] => Mux50.IN2
data[4] => Mux58.IN2
data[4] => Equal4.IN11
data[4] => rflag.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => user_voice_tmp.DATAB
data[5] => Mux43.IN2
data[5] => Mux49.IN2
data[5] => Mux57.IN2
data[5] => Equal4.IN10
data[5] => rflag.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => user_voice_tmp.DATAB
data[6] => Mux42.IN2
data[6] => Mux56.IN2
data[6] => Equal4.IN9
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => user_voice_tmp.DATAB
data[7] => Mux41.IN2
data[7] => Mux55.IN2
data[7] => Equal4.IN8
am <= am~reg0.DB_MAX_OUTPUT_PORT_TYPE
pm <= pm~reg0.DB_MAX_OUTPUT_PORT_TYPE
wf <= wf~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[0] <= ml[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[1] <= ml[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[2] <= ml[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ml[3] <= ml[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[0] <= tl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[1] <= tl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[2] <= tl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[3] <= tl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[4] <= tl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[5] <= tl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl[6] <= tl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb[0] <= fb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb[1] <= fb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb[2] <= fb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[0] <= ar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[1] <= ar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[2] <= ar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[3] <= ar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[0] <= dr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[1] <= dr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[2] <= dr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr[3] <= dr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[0] <= sl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[1] <= sl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[2] <= sl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl[3] <= sl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[0] <= rr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[1] <= rr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[2] <= rr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rr[3] <= rr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blk[0] <= blk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blk[1] <= blk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blk[2] <= blk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[0] <= fnum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[1] <= fnum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[2] <= fnum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[3] <= fnum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[4] <= fnum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[5] <= fnum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[6] <= fnum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[7] <= fnum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fnum[8] <= fnum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[0] <= rks[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[1] <= rks[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[2] <= rks[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rks[3] <= rks[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key <= key~reg0.DB_MAX_OUTPUT_PORT_TYPE
rhythm <= rhythm~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|RegisterMemory:u_register_memory
clk => regs_array~28.CLK
clk => regs_array~0.CLK
clk => regs_array~1.CLK
clk => regs_array~2.CLK
clk => regs_array~3.CLK
clk => regs_array~4.CLK
clk => regs_array~5.CLK
clk => regs_array~6.CLK
clk => regs_array~7.CLK
clk => regs_array~8.CLK
clk => regs_array~9.CLK
clk => regs_array~10.CLK
clk => regs_array~11.CLK
clk => regs_array~12.CLK
clk => regs_array~13.CLK
clk => regs_array~14.CLK
clk => regs_array~15.CLK
clk => regs_array~16.CLK
clk => regs_array~17.CLK
clk => regs_array~18.CLK
clk => regs_array~19.CLK
clk => regs_array~20.CLK
clk => regs_array~21.CLK
clk => regs_array~22.CLK
clk => regs_array~23.CLK
clk => regs_array~24.CLK
clk => regs_array~25.CLK
clk => regs_array~26.CLK
clk => regs_array~27.CLK
clk => odata[0]~reg0.CLK
clk => odata[1]~reg0.CLK
clk => odata[2]~reg0.CLK
clk => odata[3]~reg0.CLK
clk => odata[4]~reg0.CLK
clk => odata[5]~reg0.CLK
clk => odata[6]~reg0.CLK
clk => odata[7]~reg0.CLK
clk => odata[8]~reg0.CLK
clk => odata[9]~reg0.CLK
clk => odata[10]~reg0.CLK
clk => odata[11]~reg0.CLK
clk => odata[12]~reg0.CLK
clk => odata[13]~reg0.CLK
clk => odata[14]~reg0.CLK
clk => odata[15]~reg0.CLK
clk => odata[16]~reg0.CLK
clk => odata[17]~reg0.CLK
clk => odata[18]~reg0.CLK
clk => odata[19]~reg0.CLK
clk => odata[20]~reg0.CLK
clk => odata[21]~reg0.CLK
clk => odata[22]~reg0.CLK
clk => odata[23]~reg0.CLK
clk => init_state[0].CLK
clk => init_state[1].CLK
clk => init_state[2].CLK
clk => init_state[3].CLK
clk => regs_array.CLK0
reset => regs_array.OUTPUTSELECT
reset => init_state[0].ACLR
reset => init_state[1].ACLR
reset => init_state[2].ACLR
reset => init_state[3].ACLR
reset => odata[0]~reg0.ENA
reset => odata[23]~reg0.ENA
reset => odata[22]~reg0.ENA
reset => odata[21]~reg0.ENA
reset => odata[20]~reg0.ENA
reset => odata[19]~reg0.ENA
reset => odata[18]~reg0.ENA
reset => odata[17]~reg0.ENA
reset => odata[16]~reg0.ENA
reset => odata[15]~reg0.ENA
reset => odata[14]~reg0.ENA
reset => odata[13]~reg0.ENA
reset => odata[12]~reg0.ENA
reset => odata[11]~reg0.ENA
reset => odata[10]~reg0.ENA
reset => odata[9]~reg0.ENA
reset => odata[8]~reg0.ENA
reset => odata[7]~reg0.ENA
reset => odata[6]~reg0.ENA
reset => odata[5]~reg0.ENA
reset => odata[4]~reg0.ENA
reset => odata[3]~reg0.ENA
reset => odata[2]~reg0.ENA
reset => odata[1]~reg0.ENA
addr[0] => regs_array.DATAA
addr[0] => regs_array.RADDR
addr[1] => regs_array.DATAA
addr[1] => regs_array.RADDR1
addr[2] => regs_array.DATAA
addr[2] => regs_array.RADDR2
addr[3] => regs_array.DATAA
addr[3] => regs_array.RADDR3
wr => regs_array.DATAA
idata[0] => regs_array.DATAA
idata[1] => regs_array.DATAA
idata[2] => regs_array.DATAA
idata[3] => regs_array.DATAA
idata[4] => regs_array.DATAA
idata[5] => regs_array.DATAA
idata[6] => regs_array.DATAA
idata[7] => regs_array.DATAA
idata[8] => regs_array.DATAA
idata[9] => regs_array.DATAA
idata[10] => regs_array.DATAA
idata[11] => regs_array.DATAA
idata[12] => regs_array.DATAA
idata[13] => regs_array.DATAA
idata[14] => regs_array.DATAA
idata[15] => regs_array.DATAA
idata[16] => regs_array.DATAA
idata[17] => regs_array.DATAA
idata[18] => regs_array.DATAA
idata[19] => regs_array.DATAA
idata[20] => regs_array.DATAA
idata[21] => regs_array.DATAA
idata[22] => regs_array.DATAA
idata[23] => regs_array.DATAA
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= odata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= odata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= odata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[13] <= odata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[14] <= odata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[15] <= odata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[16] <= odata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[17] <= odata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[18] <= odata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[19] <= odata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[20] <= odata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[21] <= odata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[22] <= odata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[23] <= odata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem
clk => VoiceRom:ROM2413.clk
clk => voices~42.CLK
clk => voices~0.CLK
clk => voices~1.CLK
clk => voices~2.CLK
clk => voices~3.CLK
clk => voices~4.CLK
clk => voices~5.CLK
clk => voices~6.CLK
clk => voices~7.CLK
clk => voices~8.CLK
clk => voices~9.CLK
clk => voices~10.CLK
clk => voices~11.CLK
clk => voices~12.CLK
clk => voices~13.CLK
clk => voices~14.CLK
clk => voices~15.CLK
clk => voices~16.CLK
clk => voices~17.CLK
clk => voices~18.CLK
clk => voices~19.CLK
clk => voices~20.CLK
clk => voices~21.CLK
clk => voices~22.CLK
clk => voices~23.CLK
clk => voices~24.CLK
clk => voices~25.CLK
clk => voices~26.CLK
clk => voices~27.CLK
clk => voices~28.CLK
clk => voices~29.CLK
clk => voices~30.CLK
clk => voices~31.CLK
clk => voices~32.CLK
clk => voices~33.CLK
clk => voices~34.CLK
clk => voices~35.CLK
clk => voices~36.CLK
clk => voices~37.CLK
clk => voices~38.CLK
clk => voices~39.CLK
clk => voices~40.CLK
clk => voices~41.CLK
clk => rodata.RR[0]~reg0.CLK
clk => rodata.RR[1]~reg0.CLK
clk => rodata.RR[2]~reg0.CLK
clk => rodata.RR[3]~reg0.CLK
clk => rodata.SL[0]~reg0.CLK
clk => rodata.SL[1]~reg0.CLK
clk => rodata.SL[2]~reg0.CLK
clk => rodata.SL[3]~reg0.CLK
clk => rodata.DR[0]~reg0.CLK
clk => rodata.DR[1]~reg0.CLK
clk => rodata.DR[2]~reg0.CLK
clk => rodata.DR[3]~reg0.CLK
clk => rodata.AR[0]~reg0.CLK
clk => rodata.AR[1]~reg0.CLK
clk => rodata.AR[2]~reg0.CLK
clk => rodata.AR[3]~reg0.CLK
clk => rodata.FB[0]~reg0.CLK
clk => rodata.FB[1]~reg0.CLK
clk => rodata.FB[2]~reg0.CLK
clk => rodata.WF~reg0.CLK
clk => rodata.TL[0]~reg0.CLK
clk => rodata.TL[1]~reg0.CLK
clk => rodata.TL[2]~reg0.CLK
clk => rodata.TL[3]~reg0.CLK
clk => rodata.TL[4]~reg0.CLK
clk => rodata.TL[5]~reg0.CLK
clk => rodata.KL[0]~reg0.CLK
clk => rodata.KL[1]~reg0.CLK
clk => rodata.ML[0]~reg0.CLK
clk => rodata.ML[1]~reg0.CLK
clk => rodata.ML[2]~reg0.CLK
clk => rodata.ML[3]~reg0.CLK
clk => rodata.KR~reg0.CLK
clk => rodata.EG~reg0.CLK
clk => rodata.PM~reg0.CLK
clk => rodata.AM~reg0.CLK
clk => odata.RR[0]~reg0.CLK
clk => odata.RR[1]~reg0.CLK
clk => odata.RR[2]~reg0.CLK
clk => odata.RR[3]~reg0.CLK
clk => odata.SL[0]~reg0.CLK
clk => odata.SL[1]~reg0.CLK
clk => odata.SL[2]~reg0.CLK
clk => odata.SL[3]~reg0.CLK
clk => odata.DR[0]~reg0.CLK
clk => odata.DR[1]~reg0.CLK
clk => odata.DR[2]~reg0.CLK
clk => odata.DR[3]~reg0.CLK
clk => odata.AR[0]~reg0.CLK
clk => odata.AR[1]~reg0.CLK
clk => odata.AR[2]~reg0.CLK
clk => odata.AR[3]~reg0.CLK
clk => odata.FB[0]~reg0.CLK
clk => odata.FB[1]~reg0.CLK
clk => odata.FB[2]~reg0.CLK
clk => odata.WF~reg0.CLK
clk => odata.TL[0]~reg0.CLK
clk => odata.TL[1]~reg0.CLK
clk => odata.TL[2]~reg0.CLK
clk => odata.TL[3]~reg0.CLK
clk => odata.TL[4]~reg0.CLK
clk => odata.TL[5]~reg0.CLK
clk => odata.KL[0]~reg0.CLK
clk => odata.KL[1]~reg0.CLK
clk => odata.ML[0]~reg0.CLK
clk => odata.ML[1]~reg0.CLK
clk => odata.ML[2]~reg0.CLK
clk => odata.ML[3]~reg0.CLK
clk => odata.KR~reg0.CLK
clk => odata.EG~reg0.CLK
clk => odata.PM~reg0.CLK
clk => odata.AM~reg0.CLK
clk => rom_addr[0].CLK
clk => rom_addr[1].CLK
clk => rom_addr[2].CLK
clk => rom_addr[3].CLK
clk => rom_addr[4].CLK
clk => rom_addr[5].CLK
clk => rstate[0].CLK
clk => rstate[1].CLK
clk => init_id[0].CLK
clk => init_id[1].CLK
clk => init_id[2].CLK
clk => init_id[3].CLK
clk => init_id[4].CLK
clk => init_id[5].CLK
clk => voices.CLK0
reset => voices.OUTPUTSELECT
reset => rstate[0].ACLR
reset => rstate[1].ACLR
reset => init_id[0].ACLR
reset => init_id[1].ACLR
reset => init_id[2].ACLR
reset => init_id[3].ACLR
reset => init_id[4].ACLR
reset => init_id[5].ACLR
reset => rodata.RR[0]~reg0.ENA
reset => rom_addr[5].ENA
reset => rom_addr[4].ENA
reset => rom_addr[3].ENA
reset => rom_addr[2].ENA
reset => rom_addr[1].ENA
reset => rom_addr[0].ENA
reset => odata.AM~reg0.ENA
reset => odata.PM~reg0.ENA
reset => odata.EG~reg0.ENA
reset => odata.KR~reg0.ENA
reset => odata.ML[3]~reg0.ENA
reset => odata.ML[2]~reg0.ENA
reset => odata.ML[1]~reg0.ENA
reset => odata.ML[0]~reg0.ENA
reset => odata.KL[1]~reg0.ENA
reset => odata.KL[0]~reg0.ENA
reset => odata.TL[5]~reg0.ENA
reset => odata.TL[4]~reg0.ENA
reset => odata.TL[3]~reg0.ENA
reset => odata.TL[2]~reg0.ENA
reset => odata.TL[1]~reg0.ENA
reset => odata.TL[0]~reg0.ENA
reset => odata.WF~reg0.ENA
reset => odata.FB[2]~reg0.ENA
reset => odata.FB[1]~reg0.ENA
reset => odata.FB[0]~reg0.ENA
reset => odata.AR[3]~reg0.ENA
reset => odata.AR[2]~reg0.ENA
reset => odata.AR[1]~reg0.ENA
reset => odata.AR[0]~reg0.ENA
reset => odata.DR[3]~reg0.ENA
reset => odata.DR[2]~reg0.ENA
reset => odata.DR[1]~reg0.ENA
reset => odata.DR[0]~reg0.ENA
reset => odata.SL[3]~reg0.ENA
reset => odata.SL[2]~reg0.ENA
reset => odata.SL[1]~reg0.ENA
reset => odata.SL[0]~reg0.ENA
reset => odata.RR[3]~reg0.ENA
reset => odata.RR[2]~reg0.ENA
reset => odata.RR[1]~reg0.ENA
reset => odata.RR[0]~reg0.ENA
reset => rodata.AM~reg0.ENA
reset => rodata.PM~reg0.ENA
reset => rodata.EG~reg0.ENA
reset => rodata.KR~reg0.ENA
reset => rodata.ML[3]~reg0.ENA
reset => rodata.ML[2]~reg0.ENA
reset => rodata.ML[1]~reg0.ENA
reset => rodata.ML[0]~reg0.ENA
reset => rodata.KL[1]~reg0.ENA
reset => rodata.KL[0]~reg0.ENA
reset => rodata.TL[5]~reg0.ENA
reset => rodata.TL[4]~reg0.ENA
reset => rodata.TL[3]~reg0.ENA
reset => rodata.TL[2]~reg0.ENA
reset => rodata.TL[1]~reg0.ENA
reset => rodata.TL[0]~reg0.ENA
reset => rodata.WF~reg0.ENA
reset => rodata.FB[2]~reg0.ENA
reset => rodata.FB[1]~reg0.ENA
reset => rodata.FB[0]~reg0.ENA
reset => rodata.AR[3]~reg0.ENA
reset => rodata.AR[2]~reg0.ENA
reset => rodata.AR[1]~reg0.ENA
reset => rodata.AR[0]~reg0.ENA
reset => rodata.DR[3]~reg0.ENA
reset => rodata.DR[2]~reg0.ENA
reset => rodata.DR[1]~reg0.ENA
reset => rodata.DR[0]~reg0.ENA
reset => rodata.SL[3]~reg0.ENA
reset => rodata.SL[2]~reg0.ENA
reset => rodata.SL[1]~reg0.ENA
reset => rodata.SL[0]~reg0.ENA
reset => rodata.RR[3]~reg0.ENA
reset => rodata.RR[2]~reg0.ENA
reset => rodata.RR[1]~reg0.ENA
idata.RR[0] => voices.DATAA
idata.RR[1] => voices.DATAA
idata.RR[2] => voices.DATAA
idata.RR[3] => voices.DATAA
idata.SL[0] => voices.DATAA
idata.SL[1] => voices.DATAA
idata.SL[2] => voices.DATAA
idata.SL[3] => voices.DATAA
idata.DR[0] => voices.DATAA
idata.DR[1] => voices.DATAA
idata.DR[2] => voices.DATAA
idata.DR[3] => voices.DATAA
idata.AR[0] => voices.DATAA
idata.AR[1] => voices.DATAA
idata.AR[2] => voices.DATAA
idata.AR[3] => voices.DATAA
idata.FB[0] => voices.DATAA
idata.FB[1] => voices.DATAA
idata.FB[2] => voices.DATAA
idata.WF => voices.DATAA
idata.TL[0] => voices.DATAA
idata.TL[1] => voices.DATAA
idata.TL[2] => voices.DATAA
idata.TL[3] => voices.DATAA
idata.TL[4] => voices.DATAA
idata.TL[5] => voices.DATAA
idata.KL[0] => voices.DATAA
idata.KL[1] => voices.DATAA
idata.ML[0] => voices.DATAA
idata.ML[1] => voices.DATAA
idata.ML[2] => voices.DATAA
idata.ML[3] => voices.DATAA
idata.KR => voices.DATAA
idata.EG => voices.DATAA
idata.PM => voices.DATAA
idata.AM => voices.DATAA
wr => voices.DATAA
rwaddr[0] => voices.DATAA
rwaddr[0] => voices.RADDR
rwaddr[1] => voices.DATAA
rwaddr[1] => voices.RADDR1
rwaddr[2] => voices.DATAA
rwaddr[2] => voices.RADDR2
rwaddr[3] => voices.DATAA
rwaddr[3] => voices.RADDR3
rwaddr[4] => voices.DATAA
rwaddr[4] => voices.RADDR4
rwaddr[5] => voices.DATAA
rwaddr[5] => voices.RADDR5
roaddr[0] => voices.PORTBRADDR
roaddr[1] => voices.PORTBRADDR1
roaddr[2] => voices.PORTBRADDR2
roaddr[3] => voices.PORTBRADDR3
roaddr[4] => voices.PORTBRADDR4
roaddr[5] => voices.PORTBRADDR5
odata.RR[0] <= odata.RR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.RR[1] <= odata.RR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.RR[2] <= odata.RR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.RR[3] <= odata.RR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[0] <= odata.SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[1] <= odata.SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[2] <= odata.SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.SL[3] <= odata.SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[0] <= odata.DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[1] <= odata.DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[2] <= odata.DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.DR[3] <= odata.DR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[0] <= odata.AR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[1] <= odata.AR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[2] <= odata.AR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AR[3] <= odata.AR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.FB[0] <= odata.FB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.FB[1] <= odata.FB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.FB[2] <= odata.FB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.WF <= odata.WF~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[0] <= odata.TL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[1] <= odata.TL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[2] <= odata.TL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[3] <= odata.TL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[4] <= odata.TL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.TL[5] <= odata.TL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.KL[0] <= odata.KL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.KL[1] <= odata.KL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[0] <= odata.ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[1] <= odata.ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[2] <= odata.ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.ML[3] <= odata.ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.KR <= odata.KR~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.EG <= odata.EG~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.PM <= odata.PM~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata.AM <= odata.AM~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[0] <= rodata.RR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[1] <= rodata.RR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[2] <= rodata.RR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.RR[3] <= rodata.RR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[0] <= rodata.SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[1] <= rodata.SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[2] <= rodata.SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.SL[3] <= rodata.SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[0] <= rodata.DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[1] <= rodata.DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[2] <= rodata.DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.DR[3] <= rodata.DR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[0] <= rodata.AR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[1] <= rodata.AR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[2] <= rodata.AR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AR[3] <= rodata.AR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.FB[0] <= rodata.FB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.FB[1] <= rodata.FB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.FB[2] <= rodata.FB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.WF <= rodata.WF~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[0] <= rodata.TL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[1] <= rodata.TL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[2] <= rodata.TL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[3] <= rodata.TL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[4] <= rodata.TL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.TL[5] <= rodata.TL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.KL[0] <= rodata.KL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.KL[1] <= rodata.KL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[0] <= rodata.ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[1] <= rodata.ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[2] <= rodata.ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.ML[3] <= rodata.ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.KR <= rodata.KR~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.EG <= rodata.EG~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.PM <= rodata.PM~reg0.DB_MAX_OUTPUT_PORT_TYPE
rodata.AM <= rodata.AM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413
clk => data.RR[0]~reg0.CLK
clk => data.RR[1]~reg0.CLK
clk => data.RR[2]~reg0.CLK
clk => data.RR[3]~reg0.CLK
clk => data.SL[0]~reg0.CLK
clk => data.SL[1]~reg0.CLK
clk => data.SL[2]~reg0.CLK
clk => data.SL[3]~reg0.CLK
clk => data.DR[0]~reg0.CLK
clk => data.DR[1]~reg0.CLK
clk => data.DR[2]~reg0.CLK
clk => data.DR[3]~reg0.CLK
clk => data.AR[0]~reg0.CLK
clk => data.AR[1]~reg0.CLK
clk => data.AR[2]~reg0.CLK
clk => data.AR[3]~reg0.CLK
clk => data.FB[0]~reg0.CLK
clk => data.FB[1]~reg0.CLK
clk => data.FB[2]~reg0.CLK
clk => data.WF~reg0.CLK
clk => data.TL[0]~reg0.CLK
clk => data.TL[1]~reg0.CLK
clk => data.TL[2]~reg0.CLK
clk => data.TL[3]~reg0.CLK
clk => data.TL[4]~reg0.CLK
clk => data.TL[5]~reg0.CLK
clk => data.KL[0]~reg0.CLK
clk => data.KL[1]~reg0.CLK
clk => data.ML[0]~reg0.CLK
clk => data.ML[1]~reg0.CLK
clk => data.ML[2]~reg0.CLK
clk => data.ML[3]~reg0.CLK
clk => data.KR~reg0.CLK
clk => data.EG~reg0.CLK
clk => data.PM~reg0.CLK
clk => data.AM~reg0.CLK
addr[0] => Mux1.IN69
addr[0] => Mux2.IN69
addr[0] => Mux3.IN69
addr[0] => Mux4.IN69
addr[0] => Mux5.IN69
addr[0] => Mux6.IN69
addr[0] => Mux7.IN36
addr[0] => Mux8.IN36
addr[0] => Mux9.IN19
addr[0] => Mux10.IN69
addr[0] => Mux11.IN69
addr[0] => Mux12.IN69
addr[0] => Mux13.IN69
addr[0] => Mux14.IN69
addr[0] => Mux15.IN69
addr[0] => Mux16.IN69
addr[0] => Mux17.IN69
addr[0] => Mux18.IN69
addr[0] => Mux19.IN69
addr[0] => Mux20.IN69
addr[0] => Mux21.IN69
addr[0] => Mux22.IN69
addr[0] => Mux23.IN69
addr[0] => Mux24.IN69
addr[0] => Mux25.IN69
addr[0] => Mux26.IN69
addr[0] => Mux27.IN69
addr[0] => Mux28.IN69
addr[0] => Mux29.IN69
addr[0] => Mux30.IN69
addr[0] => Mux31.IN69
addr[0] => Mux32.IN69
addr[0] => Mux33.IN69
addr[0] => Mux34.IN69
addr[1] => Mux0.IN19
addr[1] => Mux1.IN68
addr[1] => Mux2.IN68
addr[1] => Mux3.IN68
addr[1] => Mux4.IN68
addr[1] => Mux5.IN68
addr[1] => Mux6.IN68
addr[1] => Mux7.IN35
addr[1] => Mux8.IN35
addr[1] => Mux9.IN18
addr[1] => Mux10.IN68
addr[1] => Mux11.IN68
addr[1] => Mux12.IN68
addr[1] => Mux13.IN68
addr[1] => Mux14.IN68
addr[1] => Mux15.IN68
addr[1] => Mux16.IN68
addr[1] => Mux17.IN68
addr[1] => Mux18.IN68
addr[1] => Mux19.IN68
addr[1] => Mux20.IN68
addr[1] => Mux21.IN68
addr[1] => Mux22.IN68
addr[1] => Mux23.IN68
addr[1] => Mux24.IN68
addr[1] => Mux25.IN68
addr[1] => Mux26.IN68
addr[1] => Mux27.IN68
addr[1] => Mux28.IN68
addr[1] => Mux29.IN68
addr[1] => Mux30.IN68
addr[1] => Mux31.IN68
addr[1] => Mux32.IN68
addr[1] => Mux33.IN68
addr[1] => Mux34.IN68
addr[2] => Mux0.IN18
addr[2] => Mux1.IN67
addr[2] => Mux2.IN67
addr[2] => Mux3.IN67
addr[2] => Mux4.IN67
addr[2] => Mux5.IN67
addr[2] => Mux6.IN67
addr[2] => Mux7.IN34
addr[2] => Mux8.IN34
addr[2] => Mux9.IN17
addr[2] => Mux10.IN67
addr[2] => Mux11.IN67
addr[2] => Mux12.IN67
addr[2] => Mux13.IN67
addr[2] => Mux14.IN67
addr[2] => Mux15.IN67
addr[2] => Mux16.IN67
addr[2] => Mux17.IN67
addr[2] => Mux18.IN67
addr[2] => Mux19.IN67
addr[2] => Mux20.IN67
addr[2] => Mux21.IN67
addr[2] => Mux22.IN67
addr[2] => Mux23.IN67
addr[2] => Mux24.IN67
addr[2] => Mux25.IN67
addr[2] => Mux26.IN67
addr[2] => Mux27.IN67
addr[2] => Mux28.IN67
addr[2] => Mux29.IN67
addr[2] => Mux30.IN67
addr[2] => Mux31.IN67
addr[2] => Mux32.IN67
addr[2] => Mux33.IN67
addr[2] => Mux34.IN67
addr[3] => Mux0.IN17
addr[3] => Mux1.IN66
addr[3] => Mux2.IN66
addr[3] => Mux3.IN66
addr[3] => Mux4.IN66
addr[3] => Mux5.IN66
addr[3] => Mux6.IN66
addr[3] => Mux7.IN33
addr[3] => Mux8.IN33
addr[3] => Mux10.IN66
addr[3] => Mux11.IN66
addr[3] => Mux12.IN66
addr[3] => Mux13.IN66
addr[3] => Mux14.IN66
addr[3] => Mux15.IN66
addr[3] => Mux16.IN66
addr[3] => Mux17.IN66
addr[3] => Mux18.IN66
addr[3] => Mux19.IN66
addr[3] => Mux20.IN66
addr[3] => Mux21.IN66
addr[3] => Mux22.IN66
addr[3] => Mux23.IN66
addr[3] => Mux24.IN66
addr[3] => Mux25.IN66
addr[3] => Mux26.IN66
addr[3] => Mux27.IN66
addr[3] => Mux28.IN66
addr[3] => Mux29.IN66
addr[3] => Mux30.IN66
addr[3] => Mux31.IN66
addr[3] => Mux32.IN66
addr[3] => Mux33.IN66
addr[3] => Mux34.IN66
addr[4] => Mux0.IN16
addr[4] => Mux1.IN65
addr[4] => Mux2.IN65
addr[4] => Mux3.IN65
addr[4] => Mux4.IN65
addr[4] => Mux5.IN65
addr[4] => Mux6.IN65
addr[4] => Mux7.IN32
addr[4] => Mux8.IN32
addr[4] => Mux9.IN16
addr[4] => Mux10.IN65
addr[4] => Mux11.IN65
addr[4] => Mux12.IN65
addr[4] => Mux13.IN65
addr[4] => Mux14.IN65
addr[4] => Mux15.IN65
addr[4] => Mux16.IN65
addr[4] => Mux17.IN65
addr[4] => Mux18.IN65
addr[4] => Mux19.IN65
addr[4] => Mux20.IN65
addr[4] => Mux21.IN65
addr[4] => Mux22.IN65
addr[4] => Mux23.IN65
addr[4] => Mux24.IN65
addr[4] => Mux25.IN65
addr[4] => Mux26.IN65
addr[4] => Mux27.IN65
addr[4] => Mux28.IN65
addr[4] => Mux29.IN65
addr[4] => Mux30.IN65
addr[4] => Mux31.IN65
addr[4] => Mux32.IN65
addr[4] => Mux33.IN65
addr[4] => Mux34.IN65
addr[5] => Mux1.IN64
addr[5] => Mux2.IN64
addr[5] => Mux3.IN64
addr[5] => Mux4.IN64
addr[5] => Mux5.IN64
addr[5] => Mux6.IN64
addr[5] => Mux10.IN64
addr[5] => Mux11.IN64
addr[5] => Mux12.IN64
addr[5] => Mux13.IN64
addr[5] => Mux14.IN64
addr[5] => Mux15.IN64
addr[5] => Mux16.IN64
addr[5] => Mux17.IN64
addr[5] => Mux18.IN64
addr[5] => Mux19.IN64
addr[5] => Mux20.IN64
addr[5] => Mux21.IN64
addr[5] => Mux22.IN64
addr[5] => Mux23.IN64
addr[5] => Mux24.IN64
addr[5] => Mux25.IN64
addr[5] => Mux26.IN64
addr[5] => Mux27.IN64
addr[5] => Mux28.IN64
addr[5] => Mux29.IN64
addr[5] => Mux30.IN64
addr[5] => Mux31.IN64
addr[5] => Mux32.IN64
addr[5] => Mux33.IN64
addr[5] => Mux34.IN64
data.RR[0] <= data.RR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.RR[1] <= data.RR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.RR[2] <= data.RR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.RR[3] <= data.RR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[0] <= data.SL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[1] <= data.SL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[2] <= data.SL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.SL[3] <= data.SL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[0] <= data.DR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[1] <= data.DR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[2] <= data.DR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.DR[3] <= data.DR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[0] <= data.AR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[1] <= data.AR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[2] <= data.AR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AR[3] <= data.AR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.FB[0] <= data.FB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.FB[1] <= data.FB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.FB[2] <= data.FB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.WF <= data.WF~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[0] <= data.TL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[1] <= data.TL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[2] <= data.TL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[3] <= data.TL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[4] <= data.TL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.TL[5] <= data.TL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.KL[0] <= data.KL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.KL[1] <= data.KL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[0] <= data.ML[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[1] <= data.ML[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[2] <= data.ML[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.ML[3] <= data.ML[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.KR <= data.KR~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.EG <= data.EG~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.PM <= data.PM~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.AM <= data.AM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg
clk => AttackTable:u_attack_table.clk
clk => memin.phase[0].CLK
clk => memin.phase[1].CLK
clk => memin.phase[2].CLK
clk => memin.phase[3].CLK
clk => memin.phase[4].CLK
clk => memin.phase[5].CLK
clk => memin.phase[6].CLK
clk => memin.phase[7].CLK
clk => memin.phase[8].CLK
clk => memin.phase[9].CLK
clk => memin.phase[10].CLK
clk => memin.phase[11].CLK
clk => memin.phase[12].CLK
clk => memin.phase[13].CLK
clk => memin.phase[14].CLK
clk => memin.phase[15].CLK
clk => memin.phase[16].CLK
clk => memin.phase[17].CLK
clk => memin.phase[18].CLK
clk => memin.phase[19].CLK
clk => memin.phase[20].CLK
clk => memin.phase[21].CLK
clk => memin.phase[22].CLK
clk => memin.state[0].CLK
clk => memin.state[1].CLK
clk => egout[0]~reg0.CLK
clk => egout[1]~reg0.CLK
clk => egout[2]~reg0.CLK
clk => egout[3]~reg0.CLK
clk => egout[4]~reg0.CLK
clk => egout[5]~reg0.CLK
clk => egout[6]~reg0.CLK
clk => egout[7]~reg0.CLK
clk => egout[8]~reg0.CLK
clk => egout[9]~reg0.CLK
clk => egout[10]~reg0.CLK
clk => egout[11]~reg0.CLK
clk => egout[12]~reg0.CLK
clk => aridx[0].CLK
clk => aridx[1].CLK
clk => aridx[2].CLK
clk => aridx[3].CLK
clk => aridx[4].CLK
clk => aridx[5].CLK
clk => aridx[6].CLK
clk => aridx[7].CLK
clk => aridx[8].CLK
clk => aridx[9].CLK
clk => aridx[10].CLK
clk => aridx[11].CLK
clk => aridx[12].CLK
clk => aridx[13].CLK
clk => aridx[14].CLK
clk => aridx[15].CLK
clk => aridx[16].CLK
clk => aridx[17].CLK
clk => aridx[18].CLK
clk => aridx[19].CLK
clk => aridx[20].CLK
clk => aridx[21].CLK
clk => memwr.CLK
clk => amphase[0].CLK
clk => amphase[1].CLK
clk => amphase[2].CLK
clk => amphase[3].CLK
clk => amphase[4].CLK
clk => amphase[5].CLK
clk => amphase[6].CLK
clk => amphase[7].CLK
clk => amphase[8].CLK
clk => amphase[9].CLK
clk => amphase[10].CLK
clk => amphase[11].CLK
clk => amphase[12].CLK
clk => amphase[13].CLK
clk => amphase[14].CLK
clk => amphase[15].CLK
clk => amphase[16].CLK
clk => amphase[17].CLK
clk => amphase[18].CLK
clk => amphase[19].CLK
clk => ntable[0].CLK
clk => ntable[1].CLK
clk => ntable[2].CLK
clk => ntable[3].CLK
clk => ntable[4].CLK
clk => ntable[5].CLK
clk => ntable[6].CLK
clk => ntable[7].CLK
clk => ntable[8].CLK
clk => ntable[9].CLK
clk => ntable[10].CLK
clk => ntable[11].CLK
clk => ntable[12].CLK
clk => ntable[13].CLK
clk => ntable[14].CLK
clk => ntable[15].CLK
clk => ntable[16].CLK
clk => egphase[0].CLK
clk => egphase[1].CLK
clk => egphase[2].CLK
clk => egphase[3].CLK
clk => egphase[4].CLK
clk => egphase[5].CLK
clk => egphase[6].CLK
clk => egphase[7].CLK
clk => egphase[8].CLK
clk => egphase[9].CLK
clk => egphase[10].CLK
clk => egphase[11].CLK
clk => egphase[12].CLK
clk => egphase[13].CLK
clk => egphase[14].CLK
clk => egphase[15].CLK
clk => egphase[16].CLK
clk => egphase[17].CLK
clk => egphase[18].CLK
clk => egphase[19].CLK
clk => egphase[20].CLK
clk => egphase[21].CLK
clk => egphase[22].CLK
clk => egstate[0].CLK
clk => egstate[1].CLK
clk => lastkey[0].CLK
clk => lastkey[1].CLK
clk => lastkey[2].CLK
clk => lastkey[3].CLK
clk => lastkey[4].CLK
clk => lastkey[5].CLK
clk => lastkey[6].CLK
clk => lastkey[7].CLK
clk => lastkey[8].CLK
clk => lastkey[9].CLK
clk => lastkey[10].CLK
clk => lastkey[11].CLK
clk => lastkey[12].CLK
clk => lastkey[13].CLK
clk => lastkey[14].CLK
clk => lastkey[15].CLK
clk => lastkey[16].CLK
clk => lastkey[17].CLK
clk => rm[0].CLK
clk => rm[1].CLK
clk => rm[2].CLK
clk => rm[3].CLK
clk => rm[4].CLK
clk => rslot[0].CLK
clk => rslot[1].CLK
clk => rslot[2].CLK
clk => rslot[3].CLK
clk => rslot[4].CLK
clk => EnvelopeMemory:u_envelope_memory.clk
reset => EnvelopeMemory:u_envelope_memory.reset
reset => memwr.ACLR
reset => amphase[0].ACLR
reset => amphase[1].ACLR
reset => amphase[2].ACLR
reset => amphase[3].ACLR
reset => amphase[4].ACLR
reset => amphase[5].ACLR
reset => amphase[6].ACLR
reset => amphase[7].ACLR
reset => amphase[8].ACLR
reset => amphase[9].ACLR
reset => amphase[10].ACLR
reset => amphase[11].ACLR
reset => amphase[12].ACLR
reset => amphase[13].ACLR
reset => amphase[14].ACLR
reset => amphase[15].PRESET
reset => amphase[16].ACLR
reset => amphase[17].ACLR
reset => amphase[18].ACLR
reset => amphase[19].ACLR
reset => ntable[0].PRESET
reset => ntable[1].PRESET
reset => ntable[2].PRESET
reset => ntable[3].PRESET
reset => ntable[4].PRESET
reset => ntable[5].PRESET
reset => ntable[6].PRESET
reset => ntable[7].PRESET
reset => ntable[8].PRESET
reset => ntable[9].PRESET
reset => ntable[10].PRESET
reset => ntable[11].PRESET
reset => ntable[12].PRESET
reset => ntable[13].PRESET
reset => ntable[14].PRESET
reset => ntable[15].PRESET
reset => ntable[16].PRESET
reset => egphase[0].ACLR
reset => egphase[1].ACLR
reset => egphase[2].ACLR
reset => egphase[3].ACLR
reset => egphase[4].ACLR
reset => egphase[5].ACLR
reset => egphase[6].ACLR
reset => egphase[7].ACLR
reset => egphase[8].ACLR
reset => egphase[9].ACLR
reset => egphase[10].ACLR
reset => egphase[11].ACLR
reset => egphase[12].ACLR
reset => egphase[13].ACLR
reset => egphase[14].ACLR
reset => egphase[15].ACLR
reset => egphase[16].ACLR
reset => egphase[17].ACLR
reset => egphase[18].ACLR
reset => egphase[19].ACLR
reset => egphase[20].ACLR
reset => egphase[21].ACLR
reset => egphase[22].ACLR
reset => egstate[0].ACLR
reset => egstate[1].ACLR
reset => lastkey[0].ACLR
reset => lastkey[1].ACLR
reset => lastkey[2].ACLR
reset => lastkey[3].ACLR
reset => lastkey[4].ACLR
reset => lastkey[5].ACLR
reset => lastkey[6].ACLR
reset => lastkey[7].ACLR
reset => lastkey[8].ACLR
reset => lastkey[9].ACLR
reset => lastkey[10].ACLR
reset => lastkey[11].ACLR
reset => lastkey[12].ACLR
reset => lastkey[13].ACLR
reset => lastkey[14].ACLR
reset => lastkey[15].ACLR
reset => lastkey[16].ACLR
reset => lastkey[17].ACLR
reset => rm[0].ACLR
reset => rm[1].ACLR
reset => rm[2].ACLR
reset => rm[3].ACLR
reset => rm[4].ACLR
reset => rslot[0].ACLR
reset => rslot[1].ACLR
reset => rslot[2].ACLR
reset => rslot[3].ACLR
reset => rslot[4].ACLR
reset => memin.phase[0].ENA
reset => aridx[21].ENA
reset => aridx[20].ENA
reset => aridx[19].ENA
reset => aridx[18].ENA
reset => aridx[17].ENA
reset => aridx[16].ENA
reset => aridx[15].ENA
reset => aridx[14].ENA
reset => aridx[13].ENA
reset => aridx[12].ENA
reset => aridx[11].ENA
reset => aridx[10].ENA
reset => aridx[9].ENA
reset => aridx[8].ENA
reset => aridx[7].ENA
reset => aridx[6].ENA
reset => aridx[5].ENA
reset => aridx[4].ENA
reset => aridx[3].ENA
reset => aridx[2].ENA
reset => aridx[1].ENA
reset => aridx[0].ENA
reset => egout[12]~reg0.ENA
reset => egout[11]~reg0.ENA
reset => egout[10]~reg0.ENA
reset => egout[9]~reg0.ENA
reset => egout[8]~reg0.ENA
reset => egout[7]~reg0.ENA
reset => egout[6]~reg0.ENA
reset => egout[5]~reg0.ENA
reset => egout[4]~reg0.ENA
reset => egout[3]~reg0.ENA
reset => egout[2]~reg0.ENA
reset => egout[1]~reg0.ENA
reset => egout[0]~reg0.ENA
reset => memin.state[1].ENA
reset => memin.state[0].ENA
reset => memin.phase[22].ENA
reset => memin.phase[21].ENA
reset => memin.phase[20].ENA
reset => memin.phase[19].ENA
reset => memin.phase[18].ENA
reset => memin.phase[17].ENA
reset => memin.phase[16].ENA
reset => memin.phase[15].ENA
reset => memin.phase[14].ENA
reset => memin.phase[13].ENA
reset => memin.phase[12].ENA
reset => memin.phase[11].ENA
reset => memin.phase[10].ENA
reset => memin.phase[9].ENA
reset => memin.phase[8].ENA
reset => memin.phase[7].ENA
reset => memin.phase[6].ENA
reset => memin.phase[5].ENA
reset => memin.phase[4].ENA
reset => memin.phase[3].ENA
reset => memin.phase[2].ENA
reset => memin.phase[1].ENA
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => egout.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => AttackTable:u_attack_table.clkena
clkena => rslot[4].ENA
clkena => rslot[3].ENA
clkena => rslot[2].ENA
clkena => rslot[1].ENA
clkena => rslot[0].ENA
clkena => rm[4].ENA
clkena => rm[3].ENA
clkena => rm[2].ENA
clkena => rm[1].ENA
clkena => rm[0].ENA
clkena => lastkey[17].ENA
clkena => lastkey[16].ENA
clkena => lastkey[15].ENA
clkena => lastkey[14].ENA
clkena => lastkey[13].ENA
clkena => lastkey[12].ENA
clkena => lastkey[11].ENA
clkena => lastkey[10].ENA
clkena => lastkey[9].ENA
clkena => lastkey[8].ENA
clkena => lastkey[7].ENA
clkena => lastkey[6].ENA
clkena => lastkey[5].ENA
clkena => lastkey[4].ENA
clkena => lastkey[3].ENA
clkena => lastkey[2].ENA
clkena => lastkey[1].ENA
clkena => lastkey[0].ENA
clkena => egstate[1].ENA
clkena => egstate[0].ENA
clkena => egphase[22].ENA
clkena => egphase[21].ENA
clkena => egphase[20].ENA
clkena => egphase[19].ENA
clkena => egphase[18].ENA
clkena => egphase[17].ENA
clkena => egphase[16].ENA
clkena => egphase[15].ENA
clkena => egphase[14].ENA
clkena => egphase[13].ENA
clkena => egphase[12].ENA
clkena => egphase[11].ENA
clkena => egphase[10].ENA
clkena => egphase[9].ENA
clkena => egphase[8].ENA
clkena => egphase[7].ENA
clkena => egphase[6].ENA
clkena => egphase[5].ENA
clkena => egphase[4].ENA
clkena => egphase[3].ENA
clkena => egphase[2].ENA
clkena => egphase[1].ENA
clkena => egphase[0].ENA
clkena => ntable[16].ENA
clkena => ntable[15].ENA
clkena => ntable[14].ENA
clkena => ntable[13].ENA
clkena => ntable[12].ENA
clkena => ntable[11].ENA
clkena => ntable[10].ENA
clkena => ntable[9].ENA
clkena => ntable[8].ENA
clkena => ntable[7].ENA
clkena => ntable[6].ENA
clkena => ntable[5].ENA
clkena => ntable[4].ENA
clkena => ntable[3].ENA
clkena => ntable[2].ENA
clkena => ntable[1].ENA
clkena => ntable[0].ENA
clkena => amphase[19].ENA
clkena => amphase[18].ENA
clkena => amphase[17].ENA
clkena => amphase[16].ENA
clkena => amphase[15].ENA
clkena => amphase[14].ENA
clkena => amphase[13].ENA
clkena => amphase[12].ENA
clkena => amphase[11].ENA
clkena => amphase[10].ENA
clkena => amphase[9].ENA
clkena => amphase[8].ENA
clkena => amphase[7].ENA
clkena => amphase[6].ENA
clkena => amphase[5].ENA
clkena => amphase[4].ENA
clkena => amphase[3].ENA
clkena => amphase[2].ENA
clkena => amphase[1].ENA
clkena => amphase[0].ENA
clkena => memwr.ENA
slot[0] => Equal1.IN9
slot[0] => Add0.IN10
slot[0] => Mux67.IN18
slot[0] => Decoder0.IN4
slot[0] => EnvelopeMemory:u_envelope_memory.waddr[0]
slot[1] => Equal1.IN8
slot[1] => Add0.IN9
slot[1] => Mux67.IN17
slot[1] => Decoder0.IN3
slot[1] => EnvelopeMemory:u_envelope_memory.waddr[1]
slot[1] => Equal6.IN3
slot[2] => Equal1.IN7
slot[2] => Add0.IN8
slot[2] => Mux67.IN16
slot[2] => Decoder0.IN2
slot[2] => EnvelopeMemory:u_envelope_memory.waddr[2]
slot[2] => Equal6.IN2
slot[3] => Equal1.IN6
slot[3] => Add0.IN7
slot[3] => Mux67.IN15
slot[3] => Decoder0.IN1
slot[3] => EnvelopeMemory:u_envelope_memory.waddr[3]
slot[3] => Equal6.IN1
slot[4] => Equal1.IN5
slot[4] => Add0.IN6
slot[4] => Mux67.IN14
slot[4] => Decoder0.IN0
slot[4] => EnvelopeMemory:u_envelope_memory.waddr[4]
slot[4] => Equal6.IN0
stage[0] => Equal0.IN3
stage[0] => Equal3.IN5
stage[0] => Equal4.IN5
stage[0] => Equal5.IN5
stage[0] => Equal10.IN5
stage[1] => Equal0.IN2
stage[1] => Equal3.IN4
stage[1] => Equal4.IN4
stage[1] => Equal5.IN4
stage[1] => Equal10.IN4
rhythm => process_1.IN1
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
am => egtmp.OUTPUTSELECT
tl[0] => Add2.IN7
tl[0] => Add3.IN7
tl[1] => Add2.IN6
tl[1] => Add3.IN6
tl[2] => Add2.IN5
tl[2] => Add3.IN5
tl[3] => Add2.IN4
tl[3] => Add3.IN4
tl[4] => Add2.IN3
tl[4] => Add3.IN3
tl[5] => Add2.IN2
tl[5] => Add3.IN2
tl[6] => Add2.IN1
tl[6] => Add3.IN1
ar[0] => Mux4.IN0
ar[1] => Mux3.IN0
ar[2] => Mux2.IN0
ar[3] => Mux1.IN0
dr[0] => Mux4.IN1
dr[1] => Mux3.IN1
dr[2] => Mux2.IN1
dr[3] => Mux1.IN1
sl[0] => LessThan0.IN10
sl[1] => LessThan0.IN9
sl[2] => LessThan0.IN8
sl[3] => LessThan0.IN7
rr[0] => Mux4.IN2
rr[1] => Mux3.IN2
rr[2] => Mux2.IN2
rr[3] => Mux1.IN2
rks[0] => Add10.IN4
rks[0] => ShiftLeft0.IN27
rks[0] => ShiftLeft1.IN27
rks[1] => Add10.IN2
rks[1] => Add10.IN3
rks[1] => ShiftLeft1.IN26
rks[2] => Add9.IN10
rks[3] => Add9.IN9
key => process_1.IN1
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => process_1.IN1
egout[0] <= egout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[1] <= egout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[2] <= egout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[3] <= egout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[4] <= egout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[5] <= egout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[6] <= egout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[7] <= egout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[8] <= egout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[9] <= egout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[10] <= egout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[11] <= egout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
egout[12] <= egout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => ff_w[0].CLK
clk => ff_w[1].CLK
clk => ff_w[2].CLK
clk => ff_w[3].CLK
clk => ff_w[4].CLK
clk => ff_w[5].CLK
clk => ff_w[6].CLK
clk => ff_w[7].CLK
clk => ff_d2[0].CLK
clk => ff_d2[1].CLK
clk => ff_d2[2].CLK
clk => ff_d2[3].CLK
clk => ff_d2[4].CLK
clk => ff_d2[5].CLK
clk => ff_d2[6].CLK
clk => ff_d1[0].CLK
clk => ff_d1[1].CLK
clk => ff_d1[2].CLK
clk => ff_d1[3].CLK
clk => ff_d1[4].CLK
clk => ff_d1[5].CLK
clk => ff_d1[6].CLK
clkena => data[3]~reg0.ENA
clkena => data[2]~reg0.ENA
clkena => data[1]~reg0.ENA
clkena => data[0]~reg0.ENA
clkena => ff_d2[0].ENA
clkena => ff_w[0].ENA
clkena => data[4]~reg0.ENA
clkena => data[5]~reg0.ENA
clkena => data[6]~reg0.ENA
clkena => data[7]~reg0.ENA
clkena => data[8]~reg0.ENA
clkena => data[9]~reg0.ENA
clkena => data[10]~reg0.ENA
clkena => data[11]~reg0.ENA
clkena => data[12]~reg0.ENA
clkena => ff_w[1].ENA
clkena => ff_w[2].ENA
clkena => ff_w[3].ENA
clkena => ff_w[4].ENA
clkena => ff_w[5].ENA
clkena => ff_w[6].ENA
clkena => ff_w[7].ENA
clkena => ff_d2[1].ENA
clkena => ff_d2[2].ENA
clkena => ff_d2[3].ENA
clkena => ff_d2[4].ENA
clkena => ff_d2[5].ENA
clkena => ff_d2[6].ENA
clkena => ff_d1[0].ENA
clkena => ff_d1[1].ENA
clkena => ff_d1[2].ENA
clkena => ff_d1[3].ENA
clkena => ff_d1[4].ENA
clkena => ff_d1[5].ENA
clkena => ff_d1[6].ENA
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ff_w[0].DATAIN
addr[8] => ff_w[1].DATAIN
addr[9] => ff_w[2].DATAIN
addr[10] => ff_w[3].DATAIN
addr[11] => ff_w[4].DATAIN
addr[12] => ff_w[5].DATAIN
addr[13] => ff_w[6].DATAIN
addr[14] => ff_w[7].DATAIN
addr[15] => Add0.IN14
addr[15] => Mux2.IN134
addr[15] => Mux3.IN134
addr[15] => Mux4.IN134
addr[15] => Mux5.IN134
addr[15] => Mux6.IN134
addr[15] => Equal0.IN13
addr[16] => Add0.IN13
addr[16] => Mux1.IN69
addr[16] => Mux2.IN133
addr[16] => Mux3.IN133
addr[16] => Mux4.IN133
addr[16] => Mux5.IN133
addr[16] => Mux6.IN133
addr[16] => Equal0.IN12
addr[17] => Add0.IN12
addr[17] => Mux0.IN36
addr[17] => Mux1.IN68
addr[17] => Mux2.IN132
addr[17] => Mux3.IN132
addr[17] => Mux4.IN132
addr[17] => Mux5.IN132
addr[17] => Mux6.IN132
addr[17] => Equal0.IN11
addr[18] => Add0.IN11
addr[18] => Mux0.IN35
addr[18] => Mux1.IN67
addr[18] => Mux2.IN131
addr[18] => Mux3.IN131
addr[18] => Mux4.IN131
addr[18] => Mux5.IN131
addr[18] => Mux6.IN131
addr[18] => Equal0.IN10
addr[19] => Add0.IN10
addr[19] => Mux0.IN34
addr[19] => Mux1.IN66
addr[19] => Mux2.IN130
addr[19] => Mux3.IN130
addr[19] => Mux4.IN130
addr[19] => Mux5.IN130
addr[19] => Mux6.IN130
addr[19] => Equal0.IN9
addr[20] => Add0.IN9
addr[20] => Mux0.IN33
addr[20] => Mux1.IN65
addr[20] => Mux2.IN129
addr[20] => Mux3.IN129
addr[20] => Mux4.IN129
addr[20] => Mux5.IN129
addr[20] => Mux6.IN129
addr[20] => Equal0.IN8
addr[21] => Add0.IN8
addr[21] => Mux0.IN32
addr[21] => Mux1.IN64
addr[21] => Mux2.IN128
addr[21] => Mux3.IN128
addr[21] => Mux4.IN128
addr[21] => Mux5.IN128
addr[21] => Mux6.IN128
addr[21] => Equal0.IN7
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|AttackTable:u_attack_table|attack_table_mul:u_attack_table_mul
i0[0] => Mult0.IN8
i0[1] => Mult0.IN7
i0[2] => Mult0.IN6
i0[3] => Mult0.IN5
i0[4] => Mult0.IN4
i0[5] => Mult0.IN3
i0[6] => Mult0.IN2
i0[7] => Mult0.IN1
i1[0] => Mult0.IN16
i1[1] => Mult0.IN15
i1[2] => Mult0.IN14
i1[3] => Mult0.IN13
i1[4] => Mult0.IN12
i1[5] => Mult0.IN11
i1[6] => Mult0.IN10
i1[7] => Mult0.IN9
o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|envelopegenerator:eg|EnvelopeMemory:u_envelope_memory
clk => egdata_set~30.CLK
clk => egdata_set~0.CLK
clk => egdata_set~1.CLK
clk => egdata_set~2.CLK
clk => egdata_set~3.CLK
clk => egdata_set~4.CLK
clk => egdata_set~5.CLK
clk => egdata_set~6.CLK
clk => egdata_set~7.CLK
clk => egdata_set~8.CLK
clk => egdata_set~9.CLK
clk => egdata_set~10.CLK
clk => egdata_set~11.CLK
clk => egdata_set~12.CLK
clk => egdata_set~13.CLK
clk => egdata_set~14.CLK
clk => egdata_set~15.CLK
clk => egdata_set~16.CLK
clk => egdata_set~17.CLK
clk => egdata_set~18.CLK
clk => egdata_set~19.CLK
clk => egdata_set~20.CLK
clk => egdata_set~21.CLK
clk => egdata_set~22.CLK
clk => egdata_set~23.CLK
clk => egdata_set~24.CLK
clk => egdata_set~25.CLK
clk => egdata_set~26.CLK
clk => egdata_set~27.CLK
clk => egdata_set~28.CLK
clk => egdata_set~29.CLK
clk => rdata.phase[0]~reg0.CLK
clk => rdata.phase[1]~reg0.CLK
clk => rdata.phase[2]~reg0.CLK
clk => rdata.phase[3]~reg0.CLK
clk => rdata.phase[4]~reg0.CLK
clk => rdata.phase[5]~reg0.CLK
clk => rdata.phase[6]~reg0.CLK
clk => rdata.phase[7]~reg0.CLK
clk => rdata.phase[8]~reg0.CLK
clk => rdata.phase[9]~reg0.CLK
clk => rdata.phase[10]~reg0.CLK
clk => rdata.phase[11]~reg0.CLK
clk => rdata.phase[12]~reg0.CLK
clk => rdata.phase[13]~reg0.CLK
clk => rdata.phase[14]~reg0.CLK
clk => rdata.phase[15]~reg0.CLK
clk => rdata.phase[16]~reg0.CLK
clk => rdata.phase[17]~reg0.CLK
clk => rdata.phase[18]~reg0.CLK
clk => rdata.phase[19]~reg0.CLK
clk => rdata.phase[20]~reg0.CLK
clk => rdata.phase[21]~reg0.CLK
clk => rdata.phase[22]~reg0.CLK
clk => rdata.state[0]~reg0.CLK
clk => rdata.state[1]~reg0.CLK
clk => init_slot[0].CLK
clk => init_slot[1].CLK
clk => init_slot[2].CLK
clk => init_slot[3].CLK
clk => init_slot[4].CLK
clk => egdata_set.CLK0
reset => egdata_set.OUTPUTSELECT
reset => init_slot[0].ACLR
reset => init_slot[1].ACLR
reset => init_slot[2].ACLR
reset => init_slot[3].ACLR
reset => init_slot[4].ACLR
reset => rdata.phase[0]~reg0.ENA
reset => rdata.state[1]~reg0.ENA
reset => rdata.state[0]~reg0.ENA
reset => rdata.phase[22]~reg0.ENA
reset => rdata.phase[21]~reg0.ENA
reset => rdata.phase[20]~reg0.ENA
reset => rdata.phase[19]~reg0.ENA
reset => rdata.phase[18]~reg0.ENA
reset => rdata.phase[17]~reg0.ENA
reset => rdata.phase[16]~reg0.ENA
reset => rdata.phase[15]~reg0.ENA
reset => rdata.phase[14]~reg0.ENA
reset => rdata.phase[13]~reg0.ENA
reset => rdata.phase[12]~reg0.ENA
reset => rdata.phase[11]~reg0.ENA
reset => rdata.phase[10]~reg0.ENA
reset => rdata.phase[9]~reg0.ENA
reset => rdata.phase[8]~reg0.ENA
reset => rdata.phase[7]~reg0.ENA
reset => rdata.phase[6]~reg0.ENA
reset => rdata.phase[5]~reg0.ENA
reset => rdata.phase[4]~reg0.ENA
reset => rdata.phase[3]~reg0.ENA
reset => rdata.phase[2]~reg0.ENA
reset => rdata.phase[1]~reg0.ENA
waddr[0] => egdata_set.DATAA
waddr[1] => egdata_set.DATAA
waddr[2] => egdata_set.DATAA
waddr[3] => egdata_set.DATAA
waddr[4] => egdata_set.DATAA
wr => egdata_set.DATAA
wdata.phase[0] => egdata_set.DATAA
wdata.phase[1] => egdata_set.DATAA
wdata.phase[2] => egdata_set.DATAA
wdata.phase[3] => egdata_set.DATAA
wdata.phase[4] => egdata_set.DATAA
wdata.phase[5] => egdata_set.DATAA
wdata.phase[6] => egdata_set.DATAA
wdata.phase[7] => egdata_set.DATAA
wdata.phase[8] => egdata_set.DATAA
wdata.phase[9] => egdata_set.DATAA
wdata.phase[10] => egdata_set.DATAA
wdata.phase[11] => egdata_set.DATAA
wdata.phase[12] => egdata_set.DATAA
wdata.phase[13] => egdata_set.DATAA
wdata.phase[14] => egdata_set.DATAA
wdata.phase[15] => egdata_set.DATAA
wdata.phase[16] => egdata_set.DATAA
wdata.phase[17] => egdata_set.DATAA
wdata.phase[18] => egdata_set.DATAA
wdata.phase[19] => egdata_set.DATAA
wdata.phase[20] => egdata_set.DATAA
wdata.phase[21] => egdata_set.DATAA
wdata.phase[22] => egdata_set.DATAA
wdata.state[0] => egdata_set.DATAA
wdata.state[1] => egdata_set.DATAA
raddr[0] => egdata_set.RADDR
raddr[1] => egdata_set.RADDR1
raddr[2] => egdata_set.RADDR2
raddr[3] => egdata_set.RADDR3
raddr[4] => egdata_set.RADDR4
rdata.phase[0] <= rdata.phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[1] <= rdata.phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[2] <= rdata.phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[3] <= rdata.phase[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[4] <= rdata.phase[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[5] <= rdata.phase[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[6] <= rdata.phase[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[7] <= rdata.phase[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[8] <= rdata.phase[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[9] <= rdata.phase[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[10] <= rdata.phase[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[11] <= rdata.phase[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[12] <= rdata.phase[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[13] <= rdata.phase[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[14] <= rdata.phase[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[15] <= rdata.phase[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[16] <= rdata.phase[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[17] <= rdata.phase[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[18] <= rdata.phase[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[19] <= rdata.phase[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[20] <= rdata.phase[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[21] <= rdata.phase[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.phase[22] <= rdata.phase[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.state[0] <= rdata.state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.state[1] <= rdata.state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg
clk => PhaseMemory:MEM.clk
clk => pgout[0]~reg0.CLK
clk => pgout[1]~reg0.CLK
clk => pgout[2]~reg0.CLK
clk => pgout[3]~reg0.CLK
clk => pgout[4]~reg0.CLK
clk => pgout[5]~reg0.CLK
clk => pgout[6]~reg0.CLK
clk => pgout[7]~reg0.CLK
clk => pgout[8]~reg0.CLK
clk => pgout[9]~reg0.CLK
clk => pgout[10]~reg0.CLK
clk => pgout[11]~reg0.CLK
clk => pgout[12]~reg0.CLK
clk => pgout[13]~reg0.CLK
clk => pgout[14]~reg0.CLK
clk => pgout[15]~reg0.CLK
clk => pgout[16]~reg0.CLK
clk => pgout[17]~reg0.CLK
clk => memin[0].CLK
clk => memin[1].CLK
clk => memin[2].CLK
clk => memin[3].CLK
clk => memin[4].CLK
clk => memin[5].CLK
clk => memin[6].CLK
clk => memin[7].CLK
clk => memin[8].CLK
clk => memin[9].CLK
clk => memin[10].CLK
clk => memin[11].CLK
clk => memin[12].CLK
clk => memin[13].CLK
clk => memin[14].CLK
clk => memin[15].CLK
clk => memin[16].CLK
clk => memin[17].CLK
clk => noise~reg0.CLK
clk => memwr.CLK
clk => pmcount[0].CLK
clk => pmcount[1].CLK
clk => pmcount[2].CLK
clk => pmcount[3].CLK
clk => pmcount[4].CLK
clk => pmcount[5].CLK
clk => pmcount[6].CLK
clk => pmcount[7].CLK
clk => pmcount[8].CLK
clk => pmcount[9].CLK
clk => pmcount[10].CLK
clk => pmcount[11].CLK
clk => pmcount[12].CLK
clk => noise17.CLK
clk => noise14.CLK
clk => lastkey[0].CLK
clk => lastkey[1].CLK
clk => lastkey[2].CLK
clk => lastkey[3].CLK
clk => lastkey[4].CLK
clk => lastkey[5].CLK
clk => lastkey[6].CLK
clk => lastkey[7].CLK
clk => lastkey[8].CLK
clk => lastkey[9].CLK
clk => lastkey[10].CLK
clk => lastkey[11].CLK
clk => lastkey[12].CLK
clk => lastkey[13].CLK
clk => lastkey[14].CLK
clk => lastkey[15].CLK
clk => lastkey[16].CLK
clk => lastkey[17].CLK
reset => PhaseMemory:MEM.reset
reset => memwr.ACLR
reset => pmcount[0].ACLR
reset => pmcount[1].ACLR
reset => pmcount[2].ACLR
reset => pmcount[3].ACLR
reset => pmcount[4].ACLR
reset => pmcount[5].ACLR
reset => pmcount[6].ACLR
reset => pmcount[7].ACLR
reset => pmcount[8].ACLR
reset => pmcount[9].ACLR
reset => pmcount[10].ACLR
reset => pmcount[11].ACLR
reset => pmcount[12].ACLR
reset => noise17.ACLR
reset => noise14.ACLR
reset => lastkey[0].ACLR
reset => lastkey[1].ACLR
reset => lastkey[2].ACLR
reset => lastkey[3].ACLR
reset => lastkey[4].ACLR
reset => lastkey[5].ACLR
reset => lastkey[6].ACLR
reset => lastkey[7].ACLR
reset => lastkey[8].ACLR
reset => lastkey[9].ACLR
reset => lastkey[10].ACLR
reset => lastkey[11].ACLR
reset => lastkey[12].ACLR
reset => lastkey[13].ACLR
reset => lastkey[14].ACLR
reset => lastkey[15].ACLR
reset => lastkey[16].ACLR
reset => lastkey[17].ACLR
reset => pgout[0]~reg0.ENA
reset => noise~reg0.ENA
reset => memin[17].ENA
reset => memin[16].ENA
reset => memin[15].ENA
reset => memin[14].ENA
reset => memin[13].ENA
reset => memin[12].ENA
reset => memin[11].ENA
reset => memin[10].ENA
reset => memin[9].ENA
reset => memin[8].ENA
reset => memin[7].ENA
reset => memin[6].ENA
reset => memin[5].ENA
reset => memin[4].ENA
reset => memin[3].ENA
reset => memin[2].ENA
reset => memin[1].ENA
reset => memin[0].ENA
reset => pgout[17]~reg0.ENA
reset => pgout[16]~reg0.ENA
reset => pgout[15]~reg0.ENA
reset => pgout[14]~reg0.ENA
reset => pgout[13]~reg0.ENA
reset => pgout[12]~reg0.ENA
reset => pgout[11]~reg0.ENA
reset => pgout[10]~reg0.ENA
reset => pgout[9]~reg0.ENA
reset => pgout[8]~reg0.ENA
reset => pgout[7]~reg0.ENA
reset => pgout[6]~reg0.ENA
reset => pgout[5]~reg0.ENA
reset => pgout[4]~reg0.ENA
reset => pgout[3]~reg0.ENA
reset => pgout[2]~reg0.ENA
reset => pgout[1]~reg0.ENA
clkena => noise.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => memin.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => pgout.OUTPUTSELECT
clkena => lastkey[17].ENA
clkena => lastkey[16].ENA
clkena => lastkey[15].ENA
clkena => lastkey[14].ENA
clkena => lastkey[13].ENA
clkena => lastkey[12].ENA
clkena => lastkey[11].ENA
clkena => lastkey[10].ENA
clkena => lastkey[9].ENA
clkena => lastkey[8].ENA
clkena => lastkey[7].ENA
clkena => lastkey[6].ENA
clkena => lastkey[5].ENA
clkena => lastkey[4].ENA
clkena => lastkey[3].ENA
clkena => lastkey[2].ENA
clkena => lastkey[1].ENA
clkena => lastkey[0].ENA
clkena => noise14.ENA
clkena => noise17.ENA
clkena => pmcount[12].ENA
clkena => pmcount[11].ENA
clkena => pmcount[10].ENA
clkena => pmcount[9].ENA
clkena => pmcount[8].ENA
clkena => pmcount[7].ENA
clkena => pmcount[6].ENA
clkena => pmcount[5].ENA
clkena => pmcount[4].ENA
clkena => pmcount[3].ENA
clkena => pmcount[2].ENA
clkena => pmcount[1].ENA
clkena => pmcount[0].ENA
clkena => memwr.ENA
slot[0] => Equal3.IN11
slot[0] => Mux20.IN18
slot[0] => Decoder0.IN4
slot[0] => Equal4.IN9
slot[0] => Equal5.IN9
slot[0] => PhaseMemory:MEM.slot[0]
slot[1] => Equal3.IN10
slot[1] => Mux20.IN17
slot[1] => Decoder0.IN3
slot[1] => Equal4.IN8
slot[1] => Equal5.IN8
slot[1] => PhaseMemory:MEM.slot[1]
slot[2] => Equal3.IN9
slot[2] => Mux20.IN16
slot[2] => Decoder0.IN2
slot[2] => Equal4.IN7
slot[2] => Equal5.IN7
slot[2] => PhaseMemory:MEM.slot[2]
slot[3] => Equal3.IN8
slot[3] => Mux20.IN15
slot[3] => Decoder0.IN1
slot[3] => Equal4.IN6
slot[3] => Equal5.IN6
slot[3] => PhaseMemory:MEM.slot[3]
slot[4] => Equal3.IN7
slot[4] => Mux20.IN14
slot[4] => Decoder0.IN0
slot[4] => Equal4.IN5
slot[4] => Equal5.IN5
slot[4] => PhaseMemory:MEM.slot[4]
stage[0] => Equal0.IN5
stage[0] => Equal1.IN5
stage[0] => Equal2.IN5
stage[0] => Equal6.IN5
stage[1] => Equal0.IN4
stage[1] => Equal1.IN4
stage[1] => Equal2.IN4
stage[1] => Equal6.IN4
rhythm => process_0.IN1
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
pm => dphase.OUTPUTSELECT
ml[0] => Mux0.IN19
ml[0] => Mux1.IN19
ml[1] => Mux0.IN18
ml[1] => Mux1.IN18
ml[1] => Mult0.IN4
ml[2] => Mux0.IN17
ml[2] => Mux1.IN17
ml[2] => Mult0.IN3
ml[3] => Mux0.IN16
ml[3] => Mux1.IN16
ml[3] => Mult0.IN2
blk[0] => ShiftLeft0.IN25
blk[1] => ShiftLeft0.IN24
blk[2] => ShiftLeft0.IN23
fnum[0] => Mult0.IN13
fnum[1] => Mult0.IN12
fnum[2] => Mult0.IN11
fnum[3] => Mult0.IN10
fnum[4] => Mult0.IN9
fnum[5] => Mult0.IN8
fnum[6] => Mult0.IN7
fnum[7] => Mult0.IN6
fnum[8] => Mult0.IN5
key => process_0.IN1
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
key => lastkey.DATAB
noise <= noise~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[0] <= pgout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[1] <= pgout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[2] <= pgout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[3] <= pgout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[4] <= pgout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[5] <= pgout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[6] <= pgout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[7] <= pgout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[8] <= pgout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[9] <= pgout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[10] <= pgout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[11] <= pgout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[12] <= pgout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[13] <= pgout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[14] <= pgout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[15] <= pgout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[16] <= pgout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pgout[17] <= pgout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|PhaseGenerator:pg|PhaseMemory:MEM
clk => phase_array~23.CLK
clk => phase_array~0.CLK
clk => phase_array~1.CLK
clk => phase_array~2.CLK
clk => phase_array~3.CLK
clk => phase_array~4.CLK
clk => phase_array~5.CLK
clk => phase_array~6.CLK
clk => phase_array~7.CLK
clk => phase_array~8.CLK
clk => phase_array~9.CLK
clk => phase_array~10.CLK
clk => phase_array~11.CLK
clk => phase_array~12.CLK
clk => phase_array~13.CLK
clk => phase_array~14.CLK
clk => phase_array~15.CLK
clk => phase_array~16.CLK
clk => phase_array~17.CLK
clk => phase_array~18.CLK
clk => phase_array~19.CLK
clk => phase_array~20.CLK
clk => phase_array~21.CLK
clk => phase_array~22.CLK
clk => memout[0]~reg0.CLK
clk => memout[1]~reg0.CLK
clk => memout[2]~reg0.CLK
clk => memout[3]~reg0.CLK
clk => memout[4]~reg0.CLK
clk => memout[5]~reg0.CLK
clk => memout[6]~reg0.CLK
clk => memout[7]~reg0.CLK
clk => memout[8]~reg0.CLK
clk => memout[9]~reg0.CLK
clk => memout[10]~reg0.CLK
clk => memout[11]~reg0.CLK
clk => memout[12]~reg0.CLK
clk => memout[13]~reg0.CLK
clk => memout[14]~reg0.CLK
clk => memout[15]~reg0.CLK
clk => memout[16]~reg0.CLK
clk => memout[17]~reg0.CLK
clk => init_slot[0].CLK
clk => init_slot[1].CLK
clk => init_slot[2].CLK
clk => init_slot[3].CLK
clk => init_slot[4].CLK
clk => phase_array.CLK0
reset => phase_array.OUTPUTSELECT
reset => init_slot[0].ACLR
reset => init_slot[1].ACLR
reset => init_slot[2].ACLR
reset => init_slot[3].ACLR
reset => init_slot[4].ACLR
reset => memout[0]~reg0.ENA
reset => memout[17]~reg0.ENA
reset => memout[16]~reg0.ENA
reset => memout[15]~reg0.ENA
reset => memout[14]~reg0.ENA
reset => memout[13]~reg0.ENA
reset => memout[12]~reg0.ENA
reset => memout[11]~reg0.ENA
reset => memout[10]~reg0.ENA
reset => memout[9]~reg0.ENA
reset => memout[8]~reg0.ENA
reset => memout[7]~reg0.ENA
reset => memout[6]~reg0.ENA
reset => memout[5]~reg0.ENA
reset => memout[4]~reg0.ENA
reset => memout[3]~reg0.ENA
reset => memout[2]~reg0.ENA
reset => memout[1]~reg0.ENA
slot[0] => phase_array.DATAA
slot[0] => phase_array.RADDR
slot[1] => phase_array.DATAA
slot[1] => phase_array.RADDR1
slot[2] => phase_array.DATAA
slot[2] => phase_array.RADDR2
slot[3] => phase_array.DATAA
slot[3] => phase_array.RADDR3
slot[4] => phase_array.DATAA
slot[4] => phase_array.RADDR4
memwr => phase_array.DATAA
memout[0] <= memout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[1] <= memout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[2] <= memout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[3] <= memout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[4] <= memout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[5] <= memout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[6] <= memout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[7] <= memout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[8] <= memout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[9] <= memout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[10] <= memout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[11] <= memout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[12] <= memout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[13] <= memout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[14] <= memout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[15] <= memout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[16] <= memout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memout[17] <= memout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memin[0] => phase_array.DATAA
memin[1] => phase_array.DATAA
memin[2] => phase_array.DATAA
memin[3] => phase_array.DATAA
memin[4] => phase_array.DATAA
memin[5] => phase_array.DATAA
memin[6] => phase_array.DATAA
memin[7] => phase_array.DATAA
memin[8] => phase_array.DATAA
memin[9] => phase_array.DATAA
memin[10] => phase_array.DATAA
memin[11] => phase_array.DATAA
memin[12] => phase_array.DATAA
memin[13] => phase_array.DATAA
memin[14] => phase_array.DATAA
memin[15] => phase_array.DATAA
memin[16] => phase_array.DATAA
memin[17] => phase_array.DATAA


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op
clk => SineTable:u_sine_table.clk
clk => faddr[0]~reg0.CLK
clk => faddr[1]~reg0.CLK
clk => faddr[2]~reg0.CLK
clk => faddr[3]~reg0.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => addr[13].CLK
clk => addr[14].CLK
clk => addr[15].CLK
clk => addr[16].CLK
clk => addr[17].CLK
clk => ff_egout[0].CLK
clk => ff_egout[1].CLK
clk => ff_egout[2].CLK
clk => ff_egout[3].CLK
clk => ff_egout[4].CLK
clk => ff_egout[5].CLK
clk => ff_egout[6].CLK
clk => ff_egout[7].CLK
clk => ff_egout[8].CLK
clk => ff_egout[9].CLK
clk => ff_egout[10].CLK
clk => ff_egout[11].CLK
clk => ff_egout[12].CLK
clk => opout[0]~reg0.CLK
clk => opout[1]~reg0.CLK
clk => opout[2]~reg0.CLK
clk => opout[3]~reg0.CLK
clk => opout[4]~reg0.CLK
clk => opout[5]~reg0.CLK
clk => opout[6]~reg0.CLK
clk => opout[7]~reg0.CLK
clk => opout[8]~reg0.CLK
clk => opout[9]~reg0.CLK
clk => opout[10]~reg0.CLK
clk => opout[11]~reg0.CLK
clk => opout[12]~reg0.CLK
clk => opout[13]~reg0.CLK
reset => ff_egout[0].ACLR
reset => ff_egout[1].ACLR
reset => ff_egout[2].ACLR
reset => ff_egout[3].ACLR
reset => ff_egout[4].ACLR
reset => ff_egout[5].ACLR
reset => ff_egout[6].ACLR
reset => ff_egout[7].ACLR
reset => ff_egout[8].ACLR
reset => ff_egout[9].ACLR
reset => ff_egout[10].ACLR
reset => ff_egout[11].ACLR
reset => ff_egout[12].ACLR
reset => opout[0]~reg0.ACLR
reset => opout[1]~reg0.ACLR
reset => opout[2]~reg0.ACLR
reset => opout[3]~reg0.ACLR
reset => opout[4]~reg0.ACLR
reset => opout[5]~reg0.ACLR
reset => opout[6]~reg0.ACLR
reset => opout[7]~reg0.ACLR
reset => opout[8]~reg0.ACLR
reset => opout[9]~reg0.ACLR
reset => opout[10]~reg0.ACLR
reset => opout[11]~reg0.ACLR
reset => opout[12]~reg0.ACLR
reset => opout[13]~reg0.ACLR
reset => faddr[0]~reg0.ENA
reset => addr[17].ENA
reset => addr[16].ENA
reset => addr[15].ENA
reset => addr[14].ENA
reset => addr[13].ENA
reset => addr[12].ENA
reset => addr[11].ENA
reset => addr[10].ENA
reset => addr[9].ENA
reset => addr[8].ENA
reset => addr[7].ENA
reset => addr[6].ENA
reset => addr[5].ENA
reset => addr[4].ENA
reset => addr[3].ENA
reset => addr[2].ENA
reset => addr[1].ENA
reset => addr[0].ENA
reset => faddr[3]~reg0.ENA
reset => faddr[2]~reg0.ENA
reset => faddr[1]~reg0.ENA
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => addr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => faddr.OUTPUTSELECT
clkena => SineTable:u_sine_table.clkena
clkena => opout[13]~reg0.ENA
clkena => opout[12]~reg0.ENA
clkena => opout[11]~reg0.ENA
clkena => opout[10]~reg0.ENA
clkena => opout[9]~reg0.ENA
clkena => opout[8]~reg0.ENA
clkena => opout[7]~reg0.ENA
clkena => opout[6]~reg0.ENA
clkena => opout[5]~reg0.ENA
clkena => opout[4]~reg0.ENA
clkena => opout[3]~reg0.ENA
clkena => opout[2]~reg0.ENA
clkena => opout[1]~reg0.ENA
clkena => opout[0]~reg0.ENA
clkena => ff_egout[12].ENA
clkena => ff_egout[11].ENA
clkena => ff_egout[10].ENA
clkena => ff_egout[9].ENA
clkena => ff_egout[8].ENA
clkena => ff_egout[7].ENA
clkena => ff_egout[6].ENA
clkena => ff_egout[5].ENA
clkena => ff_egout[4].ENA
clkena => ff_egout[3].ENA
clkena => ff_egout[2].ENA
clkena => ff_egout[1].ENA
clkena => ff_egout[0].ENA
slot[0] => w_modula[17].OUTPUTSELECT
slot[0] => w_modula[16].OUTPUTSELECT
slot[0] => w_modula[15].OUTPUTSELECT
slot[0] => w_modula[14].OUTPUTSELECT
slot[0] => w_modula[13].OUTPUTSELECT
slot[0] => w_modula[12].OUTPUTSELECT
slot[0] => w_modula[11].OUTPUTSELECT
slot[0] => w_modula[10].OUTPUTSELECT
slot[0] => w_modula[9].OUTPUTSELECT
slot[0] => w_modula[8].OUTPUTSELECT
slot[0] => w_modula[7].OUTPUTSELECT
slot[0] => w_modula[6].OUTPUTSELECT
slot[0] => w_modula[5].OUTPUTSELECT
slot[0] => w_modula[4].OUTPUTSELECT
slot[0] => w_modula[3].OUTPUTSELECT
slot[0] => w_modula[2].OUTPUTSELECT
slot[0] => w_modula[1].OUTPUTSELECT
slot[0] => w_modula[0].OUTPUTSELECT
slot[0] => Equal2.IN11
slot[0] => Equal3.IN11
slot[0] => Equal4.IN11
slot[0] => Equal5.IN11
slot[0] => faddr.OUTPUTSELECT
slot[0] => faddr.OUTPUTSELECT
slot[0] => faddr.OUTPUTSELECT
slot[0] => faddr.OUTPUTSELECT
slot[1] => Equal2.IN10
slot[1] => Equal3.IN10
slot[1] => Equal4.IN10
slot[1] => Equal5.IN10
slot[1] => Add2.IN8
slot[1] => Equal8.IN3
slot[2] => Equal2.IN9
slot[2] => Equal3.IN9
slot[2] => Equal4.IN9
slot[2] => Equal5.IN9
slot[2] => Add2.IN7
slot[2] => Equal8.IN2
slot[3] => Equal2.IN8
slot[3] => Equal3.IN8
slot[3] => Equal4.IN8
slot[3] => Equal5.IN8
slot[3] => Add2.IN6
slot[3] => Equal8.IN1
slot[4] => Equal2.IN7
slot[4] => Equal3.IN7
slot[4] => Equal4.IN7
slot[4] => Equal5.IN7
slot[4] => Add2.IN5
slot[4] => Equal8.IN0
stage[0] => Equal1.IN3
stage[0] => Equal6.IN3
stage[0] => Equal7.IN3
stage[0] => Equal9.IN3
stage[1] => Equal1.IN2
stage[1] => Equal6.IN2
stage[1] => Equal7.IN2
stage[1] => Equal9.IN2
rhythm => process_0.IN1
rhythm => process_0.IN1
rhythm => process_0.IN1
WF => SineTable:u_sine_table.wf
FB[0] => Equal0.IN5
FB[0] => ShiftRight0.IN12
FB[1] => Equal0.IN4
FB[1] => ShiftRight0.IN13
FB[2] => Equal0.IN3
FB[2] => ShiftRight0.IN14
noise => addr.DATAB
pgout[0] => Add0.IN18
pgout[0] => Add1.IN36
pgout[0] => addr.DATAB
pgout[1] => Add0.IN17
pgout[1] => Add1.IN35
pgout[1] => addr.DATAB
pgout[2] => Add0.IN16
pgout[2] => Add1.IN34
pgout[2] => addr.DATAB
pgout[3] => Add0.IN15
pgout[3] => Add1.IN33
pgout[3] => addr.DATAB
pgout[4] => Add0.IN14
pgout[4] => Add1.IN32
pgout[4] => addr.DATAB
pgout[5] => Add0.IN13
pgout[5] => Add1.IN31
pgout[5] => addr.DATAB
pgout[6] => Add0.IN12
pgout[6] => Add1.IN30
pgout[6] => addr.DATAB
pgout[7] => Add0.IN11
pgout[7] => Add1.IN29
pgout[7] => addr.DATAB
pgout[8] => Add0.IN10
pgout[8] => Add1.IN28
pgout[8] => addr.DATAB
pgout[9] => Add0.IN9
pgout[9] => Add1.IN27
pgout[9] => addr.DATAB
pgout[10] => Add0.IN8
pgout[10] => Add1.IN26
pgout[10] => addr.DATAB
pgout[11] => Add0.IN7
pgout[11] => Add1.IN25
pgout[11] => addr.DATAB
pgout[12] => Add0.IN6
pgout[12] => Add1.IN24
pgout[12] => addr.DATAB
pgout[13] => Add0.IN5
pgout[13] => Add1.IN23
pgout[13] => addr.DATAB
pgout[14] => Add0.IN4
pgout[14] => Add1.IN22
pgout[14] => addr.DATAB
pgout[15] => Add0.IN3
pgout[15] => Add1.IN21
pgout[15] => addr.DATAB
pgout[16] => Add0.IN2
pgout[16] => Add1.IN20
pgout[16] => addr.DATAB
pgout[17] => Add0.IN1
pgout[17] => Add1.IN19
pgout[17] => addr.DATAB
pgout[17] => addr.DATAB
egout[0] => ff_egout.DATAB
egout[1] => ff_egout.DATAB
egout[2] => ff_egout.DATAB
egout[3] => ff_egout.DATAB
egout[4] => ff_egout.DATAB
egout[5] => ff_egout.DATAB
egout[6] => ff_egout.DATAB
egout[7] => ff_egout.DATAB
egout[8] => ff_egout.DATAB
egout[9] => ff_egout.DATAB
egout[10] => ff_egout.DATAB
egout[11] => ff_egout.DATAB
egout[12] => ff_egout.DATAB
faddr[0] <= faddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
faddr[1] <= faddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
faddr[2] <= faddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
faddr[3] <= faddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fdata.value[0] => w_modula[11].DATAB
fdata.value[0] => ShiftRight0.IN23
fdata.value[1] => w_modula[12].DATAB
fdata.value[1] => ShiftRight0.IN22
fdata.value[2] => w_modula[13].DATAB
fdata.value[2] => ShiftRight0.IN21
fdata.value[3] => w_modula[14].DATAB
fdata.value[3] => ShiftRight0.IN20
fdata.value[4] => w_modula[15].DATAB
fdata.value[4] => ShiftRight0.IN19
fdata.value[5] => w_modula[16].DATAB
fdata.value[5] => ShiftRight0.IN18
fdata.value[6] => w_modula[17].DATAB
fdata.value[6] => ShiftRight0.IN17
fdata.value[7] => ShiftRight0.IN16
fdata.value[8] => ShiftRight0.IN15
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
fdata.sign => addr.OUTPUTSELECT
opout[0] <= opout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[1] <= opout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[2] <= opout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[3] <= opout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[4] <= opout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[5] <= opout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[6] <= opout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[7] <= opout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[8] <= opout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[9] <= opout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[10] <= opout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[11] <= opout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[12] <= opout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opout[13] <= opout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table
clk => ff_data[0].CLK
clk => ff_data[1].CLK
clk => ff_data[2].CLK
clk => ff_data[3].CLK
clk => ff_data[4].CLK
clk => ff_data[5].CLK
clk => ff_data[6].CLK
clk => ff_data[7].CLK
clk => ff_data[8].CLK
clk => ff_data[9].CLK
clk => ff_data[10].CLK
clk => ff_data[11].CLK
clk => ff_data[12].CLK
clk => ff_data[13].CLK
clk => ff_weight[0].CLK
clk => ff_weight[1].CLK
clk => ff_weight[2].CLK
clk => ff_weight[3].CLK
clk => ff_weight[4].CLK
clk => ff_weight[5].CLK
clk => ff_weight[6].CLK
clk => ff_weight[7].CLK
clk => ff_weight[8].CLK
clk => ff_wf.CLK
clk => ff_sign.CLK
clk => ff_data1[0].CLK
clk => ff_data1[1].CLK
clk => ff_data1[2].CLK
clk => ff_data1[3].CLK
clk => ff_data1[4].CLK
clk => ff_data1[5].CLK
clk => ff_data1[6].CLK
clk => ff_data1[7].CLK
clk => ff_data1[8].CLK
clk => ff_data1[9].CLK
clk => ff_data1[10].CLK
clk => ff_data0[0].CLK
clk => ff_data0[1].CLK
clk => ff_data0[2].CLK
clk => ff_data0[3].CLK
clk => ff_data0[4].CLK
clk => ff_data0[5].CLK
clk => ff_data0[6].CLK
clk => ff_data0[7].CLK
clk => ff_data0[8].CLK
clk => ff_data0[9].CLK
clk => ff_data0[10].CLK
clkena => ff_data[2].ENA
clkena => ff_data[1].ENA
clkena => ff_data[0].ENA
clkena => ff_data1[0].ENA
clkena => ff_weight[0].ENA
clkena => ff_data[3].ENA
clkena => ff_data[4].ENA
clkena => ff_data[5].ENA
clkena => ff_data[6].ENA
clkena => ff_data[7].ENA
clkena => ff_data[8].ENA
clkena => ff_data[9].ENA
clkena => ff_data[10].ENA
clkena => ff_data[11].ENA
clkena => ff_data[12].ENA
clkena => ff_data[13].ENA
clkena => ff_weight[1].ENA
clkena => ff_weight[2].ENA
clkena => ff_weight[3].ENA
clkena => ff_weight[4].ENA
clkena => ff_weight[5].ENA
clkena => ff_weight[6].ENA
clkena => ff_weight[7].ENA
clkena => ff_weight[8].ENA
clkena => ff_wf.ENA
clkena => ff_sign.ENA
clkena => ff_data1[1].ENA
clkena => ff_data1[2].ENA
clkena => ff_data1[3].ENA
clkena => ff_data1[4].ENA
clkena => ff_data1[5].ENA
clkena => ff_data1[6].ENA
clkena => ff_data1[7].ENA
clkena => ff_data1[8].ENA
clkena => ff_data1[9].ENA
clkena => ff_data1[10].ENA
clkena => ff_data0[0].ENA
clkena => ff_data0[1].ENA
clkena => ff_data0[2].ENA
clkena => ff_data0[3].ENA
clkena => ff_data0[4].ENA
clkena => ff_data0[5].ENA
clkena => ff_data0[6].ENA
clkena => ff_data0[7].ENA
clkena => ff_data0[8].ENA
clkena => ff_data0[9].ENA
clkena => ff_data0[10].ENA
wf => ff_wf.IN0
addr[0] => ff_weight[0].DATAIN
addr[1] => ff_weight[1].DATAIN
addr[2] => ff_weight[2].DATAIN
addr[3] => ff_weight[3].DATAIN
addr[4] => ff_weight[4].DATAIN
addr[5] => ff_weight[5].DATAIN
addr[6] => ff_weight[6].DATAIN
addr[7] => ff_weight[7].DATAIN
addr[8] => ff_weight[8].DATAIN
addr[9] => w_xaddr[0].IN0
addr[9] => Add0.IN14
addr[9] => Equal0.IN13
addr[10] => w_xaddr[1].IN0
addr[10] => Add0.IN13
addr[10] => Equal0.IN12
addr[11] => w_xaddr[2].IN0
addr[11] => Add0.IN12
addr[11] => Equal0.IN11
addr[12] => w_xaddr[3].IN0
addr[12] => Add0.IN11
addr[12] => Equal0.IN10
addr[13] => w_xaddr[4].IN0
addr[13] => Add0.IN10
addr[13] => Equal0.IN9
addr[14] => w_xaddr[5].IN0
addr[14] => Add0.IN9
addr[14] => Equal0.IN8
addr[15] => w_xaddr[6].IN0
addr[15] => Add0.IN8
addr[15] => Equal0.IN7
addr[16] => w_xaddr[6].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[5].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[4].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[3].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[2].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[1].IN1
addr[16] => w_addr1.IN1
addr[16] => w_xaddr[0].IN1
addr[16] => w_addr1.IN1
addr[16] => w_addr1[6].DATAB
addr[16] => w_addr1[5].DATAB
addr[16] => w_addr1[4].DATAB
addr[16] => w_addr1[3].DATAB
addr[16] => w_addr1[2].DATAB
addr[16] => w_addr1[1].DATAB
addr[16] => w_addr1[0].DATAB
addr[17] => ff_wf.IN1
addr[17] => ff_sign.DATAIN
data[0] <= ff_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= ff_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= ff_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= ff_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= ff_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= ff_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= ff_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= ff_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= ff_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= ff_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= ff_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= ff_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= ff_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= ff_data[13].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|Operator:op|SineTable:u_sine_table|interpolate_mul:u_interpolate_mul
i0[0] => Mult0.IN9
i0[1] => Mult0.IN8
i0[2] => Mult0.IN7
i0[3] => Mult0.IN6
i0[4] => Mult0.IN5
i0[5] => Mult0.IN4
i0[6] => Mult0.IN3
i0[7] => Mult0.IN2
i0[8] => Mult0.IN1
i1[0] => Mult0.IN21
i1[1] => Mult0.IN20
i1[2] => Mult0.IN19
i1[3] => Mult0.IN18
i1[4] => Mult0.IN17
i1[5] => Mult0.IN16
i1[6] => Mult0.IN15
i1[7] => Mult0.IN14
i1[8] => Mult0.IN13
i1[9] => Mult0.IN12
i1[10] => Mult0.IN11
i1[11] => Mult0.IN10
o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og
clk => FeedbackMemory:Fmem.clk
clk => mo_wdata.value[0].CLK
clk => mo_wdata.value[1].CLK
clk => mo_wdata.value[2].CLK
clk => mo_wdata.value[3].CLK
clk => mo_wdata.value[4].CLK
clk => mo_wdata.value[5].CLK
clk => mo_wdata.value[6].CLK
clk => mo_wdata.value[7].CLK
clk => mo_wdata.value[8].CLK
clk => mo_wdata.sign.CLK
clk => fb_wdata.value[0].CLK
clk => fb_wdata.value[1].CLK
clk => fb_wdata.value[2].CLK
clk => fb_wdata.value[3].CLK
clk => fb_wdata.value[4].CLK
clk => fb_wdata.value[5].CLK
clk => fb_wdata.value[6].CLK
clk => fb_wdata.value[7].CLK
clk => fb_wdata.value[8].CLK
clk => fb_wdata.sign.CLK
clk => fb_addr[0].CLK
clk => fb_addr[1].CLK
clk => fb_addr[2].CLK
clk => fb_addr[3].CLK
clk => mo_addr[0].CLK
clk => mo_addr[1].CLK
clk => mo_addr[2].CLK
clk => mo_addr[3].CLK
clk => mo_addr[4].CLK
clk => fb_wr.CLK
clk => mo_wr.CLK
clk => OutputMemory:Mmem.clk
clk => LinearTable:Ltbl.clk
reset => FeedbackMemory:Fmem.reset
reset => fb_wr.ACLR
reset => mo_wr.ACLR
reset => OutputMemory:Mmem.reset
reset => LinearTable:Ltbl.reset
reset => mo_wdata.value[0].ENA
reset => mo_addr[4].ENA
reset => mo_addr[3].ENA
reset => mo_addr[2].ENA
reset => mo_addr[1].ENA
reset => mo_addr[0].ENA
reset => fb_addr[3].ENA
reset => fb_addr[2].ENA
reset => fb_addr[1].ENA
reset => fb_addr[0].ENA
reset => fb_wdata.sign.ENA
reset => fb_wdata.value[8].ENA
reset => fb_wdata.value[7].ENA
reset => fb_wdata.value[6].ENA
reset => fb_wdata.value[5].ENA
reset => fb_wdata.value[4].ENA
reset => fb_wdata.value[3].ENA
reset => fb_wdata.value[2].ENA
reset => fb_wdata.value[1].ENA
reset => fb_wdata.value[0].ENA
reset => mo_wdata.sign.ENA
reset => mo_wdata.value[8].ENA
reset => mo_wdata.value[7].ENA
reset => mo_wdata.value[6].ENA
reset => mo_wdata.value[5].ENA
reset => mo_wdata.value[4].ENA
reset => mo_wdata.value[3].ENA
reset => mo_wdata.value[2].ENA
reset => mo_wdata.value[1].ENA
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => mo_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_addr.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => fb_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wdata.OUTPUTSELECT
clkena => mo_wr.ENA
clkena => fb_wr.ENA
slot[0] => mo_addr.DATAB
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_addr.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wdata.OUTPUTSELECT
slot[0] => fb_wr.OUTPUTSELECT
slot[1] => fb_addr.DATAB
slot[1] => mo_addr.DATAB
slot[2] => fb_addr.DATAB
slot[2] => mo_addr.DATAB
slot[3] => fb_addr.DATAB
slot[3] => mo_addr.DATAB
slot[4] => fb_addr.DATAB
slot[4] => mo_addr.DATAB
stage[0] => Equal0.IN5
stage[0] => Equal1.IN5
stage[0] => Equal2.IN5
stage[0] => Equal3.IN5
stage[1] => Equal0.IN4
stage[1] => Equal1.IN4
stage[1] => Equal2.IN4
stage[1] => Equal3.IN4
rhythm => ~NO_FANOUT~
opout[0] => LinearTable:Ltbl.addr[0]
opout[1] => LinearTable:Ltbl.addr[1]
opout[2] => LinearTable:Ltbl.addr[2]
opout[3] => LinearTable:Ltbl.addr[3]
opout[4] => LinearTable:Ltbl.addr[4]
opout[5] => LinearTable:Ltbl.addr[5]
opout[6] => LinearTable:Ltbl.addr[6]
opout[7] => LinearTable:Ltbl.addr[7]
opout[8] => LinearTable:Ltbl.addr[8]
opout[9] => LinearTable:Ltbl.addr[9]
opout[10] => LinearTable:Ltbl.addr[10]
opout[11] => LinearTable:Ltbl.addr[11]
opout[12] => LinearTable:Ltbl.addr[12]
opout[13] => LinearTable:Ltbl.addr[13]
faddr[0] => FeedbackMemory:Fmem.raddr[0]
faddr[1] => FeedbackMemory:Fmem.raddr[1]
faddr[2] => FeedbackMemory:Fmem.raddr[2]
faddr[3] => FeedbackMemory:Fmem.raddr[3]
fdata.value[0] <= FeedbackMemory:Fmem.rdata.value[0]
fdata.value[1] <= FeedbackMemory:Fmem.rdata.value[1]
fdata.value[2] <= FeedbackMemory:Fmem.rdata.value[2]
fdata.value[3] <= FeedbackMemory:Fmem.rdata.value[3]
fdata.value[4] <= FeedbackMemory:Fmem.rdata.value[4]
fdata.value[5] <= FeedbackMemory:Fmem.rdata.value[5]
fdata.value[6] <= FeedbackMemory:Fmem.rdata.value[6]
fdata.value[7] <= FeedbackMemory:Fmem.rdata.value[7]
fdata.value[8] <= FeedbackMemory:Fmem.rdata.value[8]
fdata.sign <= FeedbackMemory:Fmem.rdata.sign
maddr[0] => OutputMemory:Mmem.addr2[0]
maddr[1] => OutputMemory:Mmem.addr2[1]
maddr[2] => OutputMemory:Mmem.addr2[2]
maddr[3] => OutputMemory:Mmem.addr2[3]
maddr[4] => OutputMemory:Mmem.addr2[4]
mdata.value[0] <= OutputMemory:Mmem.rdata2.value[0]
mdata.value[1] <= OutputMemory:Mmem.rdata2.value[1]
mdata.value[2] <= OutputMemory:Mmem.rdata2.value[2]
mdata.value[3] <= OutputMemory:Mmem.rdata2.value[3]
mdata.value[4] <= OutputMemory:Mmem.rdata2.value[4]
mdata.value[5] <= OutputMemory:Mmem.rdata2.value[5]
mdata.value[6] <= OutputMemory:Mmem.rdata2.value[6]
mdata.value[7] <= OutputMemory:Mmem.rdata2.value[7]
mdata.value[8] <= OutputMemory:Mmem.rdata2.value[8]
mdata.sign <= OutputMemory:Mmem.rdata2.sign


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|FeedbackMemory:Fmem
clk => data_array~14.CLK
clk => data_array~0.CLK
clk => data_array~1.CLK
clk => data_array~2.CLK
clk => data_array~3.CLK
clk => data_array~4.CLK
clk => data_array~5.CLK
clk => data_array~6.CLK
clk => data_array~7.CLK
clk => data_array~8.CLK
clk => data_array~9.CLK
clk => data_array~10.CLK
clk => data_array~11.CLK
clk => data_array~12.CLK
clk => data_array~13.CLK
clk => rdata.value[0]~reg0.CLK
clk => rdata.value[1]~reg0.CLK
clk => rdata.value[2]~reg0.CLK
clk => rdata.value[3]~reg0.CLK
clk => rdata.value[4]~reg0.CLK
clk => rdata.value[5]~reg0.CLK
clk => rdata.value[6]~reg0.CLK
clk => rdata.value[7]~reg0.CLK
clk => rdata.value[8]~reg0.CLK
clk => rdata.sign~reg0.CLK
clk => init_ch[0].CLK
clk => init_ch[1].CLK
clk => init_ch[2].CLK
clk => init_ch[3].CLK
clk => data_array.CLK0
reset => data_array.OUTPUTSELECT
reset => init_ch[0].ACLR
reset => init_ch[1].ACLR
reset => init_ch[2].ACLR
reset => init_ch[3].ACLR
reset => rdata.value[0]~reg0.ENA
reset => rdata.sign~reg0.ENA
reset => rdata.value[8]~reg0.ENA
reset => rdata.value[7]~reg0.ENA
reset => rdata.value[6]~reg0.ENA
reset => rdata.value[5]~reg0.ENA
reset => rdata.value[4]~reg0.ENA
reset => rdata.value[3]~reg0.ENA
reset => rdata.value[2]~reg0.ENA
reset => rdata.value[1]~reg0.ENA
wr => data_array.DATAA
waddr[0] => data_array.DATAA
waddr[1] => data_array.DATAA
waddr[2] => data_array.DATAA
waddr[3] => data_array.DATAA
wdata.value[0] => data_array.DATAA
wdata.value[1] => data_array.DATAA
wdata.value[2] => data_array.DATAA
wdata.value[3] => data_array.DATAA
wdata.value[4] => data_array.DATAA
wdata.value[5] => data_array.DATAA
wdata.value[6] => data_array.DATAA
wdata.value[7] => data_array.DATAA
wdata.value[8] => data_array.DATAA
wdata.sign => data_array.DATAA
raddr[0] => data_array.RADDR
raddr[1] => data_array.RADDR1
raddr[2] => data_array.RADDR2
raddr[3] => data_array.RADDR3
rdata.value[0] <= rdata.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[1] <= rdata.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[2] <= rdata.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[3] <= rdata.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[4] <= rdata.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[5] <= rdata.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[6] <= rdata.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[7] <= rdata.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[8] <= rdata.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.sign <= rdata.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|OutputMemory:Mmem
clk => data_array~15.CLK
clk => data_array~0.CLK
clk => data_array~1.CLK
clk => data_array~2.CLK
clk => data_array~3.CLK
clk => data_array~4.CLK
clk => data_array~5.CLK
clk => data_array~6.CLK
clk => data_array~7.CLK
clk => data_array~8.CLK
clk => data_array~9.CLK
clk => data_array~10.CLK
clk => data_array~11.CLK
clk => data_array~12.CLK
clk => data_array~13.CLK
clk => data_array~14.CLK
clk => rdata2.value[0]~reg0.CLK
clk => rdata2.value[1]~reg0.CLK
clk => rdata2.value[2]~reg0.CLK
clk => rdata2.value[3]~reg0.CLK
clk => rdata2.value[4]~reg0.CLK
clk => rdata2.value[5]~reg0.CLK
clk => rdata2.value[6]~reg0.CLK
clk => rdata2.value[7]~reg0.CLK
clk => rdata2.value[8]~reg0.CLK
clk => rdata2.sign~reg0.CLK
clk => rdata.value[0]~reg0.CLK
clk => rdata.value[1]~reg0.CLK
clk => rdata.value[2]~reg0.CLK
clk => rdata.value[3]~reg0.CLK
clk => rdata.value[4]~reg0.CLK
clk => rdata.value[5]~reg0.CLK
clk => rdata.value[6]~reg0.CLK
clk => rdata.value[7]~reg0.CLK
clk => rdata.value[8]~reg0.CLK
clk => rdata.sign~reg0.CLK
clk => init_ch[0].CLK
clk => init_ch[1].CLK
clk => init_ch[2].CLK
clk => init_ch[3].CLK
clk => init_ch[4].CLK
clk => data_array.CLK0
reset => data_array.OUTPUTSELECT
reset => init_ch[0].ACLR
reset => init_ch[1].ACLR
reset => init_ch[2].ACLR
reset => init_ch[3].ACLR
reset => init_ch[4].ACLR
reset => rdata2.value[0]~reg0.ENA
reset => rdata.sign~reg0.ENA
reset => rdata.value[8]~reg0.ENA
reset => rdata.value[7]~reg0.ENA
reset => rdata.value[6]~reg0.ENA
reset => rdata.value[5]~reg0.ENA
reset => rdata.value[4]~reg0.ENA
reset => rdata.value[3]~reg0.ENA
reset => rdata.value[2]~reg0.ENA
reset => rdata.value[1]~reg0.ENA
reset => rdata.value[0]~reg0.ENA
reset => rdata2.sign~reg0.ENA
reset => rdata2.value[8]~reg0.ENA
reset => rdata2.value[7]~reg0.ENA
reset => rdata2.value[6]~reg0.ENA
reset => rdata2.value[5]~reg0.ENA
reset => rdata2.value[4]~reg0.ENA
reset => rdata2.value[3]~reg0.ENA
reset => rdata2.value[2]~reg0.ENA
reset => rdata2.value[1]~reg0.ENA
wr => data_array.DATAA
addr[0] => data_array.DATAA
addr[0] => data_array.RADDR
addr[1] => data_array.DATAA
addr[1] => data_array.RADDR1
addr[2] => data_array.DATAA
addr[2] => data_array.RADDR2
addr[3] => data_array.DATAA
addr[3] => data_array.RADDR3
addr[4] => data_array.DATAA
addr[4] => data_array.RADDR4
wdata.value[0] => data_array.DATAA
wdata.value[1] => data_array.DATAA
wdata.value[2] => data_array.DATAA
wdata.value[3] => data_array.DATAA
wdata.value[4] => data_array.DATAA
wdata.value[5] => data_array.DATAA
wdata.value[6] => data_array.DATAA
wdata.value[7] => data_array.DATAA
wdata.value[8] => data_array.DATAA
wdata.sign => data_array.DATAA
rdata.value[0] <= rdata.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[1] <= rdata.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[2] <= rdata.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[3] <= rdata.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[4] <= rdata.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[5] <= rdata.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[6] <= rdata.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[7] <= rdata.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.value[8] <= rdata.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata.sign <= rdata.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2[0] => data_array.PORTBRADDR
addr2[1] => data_array.PORTBRADDR1
addr2[2] => data_array.PORTBRADDR2
addr2[3] => data_array.PORTBRADDR3
addr2[4] => data_array.PORTBRADDR4
rdata2.value[0] <= rdata2.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[1] <= rdata2.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[2] <= rdata2.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[3] <= rdata2.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[4] <= rdata2.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[5] <= rdata2.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[6] <= rdata2.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[7] <= rdata2.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.value[8] <= rdata2.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata2.sign <= rdata2.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl
clk => data.value[0]~reg0.CLK
clk => data.value[1]~reg0.CLK
clk => data.value[2]~reg0.CLK
clk => data.value[3]~reg0.CLK
clk => data.value[4]~reg0.CLK
clk => data.value[5]~reg0.CLK
clk => data.value[6]~reg0.CLK
clk => data.value[7]~reg0.CLK
clk => data.value[8]~reg0.CLK
clk => data.sign~reg0.CLK
clk => ff_weight[0].CLK
clk => ff_weight[1].CLK
clk => ff_weight[2].CLK
clk => ff_weight[3].CLK
clk => ff_weight[4].CLK
clk => ff_weight[5].CLK
clk => ff_sign.CLK
clk => ff_data1[0].CLK
clk => ff_data1[1].CLK
clk => ff_data1[2].CLK
clk => ff_data1[3].CLK
clk => ff_data1[4].CLK
clk => ff_data1[5].CLK
clk => ff_data1[6].CLK
clk => ff_data1[7].CLK
clk => ff_data1[8].CLK
clk => ff_data0[0].CLK
clk => ff_data0[1].CLK
clk => ff_data0[2].CLK
clk => ff_data0[3].CLK
clk => ff_data0[4].CLK
clk => ff_data0[5].CLK
clk => ff_data0[6].CLK
clk => ff_data0[7].CLK
clk => ff_data0[8].CLK
reset => ~NO_FANOUT~
addr[0] => ff_weight[0].DATAIN
addr[1] => ff_weight[1].DATAIN
addr[2] => ff_weight[2].DATAIN
addr[3] => ff_weight[3].DATAIN
addr[4] => ff_weight[4].DATAIN
addr[5] => ff_weight[5].DATAIN
addr[6] => Equal0.IN13
addr[6] => Add0.IN14
addr[6] => Mux0.IN134
addr[6] => Mux1.IN134
addr[6] => Mux2.IN134
addr[6] => Mux3.IN134
addr[6] => Mux4.IN134
addr[6] => Mux5.IN134
addr[6] => Mux6.IN134
addr[6] => Mux7.IN134
addr[6] => Mux8.IN134
addr[7] => Equal0.IN12
addr[7] => Add0.IN13
addr[7] => Mux0.IN133
addr[7] => Mux1.IN133
addr[7] => Mux2.IN133
addr[7] => Mux3.IN133
addr[7] => Mux4.IN133
addr[7] => Mux5.IN133
addr[7] => Mux6.IN133
addr[7] => Mux7.IN133
addr[7] => Mux8.IN133
addr[8] => Equal0.IN11
addr[8] => Add0.IN12
addr[8] => Mux0.IN132
addr[8] => Mux1.IN132
addr[8] => Mux2.IN132
addr[8] => Mux3.IN132
addr[8] => Mux4.IN132
addr[8] => Mux5.IN132
addr[8] => Mux6.IN132
addr[8] => Mux7.IN132
addr[8] => Mux8.IN132
addr[9] => Equal0.IN10
addr[9] => Add0.IN11
addr[9] => Mux0.IN131
addr[9] => Mux1.IN131
addr[9] => Mux2.IN131
addr[9] => Mux3.IN131
addr[9] => Mux4.IN131
addr[9] => Mux5.IN131
addr[9] => Mux6.IN131
addr[9] => Mux7.IN131
addr[9] => Mux8.IN131
addr[10] => Equal0.IN9
addr[10] => Add0.IN10
addr[10] => Mux0.IN130
addr[10] => Mux1.IN130
addr[10] => Mux2.IN130
addr[10] => Mux3.IN130
addr[10] => Mux4.IN130
addr[10] => Mux5.IN130
addr[10] => Mux6.IN130
addr[10] => Mux7.IN130
addr[10] => Mux8.IN130
addr[11] => Equal0.IN8
addr[11] => Add0.IN9
addr[11] => Mux0.IN129
addr[11] => Mux1.IN129
addr[11] => Mux2.IN129
addr[11] => Mux3.IN129
addr[11] => Mux4.IN129
addr[11] => Mux5.IN129
addr[11] => Mux6.IN129
addr[11] => Mux7.IN129
addr[11] => Mux8.IN129
addr[12] => Equal0.IN7
addr[12] => Add0.IN8
addr[12] => Mux0.IN128
addr[12] => Mux1.IN128
addr[12] => Mux2.IN128
addr[12] => Mux3.IN128
addr[12] => Mux4.IN128
addr[12] => Mux5.IN128
addr[12] => Mux6.IN128
addr[12] => Mux7.IN128
addr[12] => Mux8.IN128
addr[13] => ff_sign.DATAIN
data.value[0] <= data.value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[1] <= data.value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[2] <= data.value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[3] <= data.value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[4] <= data.value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[5] <= data.value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[6] <= data.value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[7] <= data.value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.value[8] <= data.value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data.sign <= data.sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|OutputGenerator:og|LinearTable:Ltbl|linear_table_mul:u_linear_table_mul
i0[0] => Mult0.IN6
i0[1] => Mult0.IN5
i0[2] => Mult0.IN4
i0[3] => Mult0.IN3
i0[4] => Mult0.IN2
i0[5] => Mult0.IN1
i1[0] => Mult0.IN16
i1[1] => Mult0.IN15
i1[2] => Mult0.IN14
i1[3] => Mult0.IN13
i1[4] => Mult0.IN12
i1[5] => Mult0.IN11
i1[6] => Mult0.IN10
i1[7] => Mult0.IN9
i1[8] => Mult0.IN8
i1[9] => Mult0.IN7
o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|eseopll:U32|opll:U1|TemporalMixer:tm
clk => rmute.CLK
clk => mmute.CLK
clk => maddr[0]~reg0.CLK
clk => maddr[1]~reg0.CLK
clk => maddr[2]~reg0.CLK
clk => maddr[3]~reg0.CLK
clk => maddr[4]~reg0.CLK
clk => ro[0]~reg0.CLK
clk => ro[1]~reg0.CLK
clk => ro[2]~reg0.CLK
clk => ro[3]~reg0.CLK
clk => ro[4]~reg0.CLK
clk => ro[5]~reg0.CLK
clk => ro[6]~reg0.CLK
clk => ro[7]~reg0.CLK
clk => ro[8]~reg0.CLK
clk => ro[9]~reg0.CLK
clk => mo[0]~reg0.CLK
clk => mo[1]~reg0.CLK
clk => mo[2]~reg0.CLK
clk => mo[3]~reg0.CLK
clk => mo[4]~reg0.CLK
clk => mo[5]~reg0.CLK
clk => mo[6]~reg0.CLK
clk => mo[7]~reg0.CLK
clk => mo[8]~reg0.CLK
clk => mo[9]~reg0.CLK
reset => rmute.PRESET
reset => mmute.PRESET
reset => maddr[0]~reg0.ACLR
reset => maddr[1]~reg0.ACLR
reset => maddr[2]~reg0.ACLR
reset => maddr[3]~reg0.ACLR
reset => maddr[4]~reg0.ACLR
reset => ro[0]~reg0.ACLR
reset => ro[1]~reg0.ACLR
reset => ro[2]~reg0.ACLR
reset => ro[3]~reg0.ACLR
reset => ro[4]~reg0.ACLR
reset => ro[5]~reg0.ACLR
reset => ro[6]~reg0.ACLR
reset => ro[7]~reg0.ACLR
reset => ro[8]~reg0.ACLR
reset => ro[9]~reg0.ACLR
reset => mo[0]~reg0.ACLR
reset => mo[1]~reg0.ACLR
reset => mo[2]~reg0.ACLR
reset => mo[3]~reg0.ACLR
reset => mo[4]~reg0.ACLR
reset => mo[5]~reg0.ACLR
reset => mo[6]~reg0.ACLR
reset => mo[7]~reg0.ACLR
reset => mo[8]~reg0.ACLR
reset => mo[9]~reg0.ACLR
clkena => mo[9]~reg0.ENA
clkena => mo[8]~reg0.ENA
clkena => mo[7]~reg0.ENA
clkena => mo[6]~reg0.ENA
clkena => mo[5]~reg0.ENA
clkena => mo[4]~reg0.ENA
clkena => mo[3]~reg0.ENA
clkena => mo[2]~reg0.ENA
clkena => mo[1]~reg0.ENA
clkena => mo[0]~reg0.ENA
clkena => ro[9]~reg0.ENA
clkena => ro[8]~reg0.ENA
clkena => ro[7]~reg0.ENA
clkena => ro[6]~reg0.ENA
clkena => ro[5]~reg0.ENA
clkena => ro[4]~reg0.ENA
clkena => ro[3]~reg0.ENA
clkena => ro[2]~reg0.ENA
clkena => ro[1]~reg0.ENA
clkena => ro[0]~reg0.ENA
clkena => maddr[4]~reg0.ENA
clkena => maddr[3]~reg0.ENA
clkena => maddr[2]~reg0.ENA
clkena => maddr[1]~reg0.ENA
clkena => maddr[0]~reg0.ENA
clkena => mmute.ENA
clkena => rmute.ENA
slot[0] => Mux0.IN13
slot[0] => Mux1.IN13
slot[0] => Mux2.IN13
slot[0] => Mux3.IN13
slot[0] => Mux4.IN13
slot[0] => Mux5.IN22
slot[0] => Mux6.IN20
slot[0] => Mux7.IN20
slot[0] => Mux8.IN20
slot[0] => Mux9.IN20
slot[0] => Mux10.IN20
slot[0] => Mux11.IN22
slot[0] => Mux12.IN22
slot[1] => Mux0.IN12
slot[1] => Mux1.IN12
slot[1] => Mux2.IN12
slot[1] => Mux3.IN12
slot[1] => Mux4.IN12
slot[1] => Mux5.IN21
slot[1] => Mux6.IN19
slot[1] => Mux7.IN19
slot[1] => Mux8.IN19
slot[1] => Mux9.IN19
slot[1] => Mux10.IN19
slot[1] => Mux11.IN21
slot[1] => Mux12.IN21
slot[2] => Mux0.IN11
slot[2] => Mux1.IN11
slot[2] => Mux2.IN11
slot[2] => Mux3.IN11
slot[2] => Mux4.IN11
slot[2] => Mux5.IN20
slot[2] => Mux6.IN18
slot[2] => Mux7.IN18
slot[2] => Mux8.IN18
slot[2] => Mux9.IN18
slot[2] => Mux10.IN18
slot[2] => Mux11.IN20
slot[2] => Mux12.IN20
slot[3] => Mux0.IN10
slot[3] => Mux1.IN10
slot[3] => Mux2.IN10
slot[3] => Mux3.IN10
slot[3] => Mux4.IN10
slot[3] => Mux5.IN19
slot[3] => Mux6.IN17
slot[3] => Mux7.IN17
slot[3] => Mux8.IN17
slot[3] => Mux9.IN17
slot[3] => Mux10.IN17
slot[3] => Mux11.IN19
slot[3] => Mux12.IN19
slot[4] => Mux0.IN9
slot[4] => Mux1.IN9
slot[4] => Mux2.IN9
slot[4] => Mux3.IN9
slot[4] => Mux4.IN9
slot[4] => Mux5.IN18
slot[4] => Mux6.IN16
slot[4] => Mux7.IN16
slot[4] => Mux8.IN16
slot[4] => Mux9.IN16
slot[4] => Mux10.IN16
slot[4] => Mux11.IN18
slot[4] => Mux12.IN18
stage[0] => Equal0.IN5
stage[1] => Equal0.IN4
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => maddr.OUTPUTSELECT
rhythm => mmute.OUTPUTSELECT
rhythm => rmute.OUTPUTSELECT
maddr[0] <= maddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[1] <= maddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[2] <= maddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[3] <= maddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[4] <= maddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdata.value[0] => mo.DATAB
mdata.value[0] => Add0.IN8
mdata.value[1] => mo.DATAB
mdata.value[1] => Add0.IN7
mdata.value[2] => mo.DATAB
mdata.value[2] => Add0.IN6
mdata.value[3] => mo.DATAB
mdata.value[3] => Add0.IN5
mdata.value[4] => mo.DATAB
mdata.value[4] => Add0.IN4
mdata.value[5] => mo.DATAB
mdata.value[5] => Add0.IN3
mdata.value[6] => mo.DATAB
mdata.value[6] => Add0.IN2
mdata.value[7] => mo.DATAB
mdata.value[7] => Add0.IN1
mdata.value[8] => mo.DATAB
mdata.value[8] => Add0.IN0
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mdata.sign => mo.OUTPUTSELECT
mo[0] <= mo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[1] <= mo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[2] <= mo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[3] <= mo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[4] <= mo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[5] <= mo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[6] <= mo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[7] <= mo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[8] <= mo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mo[9] <= mo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[0] <= ro[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[1] <= ro[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[2] <= ro[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[3] <= ro[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[4] <= ro[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[5] <= ro[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[6] <= ro[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[7] <= ro[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[8] <= ro[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ro[9] <= ro[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|INTERPO:u_interpo
CLK21M => ODATA[0]~reg0.CLK
CLK21M => ODATA[1]~reg0.CLK
CLK21M => ODATA[2]~reg0.CLK
CLK21M => ODATA[3]~reg0.CLK
CLK21M => ODATA[4]~reg0.CLK
CLK21M => ODATA[5]~reg0.CLK
CLK21M => ODATA[6]~reg0.CLK
CLK21M => ODATA[7]~reg0.CLK
CLK21M => ODATA[8]~reg0.CLK
CLK21M => ODATA[9]~reg0.CLK
CLK21M => ODATA[10]~reg0.CLK
CLK21M => ODATA[11]~reg0.CLK
CLK21M => ODATA[12]~reg0.CLK
CLK21M => ODATA[13]~reg0.CLK
CLK21M => FF_WEIGHT[0].CLK
CLK21M => FF_WEIGHT[1].CLK
CLK21M => FF_WEIGHT[2].CLK
CLK21M => FF_D1[0].CLK
CLK21M => FF_D1[1].CLK
CLK21M => FF_D1[2].CLK
CLK21M => FF_D1[3].CLK
CLK21M => FF_D1[4].CLK
CLK21M => FF_D1[5].CLK
CLK21M => FF_D1[6].CLK
CLK21M => FF_D1[7].CLK
CLK21M => FF_D1[8].CLK
CLK21M => FF_D1[9].CLK
CLK21M => FF_D1[10].CLK
CLK21M => FF_D1[11].CLK
CLK21M => FF_D1[12].CLK
CLK21M => FF_D1[13].CLK
CLK21M => FF_D2[0].CLK
CLK21M => FF_D2[1].CLK
CLK21M => FF_D2[2].CLK
CLK21M => FF_D2[3].CLK
CLK21M => FF_D2[4].CLK
CLK21M => FF_D2[5].CLK
CLK21M => FF_D2[6].CLK
CLK21M => FF_D2[7].CLK
CLK21M => FF_D2[8].CLK
CLK21M => FF_D2[9].CLK
CLK21M => FF_D2[10].CLK
CLK21M => FF_D2[11].CLK
CLK21M => FF_D2[12].CLK
CLK21M => FF_D2[13].CLK
RESET => ODATA[0]~reg0.ACLR
RESET => ODATA[1]~reg0.ACLR
RESET => ODATA[2]~reg0.ACLR
RESET => ODATA[3]~reg0.ACLR
RESET => ODATA[4]~reg0.ACLR
RESET => ODATA[5]~reg0.ACLR
RESET => ODATA[6]~reg0.ACLR
RESET => ODATA[7]~reg0.ACLR
RESET => ODATA[8]~reg0.ACLR
RESET => ODATA[9]~reg0.ACLR
RESET => ODATA[10]~reg0.ACLR
RESET => ODATA[11]~reg0.ACLR
RESET => ODATA[12]~reg0.ACLR
RESET => ODATA[13]~reg0.ACLR
RESET => FF_WEIGHT[0].ACLR
RESET => FF_WEIGHT[1].ACLR
RESET => FF_WEIGHT[2].ACLR
RESET => FF_D1[0].ACLR
RESET => FF_D1[1].ACLR
RESET => FF_D1[2].ACLR
RESET => FF_D1[3].ACLR
RESET => FF_D1[4].ACLR
RESET => FF_D1[5].ACLR
RESET => FF_D1[6].ACLR
RESET => FF_D1[7].ACLR
RESET => FF_D1[8].ACLR
RESET => FF_D1[9].ACLR
RESET => FF_D1[10].ACLR
RESET => FF_D1[11].ACLR
RESET => FF_D1[12].ACLR
RESET => FF_D1[13].ACLR
RESET => FF_D2[0].ACLR
RESET => FF_D2[1].ACLR
RESET => FF_D2[2].ACLR
RESET => FF_D2[3].ACLR
RESET => FF_D2[4].ACLR
RESET => FF_D2[5].ACLR
RESET => FF_D2[6].ACLR
RESET => FF_D2[7].ACLR
RESET => FF_D2[8].ACLR
RESET => FF_D2[9].ACLR
RESET => FF_D2[10].ACLR
RESET => FF_D2[11].ACLR
RESET => FF_D2[12].ACLR
RESET => FF_D2[13].ACLR
CLKENA => FF_WEIGHT.OUTPUTSELECT
CLKENA => FF_WEIGHT.OUTPUTSELECT
CLKENA => FF_WEIGHT.OUTPUTSELECT
CLKENA => FF_D2[13].ENA
CLKENA => FF_D2[12].ENA
CLKENA => FF_D2[11].ENA
CLKENA => FF_D2[10].ENA
CLKENA => FF_D2[9].ENA
CLKENA => FF_D2[8].ENA
CLKENA => FF_D2[7].ENA
CLKENA => FF_D2[6].ENA
CLKENA => FF_D2[5].ENA
CLKENA => FF_D2[4].ENA
CLKENA => FF_D2[3].ENA
CLKENA => FF_D2[2].ENA
CLKENA => FF_D2[1].ENA
CLKENA => FF_D2[0].ENA
CLKENA => FF_D1[13].ENA
CLKENA => FF_D1[12].ENA
CLKENA => FF_D1[11].ENA
CLKENA => FF_D1[10].ENA
CLKENA => FF_D1[9].ENA
CLKENA => FF_D1[8].ENA
CLKENA => FF_D1[7].ENA
CLKENA => FF_D1[6].ENA
CLKENA => FF_D1[5].ENA
CLKENA => FF_D1[4].ENA
CLKENA => FF_D1[3].ENA
CLKENA => FF_D1[2].ENA
CLKENA => FF_D1[1].ENA
CLKENA => FF_D1[0].ENA
IDATA[0] => FF_D2[0].DATAIN
IDATA[1] => FF_D2[1].DATAIN
IDATA[2] => FF_D2[2].DATAIN
IDATA[3] => FF_D2[3].DATAIN
IDATA[4] => FF_D2[4].DATAIN
IDATA[5] => FF_D2[5].DATAIN
IDATA[6] => FF_D2[6].DATAIN
IDATA[7] => FF_D2[7].DATAIN
IDATA[8] => FF_D2[8].DATAIN
IDATA[9] => FF_D2[9].DATAIN
IDATA[10] => FF_D2[10].DATAIN
IDATA[11] => FF_D2[11].DATAIN
IDATA[12] => FF_D2[12].DATAIN
IDATA[13] => FF_D2[13].DATAIN
ODATA[0] <= ODATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[1] <= ODATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[2] <= ODATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[3] <= ODATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[4] <= ODATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[5] <= ODATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[6] <= ODATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[7] <= ODATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[8] <= ODATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[9] <= ODATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[10] <= ODATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[11] <= ODATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[12] <= ODATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ODATA[13] <= ODATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL
DIFF[0] => Mult0.IN15
DIFF[1] => Mult0.IN14
DIFF[2] => Mult0.IN13
DIFF[3] => Mult0.IN12
DIFF[4] => Mult0.IN11
DIFF[5] => Mult0.IN10
DIFF[6] => Mult0.IN9
DIFF[7] => Mult0.IN8
DIFF[8] => Mult0.IN7
DIFF[9] => Mult0.IN6
DIFF[10] => Mult0.IN5
DIFF[11] => Mult0.IN4
DIFF[12] => Mult0.IN3
DIFF[13] => Mult0.IN2
DIFF[14] => Mult0.IN1
WEIGHT[0] => Mult0.IN18
WEIGHT[1] => Mult0.IN17
WEIGHT[2] => Mult0.IN16
OFF[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
OFF[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|LPF2:u_lpf2
CLK21M => FF_OUT[0].CLK
CLK21M => FF_OUT[1].CLK
CLK21M => FF_OUT[2].CLK
CLK21M => FF_OUT[3].CLK
CLK21M => FF_OUT[4].CLK
CLK21M => FF_OUT[5].CLK
CLK21M => FF_OUT[6].CLK
CLK21M => FF_OUT[7].CLK
CLK21M => FF_OUT[8].CLK
CLK21M => FF_OUT[9].CLK
CLK21M => FF_OUT[10].CLK
CLK21M => FF_OUT[11].CLK
CLK21M => FF_OUT[12].CLK
CLK21M => FF_OUT[13].CLK
CLK21M => FF_D8[0].CLK
CLK21M => FF_D8[1].CLK
CLK21M => FF_D8[2].CLK
CLK21M => FF_D8[3].CLK
CLK21M => FF_D8[4].CLK
CLK21M => FF_D8[5].CLK
CLK21M => FF_D8[6].CLK
CLK21M => FF_D8[7].CLK
CLK21M => FF_D8[8].CLK
CLK21M => FF_D8[9].CLK
CLK21M => FF_D8[10].CLK
CLK21M => FF_D8[11].CLK
CLK21M => FF_D8[12].CLK
CLK21M => FF_D8[13].CLK
CLK21M => FF_D7[0].CLK
CLK21M => FF_D7[1].CLK
CLK21M => FF_D7[2].CLK
CLK21M => FF_D7[3].CLK
CLK21M => FF_D7[4].CLK
CLK21M => FF_D7[5].CLK
CLK21M => FF_D7[6].CLK
CLK21M => FF_D7[7].CLK
CLK21M => FF_D7[8].CLK
CLK21M => FF_D7[9].CLK
CLK21M => FF_D7[10].CLK
CLK21M => FF_D7[11].CLK
CLK21M => FF_D7[12].CLK
CLK21M => FF_D7[13].CLK
CLK21M => FF_D6[0].CLK
CLK21M => FF_D6[1].CLK
CLK21M => FF_D6[2].CLK
CLK21M => FF_D6[3].CLK
CLK21M => FF_D6[4].CLK
CLK21M => FF_D6[5].CLK
CLK21M => FF_D6[6].CLK
CLK21M => FF_D6[7].CLK
CLK21M => FF_D6[8].CLK
CLK21M => FF_D6[9].CLK
CLK21M => FF_D6[10].CLK
CLK21M => FF_D6[11].CLK
CLK21M => FF_D6[12].CLK
CLK21M => FF_D6[13].CLK
CLK21M => FF_D5[0].CLK
CLK21M => FF_D5[1].CLK
CLK21M => FF_D5[2].CLK
CLK21M => FF_D5[3].CLK
CLK21M => FF_D5[4].CLK
CLK21M => FF_D5[5].CLK
CLK21M => FF_D5[6].CLK
CLK21M => FF_D5[7].CLK
CLK21M => FF_D5[8].CLK
CLK21M => FF_D5[9].CLK
CLK21M => FF_D5[10].CLK
CLK21M => FF_D5[11].CLK
CLK21M => FF_D5[12].CLK
CLK21M => FF_D5[13].CLK
CLK21M => FF_D4[0].CLK
CLK21M => FF_D4[1].CLK
CLK21M => FF_D4[2].CLK
CLK21M => FF_D4[3].CLK
CLK21M => FF_D4[4].CLK
CLK21M => FF_D4[5].CLK
CLK21M => FF_D4[6].CLK
CLK21M => FF_D4[7].CLK
CLK21M => FF_D4[8].CLK
CLK21M => FF_D4[9].CLK
CLK21M => FF_D4[10].CLK
CLK21M => FF_D4[11].CLK
CLK21M => FF_D4[12].CLK
CLK21M => FF_D4[13].CLK
CLK21M => FF_D3[0].CLK
CLK21M => FF_D3[1].CLK
CLK21M => FF_D3[2].CLK
CLK21M => FF_D3[3].CLK
CLK21M => FF_D3[4].CLK
CLK21M => FF_D3[5].CLK
CLK21M => FF_D3[6].CLK
CLK21M => FF_D3[7].CLK
CLK21M => FF_D3[8].CLK
CLK21M => FF_D3[9].CLK
CLK21M => FF_D3[10].CLK
CLK21M => FF_D3[11].CLK
CLK21M => FF_D3[12].CLK
CLK21M => FF_D3[13].CLK
CLK21M => FF_D2[0].CLK
CLK21M => FF_D2[1].CLK
CLK21M => FF_D2[2].CLK
CLK21M => FF_D2[3].CLK
CLK21M => FF_D2[4].CLK
CLK21M => FF_D2[5].CLK
CLK21M => FF_D2[6].CLK
CLK21M => FF_D2[7].CLK
CLK21M => FF_D2[8].CLK
CLK21M => FF_D2[9].CLK
CLK21M => FF_D2[10].CLK
CLK21M => FF_D2[11].CLK
CLK21M => FF_D2[12].CLK
CLK21M => FF_D2[13].CLK
CLK21M => FF_D1[0].CLK
CLK21M => FF_D1[1].CLK
CLK21M => FF_D1[2].CLK
CLK21M => FF_D1[3].CLK
CLK21M => FF_D1[4].CLK
CLK21M => FF_D1[5].CLK
CLK21M => FF_D1[6].CLK
CLK21M => FF_D1[7].CLK
CLK21M => FF_D1[8].CLK
CLK21M => FF_D1[9].CLK
CLK21M => FF_D1[10].CLK
CLK21M => FF_D1[11].CLK
CLK21M => FF_D1[12].CLK
CLK21M => FF_D1[13].CLK
RESET => FF_OUT[0].ACLR
RESET => FF_OUT[1].ACLR
RESET => FF_OUT[2].ACLR
RESET => FF_OUT[3].ACLR
RESET => FF_OUT[4].ACLR
RESET => FF_OUT[5].ACLR
RESET => FF_OUT[6].ACLR
RESET => FF_OUT[7].ACLR
RESET => FF_OUT[8].ACLR
RESET => FF_OUT[9].ACLR
RESET => FF_OUT[10].ACLR
RESET => FF_OUT[11].ACLR
RESET => FF_OUT[12].ACLR
RESET => FF_OUT[13].ACLR
RESET => FF_D8[0].ACLR
RESET => FF_D8[1].ACLR
RESET => FF_D8[2].ACLR
RESET => FF_D8[3].ACLR
RESET => FF_D8[4].ACLR
RESET => FF_D8[5].ACLR
RESET => FF_D8[6].ACLR
RESET => FF_D8[7].ACLR
RESET => FF_D8[8].ACLR
RESET => FF_D8[9].ACLR
RESET => FF_D8[10].ACLR
RESET => FF_D8[11].ACLR
RESET => FF_D8[12].ACLR
RESET => FF_D8[13].ACLR
RESET => FF_D7[0].ACLR
RESET => FF_D7[1].ACLR
RESET => FF_D7[2].ACLR
RESET => FF_D7[3].ACLR
RESET => FF_D7[4].ACLR
RESET => FF_D7[5].ACLR
RESET => FF_D7[6].ACLR
RESET => FF_D7[7].ACLR
RESET => FF_D7[8].ACLR
RESET => FF_D7[9].ACLR
RESET => FF_D7[10].ACLR
RESET => FF_D7[11].ACLR
RESET => FF_D7[12].ACLR
RESET => FF_D7[13].ACLR
RESET => FF_D6[0].ACLR
RESET => FF_D6[1].ACLR
RESET => FF_D6[2].ACLR
RESET => FF_D6[3].ACLR
RESET => FF_D6[4].ACLR
RESET => FF_D6[5].ACLR
RESET => FF_D6[6].ACLR
RESET => FF_D6[7].ACLR
RESET => FF_D6[8].ACLR
RESET => FF_D6[9].ACLR
RESET => FF_D6[10].ACLR
RESET => FF_D6[11].ACLR
RESET => FF_D6[12].ACLR
RESET => FF_D6[13].ACLR
RESET => FF_D5[0].ACLR
RESET => FF_D5[1].ACLR
RESET => FF_D5[2].ACLR
RESET => FF_D5[3].ACLR
RESET => FF_D5[4].ACLR
RESET => FF_D5[5].ACLR
RESET => FF_D5[6].ACLR
RESET => FF_D5[7].ACLR
RESET => FF_D5[8].ACLR
RESET => FF_D5[9].ACLR
RESET => FF_D5[10].ACLR
RESET => FF_D5[11].ACLR
RESET => FF_D5[12].ACLR
RESET => FF_D5[13].ACLR
RESET => FF_D4[0].ACLR
RESET => FF_D4[1].ACLR
RESET => FF_D4[2].ACLR
RESET => FF_D4[3].ACLR
RESET => FF_D4[4].ACLR
RESET => FF_D4[5].ACLR
RESET => FF_D4[6].ACLR
RESET => FF_D4[7].ACLR
RESET => FF_D4[8].ACLR
RESET => FF_D4[9].ACLR
RESET => FF_D4[10].ACLR
RESET => FF_D4[11].ACLR
RESET => FF_D4[12].ACLR
RESET => FF_D4[13].ACLR
RESET => FF_D3[0].ACLR
RESET => FF_D3[1].ACLR
RESET => FF_D3[2].ACLR
RESET => FF_D3[3].ACLR
RESET => FF_D3[4].ACLR
RESET => FF_D3[5].ACLR
RESET => FF_D3[6].ACLR
RESET => FF_D3[7].ACLR
RESET => FF_D3[8].ACLR
RESET => FF_D3[9].ACLR
RESET => FF_D3[10].ACLR
RESET => FF_D3[11].ACLR
RESET => FF_D3[12].ACLR
RESET => FF_D3[13].ACLR
RESET => FF_D2[0].ACLR
RESET => FF_D2[1].ACLR
RESET => FF_D2[2].ACLR
RESET => FF_D2[3].ACLR
RESET => FF_D2[4].ACLR
RESET => FF_D2[5].ACLR
RESET => FF_D2[6].ACLR
RESET => FF_D2[7].ACLR
RESET => FF_D2[8].ACLR
RESET => FF_D2[9].ACLR
RESET => FF_D2[10].ACLR
RESET => FF_D2[11].ACLR
RESET => FF_D2[12].ACLR
RESET => FF_D2[13].ACLR
RESET => FF_D1[0].ACLR
RESET => FF_D1[1].ACLR
RESET => FF_D1[2].ACLR
RESET => FF_D1[3].ACLR
RESET => FF_D1[4].ACLR
RESET => FF_D1[5].ACLR
RESET => FF_D1[6].ACLR
RESET => FF_D1[7].ACLR
RESET => FF_D1[8].ACLR
RESET => FF_D1[9].ACLR
RESET => FF_D1[10].ACLR
RESET => FF_D1[11].ACLR
RESET => FF_D1[12].ACLR
RESET => FF_D1[13].ACLR
CLKENA => FF_D1[13].ENA
CLKENA => FF_D1[12].ENA
CLKENA => FF_D1[11].ENA
CLKENA => FF_D1[10].ENA
CLKENA => FF_D1[9].ENA
CLKENA => FF_D1[8].ENA
CLKENA => FF_D1[7].ENA
CLKENA => FF_D1[6].ENA
CLKENA => FF_D1[5].ENA
CLKENA => FF_D1[4].ENA
CLKENA => FF_D1[3].ENA
CLKENA => FF_D1[2].ENA
CLKENA => FF_D1[1].ENA
CLKENA => FF_D1[0].ENA
CLKENA => FF_D2[13].ENA
CLKENA => FF_D2[12].ENA
CLKENA => FF_D2[11].ENA
CLKENA => FF_D2[10].ENA
CLKENA => FF_D2[9].ENA
CLKENA => FF_D2[8].ENA
CLKENA => FF_D2[7].ENA
CLKENA => FF_D2[6].ENA
CLKENA => FF_D2[5].ENA
CLKENA => FF_D2[4].ENA
CLKENA => FF_D2[3].ENA
CLKENA => FF_D2[2].ENA
CLKENA => FF_D2[1].ENA
CLKENA => FF_D2[0].ENA
CLKENA => FF_D3[13].ENA
CLKENA => FF_D3[12].ENA
CLKENA => FF_D3[11].ENA
CLKENA => FF_D3[10].ENA
CLKENA => FF_D3[9].ENA
CLKENA => FF_D3[8].ENA
CLKENA => FF_D3[7].ENA
CLKENA => FF_D3[6].ENA
CLKENA => FF_D3[5].ENA
CLKENA => FF_D3[4].ENA
CLKENA => FF_D3[3].ENA
CLKENA => FF_D3[2].ENA
CLKENA => FF_D3[1].ENA
CLKENA => FF_D3[0].ENA
CLKENA => FF_D4[13].ENA
CLKENA => FF_D4[12].ENA
CLKENA => FF_D4[11].ENA
CLKENA => FF_D4[10].ENA
CLKENA => FF_D4[9].ENA
CLKENA => FF_D4[8].ENA
CLKENA => FF_D4[7].ENA
CLKENA => FF_D4[6].ENA
CLKENA => FF_D4[5].ENA
CLKENA => FF_D4[4].ENA
CLKENA => FF_D4[3].ENA
CLKENA => FF_D4[2].ENA
CLKENA => FF_D4[1].ENA
CLKENA => FF_D4[0].ENA
CLKENA => FF_D5[13].ENA
CLKENA => FF_D5[12].ENA
CLKENA => FF_D5[11].ENA
CLKENA => FF_D5[10].ENA
CLKENA => FF_D5[9].ENA
CLKENA => FF_D5[8].ENA
CLKENA => FF_D5[7].ENA
CLKENA => FF_D5[6].ENA
CLKENA => FF_D5[5].ENA
CLKENA => FF_D5[4].ENA
CLKENA => FF_D5[3].ENA
CLKENA => FF_D5[2].ENA
CLKENA => FF_D5[1].ENA
CLKENA => FF_D5[0].ENA
CLKENA => FF_D6[13].ENA
CLKENA => FF_D6[12].ENA
CLKENA => FF_D6[11].ENA
CLKENA => FF_D6[10].ENA
CLKENA => FF_D6[9].ENA
CLKENA => FF_D6[8].ENA
CLKENA => FF_D6[7].ENA
CLKENA => FF_D6[6].ENA
CLKENA => FF_D6[5].ENA
CLKENA => FF_D6[4].ENA
CLKENA => FF_D6[3].ENA
CLKENA => FF_D6[2].ENA
CLKENA => FF_D6[1].ENA
CLKENA => FF_D6[0].ENA
CLKENA => FF_D7[13].ENA
CLKENA => FF_D7[12].ENA
CLKENA => FF_D7[11].ENA
CLKENA => FF_D7[10].ENA
CLKENA => FF_D7[9].ENA
CLKENA => FF_D7[8].ENA
CLKENA => FF_D7[7].ENA
CLKENA => FF_D7[6].ENA
CLKENA => FF_D7[5].ENA
CLKENA => FF_D7[4].ENA
CLKENA => FF_D7[3].ENA
CLKENA => FF_D7[2].ENA
CLKENA => FF_D7[1].ENA
CLKENA => FF_D7[0].ENA
CLKENA => FF_D8[13].ENA
CLKENA => FF_D8[12].ENA
CLKENA => FF_D8[11].ENA
CLKENA => FF_D8[10].ENA
CLKENA => FF_D8[9].ENA
CLKENA => FF_D8[8].ENA
CLKENA => FF_D8[7].ENA
CLKENA => FF_D8[6].ENA
CLKENA => FF_D8[5].ENA
CLKENA => FF_D8[4].ENA
CLKENA => FF_D8[3].ENA
CLKENA => FF_D8[2].ENA
CLKENA => FF_D8[1].ENA
CLKENA => FF_D8[0].ENA
CLKENA => FF_OUT[13].ENA
CLKENA => FF_OUT[12].ENA
CLKENA => FF_OUT[11].ENA
CLKENA => FF_OUT[10].ENA
CLKENA => FF_OUT[9].ENA
CLKENA => FF_OUT[8].ENA
CLKENA => FF_OUT[7].ENA
CLKENA => FF_OUT[6].ENA
CLKENA => FF_OUT[5].ENA
CLKENA => FF_OUT[4].ENA
CLKENA => FF_OUT[3].ENA
CLKENA => FF_OUT[2].ENA
CLKENA => FF_OUT[1].ENA
CLKENA => FF_OUT[0].ENA
IDATA[0] => FF_D1[0].DATAIN
IDATA[1] => FF_D1[1].DATAIN
IDATA[2] => FF_D1[2].DATAIN
IDATA[3] => FF_D1[3].DATAIN
IDATA[4] => FF_D1[4].DATAIN
IDATA[5] => FF_D1[5].DATAIN
IDATA[6] => FF_D1[6].DATAIN
IDATA[7] => FF_D1[7].DATAIN
IDATA[8] => FF_D1[8].DATAIN
IDATA[9] => FF_D1[9].DATAIN
IDATA[10] => FF_D1[10].DATAIN
IDATA[11] => FF_D1[11].DATAIN
IDATA[12] => FF_D1[12].DATAIN
IDATA[13] => FF_D1[13].DATAIN
ODATA[0] <= FF_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
ODATA[1] <= FF_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
ODATA[2] <= FF_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
ODATA[3] <= FF_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
ODATA[4] <= FF_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
ODATA[5] <= FF_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
ODATA[6] <= FF_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
ODATA[7] <= FF_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
ODATA[8] <= FF_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
ODATA[9] <= FF_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
ODATA[10] <= FF_OUT[10].DB_MAX_OUTPUT_PORT_TYPE
ODATA[11] <= FF_OUT[11].DB_MAX_OUTPUT_PORT_TYPE
ODATA[12] <= FF_OUT[12].DB_MAX_OUTPUT_PORT_TYPE
ODATA[13] <= FF_OUT[13].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|esepwm:U33
clk => esefir5:U1.clk
clk => DACout~reg0.CLK
clk => Acu[0].CLK
clk => Acu[1].CLK
clk => Acu[2].CLK
clk => Acu[3].CLK
clk => Acu[4].CLK
clk => Acu[5].CLK
clk => Acu[6].CLK
clk => Acu[7].CLK
clk => Acu[8].CLK
clk => Acu[9].CLK
clk => Acu[10].CLK
clk => Acu[11].CLK
clk => Acu[12].CLK
clk => Acu[13].CLK
reset => esefir5:U1.reset
reset => DACout~reg0.ACLR
reset => Acu[0].ACLR
reset => Acu[1].ACLR
reset => Acu[2].ACLR
reset => Acu[3].ACLR
reset => Acu[4].ACLR
reset => Acu[5].ACLR
reset => Acu[6].ACLR
reset => Acu[7].ACLR
reset => Acu[8].ACLR
reset => Acu[9].ACLR
reset => Acu[10].ACLR
reset => Acu[11].ACLR
reset => Acu[12].ACLR
reset => Acu[13].ACLR
DACin[0] => esefir5:U1.wavin[0]
DACin[1] => esefir5:U1.wavin[1]
DACin[2] => esefir5:U1.wavin[2]
DACin[3] => esefir5:U1.wavin[3]
DACin[4] => esefir5:U1.wavin[4]
DACin[5] => esefir5:U1.wavin[5]
DACin[6] => esefir5:U1.wavin[6]
DACin[7] => esefir5:U1.wavin[7]
DACin[8] => esefir5:U1.wavin[8]
DACin[9] => esefir5:U1.wavin[9]
DACin[10] => esefir5:U1.wavin[10]
DACin[11] => esefir5:U1.wavin[11]
DACin[12] => esefir5:U1.wavin[12]
DACin[13] => esefir5:U1.wavin[13]
DACout <= DACout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|esepwm:U33|esefir5:U1
clk => tapram:u0.clk
clk => ff_wavout[0].CLK
clk => ff_wavout[1].CLK
clk => ff_wavout[2].CLK
clk => ff_wavout[3].CLK
clk => ff_wavout[4].CLK
clk => ff_wavout[5].CLK
clk => ff_wavout[6].CLK
clk => ff_wavout[7].CLK
clk => ff_wavout[8].CLK
clk => ff_wavout[9].CLK
clk => ff_wavout[10].CLK
clk => ff_wavout[11].CLK
clk => ff_wavout[12].CLK
clk => ff_wavout[13].CLK
clk => ff_sum[0].CLK
clk => ff_sum[1].CLK
clk => ff_sum[2].CLK
clk => ff_sum[3].CLK
clk => ff_sum[4].CLK
clk => ff_sum[5].CLK
clk => ff_sum[6].CLK
clk => ff_sum[7].CLK
clk => ff_sum[8].CLK
clk => ff_sum[9].CLK
clk => ff_sum[10].CLK
clk => ff_sum[11].CLK
clk => ff_sum[12].CLK
clk => ff_sum[13].CLK
clk => ff_sum[14].CLK
clk => ff_sum[15].CLK
clk => ff_sum[16].CLK
clk => ff_sum[17].CLK
clk => ff_sum[18].CLK
clk => ff_sum[19].CLK
clk => ff_sum[20].CLK
clk => ff_sum[21].CLK
clk => ff_tapidx[0].CLK
clk => ff_tapidx[1].CLK
clk => ff_tapidx[2].CLK
clk => ff_state[0].CLK
clk => ff_state[1].CLK
clk => ff_state[2].CLK
reset => ff_wavout[0].ACLR
reset => ff_wavout[1].ACLR
reset => ff_wavout[2].ACLR
reset => ff_wavout[3].ACLR
reset => ff_wavout[4].ACLR
reset => ff_wavout[5].ACLR
reset => ff_wavout[6].ACLR
reset => ff_wavout[7].ACLR
reset => ff_wavout[8].ACLR
reset => ff_wavout[9].ACLR
reset => ff_wavout[10].ACLR
reset => ff_wavout[11].ACLR
reset => ff_wavout[12].ACLR
reset => ff_wavout[13].ACLR
reset => ff_sum[0].ACLR
reset => ff_sum[1].ACLR
reset => ff_sum[2].ACLR
reset => ff_sum[3].ACLR
reset => ff_sum[4].ACLR
reset => ff_sum[5].ACLR
reset => ff_sum[6].ACLR
reset => ff_sum[7].ACLR
reset => ff_sum[8].ACLR
reset => ff_sum[9].ACLR
reset => ff_sum[10].ACLR
reset => ff_sum[11].ACLR
reset => ff_sum[12].ACLR
reset => ff_sum[13].ACLR
reset => ff_sum[14].ACLR
reset => ff_sum[15].ACLR
reset => ff_sum[16].ACLR
reset => ff_sum[17].ACLR
reset => ff_sum[18].ACLR
reset => ff_sum[19].ACLR
reset => ff_sum[20].ACLR
reset => ff_sum[21].ACLR
reset => ff_tapidx[0].ACLR
reset => ff_tapidx[1].ACLR
reset => ff_tapidx[2].ACLR
reset => ff_state[0].ACLR
reset => ff_state[1].ACLR
reset => ff_state[2].ACLR
wavin[0] => tapram:u0.tapin[0]
wavin[1] => tapram:u0.tapin[1]
wavin[2] => tapram:u0.tapin[2]
wavin[3] => tapram:u0.tapin[3]
wavin[4] => tapram:u0.tapin[4]
wavin[5] => tapram:u0.tapin[5]
wavin[6] => tapram:u0.tapin[6]
wavin[7] => tapram:u0.tapin[7]
wavin[8] => tapram:u0.tapin[8]
wavin[9] => tapram:u0.tapin[9]
wavin[10] => tapram:u0.tapin[10]
wavin[11] => tapram:u0.tapin[11]
wavin[12] => tapram:u0.tapin[12]
wavin[13] => tapram:u0.tapin[13]
wavout[0] <= ff_wavout[0].DB_MAX_OUTPUT_PORT_TYPE
wavout[1] <= ff_wavout[1].DB_MAX_OUTPUT_PORT_TYPE
wavout[2] <= ff_wavout[2].DB_MAX_OUTPUT_PORT_TYPE
wavout[3] <= ff_wavout[3].DB_MAX_OUTPUT_PORT_TYPE
wavout[4] <= ff_wavout[4].DB_MAX_OUTPUT_PORT_TYPE
wavout[5] <= ff_wavout[5].DB_MAX_OUTPUT_PORT_TYPE
wavout[6] <= ff_wavout[6].DB_MAX_OUTPUT_PORT_TYPE
wavout[7] <= ff_wavout[7].DB_MAX_OUTPUT_PORT_TYPE
wavout[8] <= ff_wavout[8].DB_MAX_OUTPUT_PORT_TYPE
wavout[9] <= ff_wavout[9].DB_MAX_OUTPUT_PORT_TYPE
wavout[10] <= ff_wavout[10].DB_MAX_OUTPUT_PORT_TYPE
wavout[11] <= ff_wavout[11].DB_MAX_OUTPUT_PORT_TYPE
wavout[12] <= ff_wavout[12].DB_MAX_OUTPUT_PORT_TYPE
wavout[13] <= ff_wavout[13].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|esepwm:U33|esefir5:U1|tapram:u0
clk => TapMem~17.CLK
clk => TapMem~0.CLK
clk => TapMem~1.CLK
clk => TapMem~2.CLK
clk => TapMem~3.CLK
clk => TapMem~4.CLK
clk => TapMem~5.CLK
clk => TapMem~6.CLK
clk => TapMem~7.CLK
clk => TapMem~8.CLK
clk => TapMem~9.CLK
clk => TapMem~10.CLK
clk => TapMem~11.CLK
clk => TapMem~12.CLK
clk => TapMem~13.CLK
clk => TapMem~14.CLK
clk => TapMem~15.CLK
clk => TapMem~16.CLK
clk => tapout[0]~reg0.CLK
clk => tapout[1]~reg0.CLK
clk => tapout[2]~reg0.CLK
clk => tapout[3]~reg0.CLK
clk => tapout[4]~reg0.CLK
clk => tapout[5]~reg0.CLK
clk => tapout[6]~reg0.CLK
clk => tapout[7]~reg0.CLK
clk => tapout[8]~reg0.CLK
clk => tapout[9]~reg0.CLK
clk => tapout[10]~reg0.CLK
clk => tapout[11]~reg0.CLK
clk => tapout[12]~reg0.CLK
clk => tapout[13]~reg0.CLK
clk => TapMem.CLK0
tapidx[0] => TapMem~2.DATAIN
tapidx[0] => TapMem.WADDR
tapidx[0] => TapMem.RADDR
tapidx[1] => TapMem~1.DATAIN
tapidx[1] => TapMem.WADDR1
tapidx[1] => TapMem.RADDR1
tapidx[2] => TapMem~0.DATAIN
tapidx[2] => TapMem.WADDR2
tapidx[2] => TapMem.RADDR2
wr => TapMem~17.DATAIN
wr => TapMem.WE
tapin[0] => TapMem~16.DATAIN
tapin[0] => TapMem.DATAIN
tapin[1] => TapMem~15.DATAIN
tapin[1] => TapMem.DATAIN1
tapin[2] => TapMem~14.DATAIN
tapin[2] => TapMem.DATAIN2
tapin[3] => TapMem~13.DATAIN
tapin[3] => TapMem.DATAIN3
tapin[4] => TapMem~12.DATAIN
tapin[4] => TapMem.DATAIN4
tapin[5] => TapMem~11.DATAIN
tapin[5] => TapMem.DATAIN5
tapin[6] => TapMem~10.DATAIN
tapin[6] => TapMem.DATAIN6
tapin[7] => TapMem~9.DATAIN
tapin[7] => TapMem.DATAIN7
tapin[8] => TapMem~8.DATAIN
tapin[8] => TapMem.DATAIN8
tapin[9] => TapMem~7.DATAIN
tapin[9] => TapMem.DATAIN9
tapin[10] => TapMem~6.DATAIN
tapin[10] => TapMem.DATAIN10
tapin[11] => TapMem~5.DATAIN
tapin[11] => TapMem.DATAIN11
tapin[12] => TapMem~4.DATAIN
tapin[12] => TapMem.DATAIN12
tapin[13] => TapMem~3.DATAIN
tapin[13] => TapMem.DATAIN13
tapout[0] <= tapout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[1] <= tapout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[2] <= tapout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[3] <= tapout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[4] <= tapout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[5] <= tapout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[6] <= tapout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[7] <= tapout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[8] <= tapout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[9] <= tapout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[10] <= tapout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[11] <= tapout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[12] <= tapout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tapout[13] <= tapout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|system_timer:U34
clk21m => ff_ack.CLK
clk21m => ff_freerun_counter[0].CLK
clk21m => ff_freerun_counter[1].CLK
clk21m => ff_freerun_counter[2].CLK
clk21m => ff_freerun_counter[3].CLK
clk21m => ff_freerun_counter[4].CLK
clk21m => ff_freerun_counter[5].CLK
clk21m => ff_freerun_counter[6].CLK
clk21m => ff_freerun_counter[7].CLK
clk21m => ff_freerun_counter[8].CLK
clk21m => ff_freerun_counter[9].CLK
clk21m => ff_freerun_counter[10].CLK
clk21m => ff_freerun_counter[11].CLK
clk21m => ff_freerun_counter[12].CLK
clk21m => ff_freerun_counter[13].CLK
clk21m => ff_freerun_counter[14].CLK
clk21m => ff_freerun_counter[15].CLK
clk21m => ff_div_counter[0].CLK
clk21m => ff_div_counter[1].CLK
clk21m => ff_div_counter[2].CLK
clk21m => ff_div_counter[3].CLK
clk21m => ff_div_counter[4].CLK
clk21m => ff_div_counter[5].CLK
clk21m => ff_div_counter[6].CLK
reset => ff_ack.ACLR
reset => ff_freerun_counter[0].ACLR
reset => ff_freerun_counter[1].ACLR
reset => ff_freerun_counter[2].ACLR
reset => ff_freerun_counter[3].ACLR
reset => ff_freerun_counter[4].ACLR
reset => ff_freerun_counter[5].ACLR
reset => ff_freerun_counter[6].ACLR
reset => ff_freerun_counter[7].ACLR
reset => ff_freerun_counter[8].ACLR
reset => ff_freerun_counter[9].ACLR
reset => ff_freerun_counter[10].ACLR
reset => ff_freerun_counter[11].ACLR
reset => ff_freerun_counter[12].ACLR
reset => ff_freerun_counter[13].ACLR
reset => ff_freerun_counter[14].ACLR
reset => ff_freerun_counter[15].ACLR
reset => ff_div_counter[0].PRESET
reset => ff_div_counter[1].ACLR
reset => ff_div_counter[2].ACLR
reset => ff_div_counter[3].PRESET
reset => ff_div_counter[4].ACLR
reset => ff_div_counter[5].PRESET
reset => ff_div_counter[6].ACLR
req => w_counter_reset.IN0
req => ff_ack.DATAIN
ack <= ff_ack.DB_MAX_OUTPUT_PORT_TYPE
wrt => w_counter_reset.IN1
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => dbi.OUTPUTSELECT
adr[0] => w_counter_reset.IN1
adr[1] => ~NO_FANOUT~
adr[2] => ~NO_FANOUT~
adr[3] => ~NO_FANOUT~
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => ~NO_FANOUT~
dbo[1] => ~NO_FANOUT~
dbo[2] => ~NO_FANOUT~
dbo[3] => ~NO_FANOUT~
dbo[4] => ~NO_FANOUT~
dbo[5] => ~NO_FANOUT~
dbo[6] => ~NO_FANOUT~
dbo[7] => ~NO_FANOUT~


|MSX|emsx_top:emsx|switched_io_ports:U35
clk21m => swio_ack.CLK
clk21m => vga_scanlines[0]~reg0.CLK
clk21m => vga_scanlines[1]~reg0.CLK
clk21m => prev_scan[0].CLK
clk21m => prev_scan[1].CLK
clk21m => portF4_mode~reg0.CLK
clk21m => JIS2_ena~reg0.CLK
clk21m => io41_id212_n[0]~reg0.CLK
clk21m => io41_id212_n[1]~reg0.CLK
clk21m => io41_id212_n[2]~reg0.CLK
clk21m => io41_id212_n[3]~reg0.CLK
clk21m => io41_id212_n[4]~reg0.CLK
clk21m => io41_id212_n[5]~reg0.CLK
clk21m => io41_id212_n[6]~reg0.CLK
clk21m => io41_id212_n[7]~reg0.CLK
clk21m => LevCtrl[0]~reg0.CLK
clk21m => LevCtrl[1]~reg0.CLK
clk21m => LevCtrl[2]~reg0.CLK
clk21m => RstReq_sta~reg0.CLK
clk21m => GreenLvEna~reg0.CLK
clk21m => warmRESET~reg0.CLK
clk21m => WarmMSXlogo~reg0.CLK
clk21m => iPsg2_ena~reg0.CLK
clk21m => Mapper0_ack~reg0.CLK
clk21m => Mapper0_req~reg0.CLK
clk21m => Slot0Mode~reg0.CLK
clk21m => Slot0_req~reg0.CLK
clk21m => iSlt2_linear~reg0.CLK
clk21m => iSlt1_linear~reg0.CLK
clk21m => legacy_sel~reg0.CLK
clk21m => centerYJK_R25_n~reg0.CLK
clk21m => right_inverse~reg0.CLK
clk21m => forced_v_mode~reg0.CLK
clk21m => ntsc_pal_type~reg0.CLK
clk21m => extclk3m~reg0.CLK
clk21m => pseudoStereo~reg0.CLK
clk21m => Blink_ena~reg0.CLK
clk21m => LastRst_sta~reg0.CLK
clk21m => Red_sta~reg0.CLK
clk21m => LightsMode~reg0.CLK
clk21m => swioCmt~reg0.CLK
clk21m => swioKmap~reg0.CLK
clk21m => io41_id008_n~reg0.CLK
clk21m => MegaSD_ack~reg0.CLK
clk21m => MegaSD_req~reg0.CLK
clk21m => Mapper_ack~reg0.CLK
clk21m => Mapper_req~reg0.CLK
clk21m => VdpSpeedMode~reg0.CLK
clk21m => tPanaRedir~reg0.CLK
clk21m => tMegaSD~reg0.CLK
clk21m => CustomSpeed[0]~reg0.CLK
clk21m => CustomSpeed[1]~reg0.CLK
clk21m => CustomSpeed[2]~reg0.CLK
clk21m => CustomSpeed[3]~reg0.CLK
clk21m => MstrVol[0]~reg0.CLK
clk21m => MstrVol[1]~reg0.CLK
clk21m => MstrVol[2]~reg0.CLK
clk21m => PsgVol[0]~reg0.CLK
clk21m => PsgVol[1]~reg0.CLK
clk21m => PsgVol[2]~reg0.CLK
clk21m => SccVol[0]~reg0.CLK
clk21m => SccVol[1]~reg0.CLK
clk21m => SccVol[2]~reg0.CLK
clk21m => OpllVol[0]~reg0.CLK
clk21m => OpllVol[1]~reg0.CLK
clk21m => OpllVol[2]~reg0.CLK
clk21m => io44_id212[0]~reg0.CLK
clk21m => io44_id212[1]~reg0.CLK
clk21m => io44_id212[2]~reg0.CLK
clk21m => io44_id212[3]~reg0.CLK
clk21m => io44_id212[4]~reg0.CLK
clk21m => io44_id212[5]~reg0.CLK
clk21m => io44_id212[6]~reg0.CLK
clk21m => io44_id212[7]~reg0.CLK
clk21m => io43_id212[0]~reg0.CLK
clk21m => io43_id212[1]~reg0.CLK
clk21m => io43_id212[2]~reg0.CLK
clk21m => io43_id212[3]~reg0.CLK
clk21m => io43_id212[4]~reg0.CLK
clk21m => io43_id212[5]~reg0.CLK
clk21m => io43_id212[6]~reg0.CLK
clk21m => io43_id212[7]~reg0.CLK
clk21m => ff_dip_ack[0]~reg0.CLK
clk21m => ff_dip_ack[1]~reg0.CLK
clk21m => ff_dip_ack[2]~reg0.CLK
clk21m => ff_dip_ack[3]~reg0.CLK
clk21m => ff_dip_ack[4]~reg0.CLK
clk21m => ff_dip_ack[5]~reg0.CLK
clk21m => ff_dip_ack[6]~reg0.CLK
clk21m => ff_dip_ack[7]~reg0.CLK
clk21m => io42_id212[0]~reg0.CLK
clk21m => io42_id212[1]~reg0.CLK
clk21m => io42_id212[2]~reg0.CLK
clk21m => io42_id212[3]~reg0.CLK
clk21m => io42_id212[4]~reg0.CLK
clk21m => io42_id212[5]~reg0.CLK
clk21m => io42_id212[6]~reg0.CLK
clk21m => io42_id212[7]~reg0.CLK
clk21m => OFFSET_Y[0]~reg0.CLK
clk21m => OFFSET_Y[1]~reg0.CLK
clk21m => OFFSET_Y[2]~reg0.CLK
clk21m => OFFSET_Y[3]~reg0.CLK
clk21m => OFFSET_Y[4]~reg0.CLK
clk21m => OFFSET_Y[5]~reg0.CLK
clk21m => OFFSET_Y[6]~reg0.CLK
clk21m => RatioMode[0]~reg0.CLK
clk21m => RatioMode[1]~reg0.CLK
clk21m => RatioMode[2]~reg0.CLK
clk21m => bios_reload_ack~reg0.CLK
clk21m => bios_reload_req.CLK
clk21m => vram_slot_ids[0]~reg0.CLK
clk21m => vram_slot_ids[1]~reg0.CLK
clk21m => vram_slot_ids[2]~reg0.CLK
clk21m => vram_slot_ids[3]~reg0.CLK
clk21m => vram_slot_ids[4]~reg0.CLK
clk21m => vram_slot_ids[5]~reg0.CLK
clk21m => vram_slot_ids[6]~reg0.CLK
clk21m => vram_slot_ids[7]~reg0.CLK
clk21m => io40_n[0]~reg0.CLK
clk21m => io40_n[1]~reg0.CLK
clk21m => io40_n[2]~reg0.CLK
clk21m => io40_n[3]~reg0.CLK
clk21m => io40_n[4]~reg0.CLK
clk21m => io40_n[5]~reg0.CLK
clk21m => io40_n[6]~reg0.CLK
clk21m => io40_n[7]~reg0.CLK
clk21m => swioRESET_n~reg0.CLK
clk21m => VDP_ID[0]~reg0.CLK
clk21m => VDP_ID[1]~reg0.CLK
clk21m => VDP_ID[2]~reg0.CLK
clk21m => VDP_ID[3]~reg0.CLK
clk21m => VDP_ID[4]~reg0.CLK
reset => swioRESET_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => io40_n.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => vram_slot_ids.OUTPUTSELECT
reset => bios_reload_req.OUTPUTSELECT
reset => bios_reload_ack.OUTPUTSELECT
reset => RatioMode.OUTPUTSELECT
reset => RatioMode.OUTPUTSELECT
reset => RatioMode.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => OFFSET_Y.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => io42_id212.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => ff_dip_ack.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io43_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => io44_id212.OUTPUTSELECT
reset => OpllVol.OUTPUTSELECT
reset => OpllVol.OUTPUTSELECT
reset => OpllVol.OUTPUTSELECT
reset => SccVol.OUTPUTSELECT
reset => SccVol.OUTPUTSELECT
reset => SccVol.OUTPUTSELECT
reset => PsgVol.OUTPUTSELECT
reset => PsgVol.OUTPUTSELECT
reset => PsgVol.OUTPUTSELECT
reset => MstrVol.OUTPUTSELECT
reset => MstrVol.OUTPUTSELECT
reset => MstrVol.OUTPUTSELECT
reset => CustomSpeed.OUTPUTSELECT
reset => CustomSpeed.OUTPUTSELECT
reset => CustomSpeed.OUTPUTSELECT
reset => CustomSpeed.OUTPUTSELECT
reset => tMegaSD.OUTPUTSELECT
reset => tPanaRedir.OUTPUTSELECT
reset => VdpSpeedMode.OUTPUTSELECT
reset => Mapper_req.OUTPUTSELECT
reset => Mapper_ack.OUTPUTSELECT
reset => MegaSD_req.OUTPUTSELECT
reset => MegaSD_ack.OUTPUTSELECT
reset => io41_id008_n.OUTPUTSELECT
reset => swioKmap.OUTPUTSELECT
reset => swioCmt.OUTPUTSELECT
reset => LightsMode.OUTPUTSELECT
reset => Red_sta.OUTPUTSELECT
reset => LastRst_sta.OUTPUTSELECT
reset => Blink_ena.OUTPUTSELECT
reset => pseudoStereo.OUTPUTSELECT
reset => extclk3m.OUTPUTSELECT
reset => ntsc_pal_type.OUTPUTSELECT
reset => forced_v_mode.OUTPUTSELECT
reset => right_inverse.OUTPUTSELECT
reset => centerYJK_R25_n.OUTPUTSELECT
reset => legacy_sel.OUTPUTSELECT
reset => iSlt1_linear.OUTPUTSELECT
reset => iSlt2_linear.OUTPUTSELECT
reset => Slot0_req.OUTPUTSELECT
reset => Slot0Mode.OUTPUTSELECT
reset => Mapper0_req.OUTPUTSELECT
reset => Mapper0_ack.OUTPUTSELECT
reset => iPsg2_ena.OUTPUTSELECT
reset => WarmMSXlogo.OUTPUTSELECT
reset => warmRESET.OUTPUTSELECT
reset => GreenLvEna.OUTPUTSELECT
reset => RstReq_sta.OUTPUTSELECT
reset => LevCtrl.OUTPUTSELECT
reset => LevCtrl.OUTPUTSELECT
reset => LevCtrl.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => io41_id212_n.OUTPUTSELECT
reset => JIS2_ena.OUTPUTSELECT
reset => portF4_mode.OUTPUTSELECT
reset => prev_scan.OUTPUTSELECT
reset => prev_scan.OUTPUTSELECT
reset => vga_scanlines.OUTPUTSELECT
reset => vga_scanlines.OUTPUTSELECT
reset => swio_ack.ACLR
reset => VDP_ID[4]~reg0.ENA
reset => VDP_ID[3]~reg0.ENA
reset => VDP_ID[2]~reg0.ENA
reset => VDP_ID[1]~reg0.ENA
reset => VDP_ID[0]~reg0.ENA
power_on_reset => vga_scanlines[0].OUTPUTSELECT
power_on_reset => vga_scanlines[1].OUTPUTSELECT
power_on_reset => portF4_mode.OUTPUTSELECT
power_on_reset => JIS2_ena.OUTPUTSELECT
power_on_reset => io41_id212_n[0].OUTPUTSELECT
power_on_reset => io41_id212_n[1].OUTPUTSELECT
power_on_reset => io41_id212_n[2].OUTPUTSELECT
power_on_reset => io41_id212_n[3].OUTPUTSELECT
power_on_reset => io41_id212_n[4].OUTPUTSELECT
power_on_reset => io41_id212_n[5].OUTPUTSELECT
power_on_reset => io41_id212_n[6].OUTPUTSELECT
power_on_reset => io41_id212_n[7].OUTPUTSELECT
power_on_reset => LevCtrl[0].OUTPUTSELECT
power_on_reset => LevCtrl[1].OUTPUTSELECT
power_on_reset => LevCtrl[2].OUTPUTSELECT
power_on_reset => RstReq_sta.OUTPUTSELECT
power_on_reset => warmRESET.OUTPUTSELECT
power_on_reset => WarmMSXlogo.OUTPUTSELECT
power_on_reset => iPsg2_ena.OUTPUTSELECT
power_on_reset => Mapper0_ack.OUTPUTSELECT
power_on_reset => Mapper0_req.OUTPUTSELECT
power_on_reset => Slot0Mode.OUTPUTSELECT
power_on_reset => Slot0_req.OUTPUTSELECT
power_on_reset => iSlt2_linear.OUTPUTSELECT
power_on_reset => iSlt1_linear.OUTPUTSELECT
power_on_reset => legacy_sel.OUTPUTSELECT
power_on_reset => centerYJK_R25_n.OUTPUTSELECT
power_on_reset => right_inverse.OUTPUTSELECT
power_on_reset => forced_v_mode.OUTPUTSELECT
power_on_reset => ntsc_pal_type.OUTPUTSELECT
power_on_reset => extclk3m.OUTPUTSELECT
power_on_reset => pseudoStereo.OUTPUTSELECT
power_on_reset => Blink_ena.OUTPUTSELECT
power_on_reset => LastRst_sta.OUTPUTSELECT
power_on_reset => Red_sta.OUTPUTSELECT
power_on_reset => LightsMode.OUTPUTSELECT
power_on_reset => swioCmt.OUTPUTSELECT
power_on_reset => swioKmap.OUTPUTSELECT
power_on_reset => io41_id008_n.OUTPUTSELECT
power_on_reset => MegaSD_req.OUTPUTSELECT
power_on_reset => Mapper_req.OUTPUTSELECT
power_on_reset => VdpSpeedMode.OUTPUTSELECT
power_on_reset => tPanaRedir.OUTPUTSELECT
power_on_reset => tMegaSD.OUTPUTSELECT
power_on_reset => CustomSpeed[0].OUTPUTSELECT
power_on_reset => CustomSpeed[1].OUTPUTSELECT
power_on_reset => CustomSpeed[2].OUTPUTSELECT
power_on_reset => CustomSpeed[3].OUTPUTSELECT
power_on_reset => MstrVol[0].OUTPUTSELECT
power_on_reset => MstrVol[1].OUTPUTSELECT
power_on_reset => MstrVol[2].OUTPUTSELECT
power_on_reset => PsgVol[0].OUTPUTSELECT
power_on_reset => PsgVol[1].OUTPUTSELECT
power_on_reset => PsgVol[2].OUTPUTSELECT
power_on_reset => SccVol[0].OUTPUTSELECT
power_on_reset => SccVol[1].OUTPUTSELECT
power_on_reset => SccVol[2].OUTPUTSELECT
power_on_reset => OpllVol[0].OUTPUTSELECT
power_on_reset => OpllVol[1].OUTPUTSELECT
power_on_reset => OpllVol[2].OUTPUTSELECT
power_on_reset => io44_id212[0].OUTPUTSELECT
power_on_reset => io44_id212[1].OUTPUTSELECT
power_on_reset => io44_id212[2].OUTPUTSELECT
power_on_reset => io44_id212[3].OUTPUTSELECT
power_on_reset => io44_id212[4].OUTPUTSELECT
power_on_reset => io44_id212[5].OUTPUTSELECT
power_on_reset => io44_id212[6].OUTPUTSELECT
power_on_reset => io44_id212[7].OUTPUTSELECT
power_on_reset => io43_id212[0].OUTPUTSELECT
power_on_reset => io43_id212[1].OUTPUTSELECT
power_on_reset => io43_id212[2].OUTPUTSELECT
power_on_reset => io43_id212[3].OUTPUTSELECT
power_on_reset => io43_id212[4].OUTPUTSELECT
power_on_reset => io43_id212[5].OUTPUTSELECT
power_on_reset => io43_id212[6].OUTPUTSELECT
power_on_reset => io43_id212[7].OUTPUTSELECT
power_on_reset => ff_dip_ack[0].OUTPUTSELECT
power_on_reset => ff_dip_ack[1].OUTPUTSELECT
power_on_reset => ff_dip_ack[2].OUTPUTSELECT
power_on_reset => ff_dip_ack[3].OUTPUTSELECT
power_on_reset => ff_dip_ack[4].OUTPUTSELECT
power_on_reset => ff_dip_ack[5].OUTPUTSELECT
power_on_reset => ff_dip_ack[6].OUTPUTSELECT
power_on_reset => ff_dip_ack[7].OUTPUTSELECT
power_on_reset => io42_id212[0].OUTPUTSELECT
power_on_reset => io42_id212[1].OUTPUTSELECT
power_on_reset => io42_id212[2].OUTPUTSELECT
power_on_reset => io42_id212[3].OUTPUTSELECT
power_on_reset => io42_id212[4].OUTPUTSELECT
power_on_reset => io42_id212[5].OUTPUTSELECT
power_on_reset => io42_id212[6].OUTPUTSELECT
power_on_reset => io42_id212[7].OUTPUTSELECT
power_on_reset => RatioMode[0].OUTPUTSELECT
power_on_reset => RatioMode[1].OUTPUTSELECT
power_on_reset => RatioMode[2].OUTPUTSELECT
power_on_reset => vram_slot_ids[0].OUTPUTSELECT
power_on_reset => vram_slot_ids[1].OUTPUTSELECT
power_on_reset => vram_slot_ids[2].OUTPUTSELECT
power_on_reset => vram_slot_ids[3].OUTPUTSELECT
power_on_reset => vram_slot_ids[4].OUTPUTSELECT
power_on_reset => vram_slot_ids[5].OUTPUTSELECT
power_on_reset => vram_slot_ids[6].OUTPUTSELECT
power_on_reset => vram_slot_ids[7].OUTPUTSELECT
power_on_reset => io40_n[0].OUTPUTSELECT
power_on_reset => io40_n[1].OUTPUTSELECT
power_on_reset => io40_n[2].OUTPUTSELECT
power_on_reset => io40_n[3].OUTPUTSELECT
power_on_reset => io40_n[4].OUTPUTSELECT
power_on_reset => io40_n[5].OUTPUTSELECT
power_on_reset => io40_n[6].OUTPUTSELECT
power_on_reset => io40_n[7].OUTPUTSELECT
power_on_reset => swioRESET_n.OUTPUTSELECT
power_on_reset => VDP_ID[0]~reg0.ACLR
power_on_reset => VDP_ID[1]~reg0.PRESET
power_on_reset => VDP_ID[2]~reg0.ACLR
power_on_reset => VDP_ID[3]~reg0.ACLR
power_on_reset => VDP_ID[4]~reg0.ACLR
power_on_reset => bios_reload_req.ENA
power_on_reset => bios_reload_ack~reg0.ENA
power_on_reset => OFFSET_Y[6]~reg0.ENA
power_on_reset => OFFSET_Y[5]~reg0.ENA
power_on_reset => OFFSET_Y[4]~reg0.ENA
power_on_reset => OFFSET_Y[3]~reg0.ENA
power_on_reset => OFFSET_Y[2]~reg0.ENA
power_on_reset => OFFSET_Y[1]~reg0.ENA
power_on_reset => OFFSET_Y[0]~reg0.ENA
power_on_reset => Mapper_ack~reg0.ENA
power_on_reset => MegaSD_ack~reg0.ENA
power_on_reset => GreenLvEna~reg0.ENA
power_on_reset => prev_scan[1].ENA
power_on_reset => prev_scan[0].ENA
req => process_0.IN0
req => swio_ack.DATAIN
ack <= swio_ack.DB_MAX_OUTPUT_PORT_TYPE
wrt => process_0.IN1
adr[0] => Equal0.IN7
adr[0] => Equal2.IN7
adr[0] => Equal3.IN7
adr[0] => Equal4.IN7
adr[0] => Equal5.IN7
adr[0] => Equal7.IN7
adr[0] => Equal8.IN7
adr[0] => Equal9.IN7
adr[0] => Equal10.IN7
adr[0] => Equal11.IN7
adr[0] => Equal12.IN7
adr[0] => Equal13.IN7
adr[0] => Equal14.IN7
adr[0] => Equal15.IN7
adr[0] => Equal16.IN7
adr[0] => Equal18.IN7
adr[1] => Equal0.IN6
adr[1] => Equal2.IN6
adr[1] => Equal3.IN6
adr[1] => Equal4.IN6
adr[1] => Equal5.IN6
adr[1] => Equal7.IN6
adr[1] => Equal8.IN6
adr[1] => Equal9.IN6
adr[1] => Equal10.IN6
adr[1] => Equal11.IN6
adr[1] => Equal12.IN6
adr[1] => Equal13.IN6
adr[1] => Equal14.IN6
adr[1] => Equal15.IN6
adr[1] => Equal16.IN6
adr[1] => Equal18.IN6
adr[2] => Equal0.IN5
adr[2] => Equal2.IN5
adr[2] => Equal3.IN5
adr[2] => Equal4.IN5
adr[2] => Equal5.IN5
adr[2] => Equal7.IN5
adr[2] => Equal8.IN5
adr[2] => Equal9.IN5
adr[2] => Equal10.IN5
adr[2] => Equal11.IN5
adr[2] => Equal12.IN5
adr[2] => Equal13.IN5
adr[2] => Equal14.IN5
adr[2] => Equal15.IN5
adr[2] => Equal16.IN5
adr[2] => Equal18.IN5
adr[3] => Equal0.IN4
adr[3] => Equal2.IN4
adr[3] => Equal3.IN4
adr[3] => Equal4.IN4
adr[3] => Equal5.IN4
adr[3] => Equal7.IN4
adr[3] => Equal8.IN4
adr[3] => Equal9.IN4
adr[3] => Equal10.IN4
adr[3] => Equal11.IN4
adr[3] => Equal12.IN4
adr[3] => Equal13.IN4
adr[3] => Equal14.IN4
adr[3] => Equal15.IN4
adr[3] => Equal16.IN4
adr[3] => Equal18.IN4
adr[4] => ~NO_FANOUT~
adr[5] => ~NO_FANOUT~
adr[6] => ~NO_FANOUT~
adr[7] => ~NO_FANOUT~
adr[8] => ~NO_FANOUT~
adr[9] => ~NO_FANOUT~
adr[10] => ~NO_FANOUT~
adr[11] => ~NO_FANOUT~
adr[12] => ~NO_FANOUT~
adr[13] => ~NO_FANOUT~
adr[14] => ~NO_FANOUT~
adr[15] => ~NO_FANOUT~
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[6] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => Mux3.IN263
dbo[0] => Mux4.IN263
dbo[0] => io41_id008_n.DATAB
dbo[0] => Mux5.IN263
dbo[0] => Mux6.IN263
dbo[0] => Mux7.IN262
dbo[0] => Mux8.IN262
dbo[0] => Mux9.IN262
dbo[0] => Mux10.IN262
dbo[0] => Mux11.IN262
dbo[0] => Mux12.IN261
dbo[0] => Mux13.IN263
dbo[0] => Mux14.IN263
dbo[0] => Mux15.IN263
dbo[0] => Mux16.IN263
dbo[0] => Mux17.IN263
dbo[0] => Mux18.IN263
dbo[0] => Mux19.IN263
dbo[0] => Mux20.IN263
dbo[0] => Mux21.IN263
dbo[0] => Mux22.IN262
dbo[0] => Mux23.IN263
dbo[0] => Mux24.IN263
dbo[0] => Mux25.IN263
dbo[0] => Mux26.IN263
dbo[0] => Mux27.IN263
dbo[0] => Mux28.IN263
dbo[0] => Mux29.IN263
dbo[0] => Mux30.IN263
dbo[0] => Mux31.IN263
dbo[0] => Mux32.IN263
dbo[0] => Mux33.IN263
dbo[0] => Mux34.IN263
dbo[0] => Mux35.IN263
dbo[0] => Mux36.IN263
dbo[0] => Mux37.IN263
dbo[0] => Mux38.IN263
dbo[0] => Mux39.IN263
dbo[0] => Mux40.IN263
dbo[0] => Mux41.IN263
dbo[0] => Mux42.IN263
dbo[0] => Mux43.IN263
dbo[0] => Mux44.IN263
dbo[0] => Mux45.IN263
dbo[0] => Mux46.IN263
dbo[0] => Mux47.IN263
dbo[0] => Mux48.IN263
dbo[0] => Mux49.IN263
dbo[0] => Mux50.IN263
dbo[0] => Mux51.IN263
dbo[0] => Mux52.IN263
dbo[0] => Mux53.IN263
dbo[0] => Mux54.IN263
dbo[0] => Mux55.IN263
dbo[0] => Mux56.IN263
dbo[0] => Mux57.IN263
dbo[0] => Mux58.IN17
dbo[0] => Mux59.IN17
dbo[0] => Mux60.IN17
dbo[0] => Mux61.IN17
dbo[0] => Mux62.IN17
dbo[0] => Mux63.IN17
dbo[0] => Mux64.IN17
dbo[0] => Mux65.IN263
dbo[0] => Mux66.IN263
dbo[0] => Mux67.IN263
dbo[0] => Mux68.IN263
dbo[0] => Mux69.IN263
dbo[0] => Mux70.IN263
dbo[0] => Mux71.IN263
dbo[0] => Mux72.IN262
dbo[0] => Mux73.IN262
dbo[0] => Mux74.IN262
dbo[0] => Mux75.IN262
dbo[0] => Mux76.IN262
dbo[0] => Mux77.IN261
dbo[0] => Mux78.IN263
dbo[0] => Mux79.IN9
dbo[0] => Mux80.IN263
dbo[0] => Mux81.IN263
dbo[0] => Mux82.IN7
dbo[0] => Mux83.IN263
dbo[0] => Mux84.IN262
dbo[0] => Mux85.IN263
dbo[0] => Mux86.IN263
dbo[0] => Mux87.IN263
dbo[0] => Mux88.IN263
dbo[0] => Mux89.IN263
dbo[0] => Mux90.IN263
dbo[0] => Mux91.IN263
dbo[0] => Mux92.IN263
dbo[0] => Mux93.IN263
dbo[0] => Mux94.IN263
dbo[0] => io41_id212_n.DATAB
dbo[0] => io41_id212_n.DATAB
dbo[0] => Mux46.IN119
dbo[0] => Mux46.IN120
dbo[0] => Mux46.IN121
dbo[0] => Mux46.IN122
dbo[0] => Mux46.IN123
dbo[0] => Mux46.IN124
dbo[0] => Mux46.IN125
dbo[0] => Mux46.IN126
dbo[0] => Mux46.IN127
dbo[0] => Mux46.IN128
dbo[0] => Mux46.IN129
dbo[0] => Mux46.IN130
dbo[0] => Mux46.IN131
dbo[0] => Mux46.IN132
dbo[0] => Mux46.IN133
dbo[0] => Mux46.IN134
dbo[0] => Mux46.IN135
dbo[0] => Mux46.IN136
dbo[0] => Mux46.IN137
dbo[0] => Mux46.IN138
dbo[0] => Mux46.IN139
dbo[0] => Mux46.IN140
dbo[0] => Mux46.IN141
dbo[0] => Mux46.IN142
dbo[0] => Mux46.IN143
dbo[0] => Mux46.IN144
dbo[0] => Mux46.IN145
dbo[0] => Mux46.IN146
dbo[0] => Mux46.IN147
dbo[0] => Mux46.IN148
dbo[0] => Mux46.IN149
dbo[0] => Mux46.IN150
dbo[0] => Mux46.IN151
dbo[0] => Mux46.IN152
dbo[0] => Mux46.IN153
dbo[0] => Mux46.IN154
dbo[0] => Mux46.IN155
dbo[0] => Mux46.IN156
dbo[0] => Mux46.IN157
dbo[0] => Mux46.IN158
dbo[0] => Mux46.IN159
dbo[0] => Mux46.IN160
dbo[0] => Mux46.IN161
dbo[0] => Mux46.IN162
dbo[0] => Mux46.IN163
dbo[0] => Mux46.IN164
dbo[0] => Mux46.IN165
dbo[0] => Mux46.IN166
dbo[0] => Mux46.IN167
dbo[0] => Mux46.IN168
dbo[0] => Mux46.IN169
dbo[0] => Mux46.IN170
dbo[0] => Mux46.IN171
dbo[0] => Mux46.IN172
dbo[0] => Mux46.IN173
dbo[0] => Mux46.IN174
dbo[0] => Mux46.IN175
dbo[0] => Mux46.IN176
dbo[0] => Mux46.IN177
dbo[0] => Mux46.IN178
dbo[0] => Mux46.IN179
dbo[0] => Mux46.IN180
dbo[0] => Mux46.IN181
dbo[0] => Mux46.IN182
dbo[0] => Mux46.IN183
dbo[0] => Mux46.IN184
dbo[0] => Mux46.IN185
dbo[0] => Mux46.IN186
dbo[0] => Mux46.IN187
dbo[0] => Mux46.IN188
dbo[0] => Mux46.IN189
dbo[0] => Mux46.IN190
dbo[0] => Mux46.IN191
dbo[0] => Mux46.IN192
dbo[0] => Mux46.IN193
dbo[0] => Mux46.IN194
dbo[0] => Mux46.IN195
dbo[0] => Mux46.IN196
dbo[0] => Mux46.IN197
dbo[0] => Mux46.IN198
dbo[0] => Mux46.IN199
dbo[0] => Mux46.IN200
dbo[0] => Mux46.IN201
dbo[0] => Mux46.IN202
dbo[0] => Mux46.IN203
dbo[0] => Mux46.IN204
dbo[0] => Mux46.IN205
dbo[0] => Mux46.IN206
dbo[0] => Mux46.IN207
dbo[0] => Mux46.IN208
dbo[0] => Mux46.IN209
dbo[0] => Mux46.IN210
dbo[0] => Mux46.IN211
dbo[0] => Mux46.IN212
dbo[0] => Mux46.IN213
dbo[0] => Mux46.IN214
dbo[0] => Mux46.IN215
dbo[0] => Mux46.IN216
dbo[0] => Mux46.IN217
dbo[0] => Mux46.IN218
dbo[0] => Mux46.IN219
dbo[0] => Mux46.IN220
dbo[0] => Mux46.IN221
dbo[0] => Mux46.IN222
dbo[0] => Mux46.IN223
dbo[0] => Mux46.IN224
dbo[0] => Mux46.IN225
dbo[0] => Mux46.IN226
dbo[0] => Mux46.IN227
dbo[0] => Mux46.IN228
dbo[0] => Mux46.IN229
dbo[0] => Mux46.IN230
dbo[0] => Mux46.IN231
dbo[0] => Mux46.IN232
dbo[0] => Mux46.IN233
dbo[0] => Mux46.IN234
dbo[0] => Mux46.IN235
dbo[0] => Mux46.IN236
dbo[0] => Mux46.IN237
dbo[0] => Mux46.IN238
dbo[0] => Mux46.IN239
dbo[0] => Mux46.IN240
dbo[0] => Mux46.IN241
dbo[0] => Mux46.IN242
dbo[0] => Mux46.IN243
dbo[0] => Mux46.IN244
dbo[0] => Mux46.IN245
dbo[0] => Mux46.IN246
dbo[0] => Mux46.IN247
dbo[0] => Mux46.IN248
dbo[0] => Mux46.IN249
dbo[0] => Mux46.IN250
dbo[0] => Mux46.IN251
dbo[0] => io42_id212.DATAA
dbo[0] => io42_id212.DATAB
dbo[0] => io43_id212.DATAB
dbo[0] => io44_id212.DATAB
dbo[0] => OpllVol.DATAB
dbo[0] => PsgVol.DATAB
dbo[0] => vram_slot_ids.DATAB
dbo[1] => Mux3.IN262
dbo[1] => Mux4.IN262
dbo[1] => Mux5.IN262
dbo[1] => Mux6.IN262
dbo[1] => Mux7.IN261
dbo[1] => Mux8.IN261
dbo[1] => Mux9.IN261
dbo[1] => Mux10.IN261
dbo[1] => Mux11.IN261
dbo[1] => Mux12.IN260
dbo[1] => Mux13.IN262
dbo[1] => Mux14.IN262
dbo[1] => Mux15.IN262
dbo[1] => Mux16.IN262
dbo[1] => Mux17.IN262
dbo[1] => Mux18.IN262
dbo[1] => Mux19.IN262
dbo[1] => Mux20.IN262
dbo[1] => Mux21.IN262
dbo[1] => Mux22.IN261
dbo[1] => Mux23.IN262
dbo[1] => Mux24.IN262
dbo[1] => Mux25.IN262
dbo[1] => Mux26.IN262
dbo[1] => Mux27.IN262
dbo[1] => Mux28.IN262
dbo[1] => Mux29.IN262
dbo[1] => Mux30.IN262
dbo[1] => Mux31.IN262
dbo[1] => Mux32.IN262
dbo[1] => Mux33.IN262
dbo[1] => Mux34.IN262
dbo[1] => Mux35.IN262
dbo[1] => Mux36.IN262
dbo[1] => Mux37.IN262
dbo[1] => Mux38.IN262
dbo[1] => Mux39.IN262
dbo[1] => Mux40.IN262
dbo[1] => Mux41.IN262
dbo[1] => Mux42.IN262
dbo[1] => Mux43.IN262
dbo[1] => Mux44.IN262
dbo[1] => Mux45.IN262
dbo[1] => Mux46.IN262
dbo[1] => Mux47.IN262
dbo[1] => Mux48.IN262
dbo[1] => Mux49.IN262
dbo[1] => Mux50.IN262
dbo[1] => Mux51.IN262
dbo[1] => Mux52.IN262
dbo[1] => Mux53.IN262
dbo[1] => Mux54.IN262
dbo[1] => Mux55.IN262
dbo[1] => Mux56.IN262
dbo[1] => Mux57.IN262
dbo[1] => Mux58.IN16
dbo[1] => Mux59.IN16
dbo[1] => Mux60.IN16
dbo[1] => Mux61.IN16
dbo[1] => Mux62.IN16
dbo[1] => Mux63.IN16
dbo[1] => Mux64.IN16
dbo[1] => Mux65.IN262
dbo[1] => Mux66.IN262
dbo[1] => Mux67.IN262
dbo[1] => Mux68.IN262
dbo[1] => Mux69.IN262
dbo[1] => Mux70.IN262
dbo[1] => Mux71.IN262
dbo[1] => Mux72.IN261
dbo[1] => Mux73.IN261
dbo[1] => Mux74.IN261
dbo[1] => Mux75.IN261
dbo[1] => Mux76.IN261
dbo[1] => Mux77.IN260
dbo[1] => Mux78.IN262
dbo[1] => Mux79.IN8
dbo[1] => Mux80.IN262
dbo[1] => Mux81.IN262
dbo[1] => Mux82.IN6
dbo[1] => Mux83.IN262
dbo[1] => Mux84.IN261
dbo[1] => Mux85.IN262
dbo[1] => Mux86.IN262
dbo[1] => Mux87.IN262
dbo[1] => Mux88.IN262
dbo[1] => Mux89.IN262
dbo[1] => Mux90.IN262
dbo[1] => Mux91.IN262
dbo[1] => Mux92.IN262
dbo[1] => Mux93.IN262
dbo[1] => Mux94.IN262
dbo[1] => Equal30.IN13
dbo[1] => io41_id212_n.DATAB
dbo[1] => io41_id212_n.DATAB
dbo[1] => Mux45.IN119
dbo[1] => Mux45.IN120
dbo[1] => Mux45.IN121
dbo[1] => Mux45.IN122
dbo[1] => Mux45.IN123
dbo[1] => Mux45.IN124
dbo[1] => Mux45.IN125
dbo[1] => Mux45.IN126
dbo[1] => Mux45.IN127
dbo[1] => Mux45.IN128
dbo[1] => Mux45.IN129
dbo[1] => Mux45.IN130
dbo[1] => Mux45.IN131
dbo[1] => Mux45.IN132
dbo[1] => Mux45.IN133
dbo[1] => Mux45.IN134
dbo[1] => Mux45.IN135
dbo[1] => Mux45.IN136
dbo[1] => Mux45.IN137
dbo[1] => Mux45.IN138
dbo[1] => Mux45.IN139
dbo[1] => Mux45.IN140
dbo[1] => Mux45.IN141
dbo[1] => Mux45.IN142
dbo[1] => Mux45.IN143
dbo[1] => Mux45.IN144
dbo[1] => Mux45.IN145
dbo[1] => Mux45.IN146
dbo[1] => Mux45.IN147
dbo[1] => Mux45.IN148
dbo[1] => Mux45.IN149
dbo[1] => Mux45.IN150
dbo[1] => Mux45.IN151
dbo[1] => Mux45.IN152
dbo[1] => Mux45.IN153
dbo[1] => Mux45.IN154
dbo[1] => Mux45.IN155
dbo[1] => Mux45.IN156
dbo[1] => Mux45.IN157
dbo[1] => Mux45.IN158
dbo[1] => Mux45.IN159
dbo[1] => Mux45.IN160
dbo[1] => Mux45.IN161
dbo[1] => Mux45.IN162
dbo[1] => Mux45.IN163
dbo[1] => Mux45.IN164
dbo[1] => Mux45.IN165
dbo[1] => Mux45.IN166
dbo[1] => Mux45.IN167
dbo[1] => Mux45.IN168
dbo[1] => Mux45.IN169
dbo[1] => Mux45.IN170
dbo[1] => Mux45.IN171
dbo[1] => Mux45.IN172
dbo[1] => Mux45.IN173
dbo[1] => Mux45.IN174
dbo[1] => Mux45.IN175
dbo[1] => Mux45.IN176
dbo[1] => Mux45.IN177
dbo[1] => Mux45.IN178
dbo[1] => Mux45.IN179
dbo[1] => Mux45.IN180
dbo[1] => Mux45.IN181
dbo[1] => Mux45.IN182
dbo[1] => Mux45.IN183
dbo[1] => Mux45.IN184
dbo[1] => Mux45.IN185
dbo[1] => Mux45.IN186
dbo[1] => Mux45.IN187
dbo[1] => Mux45.IN188
dbo[1] => Mux45.IN189
dbo[1] => Mux45.IN190
dbo[1] => Mux45.IN191
dbo[1] => Mux45.IN192
dbo[1] => Mux45.IN193
dbo[1] => Mux45.IN194
dbo[1] => Mux45.IN195
dbo[1] => Mux45.IN196
dbo[1] => Mux45.IN197
dbo[1] => Mux45.IN198
dbo[1] => Mux45.IN199
dbo[1] => Mux45.IN200
dbo[1] => Mux45.IN201
dbo[1] => Mux45.IN202
dbo[1] => Mux45.IN203
dbo[1] => Mux45.IN204
dbo[1] => Mux45.IN205
dbo[1] => Mux45.IN206
dbo[1] => Mux45.IN207
dbo[1] => Mux45.IN208
dbo[1] => Mux45.IN209
dbo[1] => Mux45.IN210
dbo[1] => Mux45.IN211
dbo[1] => Mux45.IN212
dbo[1] => Mux45.IN213
dbo[1] => Mux45.IN214
dbo[1] => Mux45.IN215
dbo[1] => Mux45.IN216
dbo[1] => Mux45.IN217
dbo[1] => Mux45.IN218
dbo[1] => Mux45.IN219
dbo[1] => Mux45.IN220
dbo[1] => Mux45.IN221
dbo[1] => Mux45.IN222
dbo[1] => Mux45.IN223
dbo[1] => Mux45.IN224
dbo[1] => Mux45.IN225
dbo[1] => Mux45.IN226
dbo[1] => Mux45.IN227
dbo[1] => Mux45.IN228
dbo[1] => Mux45.IN229
dbo[1] => Mux45.IN230
dbo[1] => Mux45.IN231
dbo[1] => Mux45.IN232
dbo[1] => Mux45.IN233
dbo[1] => Mux45.IN234
dbo[1] => Mux45.IN235
dbo[1] => Mux45.IN236
dbo[1] => Mux45.IN237
dbo[1] => Mux45.IN238
dbo[1] => Mux45.IN239
dbo[1] => Mux45.IN240
dbo[1] => Mux45.IN241
dbo[1] => Mux45.IN242
dbo[1] => Mux45.IN243
dbo[1] => Mux45.IN244
dbo[1] => Mux45.IN245
dbo[1] => Mux45.IN246
dbo[1] => Mux45.IN247
dbo[1] => Mux45.IN248
dbo[1] => Mux45.IN249
dbo[1] => Mux45.IN250
dbo[1] => Mux45.IN251
dbo[1] => io42_id212.DATAB
dbo[1] => io43_id212.DATAB
dbo[1] => io44_id212.DATAB
dbo[1] => OpllVol.DATAB
dbo[1] => PsgVol.DATAB
dbo[1] => vram_slot_ids.DATAB
dbo[2] => Mux3.IN261
dbo[2] => Mux4.IN261
dbo[2] => Mux5.IN261
dbo[2] => Mux6.IN261
dbo[2] => Mux7.IN260
dbo[2] => Mux8.IN260
dbo[2] => Mux9.IN260
dbo[2] => Mux10.IN260
dbo[2] => Mux11.IN260
dbo[2] => Mux12.IN259
dbo[2] => Mux13.IN261
dbo[2] => Mux14.IN261
dbo[2] => Mux15.IN261
dbo[2] => Mux16.IN261
dbo[2] => Mux17.IN261
dbo[2] => Mux18.IN261
dbo[2] => Mux19.IN261
dbo[2] => Mux20.IN261
dbo[2] => Mux21.IN261
dbo[2] => Mux22.IN260
dbo[2] => Mux23.IN261
dbo[2] => Mux24.IN261
dbo[2] => Mux25.IN261
dbo[2] => Mux26.IN261
dbo[2] => Mux27.IN261
dbo[2] => Mux28.IN261
dbo[2] => Mux29.IN261
dbo[2] => Mux30.IN261
dbo[2] => Mux31.IN261
dbo[2] => Mux32.IN261
dbo[2] => Mux33.IN261
dbo[2] => Mux34.IN261
dbo[2] => Mux35.IN261
dbo[2] => Mux36.IN261
dbo[2] => Mux37.IN261
dbo[2] => Mux38.IN261
dbo[2] => Mux39.IN261
dbo[2] => Mux40.IN261
dbo[2] => Mux41.IN261
dbo[2] => Mux42.IN261
dbo[2] => Mux43.IN261
dbo[2] => Mux44.IN261
dbo[2] => Mux45.IN261
dbo[2] => Mux46.IN261
dbo[2] => Mux47.IN261
dbo[2] => Mux48.IN261
dbo[2] => Mux49.IN261
dbo[2] => Mux50.IN261
dbo[2] => Mux51.IN261
dbo[2] => Mux52.IN261
dbo[2] => Mux53.IN261
dbo[2] => Mux54.IN261
dbo[2] => Mux55.IN261
dbo[2] => Mux56.IN261
dbo[2] => Mux57.IN261
dbo[2] => Mux58.IN15
dbo[2] => Mux59.IN15
dbo[2] => Mux60.IN15
dbo[2] => Mux61.IN15
dbo[2] => Mux62.IN15
dbo[2] => Mux63.IN15
dbo[2] => Mux64.IN15
dbo[2] => Mux65.IN261
dbo[2] => Mux66.IN261
dbo[2] => Mux67.IN261
dbo[2] => Mux68.IN261
dbo[2] => Mux69.IN261
dbo[2] => Mux70.IN261
dbo[2] => Mux71.IN261
dbo[2] => Mux72.IN260
dbo[2] => Mux73.IN260
dbo[2] => Mux74.IN260
dbo[2] => Mux75.IN260
dbo[2] => Mux76.IN260
dbo[2] => Mux77.IN259
dbo[2] => Mux78.IN261
dbo[2] => Mux79.IN7
dbo[2] => Mux80.IN261
dbo[2] => Mux81.IN261
dbo[2] => Mux82.IN5
dbo[2] => Mux83.IN261
dbo[2] => Mux84.IN260
dbo[2] => Mux85.IN261
dbo[2] => Mux86.IN261
dbo[2] => Mux87.IN261
dbo[2] => Mux88.IN261
dbo[2] => Mux89.IN261
dbo[2] => Mux90.IN261
dbo[2] => Mux91.IN261
dbo[2] => Mux92.IN261
dbo[2] => Mux93.IN261
dbo[2] => Mux94.IN261
dbo[2] => Equal30.IN12
dbo[2] => io41_id212_n.DATAB
dbo[2] => io41_id212_n.DATAB
dbo[2] => Mux44.IN119
dbo[2] => Mux44.IN120
dbo[2] => Mux44.IN121
dbo[2] => Mux44.IN122
dbo[2] => Mux44.IN123
dbo[2] => Mux44.IN124
dbo[2] => Mux44.IN125
dbo[2] => Mux44.IN126
dbo[2] => Mux44.IN127
dbo[2] => Mux44.IN128
dbo[2] => Mux44.IN129
dbo[2] => Mux44.IN130
dbo[2] => Mux44.IN131
dbo[2] => Mux44.IN132
dbo[2] => Mux44.IN133
dbo[2] => Mux44.IN134
dbo[2] => Mux44.IN135
dbo[2] => Mux44.IN136
dbo[2] => Mux44.IN137
dbo[2] => Mux44.IN138
dbo[2] => Mux44.IN139
dbo[2] => Mux44.IN140
dbo[2] => Mux44.IN141
dbo[2] => Mux44.IN142
dbo[2] => Mux44.IN143
dbo[2] => Mux44.IN144
dbo[2] => Mux44.IN145
dbo[2] => Mux44.IN146
dbo[2] => Mux44.IN147
dbo[2] => Mux44.IN148
dbo[2] => Mux44.IN149
dbo[2] => Mux44.IN150
dbo[2] => Mux44.IN151
dbo[2] => Mux44.IN152
dbo[2] => Mux44.IN153
dbo[2] => Mux44.IN154
dbo[2] => Mux44.IN155
dbo[2] => Mux44.IN156
dbo[2] => Mux44.IN157
dbo[2] => Mux44.IN158
dbo[2] => Mux44.IN159
dbo[2] => Mux44.IN160
dbo[2] => Mux44.IN161
dbo[2] => Mux44.IN162
dbo[2] => Mux44.IN163
dbo[2] => Mux44.IN164
dbo[2] => Mux44.IN165
dbo[2] => Mux44.IN166
dbo[2] => Mux44.IN167
dbo[2] => Mux44.IN168
dbo[2] => Mux44.IN169
dbo[2] => Mux44.IN170
dbo[2] => Mux44.IN171
dbo[2] => Mux44.IN172
dbo[2] => Mux44.IN173
dbo[2] => Mux44.IN174
dbo[2] => Mux44.IN175
dbo[2] => Mux44.IN176
dbo[2] => Mux44.IN177
dbo[2] => Mux44.IN178
dbo[2] => Mux44.IN179
dbo[2] => Mux44.IN180
dbo[2] => Mux44.IN181
dbo[2] => Mux44.IN182
dbo[2] => Mux44.IN183
dbo[2] => Mux44.IN184
dbo[2] => Mux44.IN185
dbo[2] => Mux44.IN186
dbo[2] => Mux44.IN187
dbo[2] => Mux44.IN188
dbo[2] => Mux44.IN189
dbo[2] => Mux44.IN190
dbo[2] => Mux44.IN191
dbo[2] => Mux44.IN192
dbo[2] => Mux44.IN193
dbo[2] => Mux44.IN194
dbo[2] => Mux44.IN195
dbo[2] => Mux44.IN196
dbo[2] => Mux44.IN197
dbo[2] => Mux44.IN198
dbo[2] => Mux44.IN199
dbo[2] => Mux44.IN200
dbo[2] => Mux44.IN201
dbo[2] => Mux44.IN202
dbo[2] => Mux44.IN203
dbo[2] => Mux44.IN204
dbo[2] => Mux44.IN205
dbo[2] => Mux44.IN206
dbo[2] => Mux44.IN207
dbo[2] => Mux44.IN208
dbo[2] => Mux44.IN209
dbo[2] => Mux44.IN210
dbo[2] => Mux44.IN211
dbo[2] => Mux44.IN212
dbo[2] => Mux44.IN213
dbo[2] => Mux44.IN214
dbo[2] => Mux44.IN215
dbo[2] => Mux44.IN216
dbo[2] => Mux44.IN217
dbo[2] => Mux44.IN218
dbo[2] => Mux44.IN219
dbo[2] => Mux44.IN220
dbo[2] => Mux44.IN221
dbo[2] => Mux44.IN222
dbo[2] => Mux44.IN223
dbo[2] => Mux44.IN224
dbo[2] => Mux44.IN225
dbo[2] => Mux44.IN226
dbo[2] => Mux44.IN227
dbo[2] => Mux44.IN228
dbo[2] => Mux44.IN229
dbo[2] => Mux44.IN230
dbo[2] => Mux44.IN231
dbo[2] => Mux44.IN232
dbo[2] => Mux44.IN233
dbo[2] => Mux44.IN234
dbo[2] => Mux44.IN235
dbo[2] => Mux44.IN236
dbo[2] => Mux44.IN237
dbo[2] => Mux44.IN238
dbo[2] => Mux44.IN239
dbo[2] => Mux44.IN240
dbo[2] => Mux44.IN241
dbo[2] => Mux44.IN242
dbo[2] => Mux44.IN243
dbo[2] => Mux44.IN244
dbo[2] => Mux44.IN245
dbo[2] => Mux44.IN246
dbo[2] => Mux44.IN247
dbo[2] => Mux44.IN248
dbo[2] => Mux44.IN249
dbo[2] => Mux44.IN250
dbo[2] => Mux44.IN251
dbo[2] => io42_id212.DATAB
dbo[2] => io43_id212.DATAB
dbo[2] => io44_id212.DATAB
dbo[2] => OpllVol.DATAB
dbo[2] => PsgVol.DATAB
dbo[2] => vram_slot_ids.DATAB
dbo[3] => Mux3.IN260
dbo[3] => Mux4.IN260
dbo[3] => Mux5.IN260
dbo[3] => Mux6.IN260
dbo[3] => Mux7.IN259
dbo[3] => Mux8.IN259
dbo[3] => Mux9.IN259
dbo[3] => Mux10.IN259
dbo[3] => Mux11.IN259
dbo[3] => Mux12.IN258
dbo[3] => Mux13.IN260
dbo[3] => Mux14.IN260
dbo[3] => Mux15.IN260
dbo[3] => Mux16.IN260
dbo[3] => Mux17.IN260
dbo[3] => Mux18.IN260
dbo[3] => Mux19.IN260
dbo[3] => Mux20.IN260
dbo[3] => Mux21.IN260
dbo[3] => Mux22.IN259
dbo[3] => Mux23.IN260
dbo[3] => Mux24.IN260
dbo[3] => Mux25.IN260
dbo[3] => Mux26.IN260
dbo[3] => Mux27.IN260
dbo[3] => Mux28.IN260
dbo[3] => Mux29.IN260
dbo[3] => Mux30.IN260
dbo[3] => Mux31.IN260
dbo[3] => Mux32.IN260
dbo[3] => Mux33.IN260
dbo[3] => Mux34.IN260
dbo[3] => Mux35.IN260
dbo[3] => Mux36.IN260
dbo[3] => Mux37.IN260
dbo[3] => Mux38.IN260
dbo[3] => Mux39.IN260
dbo[3] => Mux40.IN260
dbo[3] => Mux41.IN260
dbo[3] => Mux42.IN260
dbo[3] => Mux43.IN260
dbo[3] => Mux44.IN260
dbo[3] => Mux45.IN260
dbo[3] => Mux46.IN260
dbo[3] => Mux47.IN260
dbo[3] => Mux48.IN260
dbo[3] => Mux49.IN260
dbo[3] => Mux50.IN260
dbo[3] => Mux51.IN260
dbo[3] => Mux52.IN260
dbo[3] => Mux53.IN260
dbo[3] => Mux54.IN260
dbo[3] => Mux55.IN260
dbo[3] => Mux56.IN260
dbo[3] => Mux57.IN260
dbo[3] => Mux58.IN14
dbo[3] => Mux59.IN14
dbo[3] => Mux60.IN14
dbo[3] => Mux61.IN14
dbo[3] => Mux62.IN14
dbo[3] => Mux63.IN14
dbo[3] => Mux64.IN14
dbo[3] => Mux65.IN260
dbo[3] => Mux66.IN260
dbo[3] => Mux67.IN260
dbo[3] => Mux68.IN260
dbo[3] => Mux69.IN260
dbo[3] => Mux70.IN260
dbo[3] => Mux71.IN260
dbo[3] => Mux72.IN259
dbo[3] => Mux73.IN259
dbo[3] => Mux74.IN259
dbo[3] => Mux75.IN259
dbo[3] => Mux76.IN259
dbo[3] => Mux77.IN258
dbo[3] => Mux78.IN260
dbo[3] => Mux79.IN6
dbo[3] => Mux80.IN260
dbo[3] => Mux81.IN260
dbo[3] => Mux82.IN4
dbo[3] => Mux83.IN260
dbo[3] => Mux84.IN259
dbo[3] => Mux85.IN260
dbo[3] => Mux86.IN260
dbo[3] => Mux87.IN260
dbo[3] => Mux88.IN260
dbo[3] => Mux89.IN260
dbo[3] => Mux90.IN260
dbo[3] => Mux91.IN260
dbo[3] => Mux92.IN260
dbo[3] => Mux93.IN260
dbo[3] => Mux94.IN260
dbo[3] => Equal30.IN11
dbo[3] => io41_id212_n.DATAB
dbo[3] => io41_id212_n.DATAB
dbo[3] => Mux43.IN119
dbo[3] => Mux43.IN120
dbo[3] => Mux43.IN121
dbo[3] => Mux43.IN122
dbo[3] => Mux43.IN123
dbo[3] => Mux43.IN124
dbo[3] => Mux43.IN125
dbo[3] => Mux43.IN126
dbo[3] => Mux43.IN127
dbo[3] => Mux43.IN128
dbo[3] => Mux43.IN129
dbo[3] => Mux43.IN130
dbo[3] => Mux43.IN131
dbo[3] => Mux43.IN132
dbo[3] => Mux43.IN133
dbo[3] => Mux43.IN134
dbo[3] => Mux43.IN135
dbo[3] => Mux43.IN136
dbo[3] => Mux43.IN137
dbo[3] => Mux43.IN138
dbo[3] => Mux43.IN139
dbo[3] => Mux43.IN140
dbo[3] => Mux43.IN141
dbo[3] => Mux43.IN142
dbo[3] => Mux43.IN143
dbo[3] => Mux43.IN144
dbo[3] => Mux43.IN145
dbo[3] => Mux43.IN146
dbo[3] => Mux43.IN147
dbo[3] => Mux43.IN148
dbo[3] => Mux43.IN149
dbo[3] => Mux43.IN150
dbo[3] => Mux43.IN151
dbo[3] => Mux43.IN152
dbo[3] => Mux43.IN153
dbo[3] => Mux43.IN154
dbo[3] => Mux43.IN155
dbo[3] => Mux43.IN156
dbo[3] => Mux43.IN157
dbo[3] => Mux43.IN158
dbo[3] => Mux43.IN159
dbo[3] => Mux43.IN160
dbo[3] => Mux43.IN161
dbo[3] => Mux43.IN162
dbo[3] => Mux43.IN163
dbo[3] => Mux43.IN164
dbo[3] => Mux43.IN165
dbo[3] => Mux43.IN166
dbo[3] => Mux43.IN167
dbo[3] => Mux43.IN168
dbo[3] => Mux43.IN169
dbo[3] => Mux43.IN170
dbo[3] => Mux43.IN171
dbo[3] => Mux43.IN172
dbo[3] => Mux43.IN173
dbo[3] => Mux43.IN174
dbo[3] => Mux43.IN175
dbo[3] => Mux43.IN176
dbo[3] => Mux43.IN177
dbo[3] => Mux43.IN178
dbo[3] => Mux43.IN179
dbo[3] => Mux43.IN180
dbo[3] => Mux43.IN181
dbo[3] => Mux43.IN182
dbo[3] => Mux43.IN183
dbo[3] => Mux43.IN184
dbo[3] => Mux43.IN185
dbo[3] => Mux43.IN186
dbo[3] => Mux43.IN187
dbo[3] => Mux43.IN188
dbo[3] => Mux43.IN189
dbo[3] => Mux43.IN190
dbo[3] => Mux43.IN191
dbo[3] => Mux43.IN192
dbo[3] => Mux43.IN193
dbo[3] => Mux43.IN194
dbo[3] => Mux43.IN195
dbo[3] => Mux43.IN196
dbo[3] => Mux43.IN197
dbo[3] => Mux43.IN198
dbo[3] => Mux43.IN199
dbo[3] => Mux43.IN200
dbo[3] => Mux43.IN201
dbo[3] => Mux43.IN202
dbo[3] => Mux43.IN203
dbo[3] => Mux43.IN204
dbo[3] => Mux43.IN205
dbo[3] => Mux43.IN206
dbo[3] => Mux43.IN207
dbo[3] => Mux43.IN208
dbo[3] => Mux43.IN209
dbo[3] => Mux43.IN210
dbo[3] => Mux43.IN211
dbo[3] => Mux43.IN212
dbo[3] => Mux43.IN213
dbo[3] => Mux43.IN214
dbo[3] => Mux43.IN215
dbo[3] => Mux43.IN216
dbo[3] => Mux43.IN217
dbo[3] => Mux43.IN218
dbo[3] => Mux43.IN219
dbo[3] => Mux43.IN220
dbo[3] => Mux43.IN221
dbo[3] => Mux43.IN222
dbo[3] => Mux43.IN223
dbo[3] => Mux43.IN224
dbo[3] => Mux43.IN225
dbo[3] => Mux43.IN226
dbo[3] => Mux43.IN227
dbo[3] => Mux43.IN228
dbo[3] => Mux43.IN229
dbo[3] => Mux43.IN230
dbo[3] => Mux43.IN231
dbo[3] => Mux43.IN232
dbo[3] => Mux43.IN233
dbo[3] => Mux43.IN234
dbo[3] => Mux43.IN235
dbo[3] => Mux43.IN236
dbo[3] => Mux43.IN237
dbo[3] => Mux43.IN238
dbo[3] => Mux43.IN239
dbo[3] => Mux43.IN240
dbo[3] => Mux43.IN241
dbo[3] => Mux43.IN242
dbo[3] => Mux43.IN243
dbo[3] => Mux43.IN244
dbo[3] => Mux43.IN245
dbo[3] => Mux43.IN246
dbo[3] => Mux43.IN247
dbo[3] => Mux43.IN248
dbo[3] => Mux43.IN249
dbo[3] => Mux43.IN250
dbo[3] => Mux43.IN251
dbo[3] => io42_id212.DATAB
dbo[3] => io43_id212.DATAB
dbo[3] => io44_id212.DATAB
dbo[3] => vram_slot_ids.DATAB
dbo[4] => Mux3.IN259
dbo[4] => Mux4.IN259
dbo[4] => Mux5.IN259
dbo[4] => Mux6.IN259
dbo[4] => Mux7.IN258
dbo[4] => Mux8.IN258
dbo[4] => Mux9.IN258
dbo[4] => Mux10.IN258
dbo[4] => Mux11.IN258
dbo[4] => Mux12.IN257
dbo[4] => Mux13.IN259
dbo[4] => Mux14.IN259
dbo[4] => Mux15.IN259
dbo[4] => Mux16.IN259
dbo[4] => Mux17.IN259
dbo[4] => Mux18.IN259
dbo[4] => Mux19.IN259
dbo[4] => Mux20.IN259
dbo[4] => Mux21.IN259
dbo[4] => Mux22.IN258
dbo[4] => Mux23.IN259
dbo[4] => Mux24.IN259
dbo[4] => Mux25.IN259
dbo[4] => Mux26.IN259
dbo[4] => Mux27.IN259
dbo[4] => Mux28.IN259
dbo[4] => Mux29.IN259
dbo[4] => Mux30.IN259
dbo[4] => Mux31.IN259
dbo[4] => Mux32.IN259
dbo[4] => Mux33.IN259
dbo[4] => Mux34.IN259
dbo[4] => Mux35.IN259
dbo[4] => Mux36.IN259
dbo[4] => Mux37.IN259
dbo[4] => Mux38.IN259
dbo[4] => Mux39.IN259
dbo[4] => Mux40.IN259
dbo[4] => Mux41.IN259
dbo[4] => Mux42.IN259
dbo[4] => Mux43.IN259
dbo[4] => Mux44.IN259
dbo[4] => Mux45.IN259
dbo[4] => Mux46.IN259
dbo[4] => Mux47.IN259
dbo[4] => Mux48.IN259
dbo[4] => Mux49.IN259
dbo[4] => Mux50.IN259
dbo[4] => Mux51.IN259
dbo[4] => Mux52.IN259
dbo[4] => Mux53.IN259
dbo[4] => Mux54.IN259
dbo[4] => Mux55.IN259
dbo[4] => Mux56.IN259
dbo[4] => Mux57.IN259
dbo[4] => Mux58.IN13
dbo[4] => Mux59.IN13
dbo[4] => Mux60.IN13
dbo[4] => Mux61.IN13
dbo[4] => Mux62.IN13
dbo[4] => Mux63.IN13
dbo[4] => Mux64.IN13
dbo[4] => Mux65.IN259
dbo[4] => Mux66.IN259
dbo[4] => Mux67.IN259
dbo[4] => Mux68.IN259
dbo[4] => Mux69.IN259
dbo[4] => Mux70.IN259
dbo[4] => Mux71.IN259
dbo[4] => Mux72.IN258
dbo[4] => Mux73.IN258
dbo[4] => Mux74.IN258
dbo[4] => Mux75.IN258
dbo[4] => Mux76.IN258
dbo[4] => Mux77.IN257
dbo[4] => Mux78.IN259
dbo[4] => Mux79.IN5
dbo[4] => Mux80.IN259
dbo[4] => Mux81.IN259
dbo[4] => Mux82.IN3
dbo[4] => Mux83.IN259
dbo[4] => Mux84.IN258
dbo[4] => Mux85.IN259
dbo[4] => Mux86.IN259
dbo[4] => Mux87.IN259
dbo[4] => Mux88.IN259
dbo[4] => Mux89.IN259
dbo[4] => Mux90.IN259
dbo[4] => Mux91.IN259
dbo[4] => Mux92.IN259
dbo[4] => Mux93.IN259
dbo[4] => Mux94.IN259
dbo[4] => MstrVol.DATAB
dbo[4] => Equal30.IN10
dbo[4] => io41_id212_n.DATAB
dbo[4] => io41_id212_n.DATAB
dbo[4] => Mux42.IN119
dbo[4] => Mux42.IN120
dbo[4] => Mux42.IN121
dbo[4] => Mux42.IN122
dbo[4] => Mux42.IN123
dbo[4] => Mux42.IN124
dbo[4] => Mux42.IN125
dbo[4] => Mux42.IN126
dbo[4] => Mux42.IN127
dbo[4] => Mux42.IN128
dbo[4] => Mux42.IN129
dbo[4] => Mux42.IN130
dbo[4] => Mux42.IN131
dbo[4] => Mux42.IN132
dbo[4] => Mux42.IN133
dbo[4] => Mux42.IN134
dbo[4] => Mux42.IN135
dbo[4] => Mux42.IN136
dbo[4] => Mux42.IN137
dbo[4] => Mux42.IN138
dbo[4] => Mux42.IN139
dbo[4] => Mux42.IN140
dbo[4] => Mux42.IN141
dbo[4] => Mux42.IN142
dbo[4] => Mux42.IN143
dbo[4] => Mux42.IN144
dbo[4] => Mux42.IN145
dbo[4] => Mux42.IN146
dbo[4] => Mux42.IN147
dbo[4] => Mux42.IN148
dbo[4] => Mux42.IN149
dbo[4] => Mux42.IN150
dbo[4] => Mux42.IN151
dbo[4] => Mux42.IN152
dbo[4] => Mux42.IN153
dbo[4] => Mux42.IN154
dbo[4] => Mux42.IN155
dbo[4] => Mux42.IN156
dbo[4] => Mux42.IN157
dbo[4] => Mux42.IN158
dbo[4] => Mux42.IN159
dbo[4] => Mux42.IN160
dbo[4] => Mux42.IN161
dbo[4] => Mux42.IN162
dbo[4] => Mux42.IN163
dbo[4] => Mux42.IN164
dbo[4] => Mux42.IN165
dbo[4] => Mux42.IN166
dbo[4] => Mux42.IN167
dbo[4] => Mux42.IN168
dbo[4] => Mux42.IN169
dbo[4] => Mux42.IN170
dbo[4] => Mux42.IN171
dbo[4] => Mux42.IN172
dbo[4] => Mux42.IN173
dbo[4] => Mux42.IN174
dbo[4] => Mux42.IN175
dbo[4] => Mux42.IN176
dbo[4] => Mux42.IN177
dbo[4] => Mux42.IN178
dbo[4] => Mux42.IN179
dbo[4] => Mux42.IN180
dbo[4] => Mux42.IN181
dbo[4] => Mux42.IN182
dbo[4] => Mux42.IN183
dbo[4] => Mux42.IN184
dbo[4] => Mux42.IN185
dbo[4] => Mux42.IN186
dbo[4] => Mux42.IN187
dbo[4] => Mux42.IN188
dbo[4] => Mux42.IN189
dbo[4] => Mux42.IN190
dbo[4] => Mux42.IN191
dbo[4] => Mux42.IN192
dbo[4] => Mux42.IN193
dbo[4] => Mux42.IN194
dbo[4] => Mux42.IN195
dbo[4] => Mux42.IN196
dbo[4] => Mux42.IN197
dbo[4] => Mux42.IN198
dbo[4] => Mux42.IN199
dbo[4] => Mux42.IN200
dbo[4] => Mux42.IN201
dbo[4] => Mux42.IN202
dbo[4] => Mux42.IN203
dbo[4] => Mux42.IN204
dbo[4] => Mux42.IN205
dbo[4] => Mux42.IN206
dbo[4] => Mux42.IN207
dbo[4] => Mux42.IN208
dbo[4] => Mux42.IN209
dbo[4] => Mux42.IN210
dbo[4] => Mux42.IN211
dbo[4] => Mux42.IN212
dbo[4] => Mux42.IN213
dbo[4] => Mux42.IN214
dbo[4] => Mux42.IN215
dbo[4] => Mux42.IN216
dbo[4] => Mux42.IN217
dbo[4] => Mux42.IN218
dbo[4] => Mux42.IN219
dbo[4] => Mux42.IN220
dbo[4] => Mux42.IN221
dbo[4] => Mux42.IN222
dbo[4] => Mux42.IN223
dbo[4] => Mux42.IN224
dbo[4] => Mux42.IN225
dbo[4] => Mux42.IN226
dbo[4] => Mux42.IN227
dbo[4] => Mux42.IN228
dbo[4] => Mux42.IN229
dbo[4] => Mux42.IN230
dbo[4] => Mux42.IN231
dbo[4] => Mux42.IN232
dbo[4] => Mux42.IN233
dbo[4] => Mux42.IN234
dbo[4] => Mux42.IN235
dbo[4] => Mux42.IN236
dbo[4] => Mux42.IN237
dbo[4] => Mux42.IN238
dbo[4] => Mux42.IN239
dbo[4] => Mux42.IN240
dbo[4] => Mux42.IN241
dbo[4] => Mux42.IN242
dbo[4] => Mux42.IN243
dbo[4] => Mux42.IN244
dbo[4] => Mux42.IN245
dbo[4] => Mux42.IN246
dbo[4] => Mux42.IN247
dbo[4] => Mux42.IN248
dbo[4] => Mux42.IN249
dbo[4] => Mux42.IN250
dbo[4] => Mux42.IN251
dbo[4] => io42_id212.DATAB
dbo[4] => io43_id212.DATAB
dbo[4] => io44_id212.DATAB
dbo[4] => SccVol.DATAB
dbo[4] => vram_slot_ids.DATAB
dbo[5] => Mux3.IN258
dbo[5] => Mux4.IN258
dbo[5] => Mux5.IN258
dbo[5] => Mux6.IN258
dbo[5] => Mux7.IN257
dbo[5] => Mux8.IN257
dbo[5] => Mux9.IN257
dbo[5] => Mux10.IN257
dbo[5] => Mux11.IN257
dbo[5] => Mux12.IN256
dbo[5] => Mux13.IN258
dbo[5] => Mux14.IN258
dbo[5] => Mux15.IN258
dbo[5] => Mux16.IN258
dbo[5] => Mux17.IN258
dbo[5] => Mux18.IN258
dbo[5] => Mux19.IN258
dbo[5] => Mux20.IN258
dbo[5] => Mux21.IN258
dbo[5] => Mux22.IN257
dbo[5] => Mux23.IN258
dbo[5] => Mux24.IN258
dbo[5] => Mux25.IN258
dbo[5] => Mux26.IN258
dbo[5] => Mux27.IN258
dbo[5] => Mux28.IN258
dbo[5] => Mux29.IN258
dbo[5] => Mux30.IN258
dbo[5] => Mux31.IN258
dbo[5] => Mux32.IN258
dbo[5] => Mux33.IN258
dbo[5] => Mux34.IN258
dbo[5] => Mux35.IN258
dbo[5] => Mux36.IN258
dbo[5] => Mux37.IN258
dbo[5] => Mux38.IN258
dbo[5] => Mux39.IN258
dbo[5] => Mux40.IN258
dbo[5] => Mux41.IN258
dbo[5] => Mux42.IN258
dbo[5] => Mux43.IN258
dbo[5] => Mux44.IN258
dbo[5] => Mux45.IN258
dbo[5] => Mux46.IN258
dbo[5] => Mux47.IN258
dbo[5] => Mux48.IN258
dbo[5] => Mux49.IN258
dbo[5] => Mux50.IN258
dbo[5] => Mux51.IN258
dbo[5] => Mux52.IN258
dbo[5] => Mux53.IN258
dbo[5] => Mux54.IN258
dbo[5] => Mux55.IN258
dbo[5] => Mux56.IN258
dbo[5] => Mux57.IN258
dbo[5] => Mux58.IN12
dbo[5] => Mux59.IN12
dbo[5] => Mux60.IN12
dbo[5] => Mux61.IN12
dbo[5] => Mux62.IN12
dbo[5] => Mux63.IN12
dbo[5] => Mux64.IN12
dbo[5] => Mux65.IN258
dbo[5] => Mux66.IN258
dbo[5] => Mux67.IN258
dbo[5] => Mux68.IN258
dbo[5] => Mux69.IN258
dbo[5] => Mux70.IN258
dbo[5] => Mux71.IN258
dbo[5] => Mux72.IN257
dbo[5] => Mux73.IN257
dbo[5] => Mux74.IN257
dbo[5] => Mux75.IN257
dbo[5] => Mux76.IN257
dbo[5] => Mux77.IN256
dbo[5] => Mux78.IN258
dbo[5] => Mux79.IN4
dbo[5] => Mux80.IN258
dbo[5] => Mux81.IN258
dbo[5] => Mux82.IN2
dbo[5] => Mux83.IN258
dbo[5] => Mux84.IN257
dbo[5] => Mux85.IN258
dbo[5] => Mux86.IN258
dbo[5] => Mux87.IN258
dbo[5] => Mux88.IN258
dbo[5] => Mux89.IN258
dbo[5] => Mux90.IN258
dbo[5] => Mux91.IN258
dbo[5] => Mux92.IN258
dbo[5] => Mux93.IN258
dbo[5] => Mux94.IN258
dbo[5] => MstrVol.DATAB
dbo[5] => Equal30.IN9
dbo[5] => io41_id212_n.DATAB
dbo[5] => io41_id212_n.DATAB
dbo[5] => Mux41.IN119
dbo[5] => Mux41.IN120
dbo[5] => Mux41.IN121
dbo[5] => Mux41.IN122
dbo[5] => Mux41.IN123
dbo[5] => Mux41.IN124
dbo[5] => Mux41.IN125
dbo[5] => Mux41.IN126
dbo[5] => Mux41.IN127
dbo[5] => Mux41.IN128
dbo[5] => Mux41.IN129
dbo[5] => Mux41.IN130
dbo[5] => Mux41.IN131
dbo[5] => Mux41.IN132
dbo[5] => Mux41.IN133
dbo[5] => Mux41.IN134
dbo[5] => Mux41.IN135
dbo[5] => Mux41.IN136
dbo[5] => Mux41.IN137
dbo[5] => Mux41.IN138
dbo[5] => Mux41.IN139
dbo[5] => Mux41.IN140
dbo[5] => Mux41.IN141
dbo[5] => Mux41.IN142
dbo[5] => Mux41.IN143
dbo[5] => Mux41.IN144
dbo[5] => Mux41.IN145
dbo[5] => Mux41.IN146
dbo[5] => Mux41.IN147
dbo[5] => Mux41.IN148
dbo[5] => Mux41.IN149
dbo[5] => Mux41.IN150
dbo[5] => Mux41.IN151
dbo[5] => Mux41.IN152
dbo[5] => Mux41.IN153
dbo[5] => Mux41.IN154
dbo[5] => Mux41.IN155
dbo[5] => Mux41.IN156
dbo[5] => Mux41.IN157
dbo[5] => Mux41.IN158
dbo[5] => Mux41.IN159
dbo[5] => Mux41.IN160
dbo[5] => Mux41.IN161
dbo[5] => Mux41.IN162
dbo[5] => Mux41.IN163
dbo[5] => Mux41.IN164
dbo[5] => Mux41.IN165
dbo[5] => Mux41.IN166
dbo[5] => Mux41.IN167
dbo[5] => Mux41.IN168
dbo[5] => Mux41.IN169
dbo[5] => Mux41.IN170
dbo[5] => Mux41.IN171
dbo[5] => Mux41.IN172
dbo[5] => Mux41.IN173
dbo[5] => Mux41.IN174
dbo[5] => Mux41.IN175
dbo[5] => Mux41.IN176
dbo[5] => Mux41.IN177
dbo[5] => Mux41.IN178
dbo[5] => Mux41.IN179
dbo[5] => Mux41.IN180
dbo[5] => Mux41.IN181
dbo[5] => Mux41.IN182
dbo[5] => Mux41.IN183
dbo[5] => Mux41.IN184
dbo[5] => Mux41.IN185
dbo[5] => Mux41.IN186
dbo[5] => Mux41.IN187
dbo[5] => Mux41.IN188
dbo[5] => Mux41.IN189
dbo[5] => Mux41.IN190
dbo[5] => Mux41.IN191
dbo[5] => Mux41.IN192
dbo[5] => Mux41.IN193
dbo[5] => Mux41.IN194
dbo[5] => Mux41.IN195
dbo[5] => Mux41.IN196
dbo[5] => Mux41.IN197
dbo[5] => Mux41.IN198
dbo[5] => Mux41.IN199
dbo[5] => Mux41.IN200
dbo[5] => Mux41.IN201
dbo[5] => Mux41.IN202
dbo[5] => Mux41.IN203
dbo[5] => Mux41.IN204
dbo[5] => Mux41.IN205
dbo[5] => Mux41.IN206
dbo[5] => Mux41.IN207
dbo[5] => Mux41.IN208
dbo[5] => Mux41.IN209
dbo[5] => Mux41.IN210
dbo[5] => Mux41.IN211
dbo[5] => Mux41.IN212
dbo[5] => Mux41.IN213
dbo[5] => Mux41.IN214
dbo[5] => Mux41.IN215
dbo[5] => Mux41.IN216
dbo[5] => Mux41.IN217
dbo[5] => Mux41.IN218
dbo[5] => Mux41.IN219
dbo[5] => Mux41.IN220
dbo[5] => Mux41.IN221
dbo[5] => Mux41.IN222
dbo[5] => Mux41.IN223
dbo[5] => Mux41.IN224
dbo[5] => Mux41.IN225
dbo[5] => Mux41.IN226
dbo[5] => Mux41.IN227
dbo[5] => Mux41.IN228
dbo[5] => Mux41.IN229
dbo[5] => Mux41.IN230
dbo[5] => Mux41.IN231
dbo[5] => Mux41.IN232
dbo[5] => Mux41.IN233
dbo[5] => Mux41.IN234
dbo[5] => Mux41.IN235
dbo[5] => Mux41.IN236
dbo[5] => Mux41.IN237
dbo[5] => Mux41.IN238
dbo[5] => Mux41.IN239
dbo[5] => Mux41.IN240
dbo[5] => Mux41.IN241
dbo[5] => Mux41.IN242
dbo[5] => Mux41.IN243
dbo[5] => Mux41.IN244
dbo[5] => Mux41.IN245
dbo[5] => Mux41.IN246
dbo[5] => Mux41.IN247
dbo[5] => Mux41.IN248
dbo[5] => Mux41.IN249
dbo[5] => Mux41.IN250
dbo[5] => Mux41.IN251
dbo[5] => io42_id212.DATAB
dbo[5] => io43_id212.DATAB
dbo[5] => io44_id212.DATAB
dbo[5] => SccVol.DATAB
dbo[5] => vram_slot_ids.DATAB
dbo[6] => Mux3.IN257
dbo[6] => Mux4.IN257
dbo[6] => Mux5.IN257
dbo[6] => Mux6.IN257
dbo[6] => Mux7.IN256
dbo[6] => Mux8.IN256
dbo[6] => Mux9.IN256
dbo[6] => Mux10.IN256
dbo[6] => Mux11.IN256
dbo[6] => Mux12.IN255
dbo[6] => Mux13.IN257
dbo[6] => Mux14.IN257
dbo[6] => Mux15.IN257
dbo[6] => Mux16.IN257
dbo[6] => Mux17.IN257
dbo[6] => Mux18.IN257
dbo[6] => Mux19.IN257
dbo[6] => Mux20.IN257
dbo[6] => Mux21.IN257
dbo[6] => Mux22.IN256
dbo[6] => Mux23.IN257
dbo[6] => Mux24.IN257
dbo[6] => Mux25.IN257
dbo[6] => Mux26.IN257
dbo[6] => Mux27.IN257
dbo[6] => Mux28.IN257
dbo[6] => Mux29.IN257
dbo[6] => Mux30.IN257
dbo[6] => Mux31.IN257
dbo[6] => Mux32.IN257
dbo[6] => Mux33.IN257
dbo[6] => Mux34.IN257
dbo[6] => Mux35.IN257
dbo[6] => Mux36.IN257
dbo[6] => Mux37.IN257
dbo[6] => Mux38.IN257
dbo[6] => Mux39.IN257
dbo[6] => Mux40.IN257
dbo[6] => Mux41.IN257
dbo[6] => Mux42.IN257
dbo[6] => Mux43.IN257
dbo[6] => Mux44.IN257
dbo[6] => Mux45.IN257
dbo[6] => Mux46.IN257
dbo[6] => Mux47.IN257
dbo[6] => Mux48.IN257
dbo[6] => Mux49.IN257
dbo[6] => Mux50.IN257
dbo[6] => Mux51.IN257
dbo[6] => Mux52.IN257
dbo[6] => Mux53.IN257
dbo[6] => Mux54.IN257
dbo[6] => Mux55.IN257
dbo[6] => Mux56.IN257
dbo[6] => Mux57.IN257
dbo[6] => Mux58.IN11
dbo[6] => Mux59.IN11
dbo[6] => Mux60.IN11
dbo[6] => Mux61.IN11
dbo[6] => Mux62.IN11
dbo[6] => Mux63.IN11
dbo[6] => Mux64.IN11
dbo[6] => Mux65.IN257
dbo[6] => Mux66.IN257
dbo[6] => Mux67.IN257
dbo[6] => Mux68.IN257
dbo[6] => Mux69.IN257
dbo[6] => Mux70.IN257
dbo[6] => Mux71.IN257
dbo[6] => Mux72.IN256
dbo[6] => Mux73.IN256
dbo[6] => Mux74.IN256
dbo[6] => Mux75.IN256
dbo[6] => Mux76.IN256
dbo[6] => Mux77.IN255
dbo[6] => Mux78.IN257
dbo[6] => Mux79.IN3
dbo[6] => Mux80.IN257
dbo[6] => Mux81.IN257
dbo[6] => Mux82.IN1
dbo[6] => Mux83.IN257
dbo[6] => Mux84.IN256
dbo[6] => Mux85.IN257
dbo[6] => Mux86.IN257
dbo[6] => Mux87.IN257
dbo[6] => Mux88.IN257
dbo[6] => Mux89.IN257
dbo[6] => Mux90.IN257
dbo[6] => Mux91.IN257
dbo[6] => Mux92.IN257
dbo[6] => Mux93.IN257
dbo[6] => Mux94.IN257
dbo[6] => MstrVol.DATAB
dbo[6] => Equal30.IN8
dbo[6] => io41_id212_n.DATAB
dbo[6] => io41_id212_n.DATAB
dbo[6] => Mux40.IN119
dbo[6] => Mux40.IN120
dbo[6] => Mux40.IN121
dbo[6] => Mux40.IN122
dbo[6] => Mux40.IN123
dbo[6] => Mux40.IN124
dbo[6] => Mux40.IN125
dbo[6] => Mux40.IN126
dbo[6] => Mux40.IN127
dbo[6] => Mux40.IN128
dbo[6] => Mux40.IN129
dbo[6] => Mux40.IN130
dbo[6] => Mux40.IN131
dbo[6] => Mux40.IN132
dbo[6] => Mux40.IN133
dbo[6] => Mux40.IN134
dbo[6] => Mux40.IN135
dbo[6] => Mux40.IN136
dbo[6] => Mux40.IN137
dbo[6] => Mux40.IN138
dbo[6] => Mux40.IN139
dbo[6] => Mux40.IN140
dbo[6] => Mux40.IN141
dbo[6] => Mux40.IN142
dbo[6] => Mux40.IN143
dbo[6] => Mux40.IN144
dbo[6] => Mux40.IN145
dbo[6] => Mux40.IN146
dbo[6] => Mux40.IN147
dbo[6] => Mux40.IN148
dbo[6] => Mux40.IN149
dbo[6] => Mux40.IN150
dbo[6] => Mux40.IN151
dbo[6] => Mux40.IN152
dbo[6] => Mux40.IN153
dbo[6] => Mux40.IN154
dbo[6] => Mux40.IN155
dbo[6] => Mux40.IN156
dbo[6] => Mux40.IN157
dbo[6] => Mux40.IN158
dbo[6] => Mux40.IN159
dbo[6] => Mux40.IN160
dbo[6] => Mux40.IN161
dbo[6] => Mux40.IN162
dbo[6] => Mux40.IN163
dbo[6] => Mux40.IN164
dbo[6] => Mux40.IN165
dbo[6] => Mux40.IN166
dbo[6] => Mux40.IN167
dbo[6] => Mux40.IN168
dbo[6] => Mux40.IN169
dbo[6] => Mux40.IN170
dbo[6] => Mux40.IN171
dbo[6] => Mux40.IN172
dbo[6] => Mux40.IN173
dbo[6] => Mux40.IN174
dbo[6] => Mux40.IN175
dbo[6] => Mux40.IN176
dbo[6] => Mux40.IN177
dbo[6] => Mux40.IN178
dbo[6] => Mux40.IN179
dbo[6] => Mux40.IN180
dbo[6] => Mux40.IN181
dbo[6] => Mux40.IN182
dbo[6] => Mux40.IN183
dbo[6] => Mux40.IN184
dbo[6] => Mux40.IN185
dbo[6] => Mux40.IN186
dbo[6] => Mux40.IN187
dbo[6] => Mux40.IN188
dbo[6] => Mux40.IN189
dbo[6] => Mux40.IN190
dbo[6] => Mux40.IN191
dbo[6] => Mux40.IN192
dbo[6] => Mux40.IN193
dbo[6] => Mux40.IN194
dbo[6] => Mux40.IN195
dbo[6] => Mux40.IN196
dbo[6] => Mux40.IN197
dbo[6] => Mux40.IN198
dbo[6] => Mux40.IN199
dbo[6] => Mux40.IN200
dbo[6] => Mux40.IN201
dbo[6] => Mux40.IN202
dbo[6] => Mux40.IN203
dbo[6] => Mux40.IN204
dbo[6] => Mux40.IN205
dbo[6] => Mux40.IN206
dbo[6] => Mux40.IN207
dbo[6] => Mux40.IN208
dbo[6] => Mux40.IN209
dbo[6] => Mux40.IN210
dbo[6] => Mux40.IN211
dbo[6] => Mux40.IN212
dbo[6] => Mux40.IN213
dbo[6] => Mux40.IN214
dbo[6] => Mux40.IN215
dbo[6] => Mux40.IN216
dbo[6] => Mux40.IN217
dbo[6] => Mux40.IN218
dbo[6] => Mux40.IN219
dbo[6] => Mux40.IN220
dbo[6] => Mux40.IN221
dbo[6] => Mux40.IN222
dbo[6] => Mux40.IN223
dbo[6] => Mux40.IN224
dbo[6] => Mux40.IN225
dbo[6] => Mux40.IN226
dbo[6] => Mux40.IN227
dbo[6] => Mux40.IN228
dbo[6] => Mux40.IN229
dbo[6] => Mux40.IN230
dbo[6] => Mux40.IN231
dbo[6] => Mux40.IN232
dbo[6] => Mux40.IN233
dbo[6] => Mux40.IN234
dbo[6] => Mux40.IN235
dbo[6] => Mux40.IN236
dbo[6] => Mux40.IN237
dbo[6] => Mux40.IN238
dbo[6] => Mux40.IN239
dbo[6] => Mux40.IN240
dbo[6] => Mux40.IN241
dbo[6] => Mux40.IN242
dbo[6] => Mux40.IN243
dbo[6] => Mux40.IN244
dbo[6] => Mux40.IN245
dbo[6] => Mux40.IN246
dbo[6] => Mux40.IN247
dbo[6] => Mux40.IN248
dbo[6] => Mux40.IN249
dbo[6] => Mux40.IN250
dbo[6] => Mux40.IN251
dbo[6] => io43_id212.DATAB
dbo[6] => io44_id212.DATAB
dbo[6] => SccVol.DATAB
dbo[6] => Mapper_req.DATAB
dbo[6] => vram_slot_ids.DATAB
dbo[7] => Mux3.IN256
dbo[7] => Mux4.IN256
dbo[7] => Mux5.IN256
dbo[7] => Mux6.IN256
dbo[7] => Mux7.IN255
dbo[7] => Mux8.IN255
dbo[7] => Mux9.IN255
dbo[7] => Mux10.IN255
dbo[7] => Mux11.IN255
dbo[7] => Mux12.IN254
dbo[7] => Mux13.IN256
dbo[7] => Mux14.IN256
dbo[7] => Mux15.IN256
dbo[7] => Mux16.IN256
dbo[7] => Mux17.IN256
dbo[7] => Mux18.IN256
dbo[7] => Mux19.IN256
dbo[7] => Mux20.IN256
dbo[7] => Mux21.IN256
dbo[7] => Mux22.IN255
dbo[7] => Mux23.IN256
dbo[7] => Mux24.IN256
dbo[7] => Mux25.IN256
dbo[7] => Mux26.IN256
dbo[7] => Mux27.IN256
dbo[7] => Mux28.IN256
dbo[7] => Mux29.IN256
dbo[7] => Mux30.IN256
dbo[7] => Mux31.IN256
dbo[7] => Mux32.IN256
dbo[7] => Mux33.IN256
dbo[7] => Mux34.IN256
dbo[7] => Mux35.IN256
dbo[7] => Mux36.IN256
dbo[7] => Mux37.IN256
dbo[7] => Mux38.IN256
dbo[7] => Mux39.IN256
dbo[7] => Mux40.IN256
dbo[7] => Mux41.IN256
dbo[7] => Mux42.IN256
dbo[7] => Mux43.IN256
dbo[7] => Mux44.IN256
dbo[7] => Mux45.IN256
dbo[7] => Mux46.IN256
dbo[7] => Mux47.IN256
dbo[7] => Mux48.IN256
dbo[7] => Mux49.IN256
dbo[7] => Mux50.IN256
dbo[7] => Mux51.IN256
dbo[7] => Mux52.IN256
dbo[7] => Mux53.IN256
dbo[7] => Mux54.IN256
dbo[7] => Mux55.IN256
dbo[7] => Mux56.IN256
dbo[7] => Mux57.IN256
dbo[7] => Mux58.IN10
dbo[7] => Mux59.IN10
dbo[7] => Mux60.IN10
dbo[7] => Mux61.IN10
dbo[7] => Mux62.IN10
dbo[7] => Mux63.IN10
dbo[7] => Mux64.IN10
dbo[7] => Mux65.IN256
dbo[7] => Mux66.IN256
dbo[7] => Mux67.IN256
dbo[7] => Mux68.IN256
dbo[7] => Mux69.IN256
dbo[7] => Mux70.IN256
dbo[7] => Mux71.IN256
dbo[7] => Mux72.IN255
dbo[7] => Mux73.IN255
dbo[7] => Mux74.IN255
dbo[7] => Mux75.IN255
dbo[7] => Mux76.IN255
dbo[7] => Mux77.IN254
dbo[7] => Mux78.IN256
dbo[7] => Mux79.IN2
dbo[7] => Mux80.IN256
dbo[7] => Mux81.IN256
dbo[7] => Mux82.IN0
dbo[7] => Mux83.IN256
dbo[7] => Mux84.IN255
dbo[7] => Mux85.IN256
dbo[7] => Mux86.IN256
dbo[7] => Mux87.IN256
dbo[7] => Mux88.IN256
dbo[7] => Mux89.IN256
dbo[7] => Mux90.IN256
dbo[7] => Mux91.IN256
dbo[7] => Mux92.IN256
dbo[7] => Mux93.IN256
dbo[7] => Mux94.IN256
dbo[7] => Equal30.IN7
dbo[7] => io41_id212_n.DATAB
dbo[7] => io41_id212_n.DATAB
dbo[7] => Mux39.IN119
dbo[7] => Mux39.IN120
dbo[7] => Mux39.IN121
dbo[7] => Mux39.IN122
dbo[7] => Mux39.IN123
dbo[7] => Mux39.IN124
dbo[7] => Mux39.IN125
dbo[7] => Mux39.IN126
dbo[7] => Mux39.IN127
dbo[7] => Mux39.IN128
dbo[7] => Mux39.IN129
dbo[7] => Mux39.IN130
dbo[7] => Mux39.IN131
dbo[7] => Mux39.IN132
dbo[7] => Mux39.IN133
dbo[7] => Mux39.IN134
dbo[7] => Mux39.IN135
dbo[7] => Mux39.IN136
dbo[7] => Mux39.IN137
dbo[7] => Mux39.IN138
dbo[7] => Mux39.IN139
dbo[7] => Mux39.IN140
dbo[7] => Mux39.IN141
dbo[7] => Mux39.IN142
dbo[7] => Mux39.IN143
dbo[7] => Mux39.IN144
dbo[7] => Mux39.IN145
dbo[7] => Mux39.IN146
dbo[7] => Mux39.IN147
dbo[7] => Mux39.IN148
dbo[7] => Mux39.IN149
dbo[7] => Mux39.IN150
dbo[7] => Mux39.IN151
dbo[7] => Mux39.IN152
dbo[7] => Mux39.IN153
dbo[7] => Mux39.IN154
dbo[7] => Mux39.IN155
dbo[7] => Mux39.IN156
dbo[7] => Mux39.IN157
dbo[7] => Mux39.IN158
dbo[7] => Mux39.IN159
dbo[7] => Mux39.IN160
dbo[7] => Mux39.IN161
dbo[7] => Mux39.IN162
dbo[7] => Mux39.IN163
dbo[7] => Mux39.IN164
dbo[7] => Mux39.IN165
dbo[7] => Mux39.IN166
dbo[7] => Mux39.IN167
dbo[7] => Mux39.IN168
dbo[7] => Mux39.IN169
dbo[7] => Mux39.IN170
dbo[7] => Mux39.IN171
dbo[7] => Mux39.IN172
dbo[7] => Mux39.IN173
dbo[7] => Mux39.IN174
dbo[7] => Mux39.IN175
dbo[7] => Mux39.IN176
dbo[7] => Mux39.IN177
dbo[7] => Mux39.IN178
dbo[7] => Mux39.IN179
dbo[7] => Mux39.IN180
dbo[7] => Mux39.IN181
dbo[7] => Mux39.IN182
dbo[7] => Mux39.IN183
dbo[7] => Mux39.IN184
dbo[7] => Mux39.IN185
dbo[7] => Mux39.IN186
dbo[7] => Mux39.IN187
dbo[7] => Mux39.IN188
dbo[7] => Mux39.IN189
dbo[7] => Mux39.IN190
dbo[7] => Mux39.IN191
dbo[7] => Mux39.IN192
dbo[7] => Mux39.IN193
dbo[7] => Mux39.IN194
dbo[7] => Mux39.IN195
dbo[7] => Mux39.IN196
dbo[7] => Mux39.IN197
dbo[7] => Mux39.IN198
dbo[7] => Mux39.IN199
dbo[7] => Mux39.IN200
dbo[7] => Mux39.IN201
dbo[7] => Mux39.IN202
dbo[7] => Mux39.IN203
dbo[7] => Mux39.IN204
dbo[7] => Mux39.IN205
dbo[7] => Mux39.IN206
dbo[7] => Mux39.IN207
dbo[7] => Mux39.IN208
dbo[7] => Mux39.IN209
dbo[7] => Mux39.IN210
dbo[7] => Mux39.IN211
dbo[7] => Mux39.IN212
dbo[7] => Mux39.IN213
dbo[7] => Mux39.IN214
dbo[7] => Mux39.IN215
dbo[7] => Mux39.IN216
dbo[7] => Mux39.IN217
dbo[7] => Mux39.IN218
dbo[7] => Mux39.IN219
dbo[7] => Mux39.IN220
dbo[7] => Mux39.IN221
dbo[7] => Mux39.IN222
dbo[7] => Mux39.IN223
dbo[7] => Mux39.IN224
dbo[7] => Mux39.IN225
dbo[7] => Mux39.IN226
dbo[7] => Mux39.IN227
dbo[7] => Mux39.IN228
dbo[7] => Mux39.IN229
dbo[7] => Mux39.IN230
dbo[7] => Mux39.IN231
dbo[7] => Mux39.IN232
dbo[7] => Mux39.IN233
dbo[7] => Mux39.IN234
dbo[7] => Mux39.IN235
dbo[7] => Mux39.IN236
dbo[7] => Mux39.IN237
dbo[7] => Mux39.IN238
dbo[7] => Mux39.IN239
dbo[7] => Mux39.IN240
dbo[7] => Mux39.IN241
dbo[7] => Mux39.IN242
dbo[7] => Mux39.IN243
dbo[7] => Mux39.IN244
dbo[7] => Mux39.IN245
dbo[7] => Mux39.IN246
dbo[7] => Mux39.IN247
dbo[7] => Mux39.IN248
dbo[7] => Mux39.IN249
dbo[7] => Mux39.IN250
dbo[7] => Mux39.IN251
dbo[7] => io43_id212.DATAB
dbo[7] => io44_id212.DATAB
dbo[7] => MegaSD_req.DATAB
dbo[7] => vram_slot_ids.DATAB
dbo[7] => WarmMSXlogo.DATAB
dbo[7] => JIS2_ena.DATAB
dbo[7] => portF4_mode.DATAB
io40_n[0] <> io40_n[0]~reg0
io40_n[1] <> io40_n[1]~reg0
io40_n[2] <> io40_n[2]~reg0
io40_n[3] <> io40_n[3]~reg0
io40_n[4] <> io40_n[4]~reg0
io40_n[5] <> io40_n[5]~reg0
io40_n[6] <> io40_n[6]~reg0
io40_n[7] <> io40_n[7]~reg0
io41_id212_n[0] <> io41_id212_n[0]~reg0
io41_id212_n[1] <> io41_id212_n[1]~reg0
io41_id212_n[2] <> io41_id212_n[2]~reg0
io41_id212_n[3] <> io41_id212_n[3]~reg0
io41_id212_n[4] <> io41_id212_n[4]~reg0
io41_id212_n[5] <> io41_id212_n[5]~reg0
io41_id212_n[6] <> io41_id212_n[6]~reg0
io41_id212_n[7] <> io41_id212_n[7]~reg0
io42_id212[0] <> io42_id212[0]~reg0
io42_id212[1] <> io42_id212[1]~reg0
io42_id212[2] <> io42_id212[2]~reg0
io42_id212[3] <> io42_id212[3]~reg0
io42_id212[4] <> io42_id212[4]~reg0
io42_id212[5] <> io42_id212[5]~reg0
io42_id212[6] <> io42_id212[6]~reg0
io42_id212[7] <> io42_id212[7]~reg0
io43_id212[0] <> io43_id212[0]~reg0
io43_id212[1] <> io43_id212[1]~reg0
io43_id212[2] <> io43_id212[2]~reg0
io43_id212[3] <> io43_id212[3]~reg0
io43_id212[4] <> io43_id212[4]~reg0
io43_id212[5] <> io43_id212[5]~reg0
io43_id212[6] <> io43_id212[6]~reg0
io43_id212[7] <> io43_id212[7]~reg0
io44_id212[0] <> io44_id212[0]~reg0
io44_id212[1] <> io44_id212[1]~reg0
io44_id212[2] <> io44_id212[2]~reg0
io44_id212[3] <> io44_id212[3]~reg0
io44_id212[4] <> io44_id212[4]~reg0
io44_id212[5] <> io44_id212[5]~reg0
io44_id212[6] <> io44_id212[6]~reg0
io44_id212[7] <> io44_id212[7]~reg0
OpllVol[0] <> OpllVol[0]~reg0
OpllVol[1] <> OpllVol[1]~reg0
OpllVol[2] <> OpllVol[2]~reg0
SccVol[0] <> SccVol[0]~reg0
SccVol[1] <> SccVol[1]~reg0
SccVol[2] <> SccVol[2]~reg0
PsgVol[0] <> PsgVol[0]~reg0
PsgVol[1] <> PsgVol[1]~reg0
PsgVol[2] <> PsgVol[2]~reg0
MstrVol[0] <> MstrVol[0]~reg0
MstrVol[1] <> MstrVol[1]~reg0
MstrVol[2] <> MstrVol[2]~reg0
CustomSpeed[0] <> CustomSpeed[0]~reg0
CustomSpeed[1] <> CustomSpeed[1]~reg0
CustomSpeed[2] <> CustomSpeed[2]~reg0
CustomSpeed[3] <> CustomSpeed[3]~reg0
tMegaSD <> tMegaSD~reg0
tPanaRedir <> tPanaRedir~reg0
VdpSpeedMode <> VdpSpeedMode~reg0
Mapper_req <> Mapper_req~reg0
Mapper_ack <= Mapper_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
MegaSD_req <> MegaSD_req~reg0
MegaSD_ack <= MegaSD_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
io41_id008_n <> io41_id008_n~reg0
swioKmap <> swioKmap~reg0
swioCmt <> swioCmt~reg0
LightsMode <> LightsMode~reg0
Red_sta <> Red_sta~reg0
LastRst_sta <> LastRst_sta~reg0
RstReq_sta <> RstReq_sta~reg0
Blink_ena <> Blink_ena~reg0
pseudoStereo <> pseudoStereo~reg0
extclk3m <> extclk3m~reg0
ntsc_pal_type <> ntsc_pal_type~reg0
forced_v_mode <> forced_v_mode~reg0
right_inverse <> right_inverse~reg0
vram_slot_ids[0] <> vram_slot_ids[0]~reg0
vram_slot_ids[1] <> vram_slot_ids[1]~reg0
vram_slot_ids[2] <> vram_slot_ids[2]~reg0
vram_slot_ids[3] <> vram_slot_ids[3]~reg0
vram_slot_ids[4] <> vram_slot_ids[4]~reg0
vram_slot_ids[5] <> vram_slot_ids[5]~reg0
vram_slot_ids[6] <> vram_slot_ids[6]~reg0
vram_slot_ids[7] <> vram_slot_ids[7]~reg0
DefKmap <> <VCC>
ff_dip_req[0] => dbi.DATAB
ff_dip_req[0] => io42_id212.DATAB
ff_dip_req[0] => ff_dip_ack.DATAB
ff_dip_req[0] => process_0.IN1
ff_dip_req[0] => io42_id212.DATAB
ff_dip_req[0] => ff_dip_ack.DATAB
ff_dip_req[0] => Mux12.IN262
ff_dip_req[0] => Mux12.IN263
ff_dip_req[0] => Mux77.IN262
ff_dip_req[0] => Mux77.IN263
ff_dip_req[0] => io41_id008_n.DATAA
ff_dip_req[1] => dbi.DATAB
ff_dip_req[1] => io42_id212.DATAB
ff_dip_req[1] => ff_dip_ack.DATAB
ff_dip_req[1] => process_0.IN1
ff_dip_req[1] => io42_id212.DATAB
ff_dip_req[1] => ff_dip_ack.DATAB
ff_dip_req[1] => Mux11.IN263
ff_dip_req[1] => Mux76.IN263
ff_dip_req[2] => dbi.DATAB
ff_dip_req[2] => io42_id212.DATAB
ff_dip_req[2] => ff_dip_ack.DATAB
ff_dip_req[2] => process_0.IN1
ff_dip_req[2] => io42_id212.DATAB
ff_dip_req[2] => ff_dip_ack.DATAB
ff_dip_req[2] => Mux10.IN263
ff_dip_req[2] => Mux75.IN263
ff_dip_req[3] => dbi.DATAB
ff_dip_req[3] => io42_id212.DATAB
ff_dip_req[3] => ff_dip_ack.DATAB
ff_dip_req[3] => process_0.IN1
ff_dip_req[3] => io42_id212.DATAB
ff_dip_req[3] => ff_dip_ack.DATAB
ff_dip_req[3] => Mux9.IN263
ff_dip_req[3] => Mux74.IN263
ff_dip_req[4] => dbi.DATAB
ff_dip_req[4] => io42_id212.DATAB
ff_dip_req[4] => ff_dip_ack.DATAB
ff_dip_req[4] => process_0.IN1
ff_dip_req[4] => io42_id212.DATAB
ff_dip_req[4] => ff_dip_ack.DATAB
ff_dip_req[4] => Mux8.IN263
ff_dip_req[4] => Mux73.IN263
ff_dip_req[5] => dbi.DATAB
ff_dip_req[5] => io42_id212.DATAB
ff_dip_req[5] => ff_dip_ack.DATAB
ff_dip_req[5] => process_0.IN1
ff_dip_req[5] => io42_id212.DATAB
ff_dip_req[5] => ff_dip_ack.DATAB
ff_dip_req[5] => Mux7.IN263
ff_dip_req[5] => Mux72.IN263
ff_dip_req[6] => dbi.DATAB
ff_dip_req[6] => io42_id212.DATAB
ff_dip_req[6] => ff_dip_ack.DATAB
ff_dip_req[6] => process_0.IN1
ff_dip_req[6] => Mapper_req.DATAB
ff_dip_req[6] => ff_dip_ack.DATAB
ff_dip_req[6] => Mux84.IN263
ff_dip_req[7] => dbi.DATAB
ff_dip_req[7] => io42_id212.DATAB
ff_dip_req[7] => ff_dip_ack.DATAB
ff_dip_req[7] => process_0.IN1
ff_dip_req[7] => MegaSD_req.DATAB
ff_dip_req[7] => ff_dip_ack.DATAB
ff_dip_req[7] => Mux22.IN263
ff_dip_ack[0] <> ff_dip_ack[0]~reg0
ff_dip_ack[1] <> ff_dip_ack[1]~reg0
ff_dip_ack[2] <> ff_dip_ack[2]~reg0
ff_dip_ack[3] <> ff_dip_ack[3]~reg0
ff_dip_ack[4] <> ff_dip_ack[4]~reg0
ff_dip_ack[5] <> ff_dip_ack[5]~reg0
ff_dip_ack[6] <> ff_dip_ack[6]~reg0
ff_dip_ack[7] <> ff_dip_ack[7]~reg0
Scro => process_0.IN0
ff_Scro => process_0.IN1
Reso => process_0.IN0
ff_Reso => process_0.IN1
FKeys[0] => process_0.IN0
FKeys[1] => Equal25.IN2
FKeys[1] => process_0.IN0
FKeys[2] => Equal25.IN1
FKeys[2] => process_0.IN0
FKeys[3] => Equal25.IN0
FKeys[3] => process_0.IN0
FKeys[4] => Equal24.IN1
FKeys[4] => process_0.IN0
FKeys[5] => Equal24.IN0
FKeys[5] => process_0.IN0
FKeys[6] => ~NO_FANOUT~
FKeys[7] => LevCtrl.OUTPUTSELECT
FKeys[7] => LevCtrl.OUTPUTSELECT
FKeys[7] => LevCtrl.OUTPUTSELECT
FKeys[7] => MstrVol.OUTPUTSELECT
FKeys[7] => MstrVol.OUTPUTSELECT
FKeys[7] => MstrVol.OUTPUTSELECT
FKeys[7] => io41_id008_n.OUTPUTSELECT
FKeys[7] => io42_id212.OUTPUTSELECT
FKeys[7] => io42_id212.OUTPUTSELECT
FKeys[7] => io42_id212.OUTPUTSELECT
FKeys[7] => io42_id212.OUTPUTSELECT
FKeys[7] => io42_id212.OUTPUTSELECT
FKeys[7] => OpllVol.OUTPUTSELECT
FKeys[7] => OpllVol.OUTPUTSELECT
FKeys[7] => OpllVol.OUTPUTSELECT
FKeys[7] => SccVol.OUTPUTSELECT
FKeys[7] => SccVol.OUTPUTSELECT
FKeys[7] => SccVol.OUTPUTSELECT
FKeys[7] => PsgVol.OUTPUTSELECT
FKeys[7] => PsgVol.OUTPUTSELECT
FKeys[7] => PsgVol.OUTPUTSELECT
FKeys[7] => swioCmt.OUTPUTSELECT
FKeys[7] => iSlt1_linear.OUTPUTSELECT
FKeys[7] => iSlt2_linear.OUTPUTSELECT
vFKeys[0] => process_0.IN1
vFKeys[1] => Equal25.IN5
vFKeys[1] => process_0.IN1
vFKeys[2] => Equal25.IN4
vFKeys[2] => process_0.IN1
vFKeys[3] => Equal25.IN3
vFKeys[3] => process_0.IN1
vFKeys[4] => Equal24.IN3
vFKeys[4] => process_0.IN1
vFKeys[5] => Equal24.IN2
vFKeys[5] => process_0.IN1
vFKeys[6] => ~NO_FANOUT~
vFKeys[7] => ~NO_FANOUT~
LevCtrl[0] <> LevCtrl[0]~reg0
LevCtrl[1] <> LevCtrl[1]~reg0
LevCtrl[2] <> LevCtrl[2]~reg0
GreenLvEna <= GreenLvEna~reg0.DB_MAX_OUTPUT_PORT_TYPE
swioRESET_n <> swioRESET_n~reg0
warmRESET <> warmRESET~reg0
WarmMSXlogo <> WarmMSXlogo~reg0
JIS2_ena <> JIS2_ena~reg0
portF4_mode <> portF4_mode~reg0
ff_ldbios_n => process_0.IN1
ff_ldbios_n => process_0.IN1
ff_ldbios_n => process_0.IN1
bios_reload_ack <= bios_reload_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RatioMode[0] <> RatioMode[0]~reg0
RatioMode[1] <> RatioMode[1]~reg0
RatioMode[2] <> RatioMode[2]~reg0
centerYJK_R25_n <> centerYJK_R25_n~reg0
legacy_sel <> legacy_sel~reg0
iSlt1_linear <> iSlt1_linear~reg0
iSlt2_linear <> iSlt2_linear~reg0
Slot0_req <> Slot0_req~reg0
Slot0Mode <> Slot0Mode~reg0
vga_scanlines[0] <> vga_scanlines[0]~reg0
vga_scanlines[1] <> vga_scanlines[1]~reg0
btn_scan => prev_scan.OUTPUTSELECT
btn_scan => prev_scan.OUTPUTSELECT
btn_scan => vga_scanlines.OUTPUTSELECT
btn_scan => vga_scanlines.OUTPUTSELECT
Mapper0_req <> Mapper0_req~reg0
Mapper0_ack <> Mapper0_ack~reg0
iPsg2_ena <> iPsg2_ena~reg0
SdrSize[0] => dbi.DATAB
SdrSize[0] => Equal29.IN3
SdrSize[1] => dbi.DATAB
SdrSize[1] => Equal29.IN2
VDP_ID[0] <= VDP_ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDP_ID[1] <= VDP_ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDP_ID[2] <= VDP_ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDP_ID[3] <= VDP_ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VDP_ID[4] <= VDP_ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[0] <= OFFSET_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[1] <= OFFSET_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[2] <= OFFSET_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[3] <= OFFSET_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[4] <= OFFSET_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[5] <= OFFSET_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OFFSET_Y[6] <= OFFSET_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|tr_pcm:U40
clk21m => ff_wave_out[0].CLK
clk21m => ff_wave_out[1].CLK
clk21m => ff_wave_out[2].CLK
clk21m => ff_wave_out[3].CLK
clk21m => ff_wave_out[4].CLK
clk21m => ff_wave_out[5].CLK
clk21m => ff_wave_out[6].CLK
clk21m => ff_wave_out[7].CLK
clk21m => ff_adda.CLK
clk21m => ff_mute_off.CLK
clk21m => ff_filt.CLK
clk21m => ff_sel.CLK
clk21m => ff_sample_hold[0].CLK
clk21m => ff_sample_hold[1].CLK
clk21m => ff_sample_hold[2].CLK
clk21m => ff_sample_hold[3].CLK
clk21m => ff_sample_hold[4].CLK
clk21m => ff_sample_hold[5].CLK
clk21m => ff_sample_hold[6].CLK
clk21m => ff_sample_hold[7].CLK
clk21m => ff_smpl.CLK
clk21m => ff_counter[0].CLK
clk21m => ff_counter[1].CLK
clk21m => ff_counter_low[0].CLK
clk21m => ff_counter_low[1].CLK
clk21m => ff_counter_low[2].CLK
clk21m => ff_counter_low[3].CLK
clk21m => ff_counter_low[4].CLK
clk21m => ff_counter_low[5].CLK
clk21m => ff_counter_low[6].CLK
clk21m => ff_counter_low[7].CLK
clk21m => ff_counter_low[8].CLK
clk21m => ff_counter_low[9].CLK
clk21m => ff_counter_low[10].CLK
clk21m => ff_da1[0].CLK
clk21m => ff_da1[1].CLK
clk21m => ff_da1[2].CLK
clk21m => ff_da1[3].CLK
clk21m => ff_da1[4].CLK
clk21m => ff_da1[5].CLK
clk21m => ff_da1[6].CLK
clk21m => ff_da1[7].CLK
clk21m => ff_da0[0].CLK
clk21m => ff_da0[1].CLK
clk21m => ff_da0[2].CLK
clk21m => ff_da0[3].CLK
clk21m => ff_da0[4].CLK
clk21m => ff_da0[5].CLK
clk21m => ff_da0[6].CLK
clk21m => ff_da0[7].CLK
reset => ff_wave_out[0].ACLR
reset => ff_wave_out[1].ACLR
reset => ff_wave_out[2].ACLR
reset => ff_wave_out[3].ACLR
reset => ff_wave_out[4].ACLR
reset => ff_wave_out[5].ACLR
reset => ff_wave_out[6].ACLR
reset => ff_wave_out[7].ACLR
reset => ff_adda.ACLR
reset => ff_mute_off.ACLR
reset => ff_filt.ACLR
reset => ff_sel.ACLR
reset => ff_sample_hold[0].ACLR
reset => ff_sample_hold[1].ACLR
reset => ff_sample_hold[2].ACLR
reset => ff_sample_hold[3].ACLR
reset => ff_sample_hold[4].ACLR
reset => ff_sample_hold[5].ACLR
reset => ff_sample_hold[6].ACLR
reset => ff_sample_hold[7].ACLR
reset => ff_smpl.ACLR
reset => ff_counter[0].ACLR
reset => ff_counter[1].ACLR
reset => ff_counter_low[0].ACLR
reset => ff_counter_low[1].ACLR
reset => ff_counter_low[2].ACLR
reset => ff_counter_low[3].ACLR
reset => ff_counter_low[4].ACLR
reset => ff_counter_low[5].ACLR
reset => ff_counter_low[6].ACLR
reset => ff_counter_low[7].ACLR
reset => ff_counter_low[8].ACLR
reset => ff_counter_low[9].ACLR
reset => ff_counter_low[10].ACLR
reset => ff_da1[0].PRESET
reset => ff_da1[1].PRESET
reset => ff_da1[2].PRESET
reset => ff_da1[3].PRESET
reset => ff_da1[4].PRESET
reset => ff_da1[5].PRESET
reset => ff_da1[6].PRESET
reset => ff_da1[7].ACLR
reset => ff_da0[0].PRESET
reset => ff_da0[1].PRESET
reset => ff_da0[2].PRESET
reset => ff_da0[3].PRESET
reset => ff_da0[4].PRESET
reset => ff_da0[5].PRESET
reset => ff_da0[6].PRESET
reset => ff_da0[7].ACLR
req => always0.IN0
req => ack.DATAIN
ack <= req.DB_MAX_OUTPUT_PORT_TYPE
wrt => always0.IN1
adr => always4.IN1
adr => dbi.OUTPUTSELECT
adr => dbi.OUTPUTSELECT
adr => dbi.OUTPUTSELECT
adr => dbi.OUTPUTSELECT
adr => dbi.OUTPUTSELECT
adr => dbi.OUTPUTSELECT
adr => always0.IN1
dbi[0] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[1] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[2] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[3] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[4] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbi[5] <= <GND>
dbi[6] <= <GND>
dbi[7] <= dbi.DB_MAX_OUTPUT_PORT_TYPE
dbo[0] => ff_da0[0].DATAIN
dbo[0] => ff_adda.DATAIN
dbo[1] => ff_da0[1].DATAIN
dbo[1] => ff_mute_off.DATAIN
dbo[2] => ff_da0[2].DATAIN
dbo[2] => ff_filt.DATAIN
dbo[3] => ff_da0[3].DATAIN
dbo[3] => ff_sel.DATAIN
dbo[4] => ff_da0[4].DATAIN
dbo[4] => ff_smpl.DATAIN
dbo[5] => ff_da0[5].DATAIN
dbo[6] => ff_da0[6].DATAIN
dbo[7] => ff_da0[7].DATAIN
wave_in[0] => w_filter_in[0].DATAA
wave_in[1] => w_filter_in[1].DATAA
wave_in[2] => w_filter_in[2].DATAA
wave_in[3] => w_filter_in[3].DATAA
wave_in[4] => w_filter_in[4].DATAA
wave_in[5] => w_filter_in[5].DATAA
wave_in[6] => w_filter_in[6].DATAA
wave_in[7] => Add1.IN1
wave_out[0] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|wifi:uwifi
clk_i => uart:U1.clock_i
clk_i => fifo_read.CLK
clk_i => db_o[0]~reg0.CLK
clk_i => db_o[1]~reg0.CLK
clk_i => db_o[2]~reg0.CLK
clk_i => db_o[3]~reg0.CLK
clk_i => db_o[4]~reg0.CLK
clk_i => db_o[5]~reg0.CLK
clk_i => db_o[6]~reg0.CLK
clk_i => db_o[7]~reg0.CLK
clk_i => prescaler_i_s[0].CLK
clk_i => prescaler_i_s[1].CLK
clk_i => prescaler_i_s[2].CLK
clk_i => prescaler_i_s[3].CLK
clk_i => prescaler_i_s[4].CLK
clk_i => prescaler_i_s[5].CLK
clk_i => prescaler_i_s[6].CLK
clk_i => prescaler_i_s[7].CLK
clk_i => prescaler_i_s[8].CLK
clk_i => prescaler_i_s[9].CLK
clk_i => prescaler_i_s[10].CLK
clk_i => prescaler_i_s[11].CLK
clk_i => prescaler_i_s[12].CLK
clk_i => prescaler_i_s[13].CLK
clk_i => uart_tx_o.CLK
clk_i => out_tx_data[0].CLK
clk_i => out_tx_data[1].CLK
clk_i => out_tx_data[2].CLK
clk_i => out_tx_data[3].CLK
clk_i => out_tx_data[4].CLK
clk_i => out_tx_data[5].CLK
clk_i => out_tx_data[6].CLK
clk_i => out_tx_data[7].CLK
clk_i => wait_o~reg0.CLK
clk_i => fifo_data_in[0].CLK
clk_i => fifo_data_in[1].CLK
clk_i => fifo_data_in[2].CLK
clk_i => fifo_data_in[3].CLK
clk_i => fifo_data_in[4].CLK
clk_i => fifo_data_in[5].CLK
clk_i => fifo_data_in[6].CLK
clk_i => fifo_data_in[7].CLK
clk_i => out_uart_status[0].CLK
clk_i => out_uart_status[1].CLK
clk_i => out_uart_status[2].CLK
clk_i => out_uart_status[3].CLK
clk_i => out_uart_status[4].CLK
clk_i => out_uart_status[6].CLK
clk_i => out_uart_status[7].CLK
clk_i => qckbase_cnt[0].CLK
clk_i => qckbase_cnt[1].CLK
clk_i => qckbase_cnt[2].CLK
clk_i => qckbase_cnt[3].CLK
clk_i => qckbase_cnt[4].CLK
clk_i => qckbase_cnt[5].CLK
clk_i => qckbase_cnt[6].CLK
clk_i => qckbase_cnt[7].CLK
clk_i => qckbase_cnt[8].CLK
clk_i => qckbase_cnt[9].CLK
clk_i => qckbase_cnt[10].CLK
clk_i => qckbase_cnt[11].CLK
clk_i => qckbase_cnt[12].CLK
clk_i => qckbase_cnt[13].CLK
clk_i => qckbase_cnt[14].CLK
clk_i => qckbase_cnt[15].CLK
clk_i => qckbase_cnt[16].CLK
clk_i => qckbase_cnt[17].CLK
clk_i => qckbase_cnt[18].CLK
clk_i => qckbase_cnt[19].CLK
clk_i => reset_fifo.CLK
clk_i => fifo_we.CLK
clk_i => fifo:U2.clock_i
clk_i => my_cmd_state~3.DATAIN
clk_i => my_rx_state~3.DATAIN
clk_i => my_tx_state~4.DATAIN
wait_o <= wait_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_i => fifo_we.OUTPUTSELECT
reset_i => my_tx_state.OUTPUTSELECT
reset_i => my_tx_state.OUTPUTSELECT
reset_i => my_tx_state.OUTPUTSELECT
reset_i => my_rx_state.OUTPUTSELECT
reset_i => my_rx_state.OUTPUTSELECT
reset_i => my_rx_state.OUTPUTSELECT
reset_i => my_rx_state.OUTPUTSELECT
reset_i => my_cmd_state.OUTPUTSELECT
reset_i => my_cmd_state.OUTPUTSELECT
reset_i => my_cmd_state.OUTPUTSELECT
reset_i => reset_fifo.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => qckbase_cnt.OUTPUTSELECT
reset_i => out_uart_status.OUTPUTSELECT
reset_i => out_uart_status.OUTPUTSELECT
reset_i => db_o[6]~reg0.ENA
reset_i => db_o[5]~reg0.ENA
reset_i => db_o[4]~reg0.ENA
reset_i => db_o[3]~reg0.ENA
reset_i => db_o[2]~reg0.ENA
reset_i => db_o[1]~reg0.ENA
reset_i => db_o[0]~reg0.ENA
reset_i => fifo_read.ENA
reset_i => db_o[7]~reg0.ENA
reset_i => prescaler_i_s[0].ENA
reset_i => prescaler_i_s[1].ENA
reset_i => prescaler_i_s[2].ENA
reset_i => prescaler_i_s[3].ENA
reset_i => prescaler_i_s[4].ENA
reset_i => prescaler_i_s[5].ENA
reset_i => prescaler_i_s[6].ENA
reset_i => prescaler_i_s[7].ENA
reset_i => prescaler_i_s[8].ENA
reset_i => prescaler_i_s[9].ENA
reset_i => prescaler_i_s[10].ENA
reset_i => prescaler_i_s[11].ENA
reset_i => prescaler_i_s[12].ENA
reset_i => prescaler_i_s[13].ENA
reset_i => uart_tx_o.ENA
reset_i => out_tx_data[0].ENA
reset_i => out_tx_data[1].ENA
reset_i => out_tx_data[2].ENA
reset_i => out_tx_data[3].ENA
reset_i => out_tx_data[4].ENA
reset_i => out_tx_data[5].ENA
reset_i => out_tx_data[6].ENA
reset_i => out_tx_data[7].ENA
reset_i => wait_o~reg0.ENA
reset_i => fifo_data_in[0].ENA
reset_i => fifo_data_in[1].ENA
reset_i => fifo_data_in[2].ENA
reset_i => fifo_data_in[3].ENA
reset_i => fifo_data_in[4].ENA
reset_i => fifo_data_in[5].ENA
reset_i => fifo_data_in[6].ENA
reset_i => fifo_data_in[7].ENA
reset_i => out_uart_status[0].ENA
reset_i => out_uart_status[1].ENA
reset_i => out_uart_status[2].ENA
reset_i => out_uart_status[6].ENA
reset_i => out_uart_status[7].ENA
iorq_i => select_06w.IN1
iorq_i => select_06r.IN1
iorq_i => select_07w.IN1
iorq_i => select_07r.IN1
wrt_i => select_06w.IN1
wrt_i => select_07w.IN1
rd_i => select_06r.IN1
rd_i => select_07r.IN1
tx_i => uart:U1.RX_in_i
rx_o <= uart:U1.TX_out_o
adr_i[0] => Equal0.IN15
adr_i[0] => Equal1.IN15
adr_i[1] => Equal0.IN14
adr_i[1] => Equal1.IN14
adr_i[2] => Equal0.IN13
adr_i[2] => Equal1.IN13
adr_i[3] => Equal0.IN12
adr_i[3] => Equal1.IN12
adr_i[4] => Equal0.IN11
adr_i[4] => Equal1.IN11
adr_i[5] => Equal0.IN10
adr_i[5] => Equal1.IN10
adr_i[6] => Equal0.IN9
adr_i[6] => Equal1.IN9
adr_i[7] => Equal0.IN8
adr_i[7] => Equal1.IN8
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
db_i[0] => out_tx_data.DATAB
db_i[0] => Equal3.IN15
db_i[0] => Equal4.IN15
db_i[0] => Equal5.IN15
db_i[0] => Equal6.IN15
db_i[0] => Equal7.IN15
db_i[0] => Equal8.IN15
db_i[0] => Equal9.IN15
db_i[0] => Equal10.IN15
db_i[0] => Equal11.IN15
db_i[0] => Equal12.IN15
db_i[0] => Equal13.IN15
db_i[1] => out_tx_data.DATAB
db_i[1] => Equal3.IN14
db_i[1] => Equal4.IN14
db_i[1] => Equal5.IN14
db_i[1] => Equal6.IN14
db_i[1] => Equal7.IN14
db_i[1] => Equal8.IN14
db_i[1] => Equal9.IN14
db_i[1] => Equal10.IN14
db_i[1] => Equal11.IN14
db_i[1] => Equal12.IN14
db_i[1] => Equal13.IN14
db_i[2] => out_tx_data.DATAB
db_i[2] => Equal3.IN13
db_i[2] => Equal4.IN13
db_i[2] => Equal5.IN13
db_i[2] => Equal6.IN13
db_i[2] => Equal7.IN13
db_i[2] => Equal8.IN13
db_i[2] => Equal9.IN13
db_i[2] => Equal10.IN13
db_i[2] => Equal11.IN13
db_i[2] => Equal12.IN13
db_i[2] => Equal13.IN13
db_i[3] => out_tx_data.DATAB
db_i[3] => Equal3.IN12
db_i[3] => Equal4.IN12
db_i[3] => Equal5.IN12
db_i[3] => Equal6.IN12
db_i[3] => Equal7.IN12
db_i[3] => Equal8.IN12
db_i[3] => Equal9.IN12
db_i[3] => Equal10.IN12
db_i[3] => Equal11.IN12
db_i[3] => Equal12.IN12
db_i[3] => Equal13.IN12
db_i[4] => out_tx_data.DATAB
db_i[4] => Equal3.IN11
db_i[4] => Equal4.IN11
db_i[4] => Equal5.IN11
db_i[4] => Equal6.IN11
db_i[4] => Equal7.IN11
db_i[4] => Equal8.IN11
db_i[4] => Equal9.IN11
db_i[4] => Equal10.IN11
db_i[4] => Equal11.IN11
db_i[4] => Equal12.IN11
db_i[4] => Equal13.IN11
db_i[5] => out_tx_data.DATAB
db_i[5] => Equal3.IN10
db_i[5] => Equal4.IN10
db_i[5] => Equal5.IN10
db_i[5] => Equal6.IN10
db_i[5] => Equal7.IN10
db_i[5] => Equal8.IN10
db_i[5] => Equal9.IN10
db_i[5] => Equal10.IN10
db_i[5] => Equal11.IN10
db_i[5] => Equal12.IN10
db_i[5] => Equal13.IN10
db_i[6] => out_tx_data.DATAB
db_i[6] => Equal3.IN9
db_i[6] => Equal4.IN9
db_i[6] => Equal5.IN9
db_i[6] => Equal6.IN9
db_i[6] => Equal7.IN9
db_i[6] => Equal8.IN9
db_i[6] => Equal9.IN9
db_i[6] => Equal10.IN9
db_i[6] => Equal11.IN9
db_i[6] => Equal12.IN9
db_i[6] => Equal13.IN9
db_i[7] => out_tx_data.DATAB
db_i[7] => Equal3.IN8
db_i[7] => Equal4.IN8
db_i[7] => Equal5.IN8
db_i[7] => Equal6.IN8
db_i[7] => Equal7.IN8
db_i[7] => Equal8.IN8
db_i[7] => Equal9.IN8
db_i[7] => Equal10.IN8
db_i[7] => Equal11.IN8
db_i[7] => Equal12.IN8
db_i[7] => Equal13.IN8
db_o[0] <= db_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[1] <= db_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[2] <= db_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[3] <= db_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[4] <= db_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[5] <= db_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[6] <= db_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[7] <= db_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|wifi:uwifi|UART:U1
uart_prescaler_i[0] => Add5.IN64
uart_prescaler_i[1] => Add5.IN63
uart_prescaler_i[2] => Add5.IN62
uart_prescaler_i[3] => Add5.IN61
uart_prescaler_i[4] => Add5.IN60
uart_prescaler_i[5] => Add5.IN59
uart_prescaler_i[6] => Add5.IN58
uart_prescaler_i[7] => Add5.IN57
uart_prescaler_i[8] => Add5.IN56
uart_prescaler_i[9] => Add5.IN55
uart_prescaler_i[10] => Add5.IN54
uart_prescaler_i[11] => Add5.IN53
uart_prescaler_i[12] => Add5.IN52
uart_prescaler_i[13] => Add5.IN51
clock_i => tx_data_s[0].CLK
clock_i => tx_data_s[1].CLK
clock_i => tx_data_s[2].CLK
clock_i => tx_data_s[3].CLK
clock_i => tx_data_s[4].CLK
clock_i => tx_data_s[5].CLK
clock_i => tx_data_s[6].CLK
clock_i => tx_data_s[7].CLK
clock_i => tx_bit_index_s[0].CLK
clock_i => tx_bit_index_s[1].CLK
clock_i => tx_bit_index_s[2].CLK
clock_i => tx_clock_counter_s[0].CLK
clock_i => tx_clock_counter_s[1].CLK
clock_i => tx_clock_counter_s[2].CLK
clock_i => tx_clock_counter_s[3].CLK
clock_i => tx_clock_counter_s[4].CLK
clock_i => tx_clock_counter_s[5].CLK
clock_i => tx_clock_counter_s[6].CLK
clock_i => tx_clock_counter_s[7].CLK
clock_i => tx_clock_counter_s[8].CLK
clock_i => tx_clock_counter_s[9].CLK
clock_i => tx_clock_counter_s[10].CLK
clock_i => tx_clock_counter_s[11].CLK
clock_i => tx_clock_counter_s[12].CLK
clock_i => tx_clock_counter_s[13].CLK
clock_i => tx_clock_counter_s[14].CLK
clock_i => tx_clock_counter_s[15].CLK
clock_i => tx_clock_counter_s[16].CLK
clock_i => tx_clock_counter_s[17].CLK
clock_i => tx_clock_counter_s[18].CLK
clock_i => tx_clock_counter_s[19].CLK
clock_i => tx_clock_counter_s[20].CLK
clock_i => tx_clock_counter_s[21].CLK
clock_i => tx_clock_counter_s[22].CLK
clock_i => tx_clock_counter_s[23].CLK
clock_i => tx_clock_counter_s[24].CLK
clock_i => tx_clock_counter_s[25].CLK
clock_i => tx_clock_counter_s[26].CLK
clock_i => tx_clock_counter_s[27].CLK
clock_i => tx_clock_counter_s[28].CLK
clock_i => tx_clock_counter_s[29].CLK
clock_i => tx_clock_counter_s[30].CLK
clock_i => tx_clock_counter_s[31].CLK
clock_i => tx_done_s.CLK
clock_i => TX_out_o~reg0.CLK
clock_i => TX_active_o~reg0.CLK
clock_i => rx_byte_s[0].CLK
clock_i => rx_byte_s[1].CLK
clock_i => rx_byte_s[2].CLK
clock_i => rx_byte_s[3].CLK
clock_i => rx_byte_s[4].CLK
clock_i => rx_byte_s[5].CLK
clock_i => rx_byte_s[6].CLK
clock_i => rx_byte_s[7].CLK
clock_i => rx_bit_index_s[0].CLK
clock_i => rx_bit_index_s[1].CLK
clock_i => rx_bit_index_s[2].CLK
clock_i => rx_clock_counter_s[0].CLK
clock_i => rx_clock_counter_s[1].CLK
clock_i => rx_clock_counter_s[2].CLK
clock_i => rx_clock_counter_s[3].CLK
clock_i => rx_clock_counter_s[4].CLK
clock_i => rx_clock_counter_s[5].CLK
clock_i => rx_clock_counter_s[6].CLK
clock_i => rx_clock_counter_s[7].CLK
clock_i => rx_clock_counter_s[8].CLK
clock_i => rx_clock_counter_s[9].CLK
clock_i => rx_clock_counter_s[10].CLK
clock_i => rx_clock_counter_s[11].CLK
clock_i => rx_clock_counter_s[12].CLK
clock_i => rx_clock_counter_s[13].CLK
clock_i => rx_clock_counter_s[14].CLK
clock_i => rx_clock_counter_s[15].CLK
clock_i => rx_clock_counter_s[16].CLK
clock_i => rx_clock_counter_s[17].CLK
clock_i => rx_clock_counter_s[18].CLK
clock_i => rx_clock_counter_s[19].CLK
clock_i => rx_clock_counter_s[20].CLK
clock_i => rx_clock_counter_s[21].CLK
clock_i => rx_clock_counter_s[22].CLK
clock_i => rx_clock_counter_s[23].CLK
clock_i => rx_clock_counter_s[24].CLK
clock_i => rx_clock_counter_s[25].CLK
clock_i => rx_clock_counter_s[26].CLK
clock_i => rx_clock_counter_s[27].CLK
clock_i => rx_clock_counter_s[28].CLK
clock_i => rx_clock_counter_s[29].CLK
clock_i => rx_clock_counter_s[30].CLK
clock_i => rx_clock_counter_s[31].CLK
clock_i => rx_byte_finished_s.CLK
clock_i => rx_data_s.CLK
clock_i => rx_data_delayed_s.CLK
clock_i => tx_current_state_s~1.DATAIN
clock_i => rx_current_state_s~1.DATAIN
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => Selector79.IN3
TX_start_i => Selector78.IN2
TX_byte_i[0] => tx_data_s.DATAB
TX_byte_i[1] => tx_data_s.DATAB
TX_byte_i[2] => tx_data_s.DATAB
TX_byte_i[3] => tx_data_s.DATAB
TX_byte_i[4] => tx_data_s.DATAB
TX_byte_i[5] => tx_data_s.DATAB
TX_byte_i[6] => tx_data_s.DATAB
TX_byte_i[7] => tx_data_s.DATAB
TX_active_o <= TX_active_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_out_o <= TX_out_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_byte_finished_o <= tx_done_s.DB_MAX_OUTPUT_PORT_TYPE
RX_in_i => rx_data_delayed_s.DATAIN
RX_byte_finished_o <= rx_byte_finished_s.DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[0] <= rx_byte_s[0].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[1] <= rx_byte_s[1].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[2] <= rx_byte_s[2].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[3] <= rx_byte_s[3].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[4] <= rx_byte_s[4].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[5] <= rx_byte_s[5].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[6] <= rx_byte_s[6].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[7] <= rx_byte_s[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|wifi:uwifi|FIFO:U2
clock_i => memory~20.CLK
clock_i => memory~0.CLK
clock_i => memory~1.CLK
clock_i => memory~2.CLK
clock_i => memory~3.CLK
clock_i => memory~4.CLK
clock_i => memory~5.CLK
clock_i => memory~6.CLK
clock_i => memory~7.CLK
clock_i => memory~8.CLK
clock_i => memory~9.CLK
clock_i => memory~10.CLK
clock_i => memory~11.CLK
clock_i => memory~12.CLK
clock_i => memory~13.CLK
clock_i => memory~14.CLK
clock_i => memory~15.CLK
clock_i => memory~16.CLK
clock_i => memory~17.CLK
clock_i => memory~18.CLK
clock_i => memory~19.CLK
clock_i => write_edge[0].CLK
clock_i => write_edge[1].CLK
clock_i => fifo_data_o[0]~reg0.CLK
clock_i => fifo_data_o[1]~reg0.CLK
clock_i => fifo_data_o[2]~reg0.CLK
clock_i => fifo_data_o[3]~reg0.CLK
clock_i => fifo_data_o[4]~reg0.CLK
clock_i => fifo_data_o[5]~reg0.CLK
clock_i => fifo_data_o[6]~reg0.CLK
clock_i => fifo_data_o[7]~reg0.CLK
clock_i => read_edge[0].CLK
clock_i => read_edge[1].CLK
clock_i => fifo_empty_o~reg0.CLK
clock_i => fifo_full_o~reg0.CLK
clock_i => full_s.CLK
clock_i => tail_s[0].CLK
clock_i => tail_s[1].CLK
clock_i => tail_s[2].CLK
clock_i => tail_s[3].CLK
clock_i => tail_s[4].CLK
clock_i => tail_s[5].CLK
clock_i => tail_s[6].CLK
clock_i => tail_s[7].CLK
clock_i => tail_s[8].CLK
clock_i => tail_s[9].CLK
clock_i => tail_s[10].CLK
clock_i => tail_s[11].CLK
clock_i => head_s[0].CLK
clock_i => head_s[1].CLK
clock_i => head_s[2].CLK
clock_i => head_s[3].CLK
clock_i => head_s[4].CLK
clock_i => head_s[5].CLK
clock_i => head_s[6].CLK
clock_i => head_s[7].CLK
clock_i => head_s[8].CLK
clock_i => head_s[9].CLK
clock_i => head_s[10].CLK
clock_i => head_s[11].CLK
clock_i => memory.CLK0
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => head_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => tail_s.OUTPUTSELECT
reset_i => full_s.OUTPUTSELECT
reset_i => fifo_full_o.OUTPUTSELECT
reset_i => fifo_empty_o.OUTPUTSELECT
reset_i => memory.OUTPUTSELECT
reset_i => fifo_data_o[5]~reg0.ENA
reset_i => fifo_data_o[4]~reg0.ENA
reset_i => fifo_data_o[3]~reg0.ENA
reset_i => fifo_data_o[2]~reg0.ENA
reset_i => fifo_data_o[1]~reg0.ENA
reset_i => fifo_data_o[0]~reg0.ENA
reset_i => write_edge[1].ENA
reset_i => write_edge[0].ENA
reset_i => fifo_data_o[6]~reg0.ENA
reset_i => fifo_data_o[7]~reg0.ENA
reset_i => read_edge[0].ENA
reset_i => read_edge[1].ENA
fifo_we_i => write_edge[0].DATAIN
fifo_data_i[0] => memory~19.DATAIN
fifo_data_i[0] => memory.DATAIN
fifo_data_i[1] => memory~18.DATAIN
fifo_data_i[1] => memory.DATAIN1
fifo_data_i[2] => memory~17.DATAIN
fifo_data_i[2] => memory.DATAIN2
fifo_data_i[3] => memory~16.DATAIN
fifo_data_i[3] => memory.DATAIN3
fifo_data_i[4] => memory~15.DATAIN
fifo_data_i[4] => memory.DATAIN4
fifo_data_i[5] => memory~14.DATAIN
fifo_data_i[5] => memory.DATAIN5
fifo_data_i[6] => memory~13.DATAIN
fifo_data_i[6] => memory.DATAIN6
fifo_data_i[7] => memory~12.DATAIN
fifo_data_i[7] => memory.DATAIN7
fifo_read_i => read_edge[0].DATAIN
fifo_data_o[0] <= fifo_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[1] <= fifo_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[2] <= fifo_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[3] <= fifo_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[4] <= fifo_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[5] <= fifo_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[6] <= fifo_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_data_o[7] <= fifo_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_empty_o <= fifo_empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_full_o <= fifo_full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|midi:umidi
clk_i => uart:U1.clock_i
clk_i => db_o[0]~reg0.CLK
clk_i => db_o[1]~reg0.CLK
clk_i => db_o[2]~reg0.CLK
clk_i => db_o[3]~reg0.CLK
clk_i => db_o[4]~reg0.CLK
clk_i => db_o[5]~reg0.CLK
clk_i => db_o[6]~reg0.CLK
clk_i => db_o[7]~reg0.CLK
clk_i => uart_tx_o.CLK
clk_i => out_tx_data[0].CLK
clk_i => out_tx_data[1].CLK
clk_i => out_tx_data[2].CLK
clk_i => out_tx_data[3].CLK
clk_i => out_tx_data[4].CLK
clk_i => out_tx_data[5].CLK
clk_i => out_tx_data[6].CLK
clk_i => out_tx_data[7].CLK
clk_i => tx_active_o~reg0.CLK
clk_i => TxEM.CLK
clk_i => my_tx_state~4.DATAIN
reset_i => my_tx_state.OUTPUTSELECT
reset_i => my_tx_state.OUTPUTSELECT
reset_i => my_tx_state.OUTPUTSELECT
reset_i => TxEM.OUTPUTSELECT
reset_i => db_o[4]~reg0.ENA
reset_i => db_o[3]~reg0.ENA
reset_i => db_o[2]~reg0.ENA
reset_i => db_o[1]~reg0.ENA
reset_i => db_o[0]~reg0.ENA
reset_i => db_o[5]~reg0.ENA
reset_i => db_o[6]~reg0.ENA
reset_i => db_o[7]~reg0.ENA
reset_i => uart_tx_o.ENA
reset_i => out_tx_data[0].ENA
reset_i => out_tx_data[1].ENA
reset_i => out_tx_data[2].ENA
reset_i => out_tx_data[3].ENA
reset_i => out_tx_data[4].ENA
reset_i => out_tx_data[5].ENA
reset_i => out_tx_data[6].ENA
reset_i => out_tx_data[7].ENA
reset_i => tx_active_o~reg0.ENA
iorq_i => select_e8w.IN1
iorq_i => select_e9r.IN1
wrt_i => select_e8w.IN1
rd_i => select_e9r.IN1
tx_i => uart:U1.RX_in_i
rx_o <= uart:U1.TX_out_o
adr_i[0] => Equal0.IN15
adr_i[0] => Equal1.IN15
adr_i[1] => Equal0.IN14
adr_i[1] => Equal1.IN14
adr_i[2] => Equal0.IN13
adr_i[2] => Equal1.IN13
adr_i[3] => Equal0.IN12
adr_i[3] => Equal1.IN12
adr_i[4] => Equal0.IN11
adr_i[4] => Equal1.IN11
adr_i[5] => Equal0.IN10
adr_i[5] => Equal1.IN10
adr_i[6] => Equal0.IN9
adr_i[6] => Equal1.IN9
adr_i[7] => Equal0.IN8
adr_i[7] => Equal1.IN8
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
db_i[0] => out_tx_data.DATAB
db_i[1] => out_tx_data.DATAB
db_i[2] => out_tx_data.DATAB
db_i[3] => out_tx_data.DATAB
db_i[4] => out_tx_data.DATAB
db_i[5] => out_tx_data.DATAB
db_i[6] => out_tx_data.DATAB
db_i[7] => out_tx_data.DATAB
db_o[0] <= db_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[1] <= db_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[2] <= db_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[3] <= db_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[4] <= db_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[5] <= db_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[6] <= db_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
db_o[7] <= db_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_active_o <= tx_active_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MSX|emsx_top:emsx|midi:umidi|UART:U1
uart_prescaler_i[0] => Add5.IN64
uart_prescaler_i[1] => Add5.IN63
uart_prescaler_i[2] => Add5.IN62
uart_prescaler_i[3] => Add5.IN61
uart_prescaler_i[4] => Add5.IN60
uart_prescaler_i[5] => Add5.IN59
uart_prescaler_i[6] => Add5.IN58
uart_prescaler_i[7] => Add5.IN57
uart_prescaler_i[8] => Add5.IN56
uart_prescaler_i[9] => Add5.IN55
uart_prescaler_i[10] => Add5.IN54
uart_prescaler_i[11] => Add5.IN53
uart_prescaler_i[12] => Add5.IN52
uart_prescaler_i[13] => Add5.IN51
clock_i => tx_data_s[0].CLK
clock_i => tx_data_s[1].CLK
clock_i => tx_data_s[2].CLK
clock_i => tx_data_s[3].CLK
clock_i => tx_data_s[4].CLK
clock_i => tx_data_s[5].CLK
clock_i => tx_data_s[6].CLK
clock_i => tx_data_s[7].CLK
clock_i => tx_bit_index_s[0].CLK
clock_i => tx_bit_index_s[1].CLK
clock_i => tx_bit_index_s[2].CLK
clock_i => tx_clock_counter_s[0].CLK
clock_i => tx_clock_counter_s[1].CLK
clock_i => tx_clock_counter_s[2].CLK
clock_i => tx_clock_counter_s[3].CLK
clock_i => tx_clock_counter_s[4].CLK
clock_i => tx_clock_counter_s[5].CLK
clock_i => tx_clock_counter_s[6].CLK
clock_i => tx_clock_counter_s[7].CLK
clock_i => tx_clock_counter_s[8].CLK
clock_i => tx_clock_counter_s[9].CLK
clock_i => tx_clock_counter_s[10].CLK
clock_i => tx_clock_counter_s[11].CLK
clock_i => tx_clock_counter_s[12].CLK
clock_i => tx_clock_counter_s[13].CLK
clock_i => tx_clock_counter_s[14].CLK
clock_i => tx_clock_counter_s[15].CLK
clock_i => tx_clock_counter_s[16].CLK
clock_i => tx_clock_counter_s[17].CLK
clock_i => tx_clock_counter_s[18].CLK
clock_i => tx_clock_counter_s[19].CLK
clock_i => tx_clock_counter_s[20].CLK
clock_i => tx_clock_counter_s[21].CLK
clock_i => tx_clock_counter_s[22].CLK
clock_i => tx_clock_counter_s[23].CLK
clock_i => tx_clock_counter_s[24].CLK
clock_i => tx_clock_counter_s[25].CLK
clock_i => tx_clock_counter_s[26].CLK
clock_i => tx_clock_counter_s[27].CLK
clock_i => tx_clock_counter_s[28].CLK
clock_i => tx_clock_counter_s[29].CLK
clock_i => tx_clock_counter_s[30].CLK
clock_i => tx_clock_counter_s[31].CLK
clock_i => tx_done_s.CLK
clock_i => TX_out_o~reg0.CLK
clock_i => TX_active_o~reg0.CLK
clock_i => rx_byte_s[0].CLK
clock_i => rx_byte_s[1].CLK
clock_i => rx_byte_s[2].CLK
clock_i => rx_byte_s[3].CLK
clock_i => rx_byte_s[4].CLK
clock_i => rx_byte_s[5].CLK
clock_i => rx_byte_s[6].CLK
clock_i => rx_byte_s[7].CLK
clock_i => rx_bit_index_s[0].CLK
clock_i => rx_bit_index_s[1].CLK
clock_i => rx_bit_index_s[2].CLK
clock_i => rx_clock_counter_s[0].CLK
clock_i => rx_clock_counter_s[1].CLK
clock_i => rx_clock_counter_s[2].CLK
clock_i => rx_clock_counter_s[3].CLK
clock_i => rx_clock_counter_s[4].CLK
clock_i => rx_clock_counter_s[5].CLK
clock_i => rx_clock_counter_s[6].CLK
clock_i => rx_clock_counter_s[7].CLK
clock_i => rx_clock_counter_s[8].CLK
clock_i => rx_clock_counter_s[9].CLK
clock_i => rx_clock_counter_s[10].CLK
clock_i => rx_clock_counter_s[11].CLK
clock_i => rx_clock_counter_s[12].CLK
clock_i => rx_clock_counter_s[13].CLK
clock_i => rx_clock_counter_s[14].CLK
clock_i => rx_clock_counter_s[15].CLK
clock_i => rx_clock_counter_s[16].CLK
clock_i => rx_clock_counter_s[17].CLK
clock_i => rx_clock_counter_s[18].CLK
clock_i => rx_clock_counter_s[19].CLK
clock_i => rx_clock_counter_s[20].CLK
clock_i => rx_clock_counter_s[21].CLK
clock_i => rx_clock_counter_s[22].CLK
clock_i => rx_clock_counter_s[23].CLK
clock_i => rx_clock_counter_s[24].CLK
clock_i => rx_clock_counter_s[25].CLK
clock_i => rx_clock_counter_s[26].CLK
clock_i => rx_clock_counter_s[27].CLK
clock_i => rx_clock_counter_s[28].CLK
clock_i => rx_clock_counter_s[29].CLK
clock_i => rx_clock_counter_s[30].CLK
clock_i => rx_clock_counter_s[31].CLK
clock_i => rx_byte_finished_s.CLK
clock_i => rx_data_s.CLK
clock_i => rx_data_delayed_s.CLK
clock_i => tx_current_state_s~1.DATAIN
clock_i => rx_current_state_s~1.DATAIN
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => tx_data_s.OUTPUTSELECT
TX_start_i => Selector79.IN3
TX_start_i => Selector78.IN2
TX_byte_i[0] => tx_data_s.DATAB
TX_byte_i[1] => tx_data_s.DATAB
TX_byte_i[2] => tx_data_s.DATAB
TX_byte_i[3] => tx_data_s.DATAB
TX_byte_i[4] => tx_data_s.DATAB
TX_byte_i[5] => tx_data_s.DATAB
TX_byte_i[6] => tx_data_s.DATAB
TX_byte_i[7] => tx_data_s.DATAB
TX_active_o <= TX_active_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_out_o <= TX_out_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
TX_byte_finished_o <= tx_done_s.DB_MAX_OUTPUT_PORT_TYPE
RX_in_i => rx_data_delayed_s.DATAIN
RX_byte_finished_o <= rx_byte_finished_s.DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[0] <= rx_byte_s[0].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[1] <= rx_byte_s[1].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[2] <= rx_byte_s[2].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[3] <= rx_byte_s[3].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[4] <= rx_byte_s[4].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[5] <= rx_byte_s[5].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[6] <= rx_byte_s[6].DB_MAX_OUTPUT_PORT_TYPE
RX_byte_o[7] <= rx_byte_s[7].DB_MAX_OUTPUT_PORT_TYPE


|MSX|osd:osd
clk_sys => osd_de.CLK
clk_sys => osd_pixel.CLK
clk_sys => osd_buffer_addr[0].CLK
clk_sys => osd_buffer_addr[1].CLK
clk_sys => osd_buffer_addr[2].CLK
clk_sys => osd_buffer_addr[3].CLK
clk_sys => osd_buffer_addr[4].CLK
clk_sys => osd_buffer_addr[5].CLK
clk_sys => osd_buffer_addr[6].CLK
clk_sys => osd_buffer_addr[7].CLK
clk_sys => osd_buffer_addr[8].CLK
clk_sys => osd_buffer_addr[9].CLK
clk_sys => osd_buffer_addr[10].CLK
clk_sys => v_osd_end[0].CLK
clk_sys => v_osd_end[1].CLK
clk_sys => v_osd_end[2].CLK
clk_sys => v_osd_end[3].CLK
clk_sys => v_osd_end[4].CLK
clk_sys => v_osd_end[5].CLK
clk_sys => v_osd_end[6].CLK
clk_sys => v_osd_end[7].CLK
clk_sys => v_osd_end[8].CLK
clk_sys => v_osd_end[9].CLK
clk_sys => v_osd_end[10].CLK
clk_sys => v_osd_start[0].CLK
clk_sys => v_osd_start[1].CLK
clk_sys => v_osd_start[2].CLK
clk_sys => v_osd_start[3].CLK
clk_sys => v_osd_start[4].CLK
clk_sys => v_osd_start[5].CLK
clk_sys => v_osd_start[6].CLK
clk_sys => v_osd_start[7].CLK
clk_sys => v_osd_start[8].CLK
clk_sys => v_osd_start[9].CLK
clk_sys => v_osd_start[10].CLK
clk_sys => h_osd_end[0].CLK
clk_sys => h_osd_end[1].CLK
clk_sys => h_osd_end[2].CLK
clk_sys => h_osd_end[3].CLK
clk_sys => h_osd_end[4].CLK
clk_sys => h_osd_end[5].CLK
clk_sys => h_osd_end[6].CLK
clk_sys => h_osd_end[7].CLK
clk_sys => h_osd_end[8].CLK
clk_sys => h_osd_end[9].CLK
clk_sys => h_osd_end[10].CLK
clk_sys => h_osd_start[0].CLK
clk_sys => h_osd_start[1].CLK
clk_sys => h_osd_start[2].CLK
clk_sys => h_osd_start[3].CLK
clk_sys => h_osd_start[4].CLK
clk_sys => h_osd_start[5].CLK
clk_sys => h_osd_start[6].CLK
clk_sys => h_osd_start[7].CLK
clk_sys => h_osd_start[8].CLK
clk_sys => h_osd_start[9].CLK
clk_sys => h_osd_start[10].CLK
clk_sys => vs_low[0].CLK
clk_sys => vs_low[1].CLK
clk_sys => vs_low[2].CLK
clk_sys => vs_low[3].CLK
clk_sys => vs_low[4].CLK
clk_sys => vs_low[5].CLK
clk_sys => vs_low[6].CLK
clk_sys => vs_low[7].CLK
clk_sys => vs_low[8].CLK
clk_sys => vs_low[9].CLK
clk_sys => vs_low[10].CLK
clk_sys => vs_high[0].CLK
clk_sys => vs_high[1].CLK
clk_sys => vs_high[2].CLK
clk_sys => vs_high[3].CLK
clk_sys => vs_high[4].CLK
clk_sys => vs_high[5].CLK
clk_sys => vs_high[6].CLK
clk_sys => vs_high[7].CLK
clk_sys => vs_high[8].CLK
clk_sys => vs_high[9].CLK
clk_sys => vs_high[10].CLK
clk_sys => vsD.CLK
clk_sys => v_cnt[0].CLK
clk_sys => v_cnt[1].CLK
clk_sys => v_cnt[2].CLK
clk_sys => v_cnt[3].CLK
clk_sys => v_cnt[4].CLK
clk_sys => v_cnt[5].CLK
clk_sys => v_cnt[6].CLK
clk_sys => v_cnt[7].CLK
clk_sys => v_cnt[8].CLK
clk_sys => v_cnt[9].CLK
clk_sys => v_cnt[10].CLK
clk_sys => hs_low[0].CLK
clk_sys => hs_low[1].CLK
clk_sys => hs_low[2].CLK
clk_sys => hs_low[3].CLK
clk_sys => hs_low[4].CLK
clk_sys => hs_low[5].CLK
clk_sys => hs_low[6].CLK
clk_sys => hs_low[7].CLK
clk_sys => hs_low[8].CLK
clk_sys => hs_low[9].CLK
clk_sys => hs_low[10].CLK
clk_sys => hs_high[0].CLK
clk_sys => hs_high[1].CLK
clk_sys => hs_high[2].CLK
clk_sys => hs_high[3].CLK
clk_sys => hs_high[4].CLK
clk_sys => hs_high[5].CLK
clk_sys => hs_high[6].CLK
clk_sys => hs_high[7].CLK
clk_sys => hs_high[8].CLK
clk_sys => hs_high[9].CLK
clk_sys => hs_high[10].CLK
clk_sys => h_cnt[0].CLK
clk_sys => h_cnt[1].CLK
clk_sys => h_cnt[2].CLK
clk_sys => h_cnt[3].CLK
clk_sys => h_cnt[4].CLK
clk_sys => h_cnt[5].CLK
clk_sys => h_cnt[6].CLK
clk_sys => h_cnt[7].CLK
clk_sys => h_cnt[8].CLK
clk_sys => h_cnt[9].CLK
clk_sys => h_cnt[10].CLK
clk_sys => hsD.CLK
clk_sys => pixsz[0].CLK
clk_sys => pixsz[1].CLK
clk_sys => pixsz[2].CLK
clk_sys => auto_ce_pix.CLK
clk_sys => pixcnt[0].CLK
clk_sys => pixcnt[1].CLK
clk_sys => pixcnt[2].CLK
clk_sys => hs.CLK
clk_sys => cnt[0]~reg1.CLK
clk_sys => cnt[1]~reg1.CLK
clk_sys => cnt[2]~reg1.CLK
clk_sys => cnt[3]~reg1.CLK
clk_sys => cnt[4]~reg1.CLK
clk_sys => cnt[5].CLK
clk_sys => cnt[6].CLK
clk_sys => cnt[7].CLK
clk_sys => cnt[8].CLK
clk_sys => cnt[9].CLK
clk_sys => cnt[10].CLK
clk_sys => cnt[11].CLK
clk_sys => cnt[12].CLK
clk_sys => cnt[13].CLK
clk_sys => cnt[14].CLK
clk_sys => cnt[15].CLK
ce => ~NO_FANOUT~
SPI_SCK => osd_buffer.we_a.CLK
SPI_SCK => osd_buffer.waddr_a[10].CLK
SPI_SCK => osd_buffer.waddr_a[9].CLK
SPI_SCK => osd_buffer.waddr_a[8].CLK
SPI_SCK => osd_buffer.waddr_a[7].CLK
SPI_SCK => osd_buffer.waddr_a[6].CLK
SPI_SCK => osd_buffer.waddr_a[5].CLK
SPI_SCK => osd_buffer.waddr_a[4].CLK
SPI_SCK => osd_buffer.waddr_a[3].CLK
SPI_SCK => osd_buffer.waddr_a[2].CLK
SPI_SCK => osd_buffer.waddr_a[1].CLK
SPI_SCK => osd_buffer.waddr_a[0].CLK
SPI_SCK => osd_buffer.data_a[7].CLK
SPI_SCK => osd_buffer.data_a[6].CLK
SPI_SCK => osd_buffer.data_a[5].CLK
SPI_SCK => osd_buffer.data_a[4].CLK
SPI_SCK => osd_buffer.data_a[3].CLK
SPI_SCK => osd_buffer.data_a[2].CLK
SPI_SCK => osd_buffer.data_a[1].CLK
SPI_SCK => osd_buffer.data_a[0].CLK
SPI_SCK => osd_enable.CLK
SPI_SCK => cmd[3].CLK
SPI_SCK => cmd[4].CLK
SPI_SCK => cmd[5].CLK
SPI_SCK => cmd[6].CLK
SPI_SCK => cmd[7].CLK
SPI_SCK => sbuf[0].CLK
SPI_SCK => sbuf[1].CLK
SPI_SCK => sbuf[2].CLK
SPI_SCK => sbuf[3].CLK
SPI_SCK => sbuf[4].CLK
SPI_SCK => sbuf[5].CLK
SPI_SCK => sbuf[6].CLK
SPI_SCK => bcnt[0].CLK
SPI_SCK => bcnt[1].CLK
SPI_SCK => bcnt[2].CLK
SPI_SCK => bcnt[3].CLK
SPI_SCK => bcnt[4].CLK
SPI_SCK => bcnt[5].CLK
SPI_SCK => bcnt[6].CLK
SPI_SCK => bcnt[7].CLK
SPI_SCK => bcnt[8].CLK
SPI_SCK => bcnt[9].CLK
SPI_SCK => bcnt[10].CLK
SPI_SCK => cnt[0].CLK
SPI_SCK => cnt[1].CLK
SPI_SCK => cnt[2].CLK
SPI_SCK => cnt[3].CLK
SPI_SCK => cnt[4].CLK
SPI_SCK => osd_buffer.CLK0
SPI_SS3 => bcnt[0].ACLR
SPI_SS3 => bcnt[1].ACLR
SPI_SS3 => bcnt[2].ACLR
SPI_SS3 => bcnt[3].ACLR
SPI_SS3 => bcnt[4].ACLR
SPI_SS3 => bcnt[5].ACLR
SPI_SS3 => bcnt[6].ACLR
SPI_SS3 => bcnt[7].ACLR
SPI_SS3 => bcnt[8].ACLR
SPI_SS3 => bcnt[9].ACLR
SPI_SS3 => bcnt[10].ACLR
SPI_SS3 => cnt[0].ACLR
SPI_SS3 => cnt[1].ACLR
SPI_SS3 => cnt[2].ACLR
SPI_SS3 => cnt[3].ACLR
SPI_SS3 => cnt[4].ACLR
SPI_SS3 => comb.IN1
SPI_SS3 => sbuf[6].ENA
SPI_SS3 => sbuf[5].ENA
SPI_SS3 => sbuf[4].ENA
SPI_SS3 => sbuf[3].ENA
SPI_SS3 => sbuf[2].ENA
SPI_SS3 => sbuf[1].ENA
SPI_SS3 => sbuf[0].ENA
SPI_SS3 => cmd[7].ENA
SPI_SS3 => cmd[6].ENA
SPI_SS3 => cmd[5].ENA
SPI_SS3 => cmd[4].ENA
SPI_SS3 => cmd[3].ENA
SPI_SS3 => osd_enable.ENA
SPI_DI => osd_enable.DATAB
SPI_DI => bcnt.DATAB
SPI_DI => osd_buffer.data_a[0].DATAIN
SPI_DI => sbuf[0].DATAIN
SPI_DI => osd_buffer.DATAIN
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_buffer_addr.OUTPUTSELECT
rotate[0] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_buffer_addr.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
rotate[1] => osd_pixel.OUTPUTSELECT
R_in[0] => R_out.DATAB
R_in[1] => R_out.DATAB
R_in[2] => R_out.DATAB
R_in[3] => R_out.DATAB
R_in[3] => R_out.DATAA
R_in[4] => R_out.DATAB
R_in[4] => R_out.DATAA
R_in[5] => R_out.DATAB
R_in[5] => R_out.DATAA
G_in[0] => G_out.DATAB
G_in[1] => G_out.DATAB
G_in[2] => G_out.DATAB
G_in[3] => G_out.DATAB
G_in[3] => G_out.DATAA
G_in[4] => G_out.DATAB
G_in[4] => G_out.DATAA
G_in[5] => G_out.DATAB
G_in[5] => G_out.DATAA
B_in[0] => B_out.DATAB
B_in[1] => B_out.DATAB
B_in[2] => B_out.DATAB
B_in[3] => B_out.DATAB
B_in[3] => B_out.DATAA
B_in[4] => B_out.DATAB
B_in[4] => B_out.DATAA
B_in[5] => B_out.DATAB
B_in[5] => B_out.DATAA
HBlank => ~NO_FANOUT~
VBlank => ~NO_FANOUT~
HSync => always2.IN1
HSync => osd_de.IN1
HSync => hs.DATAIN
HSync => always1.IN1
HSync => always2.IN1
HSync => hsD.DATAIN
VSync => always2.IN1
VSync => osd_de.IN1
VSync => always2.IN1
VSync => vsD.DATAIN
R_out[0] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[1] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[2] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[3] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[4] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
R_out[5] <= R_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[0] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[1] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[2] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[3] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[4] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
G_out[5] <= G_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out.DB_MAX_OUTPUT_PORT_TYPE


|MSX|RGBtoYPbPr:RGBtoYPbPr
clk => r[8].CLK
clk => r[9].CLK
clk => r[10].CLK
clk => r[11].CLK
clk => r[12].CLK
clk => r[13].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => y[8].CLK
clk => y[9].CLK
clk => y[10].CLK
clk => y[11].CLK
clk => y[12].CLK
clk => y[13].CLK
clk => pixel_out~reg0.CLK
clk => cs_out~reg0.CLK
clk => vs_out~reg0.CLK
clk => hs_out~reg0.CLK
clk => b_r[0].CLK
clk => b_r[1].CLK
clk => b_r[2].CLK
clk => b_r[3].CLK
clk => b_r[4].CLK
clk => b_r[5].CLK
clk => b_r[6].CLK
clk => b_r[7].CLK
clk => b_r[8].CLK
clk => b_r[9].CLK
clk => b_r[10].CLK
clk => b_r[11].CLK
clk => b_r[12].CLK
clk => b_r[13].CLK
clk => g_r[0].CLK
clk => g_r[1].CLK
clk => g_r[2].CLK
clk => g_r[3].CLK
clk => g_r[4].CLK
clk => g_r[5].CLK
clk => g_r[6].CLK
clk => g_r[7].CLK
clk => g_r[8].CLK
clk => g_r[9].CLK
clk => g_r[10].CLK
clk => g_r[11].CLK
clk => g_r[12].CLK
clk => g_r[13].CLK
clk => r_r[0].CLK
clk => r_r[1].CLK
clk => r_r[2].CLK
clk => r_r[3].CLK
clk => r_r[4].CLK
clk => r_r[5].CLK
clk => r_r[6].CLK
clk => r_r[7].CLK
clk => r_r[8].CLK
clk => r_r[9].CLK
clk => r_r[10].CLK
clk => r_r[11].CLK
clk => r_r[12].CLK
clk => r_r[13].CLK
clk => b_b[0].CLK
clk => b_b[1].CLK
clk => b_b[2].CLK
clk => b_b[3].CLK
clk => b_b[4].CLK
clk => b_b[5].CLK
clk => b_b[6].CLK
clk => b_b[7].CLK
clk => b_b[8].CLK
clk => b_b[9].CLK
clk => b_b[10].CLK
clk => b_b[11].CLK
clk => b_b[12].CLK
clk => b_b[13].CLK
clk => g_b[0].CLK
clk => g_b[1].CLK
clk => g_b[2].CLK
clk => g_b[3].CLK
clk => g_b[4].CLK
clk => g_b[5].CLK
clk => g_b[6].CLK
clk => g_b[7].CLK
clk => g_b[8].CLK
clk => g_b[9].CLK
clk => g_b[10].CLK
clk => g_b[11].CLK
clk => g_b[12].CLK
clk => g_b[13].CLK
clk => r_b[0].CLK
clk => r_b[1].CLK
clk => r_b[2].CLK
clk => r_b[3].CLK
clk => r_b[4].CLK
clk => r_b[5].CLK
clk => r_b[6].CLK
clk => r_b[7].CLK
clk => r_b[8].CLK
clk => r_b[9].CLK
clk => r_b[10].CLK
clk => r_b[11].CLK
clk => r_b[12].CLK
clk => r_b[13].CLK
clk => b_y[0].CLK
clk => b_y[1].CLK
clk => b_y[2].CLK
clk => b_y[3].CLK
clk => b_y[4].CLK
clk => b_y[5].CLK
clk => b_y[6].CLK
clk => b_y[7].CLK
clk => b_y[8].CLK
clk => b_y[9].CLK
clk => b_y[10].CLK
clk => b_y[11].CLK
clk => b_y[12].CLK
clk => b_y[13].CLK
clk => g_y[0].CLK
clk => g_y[1].CLK
clk => g_y[2].CLK
clk => g_y[3].CLK
clk => g_y[4].CLK
clk => g_y[5].CLK
clk => g_y[6].CLK
clk => g_y[7].CLK
clk => g_y[8].CLK
clk => g_y[9].CLK
clk => g_y[10].CLK
clk => g_y[11].CLK
clk => g_y[12].CLK
clk => g_y[13].CLK
clk => r_y[0].CLK
clk => r_y[1].CLK
clk => r_y[2].CLK
clk => r_y[3].CLK
clk => r_y[4].CLK
clk => r_y[5].CLK
clk => r_y[6].CLK
clk => r_y[7].CLK
clk => r_y[8].CLK
clk => r_y[9].CLK
clk => r_y[10].CLK
clk => r_y[11].CLK
clk => r_y[12].CLK
clk => r_y[13].CLK
clk => pixel_d.CLK
clk => cs_d.CLK
clk => vs_d.CLK
clk => hs_d.CLK
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => g_y.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => b_b.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => r_r.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => y.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => b.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => r.OUTPUTSELECT
ena => b_r[12].ENA
ena => b_r[11].ENA
ena => b_r[10].ENA
ena => b_r[9].ENA
ena => b_r[8].ENA
ena => b_r[7].ENA
ena => b_r[0].ENA
ena => b_r[6].ENA
ena => b_r[5].ENA
ena => b_r[4].ENA
ena => b_r[3].ENA
ena => b_r[2].ENA
ena => b_r[1].ENA
ena => b_r[13].ENA
ena => g_r[0].ENA
ena => g_r[1].ENA
ena => g_r[2].ENA
ena => g_r[3].ENA
ena => g_r[4].ENA
ena => g_r[5].ENA
ena => g_r[6].ENA
ena => g_r[7].ENA
ena => g_r[8].ENA
ena => g_r[9].ENA
ena => g_r[10].ENA
ena => g_r[11].ENA
ena => g_r[12].ENA
ena => g_r[13].ENA
ena => r_r[0].ENA
ena => r_r[1].ENA
ena => r_r[2].ENA
ena => r_r[3].ENA
ena => r_r[4].ENA
ena => r_r[5].ENA
ena => r_r[6].ENA
ena => r_r[7].ENA
ena => b_b[0].ENA
ena => b_b[1].ENA
ena => b_b[2].ENA
ena => b_b[3].ENA
ena => b_b[4].ENA
ena => b_b[5].ENA
ena => b_b[6].ENA
ena => b_b[7].ENA
ena => g_b[0].ENA
ena => g_b[1].ENA
ena => g_b[2].ENA
ena => g_b[3].ENA
ena => g_b[4].ENA
ena => g_b[5].ENA
ena => g_b[6].ENA
ena => g_b[7].ENA
ena => g_b[8].ENA
ena => g_b[9].ENA
ena => g_b[10].ENA
ena => g_b[11].ENA
ena => g_b[12].ENA
ena => g_b[13].ENA
ena => r_b[0].ENA
ena => r_b[1].ENA
ena => r_b[2].ENA
ena => r_b[3].ENA
ena => r_b[4].ENA
ena => r_b[5].ENA
ena => r_b[6].ENA
ena => r_b[7].ENA
ena => r_b[8].ENA
ena => r_b[9].ENA
ena => r_b[10].ENA
ena => r_b[11].ENA
ena => r_b[12].ENA
ena => r_b[13].ENA
ena => b_y[0].ENA
ena => b_y[1].ENA
ena => b_y[2].ENA
ena => b_y[3].ENA
ena => b_y[4].ENA
ena => b_y[5].ENA
ena => b_y[6].ENA
ena => b_y[7].ENA
ena => b_y[8].ENA
ena => b_y[9].ENA
ena => b_y[10].ENA
ena => b_y[11].ENA
ena => b_y[12].ENA
ena => b_y[13].ENA
ena => g_y[0].ENA
ena => g_y[1].ENA
ena => g_y[2].ENA
ena => g_y[3].ENA
ena => g_y[4].ENA
ena => g_y[5].ENA
ena => g_y[6].ENA
ena => g_y[7].ENA
ena => r_y[0].ENA
ena => r_y[1].ENA
ena => r_y[2].ENA
ena => r_y[3].ENA
ena => r_y[4].ENA
ena => r_y[5].ENA
ena => r_y[6].ENA
ena => r_y[7].ENA
ena => r_y[8].ENA
ena => r_y[9].ENA
ena => r_y[10].ENA
ena => r_y[11].ENA
ena => r_y[12].ENA
ena => r_y[13].ENA
red_in[0] => Mult0.IN12
red_in[0] => Mult3.IN11
red_in[0] => r_r.DATAA
red_in[0] => r_r[7].DATAIN
red_in[1] => Mult0.IN11
red_in[1] => Mult3.IN10
red_in[1] => r_r.DATAA
red_in[1] => r_r.DATAB
red_in[2] => Mult0.IN10
red_in[2] => Mult3.IN9
red_in[2] => r_r.DATAA
red_in[2] => r_r.DATAB
red_in[3] => Mult0.IN9
red_in[3] => Mult3.IN8
red_in[3] => r_r.DATAA
red_in[3] => r_r.DATAB
red_in[4] => Mult0.IN8
red_in[4] => Mult3.IN7
red_in[4] => r_r.DATAA
red_in[4] => r_r.DATAB
red_in[5] => Mult0.IN7
red_in[5] => Mult3.IN6
red_in[5] => r_r.DATAA
red_in[5] => r_r.DATAB
green_in[0] => Mult1.IN13
green_in[0] => Mult4.IN12
green_in[0] => Mult5.IN12
green_in[0] => g_y.DATAA
green_in[1] => Mult1.IN12
green_in[1] => Mult4.IN11
green_in[1] => Mult5.IN11
green_in[1] => g_y.DATAA
green_in[2] => Mult1.IN11
green_in[2] => Mult4.IN10
green_in[2] => Mult5.IN10
green_in[2] => g_y.DATAA
green_in[3] => Mult1.IN10
green_in[3] => Mult4.IN9
green_in[3] => Mult5.IN9
green_in[3] => g_y.DATAA
green_in[4] => Mult1.IN9
green_in[4] => Mult4.IN8
green_in[4] => Mult5.IN8
green_in[4] => g_y.DATAA
green_in[5] => Mult1.IN8
green_in[5] => Mult4.IN7
green_in[5] => Mult5.IN7
green_in[5] => g_y.DATAA
blue_in[0] => Mult2.IN10
blue_in[0] => Add0.IN12
blue_in[0] => b_b.DATAA
blue_in[0] => b_r[2].DATAIN
blue_in[0] => b_b[7].DATAIN
blue_in[1] => Mult2.IN9
blue_in[1] => Add0.IN11
blue_in[1] => b_b.DATAA
blue_in[1] => b_b.DATAB
blue_in[1] => b_r[3].DATAIN
blue_in[2] => Mult2.IN8
blue_in[2] => Add0.IN9
blue_in[2] => Add0.IN10
blue_in[2] => b_b.DATAA
blue_in[2] => b_b.DATAB
blue_in[3] => Mult2.IN7
blue_in[3] => Add0.IN7
blue_in[3] => Add0.IN8
blue_in[3] => b_b.DATAA
blue_in[3] => b_b.DATAB
blue_in[4] => Mult2.IN6
blue_in[4] => Add0.IN5
blue_in[4] => Add0.IN6
blue_in[4] => b_b.DATAA
blue_in[4] => b_b.DATAB
blue_in[5] => Mult2.IN5
blue_in[5] => Add0.IN3
blue_in[5] => Add0.IN4
blue_in[5] => b_b.DATAA
blue_in[5] => b_b.DATAB
hs_in => hs_d.DATAIN
vs_in => vs_d.DATAIN
cs_in => cs_d.DATAIN
pixel_in => pixel_d.DATAIN
red_out[0] <= r[8].DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= r[9].DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= r[10].DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= r[11].DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= r[12].DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= r[13].DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= y[8].DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= y[9].DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= y[10].DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= y[11].DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= y[12].DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= y[13].DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
hs_out <= hs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vs_out <= vs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_out <= cs_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_out <= pixel_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


