%MSG-i configureMessageFacility:  Early 15-Mar-2019 12:54:35 CDT pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  DAQ 15-Mar-2019 12:54:35 CDT Booted TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  DAQ 15-Mar-2019 12:54:35 CDT Booted TCPConnect.cc:241
Resolving ip mu2edaq05.fnal.gov
%MSG
%MSG-i configureMessageFacility:  DAQ 15-Mar-2019 12:54:35 CDT Booted configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  DAQ 15-Mar-2019 12:54:35 CDT Booted configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:55:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:55:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:55:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:57:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:57:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:01 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:02 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [891]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:02 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [910]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:08 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 15-Mar-2019 12:58:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC0 links OK 0xc0
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:19:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:19:55 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:19:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:19:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [891]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:19:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [910]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:20:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:20:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:20:05 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:20:09 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 11:20:09 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC0 links OK 0xc0
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [891]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [910]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:42 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC0 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:06:42 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC0 links OK 0xc0
%MSG
%MSG-i configureMessageFacility:  Early 20-Mar-2019 15:09:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 20-Mar-2019 15:09:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 20-Mar-2019 15:09:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 20-Mar-2019 15:09:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i configureMessageFacility:  Early 20-Mar-2019 15:09:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 20-Mar-2019 15:09:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 1 and EventWindowDelayOffset = 10
%MSG
%MSG-i configureMessageFacility:  Early 20-Mar-2019 15:09:07 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCPolarFireCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCPolarFireCoreInterface" pattern:"ROCPolarFireCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 20-Mar-2019 15:09:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [19]	ROCPolarFireCoreInterface instantiated with link: 1 and EventWindowDelayOffset = 10
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC0 dtc_location_in_chain_ = 0 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC0 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:10 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [891]	Step 1: DTC0 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [910]	Step 2: DTC0 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:17 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC0 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC0 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 20-Mar-2019 15:09:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC0 configure ROCs
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 20-Mar-2019 15:09:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [113]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCPolarFireCoreInterface:  Early 20-Mar-2019 15:09:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [119]	......... Set delay = 0, readback = 65535... 
%MSG
%MSG-d FE-ROCPolarFireCoreInterface-DTC0_ROC0_PolarFire-DTC0_ROC0_PolarFire:   Early 20-Mar-2019 15:09:29 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [160]	Error caught: :FE:ROCPolarFireCoreInterface:DTC0_ROC0_PolarFire:DTC0_ROC0_PolarFire:otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCPolarFireCoreInterface_interface.cc [137]	Bad read not 4860! val = 65535

%MSG
