# Reading F:/Quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do count4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/study/count {G:/verilog/study/count/count4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:35 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/count" G:/verilog/study/count/count4.v 
# -- Compiling module count4
# 
# Top level modules:
# 	count4
# End time: 10:55:35 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/verilog/study/count/simulation/modelsim {G:/verilog/study/count/simulation/modelsim/count4.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:36 on Apr 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/verilog/study/count/simulation/modelsim" G:/verilog/study/count/simulation/modelsim/count4.vt 
# -- Compiling module count4_vlg_tst
# 
# Top level modules:
# 	count4_vlg_tst
# End time: 10:55:36 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  count4_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" count4_vlg_tst 
# Start time: 10:55:37 on Apr 13,2022
# Loading work.count4_vlg_tst
# Loading work.count4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# ** Note: $stop    : G:/verilog/study/count/simulation/modelsim/count4.vt(53)
#    Time: 2040 ns  Iteration: 0  Instance: /count4_vlg_tst
# Break in Module count4_vlg_tst at G:/verilog/study/count/simulation/modelsim/count4.vt line 53
# End time: 12:00:14 on Apr 13,2022, Elapsed time: 1:04:37
# Errors: 0, Warnings: 0
