
*** Running vivado
    with args -log adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source adder.tcl -notrace
Command: synth_design -top adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'storage' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:97]
INFO: [Synth 8-6155] done synthesizing module 'storage' (1#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:97]
INFO: [Synth 8-6157] synthesizing module 'adder_13bit' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:150]
INFO: [Synth 8-6157] synthesizing module 'adder_4bit' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:222]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:268]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:298]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (2#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:298]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (3#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:268]
INFO: [Synth 8-6155] done synthesizing module 'adder_4bit' (4#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:222]
INFO: [Synth 8-6155] done synthesizing module 'adder_13bit' (5#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:150]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:90]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (6#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:90]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:76]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:76]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:152]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:158]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:152]
WARNING: [Synth 8-689] width (4) of port connection 'switch_out' does not match port width (5) of module 'decoder_2x4' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:49]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:117]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (9#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:117]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:132]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:132]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:169]
INFO: [Synth 8-226] default block is never used [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:169]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (12#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/fnd_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (13#1) [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.266 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1105.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.406 ; gain = 65.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.406 ; gain = 65.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.406 ; gain = 65.141
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'final_sum_reg' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:142]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1170.406 ; gain = 65.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[12]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[11]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[10]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[9]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[8]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[7]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[6]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[5]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[4]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[3]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[2]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[1]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'U_storage/final_sum_reg[0]__0/Q' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.406 ; gain = 65.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.406 ; gain = 65.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.965 ; gain = 65.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.727 ; gain = 66.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT4   |     4|
|6     |LUT5   |    17|
|7     |FDCE   |    20|
|8     |IBUF   |     2|
|9     |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 39 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1176.543 ; gain = 6.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1176.543 ; gain = 71.277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1188.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1194.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1194.695 ; gain = 89.430
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.runs/synth_1/adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_utilization_synth.rpt -pb adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 11:12:32 2024...
