// Seed: 1539613195
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri0 id_9
);
  supply0 id_11 = id_3;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    inout supply0 id_3,
    input supply0 id_4,
    output supply0 id_5
);
  always @(posedge id_4) begin
    id_5 = id_2;
  end
  module_0(
      id_2, id_0, id_3, id_1, id_0, id_3, id_4, id_5, id_3, id_5
  );
endmodule
