Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Apr 15 12:09:35 2019
| Host         : OmarAlama-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file UARTReciever_timing_summary_routed.rpt -pb UARTReciever_timing_summary_routed.pb -rpx UARTReciever_timing_summary_routed.rpx -warn_on_violation
| Design       : UARTReciever
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.122        0.000                      0                   57        0.185        0.000                      0                   57        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.122        0.000                      0                   57        0.185        0.000                      0                   57        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 samplingCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.292ns (33.441%)  route 2.571ns (66.559%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  samplingCounter_reg[3]/Q
                         net (fo=5, routed)           0.876     6.554    samplingCounter_reg_n_0_[3]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.152     6.706 f  data[0]_i_3/O
                         net (fo=1, routed)           0.577     7.284    data[0]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.348     7.632 r  data[0]_i_2/O
                         net (fo=3, routed)           0.320     7.951    data[0]_i_2_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.075 r  bitCounter[0]_i_2/O
                         net (fo=3, routed)           0.799     8.874    bitCounter
    SLICE_X1Y4           LUT2 (Prop_lut2_I0_O)        0.150     9.024 r  bitCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.024    bitCounter[2]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.047    15.146    bitCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 samplingCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.266ns (33.008%)  route 2.569ns (66.992%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  samplingCounter_reg[3]/Q
                         net (fo=5, routed)           0.876     6.554    samplingCounter_reg_n_0_[3]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.152     6.706 f  data[0]_i_3/O
                         net (fo=1, routed)           0.577     7.284    data[0]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.348     7.632 r  data[0]_i_2/O
                         net (fo=3, routed)           0.320     7.951    data[0]_i_2_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.075 r  bitCounter[0]_i_2/O
                         net (fo=3, routed)           0.797     8.872    bitCounter
    SLICE_X1Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.996 r  bitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.996    bitCounter[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.031    15.130    bitCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 samplingCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.292ns (33.459%)  route 2.569ns (66.541%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  samplingCounter_reg[3]/Q
                         net (fo=5, routed)           0.876     6.554    samplingCounter_reg_n_0_[3]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.152     6.706 f  data[0]_i_3/O
                         net (fo=1, routed)           0.577     7.284    data[0]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.348     7.632 r  data[0]_i_2/O
                         net (fo=3, routed)           0.320     7.951    data[0]_i_2_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.075 r  bitCounter[0]_i_2/O
                         net (fo=3, routed)           0.797     8.872    bitCounter
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.150     9.022 r  bitCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.022    bitCounter[1]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.075    15.174    bitCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 clockCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplingCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.086%)  route 2.759ns (76.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  clockCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clockCounter_reg[13]/Q
                         net (fo=2, routed)           0.984     6.601    clockCounter_reg_n_0_[13]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.725 f  samplingCounter[0]_i_4/O
                         net (fo=3, routed)           0.673     7.398    samplingCounter[0]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.522 f  samplingCounter[0]_i_3/O
                         net (fo=15, routed)          0.614     8.136    samplingCounter[0]_i_3_n_0
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.260 r  samplingCounter[0]_i_1/O
                         net (fo=4, routed)           0.487     8.747    samplingCounter[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDRE (Setup_fdre_C_CE)      -0.169    14.931    samplingCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 clockCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplingCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.086%)  route 2.759ns (76.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  clockCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clockCounter_reg[13]/Q
                         net (fo=2, routed)           0.984     6.601    clockCounter_reg_n_0_[13]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.725 f  samplingCounter[0]_i_4/O
                         net (fo=3, routed)           0.673     7.398    samplingCounter[0]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.522 f  samplingCounter[0]_i_3/O
                         net (fo=15, routed)          0.614     8.136    samplingCounter[0]_i_3_n_0
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.260 r  samplingCounter[0]_i_1/O
                         net (fo=4, routed)           0.487     8.747    samplingCounter[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDRE (Setup_fdre_C_CE)      -0.169    14.931    samplingCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 clockCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplingCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.086%)  route 2.759ns (76.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  clockCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clockCounter_reg[13]/Q
                         net (fo=2, routed)           0.984     6.601    clockCounter_reg_n_0_[13]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.725 f  samplingCounter[0]_i_4/O
                         net (fo=3, routed)           0.673     7.398    samplingCounter[0]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.522 f  samplingCounter[0]_i_3/O
                         net (fo=15, routed)          0.614     8.136    samplingCounter[0]_i_3_n_0
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.260 r  samplingCounter[0]_i_1/O
                         net (fo=4, routed)           0.487     8.747    samplingCounter[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDRE (Setup_fdre_C_CE)      -0.169    14.931    samplingCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 clockCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplingCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.086%)  route 2.759ns (76.914%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  clockCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  clockCounter_reg[13]/Q
                         net (fo=2, routed)           0.984     6.601    clockCounter_reg_n_0_[13]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.725 f  samplingCounter[0]_i_4/O
                         net (fo=3, routed)           0.673     7.398    samplingCounter[0]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.522 f  samplingCounter[0]_i_3/O
                         net (fo=15, routed)          0.614     8.136    samplingCounter[0]_i_3_n_0
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     8.260 r  samplingCounter[0]_i_1/O
                         net (fo=4, routed)           0.487     8.747    samplingCounter[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDRE (Setup_fdre_C_CE)      -0.169    14.931    samplingCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 samplingCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.266ns (33.664%)  route 2.495ns (66.336%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  samplingCounter_reg[3]/Q
                         net (fo=5, routed)           0.876     6.554    samplingCounter_reg_n_0_[3]
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.152     6.706 f  data[0]_i_3/O
                         net (fo=1, routed)           0.577     7.284    data[0]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.348     7.632 r  data[0]_i_2/O
                         net (fo=3, routed)           0.597     8.228    data[0]_i_2_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.445     8.797    FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.124     8.921 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.921    FSM_sequential_state[0]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.029    15.128    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 clockCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.828ns (22.642%)  route 2.829ns (77.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  clockCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clockCounter_reg[13]/Q
                         net (fo=2, routed)           0.984     6.601    clockCounter_reg_n_0_[13]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.725 r  samplingCounter[0]_i_4/O
                         net (fo=3, routed)           0.673     7.398    samplingCounter[0]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.522 r  samplingCounter[0]_i_3/O
                         net (fo=15, routed)          1.172     8.693    samplingCounter[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.817 r  clockCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.817    clockCounter[13]
    SLICE_X5Y4           FDRE                                         r  clockCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  clockCounter_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.029    15.112    clockCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 clockCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.828ns (22.642%)  route 2.829ns (77.358%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  clockCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  clockCounter_reg[13]/Q
                         net (fo=2, routed)           0.984     6.601    clockCounter_reg_n_0_[13]
    SLICE_X5Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.725 r  samplingCounter[0]_i_4/O
                         net (fo=3, routed)           0.673     7.398    samplingCounter[0]_i_4_n_0
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.522 r  samplingCounter[0]_i_3/O
                         net (fo=15, routed)          1.172     8.693    samplingCounter[0]_i_3_n_0
    SLICE_X5Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.817 r  clockCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.817    clockCounter[14]
    SLICE_X5Y4           FDRE                                         r  clockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  clockCounter_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y4           FDRE (Setup_fdre_C_D)        0.031    15.114    clockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  6.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  data_reg[5]/Q
                         net (fo=2, routed)           0.115     1.735    data_OBUF[5]
    SLICE_X0Y2           FDRE                                         r  data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  data_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.071     1.550    data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.055%)  route 0.125ns (46.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  data_reg[2]/Q
                         net (fo=2, routed)           0.125     1.744    data_OBUF[2]
    SLICE_X0Y3           FDRE                                         r  data_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  data_reg[3]_lopt_replica/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.071     1.549    data_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 samplingCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplingCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.148     1.627 r  samplingCounter_reg[2]/Q
                         net (fo=4, routed)           0.075     1.702    samplingCounter_reg_n_0_[2]
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.098     1.800 r  samplingCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    samplingCounter[1]
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120     1.599    samplingCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packetRecievedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.510%)  route 0.182ns (49.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.182     1.801    state__0[0]
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  packetRecievedSignal_i_2/O
                         net (fo=1, routed)           0.000     1.846    packetRecievedSignal_i_2_n_0
    SLICE_X2Y3           FDRE                                         r  packetRecievedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  packetRecievedSignal_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.120     1.611    packetRecievedSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  data_reg[5]/Q
                         net (fo=2, routed)           0.175     1.795    data_OBUF[5]
    SLICE_X0Y2           FDRE                                         r  data_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  data_reg[6]_lopt_replica/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.076     1.555    data_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bitCounter_reg[2]/Q
                         net (fo=4, routed)           0.167     1.786    bitCounter_reg_n_0_[2]
    SLICE_X1Y4           LUT2 (Prop_lut2_I1_O)        0.042     1.828 r  bitCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    bitCounter[2]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    bitCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  bitCounter_reg[2]/Q
                         net (fo=4, routed)           0.169     1.788    bitCounter_reg_n_0_[2]
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.043     1.831 r  bitCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    bitCounter[1]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  bitCounter_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.107     1.585    bitCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 samplingCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samplingCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     1.643 f  samplingCounter_reg[3]/Q
                         net (fo=5, routed)           0.159     1.802    samplingCounter_reg_n_0_[3]
    SLICE_X2Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.847 r  samplingCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    samplingCounter[3]
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  samplingCounter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.121     1.600    samplingCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  data_reg[4]/Q
                         net (fo=2, routed)           0.184     1.804    data_OBUF[4]
    SLICE_X0Y2           FDRE                                         r  data_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  data_reg[5]_lopt_replica/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.075     1.554    data_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.739%)  route 0.181ns (49.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.181     1.800    state__0[1]
    SLICE_X1Y2           LUT5 (Prop_lut5_I3_O)        0.045     1.845 r  clockCounter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.845    clockCounter[0]
    SLICE_X1Y2           FDRE                                         r  clockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.994    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  clockCounter_reg[14]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091     1.586    clockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     bitCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     bitCounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     bitCounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y4     clockCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     clockCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     clockCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y1     clockCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     clockCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     clockCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     clockCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     clockCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     clockCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y3     clockCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bitCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bitCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bitCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bitCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bitCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     clockCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     clockCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     data_reg[1]_lopt_replica/C



