Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 19 17:08:45 2024
| Host         : ubuntu running 64-bit Linux Mint 21.2
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   338 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           32 |
| No           | Yes                   | No                     |              24 |           19 |
| Yes          | No                    | No                     |               6 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |            Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  control_unit_inst/o_A_reg[2]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[6]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[4]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[5]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[0]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[1]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[4]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[7]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[0]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[1]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[2]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[3]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[7]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[3]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[6]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_A_reg[5]_LDC_i_1_n_0 |                                     | control_unit_inst/o_A_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control_unit_inst/o_B_reg[6]_LDC_i_1_n_0 |                                     | control_unit_inst/o_B_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[7]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_A_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[6]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      |                                     | control_unit_inst/o_B_reg[7]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  i_load_op_IBUF_BUFG                      | control_unit_inst/o_mode[5]_i_1_n_0 |                                          |                1 |              6 |         6.00 |
|  i_refresh_IBUF_BUFG                      |                                     | control_unit_inst/Q[1]                   |                3 |              8 |         2.67 |
+-------------------------------------------+-------------------------------------+------------------------------------------+------------------+----------------+--------------+


