{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700022794336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700022794339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 23:33:14 2023 " "Processing started: Tue Nov 14 23:33:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700022794339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022794339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SampleCPU -c SampleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SampleCPU -c SampleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022794340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700022795715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700022795715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "PC.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022823408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file simplecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCPU " "Found entity 1: SCPU" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022823493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_utils.v 3 3 " "Found 3 design units, including 3 entities, in source file modules_utils.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "Modules_Utils.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Utils.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823544 ""} { "Info" "ISGN_ENTITY_NAME" "2 EightBitAdder " "Found entity 2: EightBitAdder" {  } { { "Modules_Utils.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Utils.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823544 ""} { "Info" "ISGN_ENTITY_NAME" "3 TwoToOneMux " "Found entity 3: TwoToOneMux" {  } { { "Modules_Utils.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Utils.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022823544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_mem.v 2 2 " "Found 2 design units, including 2 entities, in source file modules_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Modules_Mem.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823648 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstructionMemory " "Found entity 2: InstructionMemory" {  } { { "Modules_Mem.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Mem.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022823648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_regs.v 5 5 " "Found 5 design units, including 5 entities, in source file modules_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainRegister " "Found entity 1: MainRegister" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823721 ""} { "Info" "ISGN_ENTITY_NAME" "2 RfIfId " "Found entity 2: RfIfId" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823721 ""} { "Info" "ISGN_ENTITY_NAME" "3 RfIdExe " "Found entity 3: RfIdExe" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823721 ""} { "Info" "ISGN_ENTITY_NAME" "4 RfExeDm " "Found entity 4: RfExeDm" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823721 ""} { "Info" "ISGN_ENTITY_NAME" "5 RfDmWb " "Found entity 5: RfDmWb" {  } { { "Modules_Regs.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Regs.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022823721 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Modules_EXE.v(11) " "Verilog HDL information at Modules_EXE.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700022823767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file modules_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700022823771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022823771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCPU " "Elaborating entity \"SCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700022823862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:ins_mem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:ins_mem\"" {  } { { "SimpleCPU.v" "ins_mem" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022823929 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory Modules_Mem.v(25) " "Verilog HDL warning at Modules_Mem.v(25): object memory used but never assigned" {  } { { "Modules_Mem.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_Mem.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1700022823988 "|SCPU|InstructionMemory:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RfIfId RfIfId:ifid " "Elaborating entity \"RfIfId\" for hierarchy \"RfIfId:ifid\"" {  } { { "SimpleCPU.v" "ifid" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022823996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainRegister MainRegister:mrf " "Elaborating entity \"MainRegister\" for hierarchy \"MainRegister:mrf\"" {  } { { "SimpleCPU.v" "mrf" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022824068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RfIdExe RfIdExe:idExe " "Elaborating entity \"RfIdExe\" for hierarchy \"RfIdExe:idExe\"" {  } { { "SimpleCPU.v" "idExe" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022824114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "SimpleCPU.v" "alu" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022824184 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZN Modules_EXE.v(18) " "Verilog HDL Always Construct warning at Modules_EXE.v(18): variable \"ZN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700022824206 "|SCPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZN Modules_EXE.v(24) " "Verilog HDL Always Construct warning at Modules_EXE.v(24): variable \"ZN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700022824206 "|SCPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZN Modules_EXE.v(30) " "Verilog HDL Always Construct warning at Modules_EXE.v(30): variable \"ZN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700022824206 "|SCPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZN Modules_EXE.v(35) " "Verilog HDL Always Construct warning at Modules_EXE.v(35): variable \"ZN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700022824206 "|SCPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZN Modules_EXE.v(40) " "Verilog HDL Always Construct warning at Modules_EXE.v(40): variable \"ZN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700022824208 "|SCPU|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result Modules_EXE.v(11) " "Verilog HDL Always Construct warning at Modules_EXE.v(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700022824208 "|SCPU|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZN Modules_EXE.v(11) " "Verilog HDL Always Construct warning at Modules_EXE.v(11): inferring latch(es) for variable \"ZN\", which holds its previous value in one or more paths through the always construct" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700022824208 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] Modules_EXE.v(11) " "Inferred latch for \"result\[0\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824208 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] Modules_EXE.v(11) " "Inferred latch for \"result\[1\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824208 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] Modules_EXE.v(11) " "Inferred latch for \"result\[2\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824209 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] Modules_EXE.v(11) " "Inferred latch for \"result\[3\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824209 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] Modules_EXE.v(11) " "Inferred latch for \"result\[4\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824209 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] Modules_EXE.v(11) " "Inferred latch for \"result\[5\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824209 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] Modules_EXE.v(11) " "Inferred latch for \"result\[6\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824209 "|SCPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] Modules_EXE.v(11) " "Inferred latch for \"result\[7\]\" at Modules_EXE.v(11)" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022824209 "|SCPU|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RfExeDm RfExeDm:ms " "Elaborating entity \"RfExeDm\" for hierarchy \"RfExeDm:ms\"" {  } { { "SimpleCPU.v" "ms" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022824218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dm " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dm\"" {  } { { "SimpleCPU.v" "dm" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022824290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RfDmWb RfDmWb:dwb " "Elaborating entity \"RfDmWb\" for hierarchy \"RfDmWb:dwb\"" {  } { { "SimpleCPU.v" "dwb" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022824355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu\|result\[1\] " "LATCH primitive \"ALU:alu\|result\[1\]\" is permanently disabled" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1700022825040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu\|result\[2\] " "LATCH primitive \"ALU:alu\|result\[2\]\" is permanently disabled" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1700022825040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu\|result\[3\] " "LATCH primitive \"ALU:alu\|result\[3\]\" is permanently disabled" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1700022825040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu\|result\[4\] " "LATCH primitive \"ALU:alu\|result\[4\]\" is permanently disabled" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1700022825040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu\|result\[5\] " "LATCH primitive \"ALU:alu\|result\[5\]\" is permanently disabled" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1700022825040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU:alu\|result\[6\] " "LATCH primitive \"ALU:alu\|result\[6\]\" is permanently disabled" {  } { { "Modules_EXE.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/Modules_EXE.v" 11 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1700022825040 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700022825500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "res\[0\] GND " "Pin \"res\[0\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[1\] GND " "Pin \"res\[1\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[2\] GND " "Pin \"res\[2\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[3\] GND " "Pin \"res\[3\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[4\] GND " "Pin \"res\[4\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[5\] GND " "Pin \"res\[5\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[6\] GND " "Pin \"res\[6\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[7\] GND " "Pin \"res\[7\]\" is stuck at GND" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700022825553 "|SCPU|res[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700022825553 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700022825580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/CAProject/CP_Project/output_files/SampleCPU.map.smsg " "Generated suppressed messages file /CAProject/CP_Project/output_files/SampleCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022825773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700022826328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700022826328 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[0\] " "No output dependent on input pin \"ins_index\[0\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[1\] " "No output dependent on input pin \"ins_index\[1\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[2\] " "No output dependent on input pin \"ins_index\[2\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[3\] " "No output dependent on input pin \"ins_index\[3\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[4\] " "No output dependent on input pin \"ins_index\[4\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[5\] " "No output dependent on input pin \"ins_index\[5\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[6\] " "No output dependent on input pin \"ins_index\[6\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ins_index\[7\] " "No output dependent on input pin \"ins_index\[7\]\"" {  } { { "SimpleCPU.v" "" { Text "//vmware-host/Shared Folders/CAProject/CP_Project/SimpleCPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700022826614 "|SCPU|ins_index[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700022826614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700022826615 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700022826615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700022826615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700022826756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 23:33:46 2023 " "Processing ended: Tue Nov 14 23:33:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700022826756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700022826756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700022826756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700022826756 ""}
