// Seed: 4000895204
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  generate
    if (1 == 1) begin : id_2
      defparam id_3.id_4 = 1'b0;
    end else begin
      reg id_5;
      initial begin
        id_5 <= id_2;
        id_1 = id_2;
      end
    end
  endgenerate
  logic id_6;
  task id_7;
    id_1 = 1;
  endtask
  logic id_8;
endmodule
