Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun 23 11:58:20 2024
| Host         : LAPTOP-GQ71LV87 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ip_fifo_control_sets_placed.rpt
| Design       : ip_fifo
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           19 |
| No           | No                    | Yes                    |              16 |            5 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           15 |
| Yes          | Yes                   | No                     |              56 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                          Enable Signal                                          |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+----------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                 | u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              2 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                 | u_fifo_wr/sys_rst                                                                                                             |                1 |              3 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                 | u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                2 |              3 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                 | u_fifo_wr/sys_rst                                                                                                             |                4 |             13 |
|  u_clk_wiz_0/inst/clk_out1 | led0                                                                                            | u_fifo_wr/sys_rst                                                                                                             |                5 |             16 |
|  u_clk_wiz_0/inst/clk_out2 | u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                          |                5 |             24 |
|  u_clk_wiz_0/inst/clk_out1 | sel0[28]                                                                                        | u_fifo_wr/sys_rst                                                                                                             |               10 |             28 |
|  u_clk_wiz_0/inst/clk_out1 | u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | u_fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                6 |             32 |
|  u_clk_wiz_0/inst/clk_out2 |                                                                                                 |                                                                                                                               |                8 |             45 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                 |                                                                                                                               |               11 |             57 |
+----------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


