Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 02:32:07 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[15]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (SDFFR_X1)                         0.00       0.00 r
  y_reg_in/Q_reg[1]/Q (SDFFR_X1)                          0.09       0.09 r
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.09 r
  recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.09 r
  recoding_block_1/U3/ZN (XNOR2_X1)                       0.08       0.16 r
  recoding_block_1/MUX_X/sel (mux2_n_bit25_3)             0.00       0.16 r
  recoding_block_1/MUX_X/U3/Z (BUF_X2)                    0.06       0.22 r
  recoding_block_1/MUX_X/U27/Z (MUX2_X1)                  0.08       0.30 f
  recoding_block_1/MUX_X/o[22] (mux2_n_bit25_3)           0.00       0.30 f
  recoding_block_1/MUX_0/i1[22] (mux2_n_bit25_2)          0.00       0.30 f
  recoding_block_1/MUX_0/U36/Z (MUX2_X1)                  0.07       0.37 f
  recoding_block_1/MUX_0/o[22] (mux2_n_bit25_2)           0.00       0.37 f
  recoding_block_1/x_absY[22] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.37 f
  bitwiseInverterX_1/dataIn[22] (bitwiseInv_n_bit25_1)
                                                          0.00       0.37 f
  bitwiseInverterX_1/U18/ZN (XNOR2_X1)                    0.06       0.43 f
  bitwiseInverterX_1/dataOut[22] (bitwiseInv_n_bit25_1)
                                                          0.00       0.43 f
  lv4_c24_FA_0/i1 (fullAdder_187)                         0.00       0.43 f
  lv4_c24_FA_0/HA_0/i1 (halfAdder_375)                    0.00       0.43 f
  lv4_c24_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       0.50 f
  lv4_c24_FA_0/HA_0/s (halfAdder_375)                     0.00       0.50 f
  lv4_c24_FA_0/HA_1/i1 (halfAdder_374)                    0.00       0.50 f
  lv4_c24_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       0.54 f
  lv4_c24_FA_0/HA_1/co (halfAdder_374)                    0.00       0.54 f
  lv4_c24_FA_0/U1/ZN (OR2_X2)                             0.06       0.60 f
  lv4_c24_FA_0/co (fullAdder_187)                         0.00       0.60 f
  lv3_c25_FA_0/i0 (fullAdder_141)                         0.00       0.60 f
  lv3_c25_FA_0/HA_0/i0 (halfAdder_283)                    0.00       0.60 f
  lv3_c25_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       0.68 f
  lv3_c25_FA_0/HA_0/s (halfAdder_283)                     0.00       0.68 f
  lv3_c25_FA_0/HA_1/i1 (halfAdder_282)                    0.00       0.68 f
  lv3_c25_FA_0/HA_1/U1/Z (XOR2_X1)                        0.07       0.75 f
  lv3_c25_FA_0/HA_1/s (halfAdder_282)                     0.00       0.75 f
  lv3_c25_FA_0/s (fullAdder_141)                          0.00       0.75 f
  lv2_c25_FA_1/i0 (fullAdder_88)                          0.00       0.75 f
  lv2_c25_FA_1/HA_0/i0 (halfAdder_177)                    0.00       0.75 f
  lv2_c25_FA_1/HA_0/U2/Z (XOR2_X1)                        0.07       0.82 f
  lv2_c25_FA_1/HA_0/s (halfAdder_177)                     0.00       0.82 f
  lv2_c25_FA_1/HA_1/i1 (halfAdder_176)                    0.00       0.82 f
  lv2_c25_FA_1/HA_1/U2/ZN (AND2_X1)                       0.04       0.86 f
  lv2_c25_FA_1/HA_1/co (halfAdder_176)                    0.00       0.86 f
  lv2_c25_FA_1/U1/ZN (OR2_X1)                             0.06       0.92 f
  lv2_c25_FA_1/co (fullAdder_88)                          0.00       0.92 f
  lv1_c26_FA_0/i1 (fullAdder_47)                          0.00       0.92 f
  lv1_c26_FA_0/HA_0/i1 (halfAdder_95)                     0.00       0.92 f
  lv1_c26_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       1.00 f
  lv1_c26_FA_0/HA_0/s (halfAdder_95)                      0.00       1.00 f
  lv1_c26_FA_0/HA_1/i1 (halfAdder_94)                     0.00       1.00 f
  lv1_c26_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.04 f
  lv1_c26_FA_0/HA_1/co (halfAdder_94)                     0.00       1.04 f
  lv1_c26_FA_0/U1/ZN (OR2_X2)                             0.05       1.09 f
  lv1_c26_FA_0/co (fullAdder_47)                          0.00       1.09 f
  lv0_c27_FA_0/i0 (fullAdder_17)                          0.00       1.09 f
  lv0_c27_FA_0/HA_0/i0 (halfAdder_35)                     0.00       1.09 f
  lv0_c27_FA_0/HA_0/U1/Z (XOR2_X1)                        0.07       1.17 f
  lv0_c27_FA_0/HA_0/s (halfAdder_35)                      0.00       1.17 f
  lv0_c27_FA_0/HA_1/i1 (halfAdder_34)                     0.00       1.17 f
  lv0_c27_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.21 f
  lv0_c27_FA_0/HA_1/co (halfAdder_34)                     0.00       1.21 f
  lv0_c27_FA_0/U1/ZN (OR2_X2)                             0.06       1.26 f
  lv0_c27_FA_0/co (fullAdder_17)                          0.00       1.26 f
  add_3642/A[15] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.26 f
  add_3642/U549/ZN (NOR2_X1)                              0.05       1.31 r
  add_3642/U517/ZN (OAI21_X1)                             0.04       1.35 f
  add_3642/U524/ZN (AOI21_X1)                             0.04       1.39 r
  add_3642/U619/ZN (OAI21_X1)                             0.04       1.43 f
  add_3642/U550/ZN (AOI21_X1)                             0.08       1.52 r
  add_3642/U609/ZN (OAI21_X1)                             0.04       1.56 f
  add_3642/U593/ZN (XNOR2_X1)                             0.06       1.61 f
  add_3642/SUM[24] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.61 f
  p_reg_out/D[15] (reg_N24_0)                             0.00       1.61 f
  p_reg_out/U27/ZN (NAND2_X1)                             0.03       1.64 r
  p_reg_out/U28/ZN (NAND2_X1)                             0.02       1.66 f
  p_reg_out/Q_reg[15]/D (DFFR_X1)                         0.01       1.67 f
  data arrival time                                                  1.67

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[15]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


1
