{"vcs1":{"timestamp_begin":1746345579.285584120, "rt":36.70, "ut":35.85, "st":0.91}}
{"vcselab":{"timestamp_begin":1746345616.071256864, "rt":0.37, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1746345616.504650627, "rt":0.42, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746345578.516145404}
{"VCS_COMP_START_TIME": 1746345578.516145404}
{"VCS_COMP_END_TIME": 1746345617.064213057}
{"VCS_USER_OPTIONS": "-full64 -sverilog -f filelist.f tb/SimJTAG.cc tb/remote_bitbang.cc -cc g++ -CFLAGS -std=c++11 -Itb -debug_all -debug_pp -debug_access+all+xrw -kdb +vcs+lic+wait -cm line+cond+fsm -o simv"}
{"vcs1": {"peak_mem": 1174964}}
{"vcselab": {"peak_mem": 183680}}
