

================================================================
== Vivado HLS Report for 'matrixmul_5'
================================================================
* Date:           Fri Apr 18 15:23:33 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        MatrixMul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      275|      275| 2.750 us | 2.750 us |  275|  275|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1_loop_input_A2    |       66|       66|         4|          1|          1|    64|    yes   |
        |- loop_input_B1_loop_input_B2    |       66|       66|         4|          1|          1|    64|    yes   |
        |- loop1_loop2                    |       67|       67|         5|          1|          1|    64|    yes   |
        |- loop_output_C1_loop_output_C2  |       68|       68|         6|          1|          1|    64|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 4
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 5, States = { 12 13 14 15 16 }
  Pipeline-3 : II = 1, D = 6, States = { 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 17 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 18 
18 --> 24 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 18 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_A_V_data), !map !82"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_A_V_last_V), !map !88"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_C_V_data), !map !92"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_C_V_last_V), !map !96"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrixmul_5_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_A_0_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 30 'alloca' 'input_A_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_A_1_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 31 'alloca' 'input_A_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_A_2_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 32 'alloca' 'input_A_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_A_3_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 33 'alloca' 'input_A_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_A_4_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 34 'alloca' 'input_A_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_A_5_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 35 'alloca' 'input_A_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_A_6_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 36 'alloca' 'input_A_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_A_7_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:278]   --->   Operation 37 'alloca' 'input_A_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_B_0_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 38 'alloca' 'input_B_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_B_1_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 39 'alloca' 'input_B_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_B_2_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 40 'alloca' 'input_B_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_B_3_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 41 'alloca' 'input_B_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_B_4_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 42 'alloca' 'input_B_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%input_B_5_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 43 'alloca' 'input_B_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_B_6_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 44 'alloca' 'input_B_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_B_7_V = alloca [8 x i22], align 4" [MatrixMul/matrix_mul.cpp:280]   --->   Operation 45 'alloca' 'input_B_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_C_V = alloca [64 x i22], align 4" [MatrixMul/matrix_mul.cpp:282]   --->   Operation 46 'alloca' 'output_C_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:275]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_A_V_data, i1* %in_A_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:276]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_C_V_data, i1* %out_C_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:277]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [MatrixMul/matrix_mul.cpp:289]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln289, %loop_input_A2_end ]" [MatrixMul/matrix_mul.cpp:289]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 0, %0 ], [ %select_ln295_1, %loop_input_A2_end ]" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 52 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 0, %0 ], [ %col, %loop_input_A2_end ]"   --->   Operation 53 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%icmp_ln289 = icmp eq i7 %indvar_flatten, -64" [MatrixMul/matrix_mul.cpp:289]   --->   Operation 54 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln289 = add i7 %indvar_flatten, 1" [MatrixMul/matrix_mul.cpp:289]   --->   Operation 55 'add' 'add_ln289' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln289, label %.preheader188.preheader.preheader, label %loop_input_A2_begin" [MatrixMul/matrix_mul.cpp:289]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.73ns)   --->   "%row = add i4 1, %row_0" [MatrixMul/matrix_mul.cpp:289]   --->   Operation 57 'add' 'row' <Predicate = (!icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln290 = icmp eq i4 %col_0, -8" [MatrixMul/matrix_mul.cpp:290]   --->   Operation 58 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln289)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.02ns)   --->   "%select_ln295 = select i1 %icmp_ln290, i4 0, i4 %col_0" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 59 'select' 'select_ln295' <Predicate = (!icmp_ln289)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln295_1 = select i1 %icmp_ln290, i4 %row, i4 %row_0" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 60 'select' 'select_ln295_1' <Predicate = (!icmp_ln289)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [MatrixMul/matrix_mul.cpp:290]   --->   Operation 61 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_14 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_A_V_data, i1* %in_A_V_last_V)" [MatrixMul/matrix_mul.cpp:294]   --->   Operation 62 'read' 'empty_14' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { float, i1 } %empty_14, 0" [MatrixMul/matrix_mul.cpp:294]   --->   Operation 63 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (4.43ns)   --->   "%d_assign = fpext float %tmp_data to double" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 64 'fpext' 'd_assign' <Predicate = (!icmp_ln289)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i4 %select_ln295 to i3" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 65 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln203, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 66 'switch' <Predicate = (!icmp_ln289)> <Delay = 1.36>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_3)" [MatrixMul/matrix_mul.cpp:296]   --->   Operation 67 'specregionend' 'empty' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%col = add i4 %select_ln295, 1" [MatrixMul/matrix_mul.cpp:290]   --->   Operation 68 'add' 'col' <Predicate = (!icmp_ln289)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 69 'br' <Predicate = (!icmp_ln289)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.67>
ST_3 : Operation 70 [1/2] (4.43ns)   --->   "%d_assign = fpext float %tmp_data to double" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 70 'fpext' 'd_assign' <Predicate = (!icmp_ln289)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 71 'bitcast' 'ireg_V' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 72 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 73 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 74 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 75 'zext' 'zext_ln461' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 76 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 77 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_11 = zext i53 %tmp_4 to i54" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 78 'zext' 'p_Result_11' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_11" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 79 'sub' 'man_V_1' <Predicate = (!icmp_ln289)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_10, i54 %man_V_1, i54 %p_Result_11" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 80 'select' 'man_V_2' <Predicate = (!icmp_ln289)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 81 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln289)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 82 'sub' 'F2' <Predicate = (!icmp_ln289)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 83 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln289)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 84 'add' 'add_ln581' <Predicate = (!icmp_ln289)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 85 'sub' 'sub_ln581' <Predicate = (!icmp_ln289)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 86 'select' 'sh_amt' <Predicate = (!icmp_ln289)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 87 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln289)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i22" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 88 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln289)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.59>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 89 'sext' 'sext_ln581' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 90 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln289)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 22" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 91 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln289)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 92 'zext' 'zext_ln586' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 93 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i22" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 94 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %tmp_data to i32" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 95 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 96 'bitselect' 'tmp' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp, i22 -1, i22 0" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 97 'select' 'select_ln588' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 98 'xor' 'xor_ln571' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 99 'and' 'and_ln582' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i22 %trunc_ln583, i22 0" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 100 'select' 'select_ln582' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 101 'or' 'or_ln582' <Predicate = (!icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 102 'xor' 'xor_ln582' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 103 'and' 'and_ln581' <Predicate = (!icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 104 'xor' 'xor_ln585' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 105 'and' 'and_ln585' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i22 %select_ln588, i22 %select_ln582" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 106 'select' 'select_ln585' <Predicate = (!icmp_ln289)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 107 'and' 'and_ln585_1' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i22 %trunc_ln586, i22 %select_ln585" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 108 'select' 'select_ln585_1' <Predicate = (!icmp_ln289)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 109 'or' 'or_ln581' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 110 'xor' 'xor_ln581' <Predicate = (!icmp_ln289)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 111 'and' 'and_ln603' <Predicate = (!icmp_ln289)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.47>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @loop_input_A1_loop_i)"   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 113 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i4 %select_ln295_1 to i64" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 114 'zext' 'zext_ln295' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [MatrixMul/matrix_mul.cpp:290]   --->   Operation 115 'specloopname' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:293]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i22" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 117 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln289 & and_ln603)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i22 %trunc_ln583, %sext_ln581cast" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 118 'shl' 'shl_ln604' <Predicate = (!icmp_ln289 & and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (4.15ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604, i22 %select_ln585_1" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 119 'select' 'select_ln603' <Predicate = (!icmp_ln289)> <Delay = 4.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%input_A_6_V_addr = getelementptr [8 x i22]* %input_A_6_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 120 'getelementptr' 'input_A_6_V_addr' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_6_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 121 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 122 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%input_A_5_V_addr = getelementptr [8 x i22]* %input_A_5_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 123 'getelementptr' 'input_A_5_V_addr' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_5_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 124 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 125 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_A_4_V_addr = getelementptr [8 x i22]* %input_A_4_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 126 'getelementptr' 'input_A_4_V_addr' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_4_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 127 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 128 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%input_A_3_V_addr = getelementptr [8 x i22]* %input_A_3_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 129 'getelementptr' 'input_A_3_V_addr' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_3_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 130 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 131 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%input_A_2_V_addr = getelementptr [8 x i22]* %input_A_2_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 132 'getelementptr' 'input_A_2_V_addr' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_2_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 133 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 134 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%input_A_1_V_addr = getelementptr [8 x i22]* %input_A_1_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 135 'getelementptr' 'input_A_1_V_addr' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_1_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 136 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 137 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%input_A_0_V_addr = getelementptr [8 x i22]* %input_A_0_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 138 'getelementptr' 'input_A_0_V_addr' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_0_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 139 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 140 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%input_A_7_V_addr = getelementptr [8 x i22]* %input_A_7_V, i64 0, i64 %zext_ln295" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 141 'getelementptr' 'input_A_7_V_addr' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (2.32ns)   --->   "store i22 %select_ln603, i22* %input_A_7_V_addr, align 4" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 142 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br label %loop_input_A2_end" [MatrixMul/matrix_mul.cpp:295]   --->   Operation 143 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.76>
ST_6 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader188.preheader" [MatrixMul/matrix_mul.cpp:299]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 3> <Delay = 4.43>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i7 [ %add_ln299, %loop_input_B2_end ], [ 0, %.preheader188.preheader.preheader ]" [MatrixMul/matrix_mul.cpp:299]   --->   Operation 145 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%row_1 = phi i4 [ %select_ln203_1, %loop_input_B2_end ], [ 0, %.preheader188.preheader.preheader ]" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 146 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%col_1 = phi i4 [ %col_5, %loop_input_B2_end ], [ 0, %.preheader188.preheader.preheader ]"   --->   Operation 147 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.48ns)   --->   "%icmp_ln299 = icmp eq i7 %indvar_flatten19, -64" [MatrixMul/matrix_mul.cpp:299]   --->   Operation 148 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (1.87ns)   --->   "%add_ln299 = add i7 %indvar_flatten19, 1" [MatrixMul/matrix_mul.cpp:299]   --->   Operation 149 'add' 'add_ln299' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %icmp_ln299, label %.preheader187.preheader.preheader, label %loop_input_B2_begin" [MatrixMul/matrix_mul.cpp:299]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.73ns)   --->   "%row_4 = add i4 1, %row_1" [MatrixMul/matrix_mul.cpp:299]   --->   Operation 151 'add' 'row_4' <Predicate = (!icmp_ln299)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (1.30ns)   --->   "%icmp_ln300 = icmp eq i4 %col_1, -8" [MatrixMul/matrix_mul.cpp:300]   --->   Operation 152 'icmp' 'icmp_ln300' <Predicate = (!icmp_ln299)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.02ns)   --->   "%select_ln203 = select i1 %icmp_ln300, i4 0, i4 %col_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 153 'select' 'select_ln203' <Predicate = (!icmp_ln299)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (1.02ns)   --->   "%select_ln203_1 = select i1 %icmp_ln300, i4 %row_4, i4 %row_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 154 'select' 'select_ln203_1' <Predicate = (!icmp_ln299)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i4 %select_ln203_1 to i3" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 155 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str8)" [MatrixMul/matrix_mul.cpp:300]   --->   Operation 156 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%empty_17 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_A_V_data, i1* %in_A_V_last_V)" [MatrixMul/matrix_mul.cpp:304]   --->   Operation 157 'read' 'empty_17' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, i1 } %empty_17, 0" [MatrixMul/matrix_mul.cpp:304]   --->   Operation 158 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (4.43ns)   --->   "%d_assign_4 = fpext float %tmp_data_1 to double" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 159 'fpext' 'd_assign_4' <Predicate = (!icmp_ln299)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln203_1, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 160 'switch' <Predicate = (!icmp_ln299)> <Delay = 1.36>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str8, i32 %tmp_6)" [MatrixMul/matrix_mul.cpp:306]   --->   Operation 161 'specregionend' 'empty_15' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.73ns)   --->   "%col_5 = add i4 %select_ln203, 1" [MatrixMul/matrix_mul.cpp:300]   --->   Operation 162 'add' 'col_5' <Predicate = (!icmp_ln299)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader188.preheader"   --->   Operation 163 'br' <Predicate = (!icmp_ln299)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 8.67>
ST_8 : Operation 164 [1/2] (4.43ns)   --->   "%d_assign_4 = fpext float %tmp_data_1 to double" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 164 'fpext' 'd_assign_4' <Predicate = (!icmp_ln299)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_4 to i64" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 165 'bitcast' 'ireg_V_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 166 'trunc' 'trunc_ln556_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 167 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 168 'partselect' 'exp_tmp_V_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 169 'zext' 'zext_ln461_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 170 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 171 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_13 = zext i53 %tmp_7 to i54" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 172 'zext' 'p_Result_13' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_13" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 173 'sub' 'man_V_4' <Predicate = (!icmp_ln299)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_12, i54 %man_V_4, i54 %p_Result_13" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 174 'select' 'man_V_5' <Predicate = (!icmp_ln299)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 175 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln299)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 176 'sub' 'F2_1' <Predicate = (!icmp_ln299)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 10" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 177 'icmp' 'icmp_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -10, %F2_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 178 'add' 'add_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 10, %F2_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 179 'sub' 'sub_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 180 'select' 'sh_amt_1' <Predicate = (!icmp_ln299)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 10" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 181 'icmp' 'icmp_ln582_1' <Predicate = (!icmp_ln299)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i22" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 182 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 7.59>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 183 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 184 'icmp' 'icmp_ln585_1' <Predicate = (!icmp_ln299)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (1.99ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt_1, 22" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 185 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln299)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 186 'zext' 'zext_ln586_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 187 'ashr' 'ashr_ln586_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i22" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 188 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%bitcast_ln696_1 = bitcast float %tmp_data_1 to i32" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 189 'bitcast' 'bitcast_ln696_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 190 'bitselect' 'tmp_16' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%select_ln588_1 = select i1 %tmp_16, i22 -1, i22 0" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 191 'select' 'select_ln588_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 192 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 193 'and' 'and_ln582_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%select_ln582_1 = select i1 %and_ln582_1, i22 %trunc_ln583_1, i22 0" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 194 'select' 'select_ln582_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 195 'or' 'or_ln582_1' <Predicate = (!icmp_ln299)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 196 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 197 'and' 'and_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 198 'xor' 'xor_ln585_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_2)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 199 'and' 'and_ln585_2' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585_2 = select i1 %and_ln585_2, i22 %select_ln588_1, i22 %select_ln582_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 200 'select' 'select_ln585_2' <Predicate = (!icmp_ln299)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 201 'and' 'and_ln585_3' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_3 = select i1 %and_ln585_3, i22 %trunc_ln586_1, i22 %select_ln585_2" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 202 'select' 'select_ln585_3' <Predicate = (!icmp_ln299)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 203 'or' 'or_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 204 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln299)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 205 'and' 'and_ln603_1' <Predicate = (!icmp_ln299)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.47>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @loop_input_B1_loop_i)"   --->   Operation 206 'specloopname' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 207 'speclooptripcount' 'empty_16' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind" [MatrixMul/matrix_mul.cpp:300]   --->   Operation 208 'specloopname' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:302]   --->   Operation 209 'specpipeline' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i4 %select_ln203 to i64" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 210 'zext' 'zext_ln305' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1 to i22" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 211 'trunc' 'sext_ln581_1cast' <Predicate = (!icmp_ln299 & and_ln603_1)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583_1, %sext_ln581_1cast" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 212 'shl' 'shl_ln604_1' <Predicate = (!icmp_ln299 & and_ln603_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (4.15ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln603_1, i22 %shl_ln604_1, i22 %select_ln585_3" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 213 'select' 'select_ln603_1' <Predicate = (!icmp_ln299)> <Delay = 4.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%input_B_0_V_addr_1 = getelementptr [8 x i22]* %input_B_0_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 214 'getelementptr' 'input_B_0_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%input_B_1_V_addr_1 = getelementptr [8 x i22]* %input_B_1_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 215 'getelementptr' 'input_B_1_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%input_B_2_V_addr_1 = getelementptr [8 x i22]* %input_B_2_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 216 'getelementptr' 'input_B_2_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%input_B_3_V_addr_1 = getelementptr [8 x i22]* %input_B_3_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 217 'getelementptr' 'input_B_3_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%input_B_4_V_addr_1 = getelementptr [8 x i22]* %input_B_4_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 218 'getelementptr' 'input_B_4_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%input_B_5_V_addr_1 = getelementptr [8 x i22]* %input_B_5_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 219 'getelementptr' 'input_B_5_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%input_B_6_V_addr_1 = getelementptr [8 x i22]* %input_B_6_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 220 'getelementptr' 'input_B_6_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%input_B_7_V_addr_1 = getelementptr [8 x i22]* %input_B_7_V, i64 0, i64 %zext_ln305" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 221 'getelementptr' 'input_B_7_V_addr_1' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_6_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 222 'store' <Predicate = (trunc_ln203_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 223 'br' <Predicate = (trunc_ln203_1 == 6)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_5_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 224 'store' <Predicate = (trunc_ln203_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 225 'br' <Predicate = (trunc_ln203_1 == 5)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_4_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 226 'store' <Predicate = (trunc_ln203_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 227 'br' <Predicate = (trunc_ln203_1 == 4)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_3_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 228 'store' <Predicate = (trunc_ln203_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 229 'br' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_2_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 230 'store' <Predicate = (trunc_ln203_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 231 'br' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_1_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 232 'store' <Predicate = (trunc_ln203_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 233 'br' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_0_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 234 'store' <Predicate = (trunc_ln203_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 235 'br' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (2.32ns)   --->   "store i22 %select_ln603_1, i22* %input_B_7_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 236 'store' <Predicate = (trunc_ln203_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "br label %loop_input_B2_end" [MatrixMul/matrix_mul.cpp:305]   --->   Operation 237 'br' <Predicate = (trunc_ln203_1 == 7)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 238 [1/1] (1.76ns)   --->   "br label %.preheader187.preheader" [MatrixMul/matrix_mul.cpp:311]   --->   Operation 238 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 5> <Delay = 5.08>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i7 [ %add_ln311, %loop2 ], [ 0, %.preheader187.preheader.preheader ]" [MatrixMul/matrix_mul.cpp:311]   --->   Operation 239 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%row_2 = phi i4 [ %select_ln318_1, %loop2 ], [ 0, %.preheader187.preheader.preheader ]" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 240 'phi' 'row_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%col_2 = phi i4 [ %col_4, %loop2 ], [ 0, %.preheader187.preheader.preheader ]"   --->   Operation 241 'phi' 'col_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (1.48ns)   --->   "%icmp_ln311 = icmp eq i7 %indvar_flatten39, -64" [MatrixMul/matrix_mul.cpp:311]   --->   Operation 242 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (1.87ns)   --->   "%add_ln311 = add i7 %indvar_flatten39, 1" [MatrixMul/matrix_mul.cpp:311]   --->   Operation 243 'add' 'add_ln311' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln311, label %.preheader.preheader.preheader, label %loop2" [MatrixMul/matrix_mul.cpp:311]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.73ns)   --->   "%row_5 = add i4 %row_2, 1" [MatrixMul/matrix_mul.cpp:311]   --->   Operation 245 'add' 'row_5' <Predicate = (!icmp_ln311)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (1.30ns)   --->   "%icmp_ln312 = icmp eq i4 %col_2, -8" [MatrixMul/matrix_mul.cpp:312]   --->   Operation 246 'icmp' 'icmp_ln312' <Predicate = (!icmp_ln311)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (1.02ns)   --->   "%select_ln318 = select i1 %icmp_ln312, i4 0, i4 %col_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 247 'select' 'select_ln318' <Predicate = (!icmp_ln311)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (1.02ns)   --->   "%select_ln318_1 = select i1 %icmp_ln312, i4 %row_5, i4 %row_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 248 'select' 'select_ln318_1' <Predicate = (!icmp_ln311)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i4 %select_ln318_1 to i64" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 249 'zext' 'zext_ln318_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%input_A_0_V_addr_1 = getelementptr [8 x i22]* %input_A_0_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 250 'getelementptr' 'input_A_0_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 251 [2/2] (2.32ns)   --->   "%input_A_0_V_load = load i22* %input_A_0_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 251 'load' 'input_A_0_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%input_A_1_V_addr_1 = getelementptr [8 x i22]* %input_A_1_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 252 'getelementptr' 'input_A_1_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 253 [2/2] (2.32ns)   --->   "%input_A_1_V_load = load i22* %input_A_1_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 253 'load' 'input_A_1_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%input_A_2_V_addr_1 = getelementptr [8 x i22]* %input_A_2_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 254 'getelementptr' 'input_A_2_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 255 [2/2] (2.32ns)   --->   "%input_A_2_V_load = load i22* %input_A_2_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 255 'load' 'input_A_2_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i4 %select_ln318 to i64" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 256 'zext' 'zext_ln318_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%input_B_0_V_addr = getelementptr [8 x i22]* %input_B_0_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 257 'getelementptr' 'input_B_0_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 258 [2/2] (2.32ns)   --->   "%input_B_0_V_load = load i22* %input_B_0_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 258 'load' 'input_B_0_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%input_B_1_V_addr = getelementptr [8 x i22]* %input_B_1_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 259 'getelementptr' 'input_B_1_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 260 [2/2] (2.32ns)   --->   "%input_B_1_V_load = load i22* %input_B_1_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 260 'load' 'input_B_1_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%input_B_2_V_addr = getelementptr [8 x i22]* %input_B_2_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 261 'getelementptr' 'input_B_2_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_12 : Operation 262 [2/2] (2.32ns)   --->   "%input_B_2_V_load = load i22* %input_B_2_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 262 'load' 'input_B_2_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_12 : Operation 263 [1/1] (1.73ns)   --->   "%col_4 = add i4 %select_ln318, 1" [MatrixMul/matrix_mul.cpp:312]   --->   Operation 263 'add' 'col_4' <Predicate = (!icmp_ln311)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 8.64>
ST_13 : Operation 264 [1/2] (2.32ns)   --->   "%input_A_0_V_load = load i22* %input_A_0_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 264 'load' 'input_A_0_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i22 %input_A_0_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 265 'sext' 'sext_ln318' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 266 [1/2] (2.32ns)   --->   "%input_A_1_V_load = load i22* %input_A_1_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 266 'load' 'input_A_1_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln318_1 = sext i22 %input_A_1_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 267 'sext' 'sext_ln318_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 268 [1/2] (2.32ns)   --->   "%input_A_2_V_load = load i22* %input_A_2_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 268 'load' 'input_A_2_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln318_2 = sext i22 %input_A_2_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 269 'sext' 'sext_ln318_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%input_A_3_V_addr_1 = getelementptr [8 x i22]* %input_A_3_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 270 'getelementptr' 'input_A_3_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 271 [2/2] (2.32ns)   --->   "%input_A_3_V_load = load i22* %input_A_3_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 271 'load' 'input_A_3_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%input_A_4_V_addr_1 = getelementptr [8 x i22]* %input_A_4_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 272 'getelementptr' 'input_A_4_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 273 [2/2] (2.32ns)   --->   "%input_A_4_V_load = load i22* %input_A_4_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 273 'load' 'input_A_4_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%input_A_5_V_addr_1 = getelementptr [8 x i22]* %input_A_5_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 274 'getelementptr' 'input_A_5_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 275 [2/2] (2.32ns)   --->   "%input_A_5_V_load = load i22* %input_A_5_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 275 'load' 'input_A_5_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 276 [1/2] (2.32ns)   --->   "%input_B_0_V_load = load i22* %input_B_0_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 276 'load' 'input_B_0_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %input_B_0_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 277 'sext' 'sext_ln1118' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (6.32ns)   --->   "%mul_ln1118 = mul i32 %sext_ln318, %sext_ln1118" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 278 'mul' 'mul_ln1118' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/2] (2.32ns)   --->   "%input_B_1_V_load = load i22* %input_B_1_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 279 'load' 'input_B_1_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i22 %input_B_1_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 280 'sext' 'sext_ln1192' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (6.32ns)   --->   "%mul_ln1192 = mul i32 %sext_ln318_1, %sext_ln1192" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 281 'mul' 'mul_ln1192' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %mul_ln1118, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 282 'partselect' 'tmp_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 283 [1/2] (2.32ns)   --->   "%input_B_2_V_load = load i22* %input_B_2_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 283 'load' 'input_B_2_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i22 %input_B_2_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 284 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (6.32ns)   --->   "%mul_ln1192_1 = mul i32 %sext_ln318_2, %sext_ln1192_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 285 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%input_B_3_V_addr = getelementptr [8 x i22]* %input_B_3_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 286 'getelementptr' 'input_B_3_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 287 [2/2] (2.32ns)   --->   "%input_B_3_V_load = load i22* %input_B_3_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 287 'load' 'input_B_3_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%input_B_4_V_addr = getelementptr [8 x i22]* %input_B_4_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 288 'getelementptr' 'input_B_4_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 289 [2/2] (2.32ns)   --->   "%input_B_4_V_load = load i22* %input_B_4_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 289 'load' 'input_B_4_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%input_B_5_V_addr = getelementptr [8 x i22]* %input_B_5_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 290 'getelementptr' 'input_B_5_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_13 : Operation 291 [2/2] (2.32ns)   --->   "%input_B_5_V_load = load i22* %input_B_5_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 291 'load' 'input_B_5_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>

State 14 <SV = 7> <Delay = 8.64>
ST_14 : Operation 292 [1/2] (2.32ns)   --->   "%input_A_3_V_load = load i22* %input_A_3_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 292 'load' 'input_A_3_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln318_3 = sext i22 %input_A_3_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 293 'sext' 'sext_ln318_3' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 294 [1/2] (2.32ns)   --->   "%input_A_4_V_load = load i22* %input_A_4_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 294 'load' 'input_A_4_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln318_4 = sext i22 %input_A_4_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 295 'sext' 'sext_ln318_4' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 296 [1/2] (2.32ns)   --->   "%input_A_5_V_load = load i22* %input_A_5_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 296 'load' 'input_A_5_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln318_5 = sext i22 %input_A_5_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 297 'sext' 'sext_ln318_5' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%input_A_6_V_addr_1 = getelementptr [8 x i22]* %input_A_6_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 298 'getelementptr' 'input_A_6_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 299 [2/2] (2.32ns)   --->   "%input_A_6_V_load = load i22* %input_A_6_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 299 'load' 'input_A_6_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%input_A_7_V_addr_1 = getelementptr [8 x i22]* %input_A_7_V, i64 0, i64 %zext_ln318_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 300 'getelementptr' 'input_A_7_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 301 [2/2] (2.32ns)   --->   "%input_A_7_V_load = load i22* %input_A_7_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 301 'load' 'input_A_7_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_1, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 302 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (2.55ns)   --->   "%add_ln1192 = add i32 %shl_ln, %mul_ln1192" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 303 'add' 'add_ln1192' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_2 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 304 'partselect' 'tmp_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_2, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 305 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (2.55ns)   --->   "%add_ln1192_1 = add i32 %shl_ln728_1, %mul_ln1192_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 306 'add' 'add_ln1192_1' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [1/2] (2.32ns)   --->   "%input_B_3_V_load = load i22* %input_B_3_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 307 'load' 'input_B_3_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i22 %input_B_3_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 308 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (6.32ns)   --->   "%mul_ln1192_2 = mul i32 %sext_ln318_3, %sext_ln1192_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 309 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_5 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_1, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 310 'partselect' 'tmp_5' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 311 [1/2] (2.32ns)   --->   "%input_B_4_V_load = load i22* %input_B_4_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 311 'load' 'input_B_4_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i22 %input_B_4_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 312 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (6.32ns)   --->   "%mul_ln1192_3 = mul i32 %sext_ln318_4, %sext_ln1192_3" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 313 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/2] (2.32ns)   --->   "%input_B_5_V_load = load i22* %input_B_5_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 314 'load' 'input_B_5_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i22 %input_B_5_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 315 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (6.32ns)   --->   "%mul_ln1192_4 = mul i32 %sext_ln318_5, %sext_ln1192_4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 316 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%input_B_6_V_addr = getelementptr [8 x i22]* %input_B_6_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 317 'getelementptr' 'input_B_6_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 318 [2/2] (2.32ns)   --->   "%input_B_6_V_load = load i22* %input_B_6_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 318 'load' 'input_B_6_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%input_B_7_V_addr = getelementptr [8 x i22]* %input_B_7_V, i64 0, i64 %zext_ln318_1" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 319 'getelementptr' 'input_B_7_V_addr' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_14 : Operation 320 [2/2] (2.32ns)   --->   "%input_B_7_V_load = load i22* %input_B_7_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 320 'load' 'input_B_7_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>

State 15 <SV = 8> <Delay = 8.64>
ST_15 : Operation 321 [1/2] (2.32ns)   --->   "%input_A_6_V_load = load i22* %input_A_6_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 321 'load' 'input_A_6_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln318_6 = sext i22 %input_A_6_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 322 'sext' 'sext_ln318_6' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 323 [1/2] (2.32ns)   --->   "%input_A_7_V_load = load i22* %input_A_7_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 323 'load' 'input_A_7_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln318_7 = sext i22 %input_A_7_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 324 'sext' 'sext_ln318_7' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_5, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 325 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (2.55ns)   --->   "%add_ln1192_2 = add i32 %shl_ln728_2, %mul_ln1192_2" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 326 'add' 'add_ln1192_2' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_10 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_2, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 327 'partselect' 'tmp_10' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_10, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 328 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (2.55ns)   --->   "%add_ln1192_3 = add i32 %shl_ln728_3, %mul_ln1192_3" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 329 'add' 'add_ln1192_3' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_11 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_3, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 330 'partselect' 'tmp_11' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_11, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 331 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (2.55ns)   --->   "%add_ln1192_4 = add i32 %shl_ln728_4, %mul_ln1192_4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 332 'add' 'add_ln1192_4' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 333 [1/2] (2.32ns)   --->   "%input_B_6_V_load = load i22* %input_B_6_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 333 'load' 'input_B_6_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i22 %input_B_6_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 334 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (6.32ns)   --->   "%mul_ln1192_5 = mul i32 %sext_ln318_6, %sext_ln1192_5" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 335 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_12 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_4, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 336 'partselect' 'tmp_12' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 337 [1/2] (2.32ns)   --->   "%input_B_7_V_load = load i22* %input_B_7_V_addr, align 4" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 337 'load' 'input_B_7_V_load' <Predicate = (!icmp_ln311)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i22 %input_B_7_V_load to i32" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 338 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (6.32ns)   --->   "%mul_ln1192_6 = mul i32 %sext_ln318_7, %sext_ln1192_6" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 339 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln311)> <Delay = 6.32> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 8.35>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @loop1_loop2_str)"   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 341 'speclooptripcount' 'empty_18' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln318_1, i3 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 342 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i7 %tmp_17 to i8" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 343 'zext' 'zext_ln318' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind" [MatrixMul/matrix_mul.cpp:312]   --->   Operation 344 'specloopname' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10)" [MatrixMul/matrix_mul.cpp:312]   --->   Operation 345 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:314]   --->   Operation 346 'specpipeline' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln318 to i8" [MatrixMul/matrix_mul.cpp:320]   --->   Operation 347 'zext' 'zext_ln203' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln203, %zext_ln318" [MatrixMul/matrix_mul.cpp:320]   --->   Operation 348 'add' 'add_ln203' <Predicate = (!icmp_ln311)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i8 %add_ln203 to i64" [MatrixMul/matrix_mul.cpp:320]   --->   Operation 349 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%output_C_V_addr_1 = getelementptr [64 x i22]* %output_C_V, i64 0, i64 %zext_ln203_1" [MatrixMul/matrix_mul.cpp:320]   --->   Operation 350 'getelementptr' 'output_C_V_addr_1' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_12, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 351 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (2.55ns)   --->   "%add_ln1192_5 = add i32 %shl_ln728_5, %mul_ln1192_5" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 352 'add' 'add_ln1192_5' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_13 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_5, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 353 'partselect' 'tmp_13' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_13, i10 0)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 354 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (2.55ns)   --->   "%add_ln1192_6 = add i32 %shl_ln728_6, %mul_ln1192_6" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 355 'add' 'add_ln1192_6' <Predicate = (!icmp_ln311)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln1192_6, i32 10, i32 31)" [MatrixMul/matrix_mul.cpp:318]   --->   Operation 356 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (3.25ns)   --->   "store i22 %trunc_ln708_7, i22* %output_C_V_addr_1, align 4" [MatrixMul/matrix_mul.cpp:320]   --->   Operation 357 'store' <Predicate = (!icmp_ln311)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_8)" [MatrixMul/matrix_mul.cpp:321]   --->   Operation 358 'specregionend' 'empty_19' <Predicate = (!icmp_ln311)> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "br label %.preheader187.preheader"   --->   Operation 359 'br' <Predicate = (!icmp_ln311)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 1.76>
ST_17 : Operation 360 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [MatrixMul/matrix_mul.cpp:325]   --->   Operation 360 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 7> <Delay = 7.88>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i7 [ %add_ln325, %loop_output_C2 ], [ 0, %.preheader.preheader.preheader ]" [MatrixMul/matrix_mul.cpp:325]   --->   Operation 361 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [1/1] (0.00ns)   --->   "%row_3 = phi i4 [ %select_ln329_1, %loop_output_C2 ], [ 0, %.preheader.preheader.preheader ]" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 362 'phi' 'row_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 363 [1/1] (0.00ns)   --->   "%col_3 = phi i4 [ %col_6, %loop_output_C2 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 363 'phi' 'col_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 364 [1/1] (1.48ns)   --->   "%icmp_ln325 = icmp eq i7 %indvar_flatten51, -64" [MatrixMul/matrix_mul.cpp:325]   --->   Operation 364 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [1/1] (1.87ns)   --->   "%add_ln325 = add i7 %indvar_flatten51, 1" [MatrixMul/matrix_mul.cpp:325]   --->   Operation 365 'add' 'add_ln325' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %icmp_ln325, label %2, label %loop_output_C2" [MatrixMul/matrix_mul.cpp:325]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 367 [1/1] (1.73ns)   --->   "%row_6 = add i4 1, %row_3" [MatrixMul/matrix_mul.cpp:325]   --->   Operation 367 'add' 'row_6' <Predicate = (!icmp_ln325)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (1.30ns)   --->   "%icmp_ln326 = icmp eq i4 %col_3, -8" [MatrixMul/matrix_mul.cpp:326]   --->   Operation 368 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln325)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (1.02ns)   --->   "%select_ln329 = select i1 %icmp_ln326, i4 0, i4 %col_3" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 369 'select' 'select_ln329' <Predicate = (!icmp_ln325)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 370 [1/1] (1.02ns)   --->   "%select_ln329_1 = select i1 %icmp_ln326, i4 %row_6, i4 %row_3" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 370 'select' 'select_ln329_1' <Predicate = (!icmp_ln325)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln329_1, i3 0)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 371 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_18 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i7 %tmp_14 to i8" [MatrixMul/matrix_mul.cpp:331]   --->   Operation 372 'zext' 'zext_ln331' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_18 : Operation 373 [1/1] (1.30ns)   --->   "%icmp_ln331 = icmp eq i4 %row_6, 7" [MatrixMul/matrix_mul.cpp:331]   --->   Operation 373 'icmp' 'icmp_ln331' <Predicate = (!icmp_ln325)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 374 [1/1] (1.30ns)   --->   "%icmp_ln331_2 = icmp eq i4 %row_3, 7" [MatrixMul/matrix_mul.cpp:331]   --->   Operation 374 'icmp' 'icmp_ln331_2' <Predicate = (!icmp_ln325)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%select_ln329_2 = select i1 %icmp_ln326, i1 %icmp_ln331, i1 %icmp_ln331_2" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 375 'select' 'select_ln329_2' <Predicate = (!icmp_ln325)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln935 = zext i4 %select_ln329 to i8" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 376 'zext' 'zext_ln935' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_18 : Operation 377 [1/1] (1.87ns)   --->   "%add_ln935 = add i8 %zext_ln331, %zext_ln935" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 377 'add' 'add_ln935' <Predicate = (!icmp_ln325)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln935_1 = zext i8 %add_ln935 to i64" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 378 'zext' 'zext_ln935_1' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%output_C_V_addr = getelementptr [64 x i22]* %output_C_V, i64 0, i64 %zext_ln935_1" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 379 'getelementptr' 'output_C_V_addr' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_18 : Operation 380 [2/2] (3.25ns)   --->   "%tmp_V_3 = load i22* %output_C_V_addr, align 4" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 380 'load' 'tmp_V_3' <Predicate = (!icmp_ln325)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_18 : Operation 381 [1/1] (1.30ns)   --->   "%icmp_ln331_1 = icmp eq i4 %select_ln329, 7" [MatrixMul/matrix_mul.cpp:331]   --->   Operation 381 'icmp' 'icmp_ln331_1' <Predicate = (!icmp_ln325)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 382 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_last_V = and i1 %select_ln329_2, %icmp_ln331_1" [MatrixMul/matrix_mul.cpp:331]   --->   Operation 382 'and' 'tmp_last_V' <Predicate = (!icmp_ln325)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 383 [1/1] (1.73ns)   --->   "%col_6 = add i4 1, %select_ln329" [MatrixMul/matrix_mul.cpp:326]   --->   Operation 383 'add' 'col_6' <Predicate = (!icmp_ln325)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 6.21>
ST_19 : Operation 384 [1/2] (3.25ns)   --->   "%tmp_V_3 = load i22* %output_C_V_addr, align 4" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 384 'load' 'tmp_V_3' <Predicate = (!icmp_ln325)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_19 : Operation 385 [1/1] (2.44ns)   --->   "%icmp_ln935 = icmp eq i22 %tmp_V_3, 0" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 385 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln325)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 386 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %tmp_V_3, i32 21)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 386 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_19 : Operation 387 [1/1] (2.25ns)   --->   "%tmp_V = sub i22 0, %tmp_V_3" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 387 'sub' 'tmp_V' <Predicate = (!icmp_ln325)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [1/1] (0.70ns)   --->   "%tmp_V_4 = select i1 %p_Result_14, i22 %tmp_V, i22 %tmp_V_3" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 388 'select' 'tmp_V_4' <Predicate = (!icmp_ln325)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %tmp_V_4, i32 21, i32 0) nounwind" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 389 'partselect' 'p_Result_s' <Predicate = (!icmp_ln325)> <Delay = 0.00>

State 20 <SV = 9> <Delay = 8.50>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 390 'bitconcatenate' 'p_Result_15' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_15, i1 true) nounwind" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 391 'cttz' 'l' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 392 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 22, %l" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 392 'sub' 'sub_ln944' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i22" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 393 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 394 'add' 'lsb_index' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_19 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 395 'partselect' 'tmp_19' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 396 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 397 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 15, %trunc_ln947" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 397 'sub' 'sub_ln947' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 398 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 8.06>
ST_21 : Operation 399 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_19, 0" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 399 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i22" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 400 'zext' 'zext_ln947' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_21 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i22 -1, %zext_ln947" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 401 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_8 = and i22 %tmp_V_4, %lshr_ln947" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 402 'and' 'p_Result_8' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 403 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i22 %p_Result_8, 0" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 403 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 404 'and' 'a' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 405 'bitselect' 'tmp_20' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_21 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_20, true" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 406 'xor' 'xor_ln949' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (2.25ns)   --->   "%add_ln949 = add i22 -24, %trunc_ln944" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 407 'add' 'add_ln949' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %tmp_V_4, i22 %add_ln949)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 408 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_6, %xor_ln949" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 409 'and' 'and_ln949' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 410 'or' 'or_ln949' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 411 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 411 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.97>
ST_21 : Operation 412 [1/1] (0.00ns)   --->   "%m = zext i22 %tmp_V_4 to i32" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 412 'zext' 'm' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 413 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 414 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 414 'add' 'add_ln958' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 415 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 416 'sub' 'sub_ln958' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 417 'shl' 'shl_ln958' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 418 'select' 'm_1' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 419 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i32 %m_1, %or_ln" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 419 'add' 'm_2' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 420 [1/1] (0.00ns)   --->   "%m_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 420 'partselect' 'm_5' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 421 'bitselect' 'tmp_21' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>

State 22 <SV = 11> <Delay = 5.61>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%m_6 = zext i31 %m_5 to i32" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 422 'zext' 'm_6' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_21, i8 127, i8 126" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 423 'select' 'select_ln964' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, %trunc_ln943" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 424 'sub' 'sub_ln964' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 425 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 425 'add' 'add_ln964' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_14, i8 %add_ln964)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 426 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_6, i9 %tmp_s, i32 23, i32 31)" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 427 'partset' 'p_Result_16' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_16 to float" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 428 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln325 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 429 [1/1] (0.69ns)   --->   "%tmp_data_2 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [MatrixMul/matrix_mul.cpp:329]   --->   Operation 429 'select' 'tmp_data_2' <Predicate = (!icmp_ln325)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 430 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_C_V_data, i1* %out_C_V_last_V, float %tmp_data_2, i1 %tmp_last_V)" [MatrixMul/matrix_mul.cpp:338]   --->   Operation 430 'write' <Predicate = (!icmp_ln325)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 12> <Delay = 0.00>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @loop_output_C1_loop_s)"   --->   Operation 431 'specloopname' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 432 'speclooptripcount' 'empty_20' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str13) nounwind" [MatrixMul/matrix_mul.cpp:326]   --->   Operation 433 'specloopname' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str13)" [MatrixMul/matrix_mul.cpp:326]   --->   Operation 434 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MatrixMul/matrix_mul.cpp:327]   --->   Operation 435 'specpipeline' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_23 : Operation 436 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_C_V_data, i1* %out_C_V_last_V, float %tmp_data_2, i1 %tmp_last_V)" [MatrixMul/matrix_mul.cpp:338]   --->   Operation 436 'write' <Predicate = (!icmp_ln325)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 437 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str13, i32 %tmp_9)" [MatrixMul/matrix_mul.cpp:339]   --->   Operation 437 'specregionend' 'empty_21' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 438 'br' <Predicate = (!icmp_ln325)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "ret void" [MatrixMul/matrix_mul.cpp:341]   --->   Operation 439 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', MatrixMul/matrix_mul.cpp:289) with incoming values : ('add_ln289', MatrixMul/matrix_mul.cpp:289) [32]  (1.77 ns)

 <State 2>: 4.44ns
The critical path consists of the following:
	axis read on port 'in_A_V_data' (MatrixMul/matrix_mul.cpp:294) [49]  (0 ns)
	'fpext' operation ('d', MatrixMul/matrix_mul.cpp:295) [51]  (4.44 ns)

 <State 3>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', MatrixMul/matrix_mul.cpp:295) [51]  (4.44 ns)
	'sub' operation ('F2', MatrixMul/matrix_mul.cpp:295) [63]  (1.55 ns)
	'icmp' operation ('icmp_ln581', MatrixMul/matrix_mul.cpp:295) [64]  (1.99 ns)
	'select' operation ('sh_amt', MatrixMul/matrix_mul.cpp:295) [67]  (0.697 ns)

 <State 4>: 7.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', MatrixMul/matrix_mul.cpp:295) [71]  (1.99 ns)
	'xor' operation ('xor_ln585', MatrixMul/matrix_mul.cpp:295) [87]  (0 ns)
	'and' operation ('and_ln585', MatrixMul/matrix_mul.cpp:295) [88]  (0 ns)
	'select' operation ('select_ln585', MatrixMul/matrix_mul.cpp:295) [89]  (0.993 ns)
	'select' operation ('select_ln585_1', MatrixMul/matrix_mul.cpp:295) [91]  (4.61 ns)

 <State 5>: 6.47ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', MatrixMul/matrix_mul.cpp:295) [80]  (0 ns)
	'select' operation ('select_ln603', MatrixMul/matrix_mul.cpp:295) [95]  (4.15 ns)
	'store' operation ('store_ln295', MatrixMul/matrix_mul.cpp:295) of variable 'select_ln603', MatrixMul/matrix_mul.cpp:295 on array 'input_A[1].V', MatrixMul/matrix_mul.cpp:278 [120]  (2.32 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten19', MatrixMul/matrix_mul.cpp:299) with incoming values : ('add_ln299', MatrixMul/matrix_mul.cpp:299) [137]  (1.77 ns)

 <State 7>: 4.44ns
The critical path consists of the following:
	axis read on port 'in_A_V_data' (MatrixMul/matrix_mul.cpp:304) [154]  (0 ns)
	'fpext' operation ('d', MatrixMul/matrix_mul.cpp:305) [157]  (4.44 ns)

 <State 8>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', MatrixMul/matrix_mul.cpp:305) [157]  (4.44 ns)
	'sub' operation ('F2', MatrixMul/matrix_mul.cpp:305) [169]  (1.55 ns)
	'icmp' operation ('icmp_ln581_1', MatrixMul/matrix_mul.cpp:305) [170]  (1.99 ns)
	'select' operation ('sh_amt', MatrixMul/matrix_mul.cpp:305) [173]  (0.697 ns)

 <State 9>: 7.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585_1', MatrixMul/matrix_mul.cpp:305) [177]  (1.99 ns)
	'xor' operation ('xor_ln585_1', MatrixMul/matrix_mul.cpp:305) [193]  (0 ns)
	'and' operation ('and_ln585_2', MatrixMul/matrix_mul.cpp:305) [194]  (0 ns)
	'select' operation ('select_ln585_2', MatrixMul/matrix_mul.cpp:305) [195]  (0.993 ns)
	'select' operation ('select_ln585_3', MatrixMul/matrix_mul.cpp:305) [197]  (4.61 ns)

 <State 10>: 6.47ns
The critical path consists of the following:
	'shl' operation ('shl_ln604_1', MatrixMul/matrix_mul.cpp:305) [186]  (0 ns)
	'select' operation ('select_ln603_1', MatrixMul/matrix_mul.cpp:305) [201]  (4.15 ns)
	'store' operation ('store_ln305', MatrixMul/matrix_mul.cpp:305) of variable 'select_ln603_1', MatrixMul/matrix_mul.cpp:305 on array 'input_B[0].V', MatrixMul/matrix_mul.cpp:280 [230]  (2.32 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten39', MatrixMul/matrix_mul.cpp:311) with incoming values : ('add_ln311', MatrixMul/matrix_mul.cpp:311) [242]  (1.77 ns)

 <State 12>: 5.08ns
The critical path consists of the following:
	'phi' operation ('row_2', MatrixMul/matrix_mul.cpp:318) with incoming values : ('select_ln318_1', MatrixMul/matrix_mul.cpp:318) [243]  (0 ns)
	'add' operation ('row', MatrixMul/matrix_mul.cpp:311) [249]  (1.74 ns)
	'select' operation ('select_ln318_1', MatrixMul/matrix_mul.cpp:318) [254]  (1.02 ns)
	'getelementptr' operation ('input_A_0_V_addr_1', MatrixMul/matrix_mul.cpp:318) [258]  (0 ns)
	'load' operation ('input_A_0_V_load', MatrixMul/matrix_mul.cpp:318) on array 'input_A[0].V', MatrixMul/matrix_mul.cpp:278 [259]  (2.32 ns)

 <State 13>: 8.64ns
The critical path consists of the following:
	'load' operation ('input_A_0_V_load', MatrixMul/matrix_mul.cpp:318) on array 'input_A[0].V', MatrixMul/matrix_mul.cpp:278 [259]  (2.32 ns)
	'mul' operation ('mul_ln1118', MatrixMul/matrix_mul.cpp:318) [293]  (6.32 ns)

 <State 14>: 8.64ns
The critical path consists of the following:
	'load' operation ('input_A_3_V_load', MatrixMul/matrix_mul.cpp:318) on array 'input_A[3].V', MatrixMul/matrix_mul.cpp:278 [268]  (2.32 ns)
	'mul' operation ('mul_ln1192_2', MatrixMul/matrix_mul.cpp:318) [311]  (6.32 ns)

 <State 15>: 8.64ns
The critical path consists of the following:
	'load' operation ('input_A_6_V_load', MatrixMul/matrix_mul.cpp:318) on array 'input_A[6].V', MatrixMul/matrix_mul.cpp:278 [277]  (2.32 ns)
	'mul' operation ('mul_ln1192_5', MatrixMul/matrix_mul.cpp:318) [332]  (6.32 ns)

 <State 16>: 8.36ns
The critical path consists of the following:
	'add' operation ('add_ln1192_5', MatrixMul/matrix_mul.cpp:318) [335]  (2.55 ns)
	'add' operation ('add_ln1192_6', MatrixMul/matrix_mul.cpp:318) [342]  (2.55 ns)
	'store' operation ('store_ln320', MatrixMul/matrix_mul.cpp:320) of variable 'trunc_ln708_7', MatrixMul/matrix_mul.cpp:318 on array 'output_C.V', MatrixMul/matrix_mul.cpp:282 [344]  (3.25 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', MatrixMul/matrix_mul.cpp:325) with incoming values : ('add_ln325', MatrixMul/matrix_mul.cpp:325) [351]  (1.77 ns)

 <State 18>: 7.88ns
The critical path consists of the following:
	'phi' operation ('row_3', MatrixMul/matrix_mul.cpp:329) with incoming values : ('select_ln329_1', MatrixMul/matrix_mul.cpp:329) [352]  (0 ns)
	'add' operation ('row', MatrixMul/matrix_mul.cpp:325) [358]  (1.74 ns)
	'select' operation ('select_ln329_1', MatrixMul/matrix_mul.cpp:329) [363]  (1.02 ns)
	'add' operation ('add_ln935', MatrixMul/matrix_mul.cpp:329) [373]  (1.87 ns)
	'getelementptr' operation ('output_C_V_addr', MatrixMul/matrix_mul.cpp:329) [375]  (0 ns)
	'load' operation ('tmp.V', MatrixMul/matrix_mul.cpp:329) on array 'output_C.V', MatrixMul/matrix_mul.cpp:282 [376]  (3.25 ns)

 <State 19>: 6.21ns
The critical path consists of the following:
	'load' operation ('tmp.V', MatrixMul/matrix_mul.cpp:329) on array 'output_C.V', MatrixMul/matrix_mul.cpp:282 [376]  (3.25 ns)
	'sub' operation ('tmp.V', MatrixMul/matrix_mul.cpp:329) [379]  (2.26 ns)
	'select' operation ('tmp.V', MatrixMul/matrix_mul.cpp:329) [380]  (0.701 ns)

 <State 20>: 8.5ns
The critical path consists of the following:
	'cttz' operation ('l', MatrixMul/matrix_mul.cpp:329) [383]  (3.4 ns)
	'sub' operation ('sub_ln944', MatrixMul/matrix_mul.cpp:329) [384]  (2.55 ns)
	'add' operation ('lsb_index', MatrixMul/matrix_mul.cpp:329) [386]  (2.55 ns)

 <State 21>: 8.07ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln947', MatrixMul/matrix_mul.cpp:329) [392]  (0 ns)
	'and' operation ('__Result__', MatrixMul/matrix_mul.cpp:329) [393]  (0 ns)
	'icmp' operation ('icmp_ln947_1', MatrixMul/matrix_mul.cpp:329) [394]  (2.67 ns)
	'and' operation ('a', MatrixMul/matrix_mul.cpp:329) [395]  (0 ns)
	'or' operation ('or_ln949', MatrixMul/matrix_mul.cpp:329) [401]  (0 ns)
	'add' operation ('m', MatrixMul/matrix_mul.cpp:329) [410]  (4.42 ns)
	blocking operation 0.978 ns on control path)

 <State 22>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln964', MatrixMul/matrix_mul.cpp:329) [414]  (1.25 ns)
	'add' operation ('add_ln964', MatrixMul/matrix_mul.cpp:329) [417]  (3.67 ns)
	'select' operation ('tmp.data', MatrixMul/matrix_mul.cpp:329) [421]  (0.698 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
