module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 wire AB, AC, BC; // Internal connections for carry
 xor SumSig (LEDR[0], SW[0], SW[1], SW[2]); // Sum = A ^ B ^ C
 and (AB, SW[0], SW[1]);
 and (AC, SW[0], SW[2]);
 and (BC, SW[1], SW[2]);
 or CarrySig (LEDR[1], AB, AC, BC); // Carry = A & B | A & C | B & C
endmodule
