/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 264 272)
	(text "unid_controle" (rect 5 0 69 12)(font "Arial" ))
	(text "inst" (rect 8 192 25 204)(font "Arial" ))
	(port
		(pt 88 0)
		(input)
		(text "code[16..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "code[16..0]" (rect 80 25 92 80)(font "Arial" )(vertical))
		(line (pt 88 0)(pt 88 17)(line_width 3))
	)
	(port
		(pt 200 80)
		(output)
		(text "WR[1..0]" (rect 0 0 44 12)(font "Arial" ))
		(text "WR[1..0]" (rect 131 72 175 84)(font "Arial" ))
		(line (pt 200 80)(pt 184 80)(line_width 3))
	)
	(port
		(pt 200 128)
		(output)
		(text "end_RA[1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "end_RA[1..0]" (rect 120 120 184 132)(font "Arial" ))
		(line (pt 200 128)(pt 184 128)(line_width 3))
	)
	(port
		(pt 200 144)
		(output)
		(text "end_RB[1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "end_RB[1..0]" (rect 120 136 184 148)(font "Arial" ))
		(line (pt 200 144)(pt 184 144)(line_width 3))
	)
	(port
		(pt 200 96)
		(output)
		(text "Imm[7..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "Imm[7..0]" (rect 127 88 175 100)(font "Arial" ))
		(line (pt 200 96)(pt 184 96)(line_width 3))
	)
	(port
		(pt 200 32)
		(output)
		(text "RegWrite" (rect 0 0 46 12)(font "Arial" ))
		(text "RegWrite" (rect 141 27 179 39)(font "Arial" ))
		(line (pt 200 32)(pt 184 32))
	)
	(port
		(pt 200 112)
		(output)
		(text "ALUOp[3..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "ALUOp[3..0]" (rect 128 107 179 119)(font "Arial" ))
		(line (pt 200 112)(pt 184 112)(line_width 3))
	)
	(port
		(pt 200 48)
		(output)
		(text "ALUSrc" (rect 0 0 37 12)(font "Arial" ))
		(text "ALUSrc" (rect 148 43 179 55)(font "Arial" ))
		(line (pt 200 48)(pt 184 48))
	)
	(port
		(pt 200 64)
		(output)
		(text "PCSrc[1..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "PCSrc[1..0]" (rect 131 59 179 71)(font "Arial" ))
		(line (pt 200 64)(pt 184 64)(line_width 3))
	)
	(port
		(pt 112 0)
		(output)
		(text "cmp" (rect 0 0 21 12)(font "Arial" ))
		(text "cmp" (rect 104 23 116 44)(font "Arial" )(vertical))
		(line (pt 112 0)(pt 112 15))
	)
	(drawing
		(rectangle (rect 16 16 184 192))
	)
)
