Helvio P. Peixoto , Margarida F. Jacome, A new technique for estimating lower bounds on latency for high level synthesis, Proceedings of the 10th Great Lakes symposium on VLSI, p.129-132, March 02-04, 2000, Chicago, Illinois, United States
Cheng-Juei Yu , Yi-Hsin Wu , Sheng-De Wang, An in-place search algorithm for the resource constrained scheduling problem during high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.4, p.1-13, September 2010
Margarida F. Jacome , Gustavo de Veciana, Lower bound on latency for VLIW ASIP datapaths, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Margarida F. Jacome , Gustavo de Veciana, Lower bound on latency for VLIW ASIP datapaths, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.261-269, November 07-11, 1999, San Jose, California, United States
M. Narasimhan , J. Ramanujam, Improving the computational performance of ILP-based problems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.593-596, November 08-12, 1998, San Jose, California, USA
M. Narasimhan , J. Ramanujam, On lower bounds for scheduling problems in high-level synthesis, Proceedings of the 37th Annual Design Automation Conference, p.546-551, June 05-09, 2000, Los Angeles, California, USA
Ivan D. Baev , Waleed M. Meleis , Santosh G. Abraham, Backtracking-Based Instruction Scheduling to Fill Branch Delay Slots, International Journal of Parallel Programming, v.30 n.6, p.397-418, December 2002
M. Narasimhan , J. Ramanujam, A fast approach to computing exact solutions to the resource-constrained scheduling problem, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.490-500, October 2001
Lars Kruse , Eike Schmidt , Gerd Jochens , Ansgar Stammermann , Wolfgang Nebel, Lower bound estimation for low power high-level synthesis, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain
Ivan D. Baev , Waleed M. Meleis , Alexandre E. Eichenberger, Lower Bounds on Precedence-Constrained Scheduling for Parallel Processors, Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing, p.549, August 21-24, 2000
Ivan D. Baev , Waleed M. Meleis , Alexandre E. Eichenberger, Lower bounds on precedence-constrained scheduling for parallel processors, Information Processing Letters, v.83 n.1, p.27-32, 16 July 2002
Jack Liu , Timothy Kong , Fred C. Chow, Effective Compilation Support for Variable Instruction Set Architecture, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.56-67, September 22-25, 2002
Ghassan Shobaki , Kent Wilken , Mark Heffernan, Optimal trace scheduling using enumeration, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.4, p.1-32, March 2009
Jack Liu , Fred Chow, A near-optimal instruction scheduler for a tightly constrained, variable instruction set embedded processor, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
Ghassan Shobaki , Maxim Shawabkeh , Najm Eldeen Abu Rmaileh, Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.3, p.1-31, September 2013
Ghassan Shobaki , Kent Wilken, Optimal Superblock Scheduling Using Enumeration, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, December 04-08, 2004, Portland, Oregon
Waleed M. Meleis , Alexandre E. Eichenberger , Ivan D. Baev, Scheduling Superblocks with Bound-Based Branch Trade-Offs, IEEE Transactions on Computers, v.50 n.8, p.784-797, August 2001
Alexandre E. Eichenberger , Waleed M. Meleis, Balance scheduling: weighting branch tradeoffs in superblocks, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.272-283, November 16-18, 1999, Haifa, Israel
Jack Liu , Fred Chow , Timothy Kong , Rupan Roy, Variable Instruction Set Architecture and Its Compiler Support, IEEE Transactions on Computers, v.52 n.7, p.881-895, July 2003
