Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,1157
design__instance__area,16365.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006222856463864446
power__switching__total,0.00020200738799758255
power__leakage__total,9.567414736011415E-7
power__total,0.0008252497646026313
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2659695594601607
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26616770652008465
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11620582602871325
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.524034719339498
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.116206
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.735758
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29106054501515954
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2912388468379571
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6279558162309948
timing__setup__ws__corner:nom_slow_1p08V_125C,5.20024038549609
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627956
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.334045
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2757029960146323
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27589029064418363
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3095770394325694
timing__setup__ws__corner:nom_typ_1p20V_25C,5.405360756434936
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309577
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.219166
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2659695594601607
clock__skew__worst_setup,0.26616770652008465
timing__hold__ws,0.11620582602871325
timing__setup__ws,5.20024038549609
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116206
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.334045
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1157
design__instance__area__stdcell,16365.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.565482
design__instance__utilization__stdcell,0.565482
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,56
design__instance__area__class:inverter,304.819
design__instance__count__class:sequential_cell,122
design__instance__area__class:sequential_cell,5755.28
design__instance__count__class:multi_input_combinational_cell,655
design__instance__area__class:multi_input_combinational_cell,5882.28
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,263
design__instance__area__class:timing_repair_buffer,3897.33
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24026.9
design__violations,0
design__instance__count__class:clock_buffer,52
design__instance__area__class:clock_buffer,471.744
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,208
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1292
route__net__special,2
route__drc_errors__iter:0,714
route__wirelength__iter:0,25727
route__drc_errors__iter:1,326
route__wirelength__iter:1,25386
route__drc_errors__iter:2,275
route__wirelength__iter:2,25355
route__drc_errors__iter:3,49
route__wirelength__iter:3,25146
route__drc_errors__iter:4,7
route__wirelength__iter:4,25133
route__drc_errors__iter:5,0
route__wirelength__iter:5,25125
route__drc_errors,0
route__wirelength,25125
route__vias,6536
route__vias__singlecut,6536
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,392.13
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,132
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,132
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,132
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,132
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000024253
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000257484
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000821143
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000257484
design_powergrid__voltage__worst,0.0000257484
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000257484
design_powergrid__drop__worst__net:VPWR,0.000024253
design_powergrid__voltage__worst__net:VGND,0.0000257484
design_powergrid__drop__worst__net:VGND,0.0000257484
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000948000000000000071450657890270719008185551501810550689697265625
ir__drop__worst,0.0000243000000000000011238406039115744761147652752697467803955078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
