/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */


#ifndef _NV_REF_DEV_FALCON_PRI_H_
#define _NV_REF_DEV_FALCON_PRI_H_

#define NV_PFALCON_FALCON_IRQSSET                                              0x00000000 /* -W-4R */
#define NV_PFALCON_FALCON_IRQSSET_GPTMR                                               0:0 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_GPTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_WDTMR                                               1:1 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_WDTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_MTHD                                                2:2 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_MTHD_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_CTXSW                                               3:3 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_CTXSW_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_HALT                                                4:4 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_HALT_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_EXTERR                                              5:5 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_EXTERR_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_SWGEN0                                              6:6 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_SWGEN0_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_SWGEN1                                              7:7 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSSET_SWGEN1_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSSET_EXT                                                15:8 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR                                              0x00000004 /* -W-4R */
#define NV_PFALCON_FALCON_IRQSCLR_GPTMR                                               0:0 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_GPTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_WDTMR                                               1:1 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_WDTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_MTHD                                                2:2 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_MTHD_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_CTXSW                                               3:3 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_CTXSW_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_HALT                                                4:4 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_HALT_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_EXTERR                                              5:5 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_EXTERR_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_SWGEN0                                              6:6 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_SWGEN0_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_SWGEN1                                              7:7 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSCLR_SWGEN1_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQSCLR_EXT                                                15:8 /* -WXVF */
#define NV_PFALCON_FALCON_IRQSTAT                                              0x00000008 /* R--4R */
#define NV_PFALCON_FALCON_IRQSTAT_GPTMR                                               0:0 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_GPTMR_FALSE                                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_GPTMR_TRUE                                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_WDTMR                                               1:1 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_WDTMR_FALSE                                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_WDTMR_TRUE                                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_MTHD                                                2:2 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_MTHD_FALSE                                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_MTHD_TRUE                                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_CTXSW                                               3:3 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_CTXSW_FALSE                                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_CTXSW_TRUE                                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_HALT                                                4:4 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_HALT_FALSE                                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_HALT_TRUE                                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_EXTERR                                              5:5 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_EXTERR_FALSE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_EXTERR_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_SWGEN0                                              6:6 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_SWGEN0_FALSE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_SWGEN0_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_SWGEN1                                              7:7 /* R-XVF */
#define NV_PFALCON_FALCON_IRQSTAT_SWGEN1_FALSE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_SWGEN1_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQSTAT_EXT                                                15:8 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMODE                                              0x0000000c /* RW-4R */
#define NV_PFALCON_FALCON_IRQMODE_LVL_GPTMR                                           0:0 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_GPTMR_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_GPTMR_FALSE                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_GPTMR_TRUE                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_WDTMR                                           1:1 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_WDTMR_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_WDTMR_FALSE                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_WDTMR_TRUE                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_MTHD                                            2:2 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_MTHD_INIT                                0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_MTHD_FALSE                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_MTHD_TRUE                                0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_CTXSW                                           3:3 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_CTXSW_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_CTXSW_FALSE                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_CTXSW_TRUE                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_HALT                                            4:4 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_HALT_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_HALT_FALSE                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_HALT_TRUE                                0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_EXTERR                                          5:5 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_EXTERR_INIT                              0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_EXTERR_FALSE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_EXTERR_TRUE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN0                                          6:6 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN0_INIT                              0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN0_FALSE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN0_TRUE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN1                                          7:7 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN1_INIT                              0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN1_FALSE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_SWGEN1_TRUE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQMODE_LVL_EXT                                            15:8 /* RW-VF */
#define NV_PFALCON_FALCON_IRQMODE_LVL_EXT_INIT                                 0x000000fc /* RWI-V */
#define NV_PFALCON_FALCON_IRQMSET                                              0x00000010 /* -W-4R */
#define NV_PFALCON_FALCON_IRQMSET_GPTMR                                               0:0 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_GPTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_WDTMR                                               1:1 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_WDTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_MTHD                                                2:2 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_MTHD_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_CTXSW                                               3:3 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_CTXSW_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_HALT                                                4:4 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_HALT_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_EXTERR                                              5:5 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_EXTERR_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_SWGEN0                                              6:6 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_SWGEN0_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_SWGEN1                                              7:7 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMSET_SWGEN1_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMSET_EXT                                                15:8 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR                                              0x00000014 /* -W-4R */
#define NV_PFALCON_FALCON_IRQMCLR_GPTMR                                               0:0 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_GPTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_WDTMR                                               1:1 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_WDTMR_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_MTHD                                                2:2 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_MTHD_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_CTXSW                                               3:3 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_CTXSW_SET                                    0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_HALT                                                4:4 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_HALT_SET                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_EXTERR                                              5:5 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_EXTERR_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_SWGEN0                                              6:6 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_SWGEN0_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_SWGEN1                                              7:7 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMCLR_SWGEN1_SET                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_IRQMCLR_EXT                                                15:8 /* -WXVF */
#define NV_PFALCON_FALCON_IRQMASK                                              0x00000018 /* R--4R */
#define NV_PFALCON_FALCON_IRQMASK_GPTMR                                               0:0 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_GPTMR_DISABLE                                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_GPTMR_ENABLE                                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_WDTMR                                               1:1 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_WDTMR_DISABLE                                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_WDTMR_ENABLE                                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_MTHD                                                2:2 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_MTHD_DISABLE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_MTHD_ENABLE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_CTXSW                                               3:3 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_CTXSW_DISABLE                                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_CTXSW_ENABLE                                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_HALT                                                4:4 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_HALT_DISABLE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_HALT_ENABLE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_EXTERR                                              5:5 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_EXTERR_DISABLE                               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_EXTERR_ENABLE                                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_SWGEN0                                              6:6 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_SWGEN0_DISABLE                               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_SWGEN0_ENABLE                                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_SWGEN1                                              7:7 /* R-XVF */
#define NV_PFALCON_FALCON_IRQMASK_SWGEN1_DISABLE                               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_SWGEN1_ENABLE                                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IRQMASK_EXT                                                15:8 /* R-XVF */
#define NV_PFALCON_FALCON_IRQDEST                                              0x0000001c /* RW-4R */
#define NV_PFALCON_FALCON_IRQDEST_HOST_GPTMR                                          0:0 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_GPTMR_INIT                              0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_GPTMR_FALCON                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_GPTMR_HOST                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_WDTMR                                          1:1 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_WDTMR_INIT                              0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_WDTMR_FALCON                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_WDTMR_HOST                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_MTHD                                           2:2 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_MTHD_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_MTHD_FALCON                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_MTHD_HOST                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_CTXSW                                          3:3 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_CTXSW_INIT                              0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_CTXSW_FALCON                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_CTXSW_HOST                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_HALT                                           4:4 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_HALT_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_HALT_FALCON                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_HALT_HOST                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_EXTERR                                         5:5 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_EXTERR_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_EXTERR_FALCON                           0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_EXTERR_HOST                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN0                                         6:6 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN0_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN0_FALCON                           0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN0_HOST                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN1                                         7:7 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN1_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN1_FALCON                           0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_SWGEN1_HOST                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_HOST_EXT                                           15:8 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_GPTMR                                      16:16 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_GPTMR_INIT                            0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ0                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ1                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_GPTMR_HOST_NORMAL                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_GPTMR_HOST_NONSTALL                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_WDTMR                                      17:17 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_WDTMR_INIT                            0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ0                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ1                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_WDTMR_HOST_NORMAL                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_WDTMR_HOST_NONSTALL                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_MTHD                                       18:18 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_MTHD_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ0                      0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ1                      0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_MTHD_HOST_NORMAL                      0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_MTHD_HOST_NONSTALL                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_CTXSW                                      19:19 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_CTXSW_INIT                            0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ0                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ1                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_CTXSW_HOST_NORMAL                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_CTXSW_HOST_NONSTALL                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_HALT                                       20:20 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_HALT_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ0                      0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ1                      0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_HALT_HOST_NORMAL                      0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_HALT_HOST_NONSTALL                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXTERR                                     21:21 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXTERR_INIT                           0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ0                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ1                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXTERR_HOST_NORMAL                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXTERR_HOST_NONSTALL                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN0                                     22:22 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN0_INIT                           0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ0                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ1                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NORMAL                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NONSTALL                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN1                                     23:23 /* RWXVF */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN1_INIT                           0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ0                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ1                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NORMAL                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NONSTALL                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IRQDEST_TARGET_EXT                                        31:24 /* RWXVF */
#define NV_PFALCON_FALCON_GPTMRINT                                             0x00000020 /* RW-4R */
#define NV_PFALCON_FALCON_GPTMRINT_VAL                                               31:0 /* RW-VF */
#define NV_PFALCON_FALCON_GPTMRINT_VAL_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_GPTMRVAL                                             0x00000024 /* RW-4R */
#define NV_PFALCON_FALCON_GPTMRVAL_VAL                                               31:0 /* RW-VF */
#define NV_PFALCON_FALCON_GPTMRVAL_VAL_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_GPTMRCTL                                             0x00000028 /* RW-4R */
#define NV_PFALCON_FALCON_GPTMRCTL_GPTMREN                                            0:0 /* RW-VF */
#define NV_PFALCON_FALCON_GPTMRCTL_GPTMREN_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_GPTMRCTL_GPTMREN_DISABLE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_GPTMRCTL_GPTMREN_ENABLE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_PTIMER0                                              0x0000002c /* R--4R */
#define NV_PFALCON_FALCON_PTIMER0_VAL                                                31:0 /* R--VF */
#define NV_PFALCON_FALCON_PTIMER1                                              0x00000030 /* R--4R */
#define NV_PFALCON_FALCON_PTIMER1_VAL                                                31:0 /* R--VF */
#define NV_PFALCON_FALCON_WDTMRVAL                                             0x00000034 /* RW-4R */
#define NV_PFALCON_FALCON_WDTMRVAL_VAL                                               31:0 /* RW-VF */
#define NV_PFALCON_FALCON_WDTMRVAL_VAL_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_WDTMRCTL                                             0x00000038 /* RW-4R */
#define NV_PFALCON_FALCON_WDTMRCTL_WDTMREN                                            0:0 /* RW-VF */
#define NV_PFALCON_FALCON_WDTMRCTL_WDTMREN_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_WDTMRCTL_WDTMREN_DISABLE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_WDTMRCTL_WDTMREN_ENABLE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_MTHDDATA                                             0x00000064 /* R--4R */
#define NV_PFALCON_FALCON_MTHDDATA_DATA                                              31:0 /* R-XVF */
#define NV_PFALCON_FALCON_MTHDID                                               0x00000068 /* RW-4R */
#define NV_PFALCON_FALCON_MTHDID_ID                                                  11:0 /* RWXVF */
#define NV_PFALCON_FALCON_MTHDID_SUBCH                                              14:12 /* RWXVF */
#define NV_PFALCON_FALCON_MTHDID_PRIV                                               15:15 /* RWXVF */
#define NV_PFALCON_FALCON_MTHDID_PRIV_DISABLE                                  0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_MTHDID_PRIV_ENABLE                                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_MTHDID_WPEND                                              16:16 /* R-XVF */
#define NV_PFALCON_FALCON_MTHDID_WPEND_DONE                                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_MTHDID_WPEND_PENDING                                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_MTHDWDAT                                             0x0000006c /* RW-4R */
#define NV_PFALCON_FALCON_MTHDWDAT_DATA                                              31:0 /* RWXVF */
#define NV_PFALCON_FALCON_MTHDCOUNT                                            0x00000070 /* R--4R */
#define NV_PFALCON_FALCON_MTHDCOUNT_COUNT                                            15:0 /* R--VF */
#define NV_PFALCON_FALCON_MTHDCOUNT_COUNT_INIT                                 0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_MTHDPOP                                              0x00000074 /* -W-4R */
#define NV_PFALCON_FALCON_MTHDPOP_POP                                                 0:0 /* -WXVF */
#define NV_PFALCON_FALCON_MTHDPOP_POP_TRUE                                     0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_MTHDPOP_POP_FALSE                                    0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_MTHDRAMSZ                                            0x00000078 /* RW-4R */
#define NV_PFALCON_FALCON_MTHDRAMSZ_RAMSZ                                            15:0 /* RW-VF */
#define NV_PFALCON_FALCON_MTHDRAMSZ_RAMSZ_INIT                                 0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_CURCTX                                               0x00000050 /* RW-4R */
#define NV_PFALCON_FALCON_CURCTX_CTXVLD                                             30:30 /* RW-VF */
#define NV_PFALCON_FALCON_CURCTX_CTXVLD_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_CURCTX_CTXVLD_FALSE                                  0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_CURCTX_CTXVLD_TRUE                                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_CURCTX_CTXTGT                                             29:28 /* RW-VF */
#define NV_PFALCON_FALCON_CURCTX_CTXTGT_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_CURCTX_CTXTGT_LOCAL_FB                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_CURCTX_CTXTGT_COHERENT_SYSMEM                        0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_CURCTX_CTXTGT_NONCOHERENT_SYSMEM                     0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_CURCTX_CTXPTR                                              27:0 /* RW-VF */
#define NV_PFALCON_FALCON_CURCTX_CTXPTR_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_NXTCTX                                               0x00000054 /* RW-4R */
#define NV_PFALCON_FALCON_NXTCTX_CTXVLD                                             30:30 /* RW-VF */
#define NV_PFALCON_FALCON_NXTCTX_CTXVLD_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_NXTCTX_CTXVLD_FALSE                                  0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_NXTCTX_CTXVLD_TRUE                                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_NXTCTX_CTXTGT                                             29:28 /* RW-VF */
#define NV_PFALCON_FALCON_NXTCTX_CTXTGT_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_NXTCTX_CTXTGT_LOCAL_FB                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_NXTCTX_CTXTGT_COHERENT_SYSMEM                        0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_NXTCTX_CTXTGT_NONCOHERENT_SYSMEM                     0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_NXTCTX_CTXPTR                                              27:0 /* RW-VF */
#define NV_PFALCON_FALCON_NXTCTX_CTXPTR_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_CTXACK                                               0x00000058 /* -W-4R */
#define NV_PFALCON_FALCON_CTXACK_SAVE_ACK                                             0:0 /* -WXVF */
#define NV_PFALCON_FALCON_CTXACK_SAVE_ACK_SET                                  0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_CTXACK_SAVE_ACK_CLEAR                                0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_CTXACK_REST_ACK                                             1:1 /* -WXVF */
#define NV_PFALCON_FALCON_CTXACK_REST_ACK_SET                                  0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_CTXACK_REST_ACK_CLEAR                                0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_MAILBOX0                                             0x00000040 /* RW-4R */
#define NV_PFALCON_FALCON_MAILBOX0_DATA                                              31:0 /* RW-VF */
#define NV_PFALCON_FALCON_MAILBOX0_DATA_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_MAILBOX1                                             0x00000044 /* RW-4R */
#define NV_PFALCON_FALCON_MAILBOX1_DATA                                              31:0 /* RW-VF */
#define NV_PFALCON_FALCON_MAILBOX1_DATA_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ITFEN                                                0x00000048 /* RW-4R */
#define NV_PFALCON_FALCON_ITFEN_CTXEN                                                 0:0 /* RW-VF */
#define NV_PFALCON_FALCON_ITFEN_CTXEN_INIT                                     0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ITFEN_CTXEN_DISABLE                                  0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ITFEN_CTXEN_ENABLE                                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ITFEN_MTHDEN                                                1:1 /* RW-VF */
#define NV_PFALCON_FALCON_ITFEN_MTHDEN_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ITFEN_MTHDEN_DISABLE                                 0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ITFEN_MTHDEN_ENABLE                                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IDLESTATE                                            0x0000004c /* R--4R */
#define NV_PFALCON_FALCON_IDLESTATE_FALCON_BUSY                                       0:0 /* R--VF */
#define NV_PFALCON_FALCON_IDLESTATE_FALCON_BUSY_FALSE                          0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IDLESTATE_FALCON_BUSY_TRUE                           0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IDLESTATE_EXT_BUSY                                         15:1 /* R--VF */
#define NV_PFALCON_FALCON_FHSTATE                                              0x0000005c /* R--4R */
#define NV_PFALCON_FALCON_FHSTATE_FALCON_HALTED                                       0:0 /* R--VF */
#define NV_PFALCON_FALCON_FHSTATE_FALCON_HALTED_FALSE                          0x00000000 /* R---V */
#define NV_PFALCON_FALCON_FHSTATE_FALCON_HALTED_TRUE                           0x00000001 /* R---V */
#define NV_PFALCON_FALCON_FHSTATE_EXT_HALTED                                         15:1 /* R--VF */
#define NV_PFALCON_FALCON_FHSTATE_ENGINE_FAULTED                                    16:16 /* R--VF */
#define NV_PFALCON_FALCON_FHSTATE_ENGINE_FAULTED_FALSE                         0x00000000 /* R---V */
#define NV_PFALCON_FALCON_FHSTATE_ENGINE_FAULTED_TRUE                          0x00000001 /* R---V */
#define NV_PFALCON_FALCON_FHSTATE_STALL_REQ                                         17:17 /* R--VF */
#define NV_PFALCON_FALCON_FHSTATE_STALL_REQ_FALSE                              0x00000000 /* R---V */
#define NV_PFALCON_FALCON_FHSTATE_STALL_REQ_TRUE                               0x00000001 /* R---V */
#define NV_PFALCON_FALCON_PRIVSTATE                                            0x00000060 /* RW-4R */
#define NV_PFALCON_FALCON_PRIVSTATE_PRIV                                              0:0 /* RW-VF */
#define NV_PFALCON_FALCON_PRIVSTATE_PRIV_INIT                                  0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PRIVSTATE_PRIV_DISABLE                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_PRIVSTATE_PRIV_ENABLE                                0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_SFTRESET                                             0x0000007c /* RW-4R */
#define NV_PFALCON_FALCON_SFTRESET_EXT                                                0:0 /* RW-VF */
#define NV_PFALCON_FALCON_SFTRESET_EXT_TRUE                                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_SFTRESET_EXT_FALSE                                   0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_OS                                                   0x00000080 /* RW-4R */
#define NV_PFALCON_FALCON_OS_VERSION                                                 31:0 /* RW-VF */
#define NV_PFALCON_FALCON_OS_VERSION_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_RM                                                   0x00000084 /* RW-4R */
#define NV_PFALCON_FALCON_RM_CONFIG                                                  31:0 /* RW-VF */
#define NV_PFALCON_FALCON_RM_CONFIG_INIT                                       0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_SOFT_PM                                              0x00000088 /* RW-4R */
#define NV_PFALCON_FALCON_SOFT_PM_TRIGGER_START                                     17:17 /* RW-VF */
#define NV_PFALCON_FALCON_SOFT_PM_TRIGGER_START_INIT                           0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_SOFT_PM_TRIGGER_END                                       16:16 /* RW-VF */
#define NV_PFALCON_FALCON_SOFT_PM_TRIGGER_END_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_SOFT_PM_PROBE                                               5:0 /* RW-VF */
#define NV_PFALCON_FALCON_SOFT_PM_PROBE_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_SOFT_MODE                                            0x0000008c /* RW-4R */
#define NV_PFALCON_FALCON_SOFT_MODE_PROBE                                             5:0 /* RW-VF */
#define NV_PFALCON_FALCON_SOFT_MODE_PROBE_INIT                                 0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DEBUG1                                               0x00000090 /* RW-4R */
#define NV_PFALCON_FALCON_DEBUG1_MTHD_DRAIN_TIME                                     15:0 /* RW-VF */
#define NV_PFALCON_FALCON_DEBUG1_MTHD_DRAIN_TIME_INIT                          0x00000040 /* RWI-V */
#define NV_PFALCON_FALCON_DEBUG1_CTXSW_MODE                                         16:16 /* RW-VF */
#define NV_PFALCON_FALCON_DEBUG1_CTXSW_MODE_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DEBUGINFO                                            0x00000094 /* RW-4R */
#define NV_PFALCON_FALCON_DEBUGINFO_DATA                                             31:0 /* RWXVF */
#define NV_PFALCON_FALCON_IBRKPT1                                              0x00000098 /* RW-4R */
#define NV_PFALCON_FALCON_IBRKPT1_PC                                                 23:0 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT1_PC_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT1_SUPPRESS                                          29:29 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT1_SUPPRESS_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT1_SUPPRESS_DISABLE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT1_SUPPRESS_ENABLE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT1_SKIP                                              30:30 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT1_SKIP_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT1_SKIP_DISABLE                                 0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT1_SKIP_ENABLE                                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT1_EN                                                31:31 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT1_EN_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT1_EN_DISABLE                                   0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT1_EN_ENABLE                                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT2                                              0x0000009c /* RW-4R */
#define NV_PFALCON_FALCON_IBRKPT2_PC                                                 23:0 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT2_PC_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT2_SUPPRESS                                          29:29 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT2_SUPPRESS_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT2_SUPPRESS_DISABLE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT2_SUPPRESS_ENABLE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT2_SKIP                                              30:30 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT2_SKIP_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT2_SKIP_DISABLE                                 0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT2_SKIP_ENABLE                                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT2_EN                                                31:31 /* RW-VF */
#define NV_PFALCON_FALCON_IBRKPT2_EN_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IBRKPT2_EN_DISABLE                                   0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IBRKPT2_EN_ENABLE                                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_CGCTL                                                0x000000a0 /* RW-4R */
#define NV_PFALCON_FALCON_CGCTL_CG_OVERRIDE                                           0:0 /* RW-VF */
#define NV_PFALCON_FALCON_CGCTL_CG_OVERRIDE_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ENGCTL                                               0x000000a4 /* RW-4R */
#define NV_PFALCON_FALCON_ENGCTL_INV_CONTEXT                                          0:0 /* RWXVF */
#define NV_PFALCON_FALCON_ENGCTL_INV_CONTEXT_TRUE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_INV_CONTEXT_FALSE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_SET_STALLREQ                                         1:1 /* RWXVF */
#define NV_PFALCON_FALCON_ENGCTL_SET_STALLREQ_TRUE                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_SET_STALLREQ_FALSE                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_CLR_STALLREQ                                         2:2 /* RWXVF */
#define NV_PFALCON_FALCON_ENGCTL_CLR_STALLREQ_TRUE                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_CLR_STALLREQ_FALSE                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_SWITCH_CONTEXT                                       3:3 /* RWXVF */
#define NV_PFALCON_FALCON_ENGCTL_SWITCH_CONTEXT_TRUE                           0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_SWITCH_CONTEXT_FALSE                          0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ENGCTL_STALLREQ                                             8:8 /* R-XVF */
#define NV_PFALCON_FALCON_ENGCTL_STALLREQ_TRUE                                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ENGCTL_STALLREQ_FALSE                                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ENGCTL_STALLACK                                             9:9 /* R-XVF */
#define NV_PFALCON_FALCON_ENGCTL_STALLACK_TRUE                                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ENGCTL_STALLACK_FALSE                                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_PMM                                                  0x000000a8 /* RW-4R */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL                                        4:0 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_ANY                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_CODE                            0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_DMAQ                            0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_DMFENCE                         0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_DMWAIT                          0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_IMWAIT                          0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_IPND                            0x00000006 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_LDSTQ                           0x00000007 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_SB                              0x00000008 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_ANY_SC                          0x00000009 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_CODE_SC                         0x0000000a /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_DMAQ_SC                         0x0000000b /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_DMFENCE_SC                      0x0000000c /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_DMWAIT_SC                       0x0000000d /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_IMWAIT_SC                       0x0000000e /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_IPND_SC                         0x0000000f /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_LDSTQ_SC                        0x00000010 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_STALL_SEL_SB_SC                           0x00000011 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL                                         7:5 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL_WAITING                          0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE                         0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL                        0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL_WAITING_SC                       0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE_SC                      0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL_SC                     0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL                                     11:8 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_0                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_1                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_2                             0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_3                             0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_4                             0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_5                             0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_0_SC                          0x00000006 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_1_SC                          0x00000007 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_2_SC                          0x00000008 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_3_SC                          0x00000009 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_4_SC                          0x0000000a /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM0_SEL_5_SC                          0x0000000b /* RW--V */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM1_SEL                                    15:12 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FALCON_SOFTPM1_SEL_0                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL                                        19:17 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL_1KTRANSFER                        0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL_RREQ                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL_WREQ                              0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL_1KTRANSFER_SC                     0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL_RREQ_SC                           0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_DSTAT_SEL_WREQ_SC                           0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL                                       23:20 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDAT_WAIT                        0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDM_CLIENT                       0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_WDF_FULL                         0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RQQ_FULL                         0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDM_PORTQ                        0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDM_ALLOC                        0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_FB_BSY                           0x00000006 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_ORQ                              0x00000007 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDAT_WAIT_SC                     0x00000008 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDM_CLIENT_SC                    0x00000009 /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_WDF_FULL_SC                      0x0000000a /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RQQ_FULL_SC                      0x0000000b /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDM_PORTQ_SC                     0x0000000c /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_RDM_ALLOC_SC                     0x0000000d /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_FB_BSY_SC                        0x0000000e /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL0_SEL_ORQ_SC                           0x0000000f /* RW--V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL1_SEL                                       27:24 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL1_SEL_RDAT_WAIT                        0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL2_SEL                                       31:28 /* RWIVF */
#define NV_PFALCON_FALCON_PMM_FBIF_STALL2_SEL_RDAT_WAIT                        0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ADDR                                                 0x000000ac /* RW-4R */
#define NV_PFALCON_FALCON_ADDR_LSB                                                    5:0 /* RWIVF */
#define NV_PFALCON_FALCON_ADDR_LSB_INIT                                        0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ADDR_MSB                                                   11:6 /* RWIVF */
#define NV_PFALCON_FALCON_ADDR_MSB_INIT                                        0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_ADDR_EXT                                                   11:0 /* RW-VF */
#define NV_PFALCON_FALCON_CPUCTL                                               0x00000100 /* RW-4R */
#define NV_PFALCON_FALCON_CPUCTL_IINVAL                                               0:0 /* -WXVF */
#define NV_PFALCON_FALCON_CPUCTL_IINVAL_TRUE                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_IINVAL_FALSE                                  0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_STARTCPU                                             1:1 /* -WXVF */
#define NV_PFALCON_FALCON_CPUCTL_STARTCPU_TRUE                                 0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_STARTCPU_FALSE                                0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_SRESET                                               2:2 /* -WXVF */
#define NV_PFALCON_FALCON_CPUCTL_SRESET_TRUE                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_SRESET_FALSE                                  0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_HRESET                                               3:3 /* -WXVF */
#define NV_PFALCON_FALCON_CPUCTL_HRESET_TRUE                                   0x00000001 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_HRESET_FALSE                                  0x00000000 /* -W--V */
#define NV_PFALCON_FALCON_CPUCTL_HALTED                                               4:4 /* R-XVF */
#define NV_PFALCON_FALCON_CPUCTL_HALTED_TRUE                                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_CPUCTL_HALTED_FALSE                                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_CPUCTL_STOPPED                                              5:5 /* R-XVF */
#define NV_PFALCON_FALCON_CPUCTL_STOPPED_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_CPUCTL_STOPPED_FALSE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_BOOTVEC                                              0x00000104 /* RW-4R */
#define NV_PFALCON_FALCON_BOOTVEC_VEC                                                31:0 /* RW-VF */
#define NV_PFALCON_FALCON_BOOTVEC_VEC_INIT                                     0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_HWCFG                                                0x00000108 /* R--4R */
#define NV_PFALCON_FALCON_HWCFG_IMEM_SIZE                                             8:0 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG_DMEM_SIZE                                            17:9 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG_METHODFIFO_DEPTH                                    26:18 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG_DMAQUEUE_DEPTH                                      31:27 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1                                               0x0000012c /* R--4R */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV                                             3:0 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_INIT                                 0x00000005 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_1_0                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_2_0                                  0x00000002 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_3_0                                  0x00000003 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_4_0                                  0x00000004 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_5_0                                  0x00000005 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_6_0                                  0x00000006 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_7_0                                  0x00000007 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_SECURITY_MODEL                                       5:4 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_SECURITY_MODEL_INIT                           0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_SECURITY_MODEL_NONE                           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_SECURITY_MODEL_HEAVY                          0x00000003 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_SUBVERSION                                  7:6 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_SUBVERSION_INIT                      0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_SUBVERSION_0                         0x00000000 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_SUBVERSION_1                         0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_SUBVERSION_2                         0x00000002 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CORE_REV_SUBVERSION_3                         0x00000003 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_IMEM_PORTS                                          11:8 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_IMEM_PORTS_INIT                               0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_DMEM_PORTS                                         15:12 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_DMEM_PORTS_INIT                               0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_TAG_WIDTH                                          20:16 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_TAG_WIDTH_INIT                                0x00000010 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_DBG_PRIV_BUS                                       27:27 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_DBG_PRIV_BUS_INIT                             0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_DBG_PRIV_BUS_ENABLE                           0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_DBG_PRIV_BUS_DISABLE                          0x00000000 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CSB_SIZE_16M                                       28:28 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_CSB_SIZE_16M_INIT                             0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_CSB_SIZE_16M_TRUE                             0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_CSB_SIZE_16M_FALSE                            0x00000000 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_PRIV_DIRECT                                        29:29 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_PRIV_DIRECT_INIT                              0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_PRIV_DIRECT_TRUE                              0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_PRIV_DIRECT_FALSE                             0x00000000 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_DMEM_APERTURES                                     30:30 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_DMEM_APERTURES_INIT                           0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_DMEM_APERTURES_ENABLE                         0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_DMEM_APERTURES_DISABLE                        0x00000000 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_IMEM_AUTOFILL                                      31:31 /* R--VF */
#define NV_PFALCON_FALCON_HWCFG1_IMEM_AUTOFILL_INIT                            0x00000001 /* R-I-V */
#define NV_PFALCON_FALCON_HWCFG1_IMEM_AUTOFILL_ENABLE                          0x00000001 /* R---V */
#define NV_PFALCON_FALCON_HWCFG1_IMEM_AUTOFILL_DISABLE                         0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMACTL                                               0x0000010c /* RW-4R */
#define NV_PFALCON_FALCON_DMACTL_REQUIRE_CTX                                          0:0 /* RW-VF */
#define NV_PFALCON_FALCON_DMACTL_REQUIRE_CTX_INIT                              0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_DMACTL_REQUIRE_CTX_TRUE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMACTL_REQUIRE_CTX_FALSE                             0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMACTL_DMEM_SCRUBBING                                       1:1 /* R--VF */
#define NV_PFALCON_FALCON_DMACTL_DMEM_SCRUBBING_PENDING                        0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMACTL_DMEM_SCRUBBING_DONE                           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMACTL_IMEM_SCRUBBING                                       2:2 /* R--VF */
#define NV_PFALCON_FALCON_DMACTL_IMEM_SCRUBBING_PENDING                        0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMACTL_IMEM_SCRUBBING_DONE                           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMACTL_DMAQ_NUM                                             6:3 /* R--VF */
#define NV_PFALCON_FALCON_DMATRFBASE                                           0x00000110 /* RW-4R */
#define NV_PFALCON_FALCON_DMATRFBASE_BASE                                            31:0 /* RW-VF */
#define NV_PFALCON_FALCON_DMATRFBASE_BASE_INIT                                 0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMATRFMOFFS                                          0x00000114 /* RW-4R */
#define NV_PFALCON_FALCON_DMATRFMOFFS_OFFS                                           15:0 /* RW-VF */
#define NV_PFALCON_FALCON_DMATRFMOFFS_OFFS_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMATRFCMD                                            0x00000118 /* RW-4R */
#define NV_PFALCON_FALCON_DMATRFCMD_FULL                                              0:0 /* R-XVF */
#define NV_PFALCON_FALCON_DMATRFCMD_FULL_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMATRFCMD_FULL_FALSE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMATRFCMD_IDLE                                              1:1 /* R-XVF */
#define NV_PFALCON_FALCON_DMATRFCMD_IDLE_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMATRFCMD_IDLE_FALSE                                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMATRFCMD_IMEM                                              4:4 /* RWXVF */
#define NV_PFALCON_FALCON_DMATRFCMD_IMEM_TRUE                                  0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_IMEM_FALSE                                 0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_WRITE                                             5:5 /* RWXVF */
#define NV_PFALCON_FALCON_DMATRFCMD_WRITE_TRUE                                 0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_WRITE_FALSE                                0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE                                             10:8 /* RWXVF */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_4B                                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_8B                                    0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_16B                                   0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_32B                                   0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_64B                                   0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_128B                                  0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_SIZE_256B                                  0x00000006 /* RW--V */
#define NV_PFALCON_FALCON_DMATRFCMD_CTXDMA                                          14:12 /* RWXVF */
#define NV_PFALCON_FALCON_DMATRFFBOFFS                                         0x0000011c /* RW-4R */
#define NV_PFALCON_FALCON_DMATRFFBOFFS_OFFS                                          31:0 /* RW-VF */
#define NV_PFALCON_FALCON_DMATRFFBOFFS_OFFS_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMAPOLL_FB                                           0x00000120 /* RW-4R */
#define NV_PFALCON_FALCON_DMAPOLL_FB_RCOUNT                                         31:24 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_FB_WCOUNT                                         23:16 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_W_FENCE                                      5:5 /* RW-VF */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_W_FENCE_INIT                          0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_W_FENCE_TRUE                          0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_W_FENCE_FALSE                         0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_R_FENCE                                      4:4 /* RW-VF */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_R_FENCE_INIT                          0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_R_FENCE_TRUE                          0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_CFG_R_FENCE_FALSE                         0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_DMA_ACTIVE                                       1:1 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_FB_DMA_ACTIVE_TRUE                           0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_DMA_ACTIVE_FALSE                          0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_FENCE_ACTIVE                                     0:0 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_FB_FENCE_ACTIVE_TRUE                         0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_FB_FENCE_ACTIVE_FALSE                        0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_CP                                           0x00000124 /* RW-4R */
#define NV_PFALCON_FALCON_DMAPOLL_CP_RCOUNT                                         31:24 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_CP_WCOUNT                                         23:16 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_W_FENCE                                      5:5 /* RW-VF */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_W_FENCE_INIT                          0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_W_FENCE_TRUE                          0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_W_FENCE_FALSE                         0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_R_FENCE                                      4:4 /* RW-VF */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_R_FENCE_INIT                          0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_R_FENCE_TRUE                          0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_CFG_R_FENCE_FALSE                         0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_DMA_ACTIVE                                       1:1 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_CP_DMA_ACTIVE_TRUE                           0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_DMA_ACTIVE_FALSE                          0x00000000 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_FENCE_ACTIVE                                     0:0 /* R--VF */
#define NV_PFALCON_FALCON_DMAPOLL_CP_FENCE_ACTIVE_TRUE                         0x00000001 /* R---V */
#define NV_PFALCON_FALCON_DMAPOLL_CP_FENCE_ACTIVE_FALSE                        0x00000000 /* R---V */
#define NV_PFALCON_FALCON_IMCTL                                                0x00000140 /* RW-4R */
#define NV_PFALCON_FALCON_IMCTL_ADDR_BLK                                             23:0 /* RW-VF */
#define NV_PFALCON_FALCON_IMCTL_CMD                                                 25:24 /* RW-VF */
#define NV_PFALCON_FALCON_IMCTL_CMD_NOP                                        0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IMCTL_CMD_IMINV                                      0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IMCTL_CMD_IMBLK                                      0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_IMCTL_CMD_IMTAG                                      0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_IMSTAT                                               0x00000144 /* R--4R */
#define NV_PFALCON_FALCON_IMSTAT_VAL                                                 31:0 /* R--VF */
#define NV_PFALCON_FALCON_TRACEIDX                                             0x00000148 /* RW-4R */
#define NV_PFALCON_FALCON_TRACEIDX_CNT                                              31:24 /* R--VF */
#define NV_PFALCON_FALCON_TRACEIDX_CNT_INIT                                    0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_TRACEIDX_MAXIDX                                           23:16 /* R--VF */
#define NV_PFALCON_FALCON_TRACEIDX_IDX                                                7:0 /* RW-VF */
#define NV_PFALCON_FALCON_TRACEIDX_IDX_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_TRACEPC                                              0x0000014c /* R--4R */
#define NV_PFALCON_FALCON_TRACEPC_PC                                                 23:0 /* R--VF */
#define NV_PFALCON_FALCON_IMFILLRNG0                                           0x00000150 /* RW-4R */
#define NV_PFALCON_FALCON_IMFILLRNG0_TAG_LO                                          15:0 /* RW-VF */
#define NV_PFALCON_FALCON_IMFILLRNG0_TAG_LO_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMFILLRNG0_TAG_HI                                         31:16 /* RW-VF */
#define NV_PFALCON_FALCON_IMFILLRNG0_TAG_HI_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMFILLRNG1                                           0x00000154 /* RW-4R */
#define NV_PFALCON_FALCON_IMFILLRNG1_TAG_LO                                          15:0 /* RW-VF */
#define NV_PFALCON_FALCON_IMFILLRNG1_TAG_LO_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMFILLRNG1_TAG_HI                                         31:16 /* RW-VF */
#define NV_PFALCON_FALCON_IMFILLRNG1_TAG_HI_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMFILLCTL                                            0x00000158 /* RW-4R */
#define NV_PFALCON_FALCON_IMFILLCTL_NBLOCKS                                           7:0 /* RW-VF */
#define NV_PFALCON_FALCON_IMFILLCTL_NBLOCKS_INIT                               0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_CMEMBASE                                             0x00000160 /* RW-4R */
#define NV_PFALCON_FALCON_CMEMBASE_VAL                                              31:18 /* RW-VF */
#define NV_PFALCON_FALCON_CMEMBASE_VAL_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMAPERT                                            0x00000164 /* RW-4R */
#define NV_PFALCON_FALCON_DMEMAPERT_TIME_OUT                                          7:0 /* RW-VF */
#define NV_PFALCON_FALCON_DMEMAPERT_TIME_OUT_INIT                              0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMAPERT_TIME_UNIT                                        11:8 /* RW-VF */
#define NV_PFALCON_FALCON_DMEMAPERT_TIME_UNIT_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMAPERT_ENABLE                                          16:16 /* RW-VF */
#define NV_PFALCON_FALCON_DMEMAPERT_ENABLE_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMAPERT_ENABLE_TRUE                                0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMEMAPERT_ENABLE_FALSE                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMEMAPERT_LDSTQ_NUM                                       19:17 /* R--VF */
#define NV_PFALCON_FALCON_EXTERRADDR                                           0x00000168 /* R--4R */
#define NV_PFALCON_FALCON_EXTERRADDR_ADDR                                            31:0 /* R--VF */
#define NV_PFALCON_FALCON_EXTERRSTAT                                           0x0000016c /* RW-4R */
#define NV_PFALCON_FALCON_EXTERRSTAT_PC                                              23:0 /* R--VF */
#define NV_PFALCON_FALCON_EXTERRSTAT_STAT                                           27:24 /* R--VF */
#define NV_PFALCON_FALCON_EXTERRSTAT_STAT_ACK_POS                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_EXTERRSTAT_STAT_ACK_TOUT                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_EXTERRSTAT_VALID                                          31:31 /* RW-VF */
#define NV_PFALCON_FALCON_EXTERRSTAT_VALID_INIT                                0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_EXTERRSTAT_VALID_FALSE                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_EXTERRSTAT_VALID_TRUE                                0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_CG1_SLCG                                             0x0000017c /* RW-4R */
#define NV_PFALCON_FALCON_CG1_SLCG_FALCON                                             0:0 /* RW-VF */
#define NV_PFALCON_FALCON_CG1_SLCG_FALCON_INIT                                 0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_CG1_SLCG_FALCON_ENABLE                               0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_CG1_SLCG_FALCON_DISABLE                              0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_CG1_SLCG_FBIF                                               1:1 /* RW-VF */
#define NV_PFALCON_FALCON_CG1_SLCG_FBIF_INIT                                   0x00000001 /* RWI-V */
#define NV_PFALCON_FALCON_CG1_SLCG_FBIF_ENABLE                                 0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_CG1_SLCG_FBIF_DISABLE                                0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD                                              0x00000200 /* RW-4R */
#define NV_PFALCON_FALCON_ICD_CMD_OPC                                                 3:0 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_STOP                                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_RUN                                      0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_JRUN                                     0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_RUNB                                     0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_JRUNB                                    0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_STEP                                     0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_JSTEP                                    0x00000006 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_EMASK                                    0x00000007 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_RREG                                     0x00000008 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_WREG                                     0x00000009 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_RDM                                      0x0000000a /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_WDM                                      0x0000000b /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_RCM                                      0x0000000c /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_WCM                                      0x0000000d /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_RSTAT                                    0x0000000e /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_OPC_SBU                                      0x0000000f /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_SZ                                                  7:6 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_SZ_B                                         0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_SZ_HW                                        0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_SZ_W                                         0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX                                                12:8 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG0                                     0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG1                                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG2                                     0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG3                                     0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG4                                     0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG5                                     0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG6                                     0x00000006 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG7                                     0x00000007 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG8                                     0x00000008 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG9                                     0x00000009 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG10                                    0x0000000a /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG11                                    0x0000000b /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG12                                    0x0000000c /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG13                                    0x0000000d /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG14                                    0x0000000e /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_REG15                                    0x0000000f /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_IV0                                      0x00000010 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_IV1                                      0x00000011 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_EV                                       0x00000013 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_SP                                       0x00000014 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_PC                                       0x00000015 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_IMB                                      0x00000016 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_DMB                                      0x00000017 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_CSW                                      0x00000018 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_CCR                                      0x00000019 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_SEC                                      0x0000001a /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_CTX                                      0x0000001b /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_EXCI                                     0x0000001c /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_RSTAT0                                   0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_RSTAT1                                   0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_RSTAT2                                   0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_RSTAT3                                   0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_RSTAT4                                   0x00000004 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_RSTAT5                                   0x00000005 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_WB0                                      0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_WB1                                      0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_WB2                                      0x00000002 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_IDX_WB3                                      0x00000003 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_ERROR                                             14:14 /* R--VF */
#define NV_PFALCON_FALCON_ICD_CMD_ERROR_TRUE                                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_CMD_ERROR_FALSE                                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_CMD_RDVLD                                             15:15 /* R--VF */
#define NV_PFALCON_FALCON_ICD_CMD_RDVLD_TRUE                                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_CMD_RDVLD_FALSE                                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_CMD_PARM                                              31:16 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK                                             31:16 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP0                                       16:16 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP0_TRUE                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP0_FALSE                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP1                                       17:17 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP1_TRUE                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP1_FALSE                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP2                                       18:18 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP2_TRUE                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP2_FALSE                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP3                                       19:19 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP3_TRUE                             0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_TRAP3_FALSE                            0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_UNIMP                                   20:20 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_UNIMP_TRUE                         0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_UNIMP_FALSE                        0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IMISS                                   21:21 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IMISS_TRUE                         0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IMISS_FALSE                        0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IMHIT                                   22:22 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IMHIT_TRUE                         0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IMHIT_FALSE                        0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IBREAK                                  23:23 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IBREAK_TRUE                        0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXC_IBREAK_FALSE                       0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV0                                         24:24 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV0_TRUE                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV0_FALSE                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV1                                         25:25 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV1_TRUE                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV1_FALSE                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV2                                         26:26 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV2_TRUE                               0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_IV2_FALSE                              0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_ICD_CMD_EMASK_EXT                                         31:27 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_ADDR                                             0x00000204 /* RW-4R */
#define NV_PFALCON_FALCON_ICD_ADDR_ADDR                                              31:0 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_WDATA                                            0x00000208 /* RW-4R */
#define NV_PFALCON_FALCON_ICD_WDATA_DATA                                             31:0 /* RW-VF */
#define NV_PFALCON_FALCON_ICD_RDATA                                            0x0000020c /* R--4R */
#define NV_PFALCON_FALCON_ICD_RDATA_DATA                                             31:0 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_MEM_STALL                                  0:0 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL                                  1:1 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL                                2:2 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_TRUE                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_FALSE                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DIV_STALL                                  3:3 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ                             4:4 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_TRUE                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_FALSE                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING                        5:5 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_TRUE            0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_FALSE           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING                        6:6 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_TRUE            0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_FALSE           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_ANY_STALL                                  7:7 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL                               8:8 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_TRUE                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_FALSE                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL                                9:9 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_TRUE                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_FALSE                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL                               10:10 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_TRUE                     0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_FALSE                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SP_STALL                                 11:11 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SP_STALL_TRUE                       0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_SP_STALL_FALSE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_BL_STALL                                 12:12 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_BL_STALL_TRUE                       0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_BL_STALL_FALSE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_IPND_STALL                               13:13 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_TRUE                     0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_FALSE                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL                              14:14 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_TRUE                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_FALSE                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL                            16:16 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_TRUE                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_FALSE                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH                           20:20 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_TRUE                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_FALSE                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH                              21:21 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_TRUE                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_FALSE                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH                                22:22 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_FASLE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_IRQ_FLUSH                                25:23 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_VALIDRD                                  28:28 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_VALIDRD_TRUE                        0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_VALIDRD_FALSE                       0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_WAITING                                  29:29 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_WAITING_TRUE                        0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_WAITING_FALSE                       0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_HALTED                                   30:30 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_HALTED_TRUE                         0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_HALTED_FALSE                        0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL                                31:31 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB_ALLOC                                   3:0 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB_VALID                                   7:4 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB0_SZ                                     9:8 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_BYTE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_HALFWORD                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_WORD                      0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB1_SZ                                   11:10 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_BYTE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_HALFWORD                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_WORD                      0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB2_SZ                                   13:12 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_BYTE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_HALFWORD                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_WORD                      0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB3_SZ                                   15:14 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_BYTE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_HALFWORD                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_WORD                      0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB0_IDX                                  19:16 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB1_IDX                                  23:20 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB2_IDX                                  27:24 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT1_WB3_IDX                                  31:28 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_DMAQ_NUM                                   3:0 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_DMA_ENABLE                                 4:4 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_LDSTQ_NUM                                  7:5 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_EM_BUSY                                  19:16 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_EM_ACKED                                 23:20 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_EM_ISWR                                  27:24 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT2_EM_DVLD                                  31:28 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE                                  0:0 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE                                 1:1 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_TRUE                     0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_FALSE                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE                                   2:2 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_TRUE                       0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_FALSE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE                                   3:3 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_TRUE                       0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_FALSE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE                                  4:4 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_TRUE                      0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_FALSE                     0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY                                 5:5 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_TRUE                     0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_FALSE                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CSWIE                                      8:6 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CSWE                                     10:10 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE                              14:12 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_IDLE                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_CHECK                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE                 0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE_WAIT            0x00000003 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_BLK_BIND             0x00000004 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESET                0x00000005 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESETWAIT            0x00000006 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_ACK                  0x00000007 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND                               15:15 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_TRUE                     0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_FALSE                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE                           17:17 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_TRUE                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_FALSE                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY                           18:18 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_TRUE                 0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_FALSE                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY                            19:19 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_TRUE                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_FALSE                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY                              20:20 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_TRUE                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_FALSE                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY                              21:21 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_TRUE                    0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_FALSE                   0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY                             22:22 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_TRUE                   0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_FALSE                  0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK                            23:23 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_TRUE                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_FALSE                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE                                 24:24 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_TRUE                       0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_FALSE                      0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_STATE                                  1:0 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_NORMAL                    0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_ISSUE_CLEAR          0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_EXLDQ_CLEAR          0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_FULL_DBG_MODE             0x00000003 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_MODE                                   3:2 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_SUPPRESSICD                0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_IBRK              0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_STEP              0x00000002 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK                                31:16 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0                          16:16 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_TRUE                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_FALSE               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1                          17:17 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_TRUE                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_FALSE               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2                          18:18 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_TRUE                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_FALSE               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3                          19:19 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_TRUE                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_FALSE               0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP                      20:20 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_TRUE            0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_FALSE           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS                      21:21 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_TRUE            0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_FALSE           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT                      22:22 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_TRUE            0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_FALSE           0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK                     23:23 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_TRUE           0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_FALSE          0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0                            24:24 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_TRUE                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_FALSE                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1                            25:25 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_TRUE                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_FALSE                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2                            26:26 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_TRUE                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_FALSE                 0x00000000 /* R---V */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXT                            31:27 /* R--VF */
#define NV_PFALCON_FALCON_ICD_RDATA_RSTAT5_LRU_STATE                                  7:0 /* R--VF */
#define NV_PFALCON_FALCON_IMEMC(i)                                  (0x00000180+((i)*16)) /* RW-4A */
#define NV_PFALCON_FALCON_IMEMC__SIZE_1                                                 4 /*       */
#define NV_PFALCON_FALCON_IMEMC_OFFS                                                  7:2 /* RWIVF */
#define NV_PFALCON_FALCON_IMEMC_OFFS_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMEMC_BLK                                                  15:8 /* RWIVF */
#define NV_PFALCON_FALCON_IMEMC_BLK_INIT                                       0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMEMC_AINCW                                               24:24 /* RWIVF */
#define NV_PFALCON_FALCON_IMEMC_AINCW_INIT                                     0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMEMC_AINCW_TRUE                                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IMEMC_AINCW_FALSE                                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IMEMC_AINCR                                               25:25 /* RWIVF */
#define NV_PFALCON_FALCON_IMEMC_AINCR_INIT                                     0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMEMC_AINCR_TRUE                                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_IMEMC_AINCR_FALSE                                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_IMEMC_SECURE                                              28:28 /* RWIVF */
#define NV_PFALCON_FALCON_IMEMC_SECURE_INIT                                    0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_IMEMC_SEC_ATOMIC                                          29:29 /* R-IVF */
#define NV_PFALCON_FALCON_IMEMC_SEC_ATOMIC_TRUE                                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IMEMC_SEC_ATOMIC_FALSE                               0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_IMEMC_SEC_WR_VIO                                          30:30 /* R-IVF */
#define NV_PFALCON_FALCON_IMEMC_SEC_WR_VIO_TRUE                                0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IMEMC_SEC_WR_VIO_FALSE                               0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_IMEMC_SEC_LOCK                                            31:31 /* R-IVF */
#define NV_PFALCON_FALCON_IMEMC_SEC_LOCK_TRUE                                  0x00000001 /* R---V */
#define NV_PFALCON_FALCON_IMEMC_SEC_LOCK_FALSE                                 0x00000000 /* R-I-V */
#define NV_PFALCON_FALCON_IMEMD(i)                                  (0x00000184+((i)*16)) /* RW-4A */
#define NV_PFALCON_FALCON_IMEMD__SIZE_1                                                 4 /*       */
#define NV_PFALCON_FALCON_IMEMD_DATA                                                 31:0 /* RW-VF */
#define NV_PFALCON_FALCON_IMEMT(i)                                  (0x00000188+((i)*16)) /* RW-4A */
#define NV_PFALCON_FALCON_IMEMT__SIZE_1                                                 4 /*       */
#define NV_PFALCON_FALCON_IMEMT_TAG                                                  15:0 /* RW-VF */
#define NV_PFALCON_FALCON_DMEMC(i)                                   (0x000001c0+((i)*8)) /* RW-4A */
#define NV_PFALCON_FALCON_DMEMC__SIZE_1                                                 8 /*       */
#define NV_PFALCON_FALCON_DMEMC_OFFS                                                  7:2 /* RWIVF */
#define NV_PFALCON_FALCON_DMEMC_OFFS_INIT                                      0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMC_BLK                                                  15:8 /* RWIVF */
#define NV_PFALCON_FALCON_DMEMC_BLK_INIT                                       0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMC_AINCW                                               24:24 /* RWIVF */
#define NV_PFALCON_FALCON_DMEMC_AINCW_INIT                                     0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMC_AINCW_TRUE                                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMEMC_AINCW_FALSE                                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMEMC_AINCR                                               25:25 /* RWIVF */
#define NV_PFALCON_FALCON_DMEMC_AINCR_INIT                                     0x00000000 /* RWI-V */
#define NV_PFALCON_FALCON_DMEMC_AINCR_TRUE                                     0x00000001 /* RW--V */
#define NV_PFALCON_FALCON_DMEMC_AINCR_FALSE                                    0x00000000 /* RW--V */
#define NV_PFALCON_FALCON_DMEMD(i)                                   (0x000001c4+((i)*8)) /* RW-4A */
#define NV_PFALCON_FALCON_DMEMD__SIZE_1                                                 8 /*       */
#define NV_PFALCON_FALCON_DMEMD_DATA                                                 31:0 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG(i)                                  (0x00000600+((i)*4)) /* RW-4A */
#define NV_PFALCON_FBIF_TRANSCFG__SIZE_1                                                8 /*       */
#define NV_PFALCON_FBIF_TRANSCFG_TARGET                                               1:0 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_TARGET_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_TARGET_LOCAL_FB                               0x00000000 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_TARGET_COHERENT_SYSMEM                        0x00000002 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_TARGET_NONCOHERENT_SYSMEM                     0x00000003 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_MEM_TYPE                                             2:2 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_MEM_TYPE_INIT                                 0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_MEM_TYPE_VIRTUAL                              0x00000000 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_MEM_TYPE_PHYSICAL                             0x00000001 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_WR                                               5:4 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_WR_INIT                                   0x00000001 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_WR_L2_EVICT_FIRST                         0x00000000 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_WR_L2_EVICT_NORMAL                        0x00000001 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_WR_L2_EVICT_LAST                          0x00000002 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_RD                                               9:8 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_RD_INIT                                   0x00000001 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_RD_L2_EVICT_FIRST                         0x00000000 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_RD_L2_EVICT_NORMAL                        0x00000001 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_L2C_RD_L2_EVICT_LAST                          0x00000002 /* R---V */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK0                                             12:12 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK0_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK0_ENABLE                                 0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK0_DISABLE                                0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK1                                             13:13 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK1_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK1_ENABLE                                 0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_WACHK1_DISABLE                                0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK0                                             14:14 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK0_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK0_ENABLE                                 0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK0_DISABLE                                0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK1                                             15:15 /* RW-VF */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK1_INIT                                   0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK1_ENABLE                                 0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_TRANSCFG_RACHK1_DISABLE                                0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_INSTBLK                                                0x00000620 /* R--4R */
#define NV_PFALCON_FBIF_INSTBLK_PTR                                                  27:0 /* R--VF */
#define NV_PFALCON_FBIF_INSTBLK_TARGET                                              29:28 /* R--VF */
#define NV_PFALCON_FBIF_INSTBLK_TARGET_LOCAL_FB                                0x00000000 /* R---V */
#define NV_PFALCON_FBIF_INSTBLK_TARGET_COHERENT_SYSMEM                         0x00000002 /* R---V */
#define NV_PFALCON_FBIF_INSTBLK_TARGET_NONCOHERENT_SYSMEM                      0x00000003 /* R---V */
#define NV_PFALCON_FBIF_CTL                                                    0x00000624 /* RW-4R */
#define NV_PFALCON_FBIF_CTL_FLUSH                                                     0:0 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_FLUSH_SET                                          0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_FLUSH_CLEAR                                        0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_INVAL_CONTEXT                                             2:2 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_INVAL_CONTEXT_SET                                  0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_INVAL_CONTEXT_CLEAR                                0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_CLR_BWCOUNT                                               3:3 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_CLR_BWCOUNT_SET                                    0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_CLR_BWCOUNT_CLEAR                                  0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_ENABLE                                                    4:4 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_ENABLE_INIT                                        0x00000001 /* RWI-V */
#define NV_PFALCON_FBIF_CTL_ENABLE_TRUE                                        0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_ENABLE_FALSE                                       0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_CLR_IDLEWDERR                                             5:5 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_CLR_IDLEWDERR_SET                                  0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_CLR_IDLEWDERR_CLEAR                                0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_RESET                                                     6:6 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_RESET_SET                                          0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_RESET_CLEAR                                        0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_ALLOW_PHYS_NO_CTX                                         7:7 /* RWIVF */
#define NV_PFALCON_FBIF_CTL_ALLOW_PHYS_NO_CTX_INIT                             0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_CTL_ALLOW_PHYS_NO_CTX_DISALLOW                         0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_ALLOW_PHYS_NO_CTX_ALLOW                            0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_IDLE                                                      8:8 /* R--VF */
#define NV_PFALCON_FBIF_CTL_IDLE_TRUE                                          0x00000001 /* R---V */
#define NV_PFALCON_FBIF_CTL_IDLE_FALSE                                         0x00000000 /* R---V */
#define NV_PFALCON_FBIF_CTL_IDLEWDERR                                                 9:9 /* R--VF */
#define NV_PFALCON_FBIF_CTL_IDLEWDERR_TRUE                                     0x00000001 /* R---V */
#define NV_PFALCON_FBIF_CTL_IDLEWDERR_FALSE                                    0x00000000 /* R---V */
#define NV_PFALCON_FBIF_CTL_SRTOUT                                                  10:10 /* R--VF */
#define NV_PFALCON_FBIF_CTL_SRTOUT_TRUE                                        0x00000001 /* R---V */
#define NV_PFALCON_FBIF_CTL_SRTOUT_FALSE                                       0x00000000 /* R---V */
#define NV_PFALCON_FBIF_CTL_CLR_SRTOUT                                              11:11 /* RW-VF */
#define NV_PFALCON_FBIF_CTL_CLR_SRTOUT_SET                                     0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_CTL_CLR_SRTOUT_CLEAR                                   0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_CTL_SRTOVAL                                                 19:16 /* RWIVF */
#define NV_PFALCON_FBIF_CTL_SRTOVAL_INIT                                       0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_THROTTLE                                               0x0000062c /* RW-4R */
#define NV_PFALCON_FBIF_THROTTLE_BUCKET_SIZE                                         11:0 /* RWIVF */
#define NV_PFALCON_FBIF_THROTTLE_BUCKET_SIZE_INIT                              0x00000064 /* RWI-V */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_COUNT                                         27:16 /* RWIVF */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_COUNT_DISABLE                            0x00000000 /* RWI-V */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_SIZE                                          31:30 /* RWIVF */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_SIZE_16B                                 0x00000000 /* RW--V */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_SIZE_32B                                 0x00000001 /* RW--V */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_SIZE_64B                                 0x00000002 /* RWI-V */
#define NV_PFALCON_FBIF_THROTTLE_LEAK_SIZE_128B                                0x00000003 /* RW--V */
#define NV_PFALCON_FBIF_ACHK_BLK(i)                                  (0x00000630+((i)*8)) /* RW-4A */
#define NV_PFALCON_FBIF_ACHK_BLK__SIZE_1                                                2 /*       */
#define NV_PFALCON_FBIF_ACHK_BLK_ADDR                                                31:0 /* RW-VF */
#define NV_PFALCON_FBIF_ACHK_CTL(i)                                  (0x00000634+((i)*8)) /* RW-4A */
#define NV_PFALCON_FBIF_ACHK_CTL__SIZE_1                                                2 /*       */
#define NV_PFALCON_FBIF_ACHK_CTL_SIZE                                                 4:0 /* RW-VF */
#define NV_PFALCON_FBIF_ACHK_CTL_TYPE                                                 6:6 /* RW-VF */
#define NV_PFALCON_FBIF_ACHK_CTL_TYPE_INSIDE                                   0x00000000 /* R---V */
#define NV_PFALCON_FBIF_ACHK_CTL_TYPE_OUTSIDE                                  0x00000001 /* R---V */
#define NV_PFALCON_FBIF_ACHK_CTL_STATE                                                7:7 /* RW-VF */
#define NV_PFALCON_FBIF_ACHK_CTL_STATE_DISABLE                                 0x00000000 /* R---V */
#define NV_PFALCON_FBIF_ACHK_CTL_STATE_ENABLE                                  0x00000001 /* R---V */
#define NV_PFALCON_FBIF_ACHK_CTL_COUNT                                              31:16 /* RW-VF */
#define NV_PFALCON_FBIF_DBG_STAT0                                              0x00000640 /* R--4R */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE                                           3:0 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_IDLE                               0x00000000 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_CHECK                              0x00000001 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_ALLOC                              0x00000002 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_ISSUE                              0x00000003 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_WDAT                               0x00000004 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_FLT_FLUSH                          0x00000005 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_HALT                               0x00000006 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_INST                               0x00000007 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_INST_ACK                           0x00000008 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_OBJ                                0x00000009 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_DSP_STATE_FLUSH                              0x0000000a /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_INST_VLD                                            4:4 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_INST_BOUND                                          5:5 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_RICF_HAS_DATA                                       6:6 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_ARQ_HAS_DATA                                        7:7 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_MRQ_HAS_DATA                                        8:8 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_FAULT_OR_HALT                                       9:9 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_ORQ_NOT_FULL                                      10:10 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_FLUSH_OUTSTANDING                                 11:11 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_DISPATCH_IDLE                                     12:12 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_MWF_FSM_STATE                                     17:16 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_MWF_FSM_STATE_IDLE                           0x00000000 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_MWF_FSM_STATE_COMMIT                         0x00000001 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_MWF_FSM_STATE_ROLLBACK                       0x00000002 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT0_MWF_HAS_DATA                                      18:18 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_MWF_COMMIT_COUNT                                  24:19 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_RQQ_FULL                                    25:25 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_WDF_FULL                                    26:26 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_FB_BUSY                                     27:27 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_ORQ_FULL                                    28:28 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_RDM_ALLOC                                   29:29 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_RDM_PORTQ                                   30:30 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT0_STALL_RDM_CLIENT                                  31:31 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1                                              0x00000644 /* R--4R */
#define NV_PFALCON_FBIF_DBG_STAT1_FLT_STATE                                           1:0 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FLT_FAULTED                                         2:2 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FLT_BUSY                                            3:3 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_ACKF_HAS_DATA                                       4:4 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_ORQ_HAS_DATA                                        5:5 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_ALL_READS_DONE                                      6:6 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FBR_IDLE                                            8:8 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FBR_FAULTED                                         9:9 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FBR_FB_BUSY                                       10:10 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FBR_PKT2FB_VLD                                    11:11 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FBR_RCV_DATA_VALID                                12:12 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_FBR_RCV_DATA_TYPE                                 15:14 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_WDF_FSM_STATE                                     17:16 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_WDF_FSM_STATE_IDLE                           0x00000000 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT1_WDF_FSM_STATE_COMMIT                         0x00000001 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT1_WDF_FSM_STATE_ROLLBACK                       0x00000002 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT1_WDF_HAS_DATA                                      18:18 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_WDF_COMMIT_COUNT                                  23:19 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_STATE                                         25:24 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_STATE_IDLE                               0x00000000 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_STATE_WAITBUF                            0x00000001 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_STATE_SAVEBUF                            0x00000002 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_ANY_READY                                     26:26 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_DAQ_HAS_DATA                                  27:27 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_RDM_DEALLOC_COUNT                                 30:28 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT1_RDATA_WAIT                                        31:31 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT2                                              0x00000648 /* R--4R */
#define NV_PFALCON_FBIF_DBG_STAT2_FAULTED_PORTID                                      5:0 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT2_FAULTED_SUBID                                      12:6 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT2_FAULTED_SRCQ                                      13:13 /* R--UF */
#define NV_PFALCON_FBIF_DBG_STAT2_FAULTED_SRCQ_ARQ                             0x00000001 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT2_FAULTED_SRCQ_MRQ                             0x00000000 /* R---V */
#define NV_PFALCON_FBIF_DBG_STAT2_FAULTED_VLD                                       14:14 /* R--UF */
#define NV_PFALCON_FBIF_DBG_RDCOUNT_LO                                         0x00000650 /* R--4R */
#define NV_PFALCON_FBIF_DBG_RDCOUNT_LO_DATA                                          31:0 /* R--UF */
#define NV_PFALCON_FBIF_DBG_RDCOUNT_HI                                         0x00000654 /* R--4R */
#define NV_PFALCON_FBIF_DBG_RDCOUNT_HI_DATA                                          31:0 /* R--UF */
#define NV_PFALCON_FBIF_DBG_WRCOUNT_LO                                         0x00000658 /* R--4R */
#define NV_PFALCON_FBIF_DBG_WRCOUNT_LO_DATA                                          31:0 /* R--UF */
#define NV_PFALCON_FBIF_DBG_WRCOUNT_HI                                         0x0000065c /* R--4R */
#define NV_PFALCON_FBIF_DBG_WRCOUNT_HI_DATA                                          31:0 /* R--UF */
#endif
