ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.dwt_delay_init,"ax",%progbits
  21              		.align	1
  22              		.global	dwt_delay_init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	dwt_delay_init:
  28              	.LFB137:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "spi.h"
  22:Core/Src/main.c **** #include "usart.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include "ch390.h"
  28:Core/Src/main.c **** #include <stdio.h>
  29:Core/Src/main.c **** #include <string.h>
  30:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** #define xprintf(fmt, ...) \
  45:Core/Src/main.c ****     do { \
  46:Core/Src/main.c ****         snprintf((char*)uart1_tx_buf, sizeof(uart1_tx_buf), fmt, ##__VA_ARGS__); \
  47:Core/Src/main.c ****         HAL_UART_Transmit(&huart1, uart1_tx_buf, strlen((char*)uart1_tx_buf), 5000); \
  48:Core/Src/main.c ****     } while(0)
  49:Core/Src/main.c **** /* USER CODE END PM */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** uint8_t uart1_tx_buf[128];
  55:Core/Src/main.c **** // phy link status
  56:Core/Src/main.c **** uint8_t phy_linked = 0;
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** void dwt_delay_init(void)
  68:Core/Src/main.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  69:Core/Src/main.c ****     CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 使能DWT
  34              		.loc 1 69 5 view .LVU1
  35              		.loc 1 69 14 is_stmt 0 view .LVU2
  36 0000 074A     		ldr	r2, .L2
  37 0002 D2F8FC30 		ldr	r3, [r2, #252]
  38              		.loc 1 69 22 view .LVU3
  39 0006 43F08073 		orr	r3, r3, #16777216
  40 000a C2F8FC30 		str	r3, [r2, #252]
  70:Core/Src/main.c ****     DWT->CYCCNT = 0;                                // 复位计数器
  41              		.loc 1 70 5 is_stmt 1 view .LVU4
  42              		.loc 1 70 17 is_stmt 0 view .LVU5
  43 000e 054B     		ldr	r3, .L2+4
  44 0010 0022     		movs	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 3


  71:Core/Src/main.c ****     DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // 使能计数
  46              		.loc 1 71 5 is_stmt 1 view .LVU6
  47              		.loc 1 71 8 is_stmt 0 view .LVU7
  48 0014 1A68     		ldr	r2, [r3]
  49              		.loc 1 71 15 view .LVU8
  50 0016 42F00102 		orr	r2, r2, #1
  51 001a 1A60     		str	r2, [r3]
  72:Core/Src/main.c **** }
  52              		.loc 1 72 1 view .LVU9
  53 001c 7047     		bx	lr
  54              	.L3:
  55 001e 00BF     		.align	2
  56              	.L2:
  57 0020 00ED00E0 		.word	-536810240
  58 0024 001000E0 		.word	-536866816
  59              		.cfi_endproc
  60              	.LFE137:
  62              		.section	.rodata.ch390_print_info.str1.4,"aMS",%progbits,1
  63              		.align	2
  64              	.LC0:
  65 0000 49443A20 		.ascii	"ID: %04x%04x\015\012\000"
  65      25303478 
  65      25303478 
  65      0D0A00
  66 000f 00       		.align	2
  67              	.LC1:
  68 0010 4D41433A 		.ascii	"MAC: \000"
  68      2000
  69 0016 0000     		.align	2
  70              	.LC2:
  71 0018 25303258 		.ascii	"%02X \000"
  71      2000
  72 001e 0000     		.align	2
  73              	.LC3:
  74 0020 0D0A00   		.ascii	"\015\012\000"
  75              		.section	.text.ch390_print_info,"ax",%progbits
  76              		.align	1
  77              		.global	ch390_print_info
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	ch390_print_info:
  83              	.LFB138:
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****  * @name ch390_print_info
  76:Core/Src/main.c ****  * @brief Read and print chip's ID and MAC address
  77:Core/Src/main.c ****  */
  78:Core/Src/main.c **** void ch390_print_info()
  79:Core/Src/main.c **** {
  84              		.loc 1 79 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 8
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 30B5     		push	{r4, r5, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 4


  91              		.cfi_offset 4, -12
  92              		.cfi_offset 5, -8
  93              		.cfi_offset 14, -4
  94 0002 85B0     		sub	sp, sp, #20
  95              	.LCFI1:
  96              		.cfi_def_cfa_offset 32
  80:Core/Src/main.c ****   uint8_t i;
  97              		.loc 1 80 3 view .LVU11
  81:Core/Src/main.c ****   uint8_t mac_addr[6];
  98              		.loc 1 81 3 view .LVU12
  82:Core/Src/main.c ****   uint16_t vid = ch390_get_vendor_id();
  99              		.loc 1 82 3 view .LVU13
 100              		.loc 1 82 18 is_stmt 0 view .LVU14
 101 0004 FFF7FEFF 		bl	ch390_get_vendor_id
 102              	.LVL0:
 103 0008 0546     		mov	r5, r0
 104              	.LVL1:
  83:Core/Src/main.c ****   uint16_t pid = ch390_get_product_id();
 105              		.loc 1 83 3 is_stmt 1 view .LVU15
 106              		.loc 1 83 18 is_stmt 0 view .LVU16
 107 000a FFF7FEFF 		bl	ch390_get_product_id
 108              	.LVL2:
  84:Core/Src/main.c ****   xprintf("ID: %04x%04x\r\n", vid, pid);
 109              		.loc 1 84 3 is_stmt 1 view .LVU17
 110              		.loc 1 84 3 view .LVU18
 111 000e 294C     		ldr	r4, .L8
 112 0010 0090     		str	r0, [sp]
 113 0012 2B46     		mov	r3, r5
 114 0014 284A     		ldr	r2, .L8+4
 115 0016 8021     		movs	r1, #128
 116 0018 2046     		mov	r0, r4
 117              	.LVL3:
 118              		.loc 1 84 3 is_stmt 0 view .LVU19
 119 001a FFF7FEFF 		bl	snprintf
 120              	.LVL4:
 121              		.loc 1 84 3 is_stmt 1 discriminator 1 view .LVU20
 122 001e 2046     		mov	r0, r4
 123 0020 FFF7FEFF 		bl	strlen
 124              	.LVL5:
 125              		.loc 1 84 3 is_stmt 0 discriminator 2 view .LVU21
 126 0024 254D     		ldr	r5, .L8+8
 127              	.LVL6:
 128              		.loc 1 84 3 discriminator 2 view .LVU22
 129 0026 41F28833 		movw	r3, #5000
 130 002a 82B2     		uxth	r2, r0
 131 002c 2146     		mov	r1, r4
 132 002e 2846     		mov	r0, r5
 133 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 134              	.LVL7:
 135              		.loc 1 84 3 is_stmt 1 discriminator 3 view .LVU23
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   ch390_get_mac(mac_addr);
 136              		.loc 1 86 3 view .LVU24
 137 0034 02A8     		add	r0, sp, #8
 138 0036 FFF7FEFF 		bl	ch390_get_mac
 139              	.LVL8:
  87:Core/Src/main.c ****   xprintf("MAC: ");
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 5


 140              		.loc 1 87 3 view .LVU25
 141              		.loc 1 87 3 view .LVU26
 142 003a 214B     		ldr	r3, .L8+12
 143 003c 93E80300 		ldm	r3, {r0, r1}
 144 0040 2060     		str	r0, [r4]
 145 0042 A180     		strh	r1, [r4, #4]	@ movhi
 146              		.loc 1 87 3 discriminator 1 view .LVU27
 147 0044 2046     		mov	r0, r4
 148 0046 FFF7FEFF 		bl	strlen
 149              	.LVL9:
 150              		.loc 1 87 3 is_stmt 0 discriminator 2 view .LVU28
 151 004a 41F28833 		movw	r3, #5000
 152 004e 82B2     		uxth	r2, r0
 153 0050 2146     		mov	r1, r4
 154 0052 2846     		mov	r0, r5
 155 0054 FFF7FEFF 		bl	HAL_UART_Transmit
 156              	.LVL10:
 157              		.loc 1 87 3 is_stmt 1 discriminator 3 view .LVU29
  88:Core/Src/main.c ****   for (i = 0; i < 6; i++)
 158              		.loc 1 88 3 view .LVU30
 159              		.loc 1 88 10 is_stmt 0 view .LVU31
 160 0058 0024     		movs	r4, #0
 161              		.loc 1 88 3 view .LVU32
 162 005a 16E0     		b	.L5
 163              	.LVL11:
 164              	.L6:
  89:Core/Src/main.c ****   {
  90:Core/Src/main.c ****       xprintf("%02X ", mac_addr[i]);
 165              		.loc 1 90 7 is_stmt 1 view .LVU33
 166              		.loc 1 90 7 view .LVU34
 167 005c 04F11003 		add	r3, r4, #16
 168 0060 6B44     		add	r3, sp, r3
 169 0062 144D     		ldr	r5, .L8
 170 0064 13F8083C 		ldrb	r3, [r3, #-8]	@ zero_extendqisi2
 171 0068 164A     		ldr	r2, .L8+16
 172 006a 8021     		movs	r1, #128
 173 006c 2846     		mov	r0, r5
 174 006e FFF7FEFF 		bl	snprintf
 175              	.LVL12:
 176              		.loc 1 90 7 discriminator 1 view .LVU35
 177 0072 2846     		mov	r0, r5
 178 0074 FFF7FEFF 		bl	strlen
 179              	.LVL13:
 180              		.loc 1 90 7 is_stmt 0 discriminator 2 view .LVU36
 181 0078 41F28833 		movw	r3, #5000
 182 007c 82B2     		uxth	r2, r0
 183 007e 2946     		mov	r1, r5
 184 0080 0E48     		ldr	r0, .L8+8
 185 0082 FFF7FEFF 		bl	HAL_UART_Transmit
 186              	.LVL14:
 187              		.loc 1 90 7 is_stmt 1 discriminator 3 view .LVU37
  88:Core/Src/main.c ****   for (i = 0; i < 6; i++)
 188              		.loc 1 88 23 discriminator 3 view .LVU38
 189 0086 0134     		adds	r4, r4, #1
 190              	.LVL15:
  88:Core/Src/main.c ****   for (i = 0; i < 6; i++)
 191              		.loc 1 88 23 is_stmt 0 discriminator 3 view .LVU39
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 6


 192 0088 E4B2     		uxtb	r4, r4
 193              	.LVL16:
 194              	.L5:
  88:Core/Src/main.c ****   for (i = 0; i < 6; i++)
 195              		.loc 1 88 17 is_stmt 1 discriminator 1 view .LVU40
 196 008a 052C     		cmp	r4, #5
 197 008c E6D9     		bls	.L6
  91:Core/Src/main.c ****   }
  92:Core/Src/main.c ****   xprintf("\r\n");
 198              		.loc 1 92 3 view .LVU41
 199              		.loc 1 92 3 view .LVU42
 200 008e 094C     		ldr	r4, .L8
 201              	.LVL17:
 202              		.loc 1 92 3 is_stmt 0 view .LVU43
 203 0090 0D4B     		ldr	r3, .L8+20
 204 0092 1B68     		ldr	r3, [r3]
 205 0094 2380     		strh	r3, [r4]	@ movhi
 206 0096 1B0C     		lsrs	r3, r3, #16
 207 0098 A370     		strb	r3, [r4, #2]
 208              		.loc 1 92 3 is_stmt 1 discriminator 1 view .LVU44
 209 009a 2046     		mov	r0, r4
 210 009c FFF7FEFF 		bl	strlen
 211              	.LVL18:
 212              		.loc 1 92 3 is_stmt 0 discriminator 2 view .LVU45
 213 00a0 41F28833 		movw	r3, #5000
 214 00a4 82B2     		uxth	r2, r0
 215 00a6 2146     		mov	r1, r4
 216 00a8 0448     		ldr	r0, .L8+8
 217 00aa FFF7FEFF 		bl	HAL_UART_Transmit
 218              	.LVL19:
 219              		.loc 1 92 3 is_stmt 1 discriminator 3 view .LVU46
  93:Core/Src/main.c **** }
 220              		.loc 1 93 1 is_stmt 0 view .LVU47
 221 00ae 05B0     		add	sp, sp, #20
 222              	.LCFI2:
 223              		.cfi_def_cfa_offset 12
 224              		@ sp needed
 225 00b0 30BD     		pop	{r4, r5, pc}
 226              	.L9:
 227 00b2 00BF     		.align	2
 228              	.L8:
 229 00b4 00000000 		.word	uart1_tx_buf
 230 00b8 00000000 		.word	.LC0
 231 00bc 00000000 		.word	huart1
 232 00c0 10000000 		.word	.LC1
 233 00c4 18000000 		.word	.LC2
 234 00c8 20000000 		.word	.LC3
 235              		.cfi_endproc
 236              	.LFE138:
 238              		.section	.text.init_packet_data,"ax",%progbits
 239              		.align	1
 240              		.global	init_packet_data
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	init_packet_data:
 246              	.LFB139:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 7


  94:Core/Src/main.c **** 
  95:Core/Src/main.c **** // Random packet data for send test
  96:Core/Src/main.c **** #define TEST_DATA_LEN 600
  97:Core/Src/main.c **** #define CH390_PKT_MAX   1536    /* Received packet max size */
  98:Core/Src/main.c **** uint8_t packet_data[TEST_DATA_LEN];
  99:Core/Src/main.c **** uint8_t receive_buff[CH390_PKT_MAX];
 100:Core/Src/main.c **** void init_packet_data()
 101:Core/Src/main.c **** {
 247              		.loc 1 101 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 102:Core/Src/main.c ****     int i;
 252              		.loc 1 102 5 view .LVU49
 103:Core/Src/main.c ****     for(i = 0; i < TEST_DATA_LEN; i++)
 253              		.loc 1 103 5 view .LVU50
 254              	.LVL20:
 255              		.loc 1 103 11 is_stmt 0 view .LVU51
 256 0000 0023     		movs	r3, #0
 257              		.loc 1 103 5 view .LVU52
 258 0002 02E0     		b	.L11
 259              	.LVL21:
 260              	.L12:
 104:Core/Src/main.c ****     {
 105:Core/Src/main.c ****         packet_data[i] = i;
 261              		.loc 1 105 9 is_stmt 1 view .LVU53
 262              		.loc 1 105 24 is_stmt 0 view .LVU54
 263 0004 034A     		ldr	r2, .L13
 264 0006 D354     		strb	r3, [r2, r3]
 103:Core/Src/main.c ****     for(i = 0; i < TEST_DATA_LEN; i++)
 265              		.loc 1 103 36 is_stmt 1 discriminator 3 view .LVU55
 266 0008 0133     		adds	r3, r3, #1
 267              	.LVL22:
 268              	.L11:
 103:Core/Src/main.c ****     for(i = 0; i < TEST_DATA_LEN; i++)
 269              		.loc 1 103 18 discriminator 1 view .LVU56
 270 000a B3F5167F 		cmp	r3, #600
 271 000e F9DB     		blt	.L12
 106:Core/Src/main.c ****     }
 107:Core/Src/main.c **** }
 272              		.loc 1 107 1 is_stmt 0 view .LVU57
 273 0010 7047     		bx	lr
 274              	.L14:
 275 0012 00BF     		.align	2
 276              	.L13:
 277 0014 00000000 		.word	packet_data
 278              		.cfi_endproc
 279              	.LFE139:
 281              		.section	.rodata.print_packet.str1.4,"aMS",%progbits,1
 282              		.align	2
 283              	.LC4:
 284 0000 2D2D2D2D 		.ascii	"------------------\015\012Packet length: %d\000"
 284      2D2D2D2D 
 284      2D2D2D2D 
 284      2D2D2D2D 
 284      2D2D0D0A 
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 8


 285 0026 0000     		.align	2
 286              	.LC5:
 287 0028 0D0A2530 		.ascii	"\015\012%04x   \000"
 287      34782020 
 287      2000
 288 0032 0000     		.align	2
 289              	.LC6:
 290 0034 25303278 		.ascii	"%02x \000"
 290      2000
 291              		.section	.text.print_packet,"ax",%progbits
 292              		.align	1
 293              		.global	print_packet
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	print_packet:
 299              	.LVL23:
 300              	.LFB140:
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** void print_packet(uint8_t *buff, uint16_t length)
 110:Core/Src/main.c **** {
 301              		.loc 1 110 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		.loc 1 110 1 is_stmt 0 view .LVU59
 306 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 307              	.LCFI3:
 308              		.cfi_def_cfa_offset 24
 309              		.cfi_offset 3, -24
 310              		.cfi_offset 4, -20
 311              		.cfi_offset 5, -16
 312              		.cfi_offset 6, -12
 313              		.cfi_offset 7, -8
 314              		.cfi_offset 14, -4
 315 0002 0746     		mov	r7, r0
 316 0004 0E46     		mov	r6, r1
 111:Core/Src/main.c **** 		int i;
 317              		.loc 1 111 3 is_stmt 1 view .LVU60
 112:Core/Src/main.c ****     xprintf("------------------\r\n"
 318              		.loc 1 112 5 view .LVU61
 319              		.loc 1 112 5 view .LVU62
 320 0006 264C     		ldr	r4, .L21
 321 0008 0B46     		mov	r3, r1
 322 000a 264A     		ldr	r2, .L21+4
 323 000c 8021     		movs	r1, #128
 324              	.LVL24:
 325              		.loc 1 112 5 is_stmt 0 view .LVU63
 326 000e 2046     		mov	r0, r4
 327              	.LVL25:
 328              		.loc 1 112 5 view .LVU64
 329 0010 FFF7FEFF 		bl	snprintf
 330              	.LVL26:
 331              		.loc 1 112 5 is_stmt 1 discriminator 1 view .LVU65
 332 0014 2046     		mov	r0, r4
 333 0016 FFF7FEFF 		bl	strlen
 334              	.LVL27:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 9


 335              		.loc 1 112 5 is_stmt 0 discriminator 2 view .LVU66
 336 001a 41F28833 		movw	r3, #5000
 337 001e 82B2     		uxth	r2, r0
 338 0020 2146     		mov	r1, r4
 339 0022 2148     		ldr	r0, .L21+8
 340 0024 FFF7FEFF 		bl	HAL_UART_Transmit
 341              	.LVL28:
 342              		.loc 1 112 5 is_stmt 1 discriminator 3 view .LVU67
 113:Core/Src/main.c ****            "Packet length: %d", length);
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     for(i = 0; i < length; i++)
 343              		.loc 1 115 5 view .LVU68
 344              		.loc 1 115 11 is_stmt 0 view .LVU69
 345 0028 0024     		movs	r4, #0
 346              		.loc 1 115 5 view .LVU70
 347 002a 11E0     		b	.L16
 348              	.LVL29:
 349              	.L17:
 116:Core/Src/main.c ****     {
 117:Core/Src/main.c ****         if(i % 16 == 0)
 118:Core/Src/main.c ****         {
 119:Core/Src/main.c ****             xprintf("\r\n%04x   ", i);
 350              		.loc 1 119 13 is_stmt 1 discriminator 1 view .LVU71
 120:Core/Src/main.c ****         }
 121:Core/Src/main.c ****         xprintf("%02x ", buff[i]);
 351              		.loc 1 121 9 view .LVU72
 352              		.loc 1 121 9 view .LVU73
 353 002c 1C4D     		ldr	r5, .L21
 354 002e 3B5D     		ldrb	r3, [r7, r4]	@ zero_extendqisi2
 355 0030 1E4A     		ldr	r2, .L21+12
 356 0032 8021     		movs	r1, #128
 357 0034 2846     		mov	r0, r5
 358 0036 FFF7FEFF 		bl	snprintf
 359              	.LVL30:
 360              		.loc 1 121 9 discriminator 1 view .LVU74
 361 003a 2846     		mov	r0, r5
 362 003c FFF7FEFF 		bl	strlen
 363              	.LVL31:
 364              		.loc 1 121 9 is_stmt 0 discriminator 2 view .LVU75
 365 0040 41F28833 		movw	r3, #5000
 366 0044 82B2     		uxth	r2, r0
 367 0046 2946     		mov	r1, r5
 368 0048 1748     		ldr	r0, .L21+8
 369 004a FFF7FEFF 		bl	HAL_UART_Transmit
 370              	.LVL32:
 371              		.loc 1 121 9 is_stmt 1 discriminator 3 view .LVU76
 115:Core/Src/main.c ****     {
 372              		.loc 1 115 29 discriminator 2 view .LVU77
 373 004e 0134     		adds	r4, r4, #1
 374              	.LVL33:
 375              	.L16:
 115:Core/Src/main.c ****     {
 376              		.loc 1 115 18 discriminator 1 view .LVU78
 377 0050 A642     		cmp	r6, r4
 378 0052 14DD     		ble	.L20
 117:Core/Src/main.c ****         {
 379              		.loc 1 117 9 view .LVU79
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 10


 117:Core/Src/main.c ****         {
 380              		.loc 1 117 11 is_stmt 0 view .LVU80
 381 0054 14F00F0F 		tst	r4, #15
 382 0058 E8D1     		bne	.L17
 119:Core/Src/main.c ****         }
 383              		.loc 1 119 13 is_stmt 1 view .LVU81
 119:Core/Src/main.c ****         }
 384              		.loc 1 119 13 view .LVU82
 385 005a 114D     		ldr	r5, .L21
 386 005c 2346     		mov	r3, r4
 387 005e 144A     		ldr	r2, .L21+16
 388 0060 8021     		movs	r1, #128
 389 0062 2846     		mov	r0, r5
 390 0064 FFF7FEFF 		bl	snprintf
 391              	.LVL34:
 119:Core/Src/main.c ****         }
 392              		.loc 1 119 13 discriminator 1 view .LVU83
 393 0068 2846     		mov	r0, r5
 394 006a FFF7FEFF 		bl	strlen
 395              	.LVL35:
 119:Core/Src/main.c ****         }
 396              		.loc 1 119 13 is_stmt 0 discriminator 2 view .LVU84
 397 006e 41F28833 		movw	r3, #5000
 398 0072 82B2     		uxth	r2, r0
 399 0074 2946     		mov	r1, r5
 400 0076 0C48     		ldr	r0, .L21+8
 401 0078 FFF7FEFF 		bl	HAL_UART_Transmit
 402              	.LVL36:
 403 007c D6E7     		b	.L17
 404              	.L20:
 122:Core/Src/main.c ****     }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     xprintf("\r\n");
 405              		.loc 1 124 5 is_stmt 1 view .LVU85
 406              		.loc 1 124 5 view .LVU86
 407 007e 084C     		ldr	r4, .L21
 408              	.LVL37:
 409              		.loc 1 124 5 is_stmt 0 view .LVU87
 410 0080 0C4B     		ldr	r3, .L21+20
 411 0082 1B68     		ldr	r3, [r3]
 412 0084 2380     		strh	r3, [r4]	@ movhi
 413 0086 1B0C     		lsrs	r3, r3, #16
 414 0088 A370     		strb	r3, [r4, #2]
 415              		.loc 1 124 5 is_stmt 1 discriminator 1 view .LVU88
 416 008a 2046     		mov	r0, r4
 417 008c FFF7FEFF 		bl	strlen
 418              	.LVL38:
 419              		.loc 1 124 5 is_stmt 0 discriminator 2 view .LVU89
 420 0090 41F28833 		movw	r3, #5000
 421 0094 82B2     		uxth	r2, r0
 422 0096 2146     		mov	r1, r4
 423 0098 0348     		ldr	r0, .L21+8
 424 009a FFF7FEFF 		bl	HAL_UART_Transmit
 425              	.LVL39:
 426              		.loc 1 124 5 is_stmt 1 discriminator 3 view .LVU90
 125:Core/Src/main.c **** }
 427              		.loc 1 125 1 is_stmt 0 view .LVU91
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 11


 428 009e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 429              	.LVL40:
 430              	.L22:
 431              		.loc 1 125 1 view .LVU92
 432              		.align	2
 433              	.L21:
 434 00a0 00000000 		.word	uart1_tx_buf
 435 00a4 00000000 		.word	.LC4
 436 00a8 00000000 		.word	huart1
 437 00ac 34000000 		.word	.LC6
 438 00b0 28000000 		.word	.LC5
 439 00b4 20000000 		.word	.LC3
 440              		.cfi_endproc
 441              	.LFE140:
 443              		.section	.rodata.ch390_int_handler.str1.4,"aMS",%progbits,1
 444              		.align	2
 445              	.LC7:
 446 0000 4C696E6B 		.ascii	"Link status: %d\015\012\000"
 446      20737461 
 446      7475733A 
 446      2025640D 
 446      0A00
 447 0012 0000     		.align	2
 448              	.LC8:
 449 0014 52656365 		.ascii	"Receive overflow\015\012\000"
 449      69766520 
 449      6F766572 
 449      666C6F77 
 449      0D0A00
 450 0027 00       		.align	2
 451              	.LC9:
 452 0028 4F766572 		.ascii	"Overflow counter overflow\015\012\000"
 452      666C6F77 
 452      20636F75 
 452      6E746572 
 452      206F7665 
 453              		.section	.text.ch390_int_handler,"ax",%progbits
 454              		.align	1
 455              		.global	ch390_int_handler
 456              		.syntax unified
 457              		.thumb
 458              		.thumb_func
 460              	ch390_int_handler:
 461              	.LFB141:
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** /**
 128:Core/Src/main.c ****  * @name ch390_int_handler
 129:Core/Src/main.c ****  * @brief Handle CH390 interrupt events, include packet receive
 130:Core/Src/main.c ****  */
 131:Core/Src/main.c **** void ch390_int_handler()
 132:Core/Src/main.c **** {
 462              		.loc 1 132 1 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 8
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 467              	.LCFI4:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 12


 468              		.cfi_def_cfa_offset 20
 469              		.cfi_offset 4, -20
 470              		.cfi_offset 5, -16
 471              		.cfi_offset 6, -12
 472              		.cfi_offset 7, -8
 473              		.cfi_offset 14, -4
 474 0002 83B0     		sub	sp, sp, #12
 475              	.LCFI5:
 476              		.cfi_def_cfa_offset 32
 133:Core/Src/main.c ****   uint8_t int_status = ch390_get_int_status();
 477              		.loc 1 133 3 view .LVU94
 478              		.loc 1 133 24 is_stmt 0 view .LVU95
 479 0004 FFF7FEFF 		bl	ch390_get_int_status
 480              	.LVL41:
 481 0008 0446     		mov	r4, r0
 482              	.LVL42:
 134:Core/Src/main.c ****   // Link status changed
 135:Core/Src/main.c ****   if(int_status & ISR_LNKCHG)
 483              		.loc 1 135 3 is_stmt 1 view .LVU96
 484              		.loc 1 135 5 is_stmt 0 view .LVU97
 485 000a 10F0200F 		tst	r0, #32
 486 000e 0CD1     		bne	.L33
 487              	.LVL43:
 488              	.L24:
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     HAL_Delay(65);
 138:Core/Src/main.c ****     phy_linked = ch390_get_link_status();
 139:Core/Src/main.c ****     xprintf("Link status: %d\r\n", phy_linked);
 140:Core/Src/main.c ****     ch390_write_reg(CH390_ISR, ISR_LNKCHG);
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   // Receive overflow
 143:Core/Src/main.c ****   if(int_status & ISR_ROS) 
 489              		.loc 1 143 3 is_stmt 1 view .LVU98
 490              		.loc 1 143 5 is_stmt 0 view .LVU99
 491 0010 14F0040F 		tst	r4, #4
 492 0014 26D1     		bne	.L34
 493              	.L25:
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     xprintf("Receive overflow\r\n");
 146:Core/Src/main.c ****     uint8_t rx_status = 0;
 147:Core/Src/main.c ****     uint32_t length = 0;
 148:Core/Src/main.c ****     while((length = ch390_receive_packet(receive_buff, &rx_status)) != 0)
 149:Core/Src/main.c ****     {
 150:Core/Src/main.c ****       // printf("Rx: %d\r\n", length);
 151:Core/Src/main.c ****       print_packet(receive_buff, length);
 152:Core/Src/main.c ****     }
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c ****   // Receive overflow counter overflow
 155:Core/Src/main.c ****   if(int_status & ISR_ROO) xprintf("Overflow counter overflow\r\n");
 494              		.loc 1 155 3 is_stmt 1 view .LVU100
 495              		.loc 1 155 5 is_stmt 0 view .LVU101
 496 0016 14F0080F 		tst	r4, #8
 497 001a 48D1     		bne	.L35
 498              	.L28:
 499              		.loc 1 155 28 is_stmt 1 discriminator 3 view .LVU102
 156:Core/Src/main.c ****   // Packet transmitted
 157:Core/Src/main.c **** //  if(int_status & ISR_PT) printf("Packet sent\r\n");
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 13


 158:Core/Src/main.c ****   // Packet received
 159:Core/Src/main.c ****   if(int_status & ISR_PR)
 500              		.loc 1 159 3 view .LVU103
 501              		.loc 1 159 5 is_stmt 0 view .LVU104
 502 001c 14F0010F 		tst	r4, #1
 503 0020 66D0     		beq	.L23
 504              	.LBB4:
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****       /* Multiple packets may be received in a single packet receive
 162:Core/Src/main.c ****        * event. So "ch390_receive_packet" should be called until the
 163:Core/Src/main.c ****        * return value is 0. Otherwise data will accumulate in RX SRAM
 164:Core/Src/main.c ****        * and cause overflow. */
 165:Core/Src/main.c ****       uint8_t rx_status = 0;
 505              		.loc 1 165 7 is_stmt 1 view .LVU105
 506              		.loc 1 165 15 is_stmt 0 view .LVU106
 507 0022 0023     		movs	r3, #0
 508 0024 8DF80730 		strb	r3, [sp, #7]
 166:Core/Src/main.c ****       uint32_t length = 0;
 509              		.loc 1 166 7 is_stmt 1 view .LVU107
 510              	.LVL44:
 167:Core/Src/main.c ****       while((length = ch390_receive_packet(receive_buff, &rx_status)) != 0)
 511              		.loc 1 167 7 view .LVU108
 512              		.loc 1 167 12 is_stmt 0 view .LVU109
 513 0028 5AE0     		b	.L30
 514              	.LVL45:
 515              	.L33:
 516              		.loc 1 167 12 view .LVU110
 517              	.LBE4:
 137:Core/Src/main.c ****     phy_linked = ch390_get_link_status();
 518              		.loc 1 137 5 is_stmt 1 view .LVU111
 519 002a 4120     		movs	r0, #65
 520              	.LVL46:
 137:Core/Src/main.c ****     phy_linked = ch390_get_link_status();
 521              		.loc 1 137 5 is_stmt 0 view .LVU112
 522 002c FFF7FEFF 		bl	HAL_Delay
 523              	.LVL47:
 138:Core/Src/main.c ****     xprintf("Link status: %d\r\n", phy_linked);
 524              		.loc 1 138 5 is_stmt 1 view .LVU113
 138:Core/Src/main.c ****     xprintf("Link status: %d\r\n", phy_linked);
 525              		.loc 1 138 18 is_stmt 0 view .LVU114
 526 0030 FFF7FEFF 		bl	ch390_get_link_status
 527              	.LVL48:
 138:Core/Src/main.c ****     xprintf("Link status: %d\r\n", phy_linked);
 528              		.loc 1 138 16 discriminator 1 view .LVU115
 529 0034 2F4B     		ldr	r3, .L36
 530 0036 1870     		strb	r0, [r3]
 139:Core/Src/main.c ****     ch390_write_reg(CH390_ISR, ISR_LNKCHG);
 531              		.loc 1 139 5 is_stmt 1 view .LVU116
 139:Core/Src/main.c ****     ch390_write_reg(CH390_ISR, ISR_LNKCHG);
 532              		.loc 1 139 5 view .LVU117
 533 0038 2F4D     		ldr	r5, .L36+4
 534 003a C3B2     		uxtb	r3, r0
 535 003c 2F4A     		ldr	r2, .L36+8
 536 003e 8021     		movs	r1, #128
 537 0040 2846     		mov	r0, r5
 538 0042 FFF7FEFF 		bl	snprintf
 539              	.LVL49:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 14


 139:Core/Src/main.c ****     ch390_write_reg(CH390_ISR, ISR_LNKCHG);
 540              		.loc 1 139 5 discriminator 1 view .LVU118
 541 0046 2846     		mov	r0, r5
 542 0048 FFF7FEFF 		bl	strlen
 543              	.LVL50:
 139:Core/Src/main.c ****     ch390_write_reg(CH390_ISR, ISR_LNKCHG);
 544              		.loc 1 139 5 is_stmt 0 discriminator 2 view .LVU119
 545 004c 41F28833 		movw	r3, #5000
 546 0050 82B2     		uxth	r2, r0
 547 0052 2946     		mov	r1, r5
 548 0054 2A48     		ldr	r0, .L36+12
 549 0056 FFF7FEFF 		bl	HAL_UART_Transmit
 550              	.LVL51:
 139:Core/Src/main.c ****     ch390_write_reg(CH390_ISR, ISR_LNKCHG);
 551              		.loc 1 139 5 is_stmt 1 discriminator 3 view .LVU120
 140:Core/Src/main.c ****   }
 552              		.loc 1 140 5 view .LVU121
 553 005a 2021     		movs	r1, #32
 554 005c 7E20     		movs	r0, #126
 555 005e FFF7FEFF 		bl	ch390_write_reg
 556              	.LVL52:
 557 0062 D5E7     		b	.L24
 558              	.L34:
 559              	.LBB5:
 145:Core/Src/main.c ****     uint8_t rx_status = 0;
 560              		.loc 1 145 5 view .LVU122
 145:Core/Src/main.c ****     uint8_t rx_status = 0;
 561              		.loc 1 145 5 view .LVU123
 562 0064 244F     		ldr	r7, .L36+4
 563 0066 3D46     		mov	r5, r7
 564 0068 264E     		ldr	r6, .L36+16
 565 006a 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 566 006c 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 567 006e 3368     		ldr	r3, [r6]
 568 0070 25F8023B 		strh	r3, [r5], #2	@ movhi
 569 0074 1B0C     		lsrs	r3, r3, #16
 570 0076 2B70     		strb	r3, [r5]
 145:Core/Src/main.c ****     uint8_t rx_status = 0;
 571              		.loc 1 145 5 discriminator 1 view .LVU124
 572 0078 3846     		mov	r0, r7
 573 007a FFF7FEFF 		bl	strlen
 574              	.LVL53:
 145:Core/Src/main.c ****     uint8_t rx_status = 0;
 575              		.loc 1 145 5 is_stmt 0 discriminator 2 view .LVU125
 576 007e 41F28833 		movw	r3, #5000
 577 0082 82B2     		uxth	r2, r0
 578 0084 3946     		mov	r1, r7
 579 0086 1E48     		ldr	r0, .L36+12
 580 0088 FFF7FEFF 		bl	HAL_UART_Transmit
 581              	.LVL54:
 145:Core/Src/main.c ****     uint8_t rx_status = 0;
 582              		.loc 1 145 5 is_stmt 1 discriminator 3 view .LVU126
 146:Core/Src/main.c ****     uint32_t length = 0;
 583              		.loc 1 146 5 view .LVU127
 146:Core/Src/main.c ****     uint32_t length = 0;
 584              		.loc 1 146 13 is_stmt 0 view .LVU128
 585 008c 0023     		movs	r3, #0
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 15


 586 008e 8DF80730 		strb	r3, [sp, #7]
 147:Core/Src/main.c ****     while((length = ch390_receive_packet(receive_buff, &rx_status)) != 0)
 587              		.loc 1 147 5 is_stmt 1 view .LVU129
 588              	.LVL55:
 148:Core/Src/main.c ****     {
 589              		.loc 1 148 5 view .LVU130
 148:Core/Src/main.c ****     {
 590              		.loc 1 148 10 is_stmt 0 view .LVU131
 591 0092 03E0     		b	.L26
 592              	.LVL56:
 593              	.L27:
 151:Core/Src/main.c ****     }
 594              		.loc 1 151 7 is_stmt 1 view .LVU132
 595 0094 89B2     		uxth	r1, r1
 596 0096 1C48     		ldr	r0, .L36+20
 597              	.LVL57:
 151:Core/Src/main.c ****     }
 598              		.loc 1 151 7 is_stmt 0 view .LVU133
 599 0098 FFF7FEFF 		bl	print_packet
 600              	.LVL58:
 601              	.L26:
 148:Core/Src/main.c ****     {
 602              		.loc 1 148 69 is_stmt 1 view .LVU134
 148:Core/Src/main.c ****     {
 603              		.loc 1 148 21 is_stmt 0 view .LVU135
 604 009c 0DF10701 		add	r1, sp, #7
 605 00a0 1948     		ldr	r0, .L36+20
 606 00a2 FFF7FEFF 		bl	ch390_receive_packet
 607              	.LVL59:
 148:Core/Src/main.c ****     {
 608              		.loc 1 148 69 discriminator 1 view .LVU136
 609 00a6 0146     		mov	r1, r0
 610 00a8 0028     		cmp	r0, #0
 611 00aa F3D1     		bne	.L27
 612 00ac B3E7     		b	.L25
 613              	.LVL60:
 614              	.L35:
 148:Core/Src/main.c ****     {
 615              		.loc 1 148 69 discriminator 1 view .LVU137
 616              	.LBE5:
 155:Core/Src/main.c ****   // Packet transmitted
 617              		.loc 1 155 28 is_stmt 1 discriminator 1 view .LVU138
 155:Core/Src/main.c ****   // Packet transmitted
 618              		.loc 1 155 28 discriminator 1 view .LVU139
 619 00ae 124E     		ldr	r6, .L36+4
 620 00b0 B446     		mov	ip, r6
 621 00b2 164D     		ldr	r5, .L36+24
 622 00b4 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 623 00b6 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 624 00ba 95E80700 		ldm	r5, {r0, r1, r2}
 625 00be 8CE80700 		stm	ip, {r0, r1, r2}
 155:Core/Src/main.c ****   // Packet transmitted
 626              		.loc 1 155 28 discriminator 1 view .LVU140
 627 00c2 3046     		mov	r0, r6
 628 00c4 FFF7FEFF 		bl	strlen
 629              	.LVL61:
 155:Core/Src/main.c ****   // Packet transmitted
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 16


 630              		.loc 1 155 28 is_stmt 0 discriminator 2 view .LVU141
 631 00c8 41F28833 		movw	r3, #5000
 632 00cc 82B2     		uxth	r2, r0
 633 00ce 3146     		mov	r1, r6
 634 00d0 0B48     		ldr	r0, .L36+12
 635 00d2 FFF7FEFF 		bl	HAL_UART_Transmit
 636              	.LVL62:
 637 00d6 A1E7     		b	.L28
 638              	.LVL63:
 639              	.L31:
 640              	.LBB6:
 168:Core/Src/main.c ****       {
 169:Core/Src/main.c ****           /* Notice, the last 4 bytes of the received data are CRC */
 170:Core/Src/main.c ****           // printf("Rx: %d\r\n", length);
 171:Core/Src/main.c ****           print_packet(receive_buff, length);
 641              		.loc 1 171 11 is_stmt 1 view .LVU142
 642 00d8 89B2     		uxth	r1, r1
 643 00da 0B48     		ldr	r0, .L36+20
 644              	.LVL64:
 645              		.loc 1 171 11 is_stmt 0 view .LVU143
 646 00dc FFF7FEFF 		bl	print_packet
 647              	.LVL65:
 648              	.L30:
 167:Core/Src/main.c ****       {
 649              		.loc 1 167 71 is_stmt 1 view .LVU144
 167:Core/Src/main.c ****       {
 650              		.loc 1 167 23 is_stmt 0 view .LVU145
 651 00e0 0DF10701 		add	r1, sp, #7
 652 00e4 0848     		ldr	r0, .L36+20
 653 00e6 FFF7FEFF 		bl	ch390_receive_packet
 654              	.LVL66:
 167:Core/Src/main.c ****       {
 655              		.loc 1 167 71 discriminator 1 view .LVU146
 656 00ea 0146     		mov	r1, r0
 657 00ec 0028     		cmp	r0, #0
 658 00ee F3D1     		bne	.L31
 659              	.LVL67:
 660              	.L23:
 167:Core/Src/main.c ****       {
 661              		.loc 1 167 71 discriminator 1 view .LVU147
 662              	.LBE6:
 172:Core/Src/main.c ****       }
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c **** }
 663              		.loc 1 174 1 view .LVU148
 664 00f0 03B0     		add	sp, sp, #12
 665              	.LCFI6:
 666              		.cfi_def_cfa_offset 20
 667              		@ sp needed
 668 00f2 F0BD     		pop	{r4, r5, r6, r7, pc}
 669              	.L37:
 670              		.align	2
 671              	.L36:
 672 00f4 00000000 		.word	phy_linked
 673 00f8 00000000 		.word	uart1_tx_buf
 674 00fc 00000000 		.word	.LC7
 675 0100 00000000 		.word	huart1
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 17


 676 0104 14000000 		.word	.LC8
 677 0108 00000000 		.word	receive_buff
 678 010c 28000000 		.word	.LC9
 679              		.cfi_endproc
 680              	.LFE141:
 682              		.section	.text.Error_Handler,"ax",%progbits
 683              		.align	1
 684              		.global	Error_Handler
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	Error_Handler:
 690              	.LFB144:
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /* USER CODE END 0 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** /**
 179:Core/Src/main.c ****   * @brief  The application entry point.
 180:Core/Src/main.c ****   * @retval int
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c **** int main(void)
 183:Core/Src/main.c **** {
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE END 1 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 192:Core/Src/main.c ****   HAL_Init();
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END Init */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* Configure the system clock */
 199:Core/Src/main.c ****   SystemClock_Config();
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 202:Core/Src/main.c ****   dwt_delay_init();
 203:Core/Src/main.c ****   /* USER CODE END SysInit */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* Initialize all configured peripherals */
 206:Core/Src/main.c ****   MX_GPIO_Init();
 207:Core/Src/main.c ****   MX_USART1_UART_Init();
 208:Core/Src/main.c ****   MX_SPI2_Init();
 209:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 210:Core/Src/main.c ****   ch390_software_reset();
 211:Core/Src/main.c ****   HAL_Delay(10);
 212:Core/Src/main.c ****   ch390_default_config();
 213:Core/Src/main.c ****   ch390_print_info();
 214:Core/Src/main.c ****   init_packet_data(); 
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   //ch390_send_packet(packet_data, TEST_DATA_LEN);
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 18


 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* Infinite loop */
 221:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 222:Core/Src/main.c ****   while (1)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     /* USER CODE END WHILE */
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 227:Core/Src/main.c ****     if(ch390_get_int_pin())
 228:Core/Src/main.c ****     {
 229:Core/Src/main.c ****       ch390_int_handler();
 230:Core/Src/main.c ****     }
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****     if(phy_linked)
 233:Core/Src/main.c ****     {
 234:Core/Src/main.c ****   //    xprintf("ok o\n");
 235:Core/Src/main.c ****       ch390_send_packet(packet_data, TEST_DATA_LEN);
 236:Core/Src/main.c ****     }
 237:Core/Src/main.c ****     
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE END 3 */
 240:Core/Src/main.c **** }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** /**
 243:Core/Src/main.c ****   * @brief System Clock Configuration
 244:Core/Src/main.c ****   * @retval None
 245:Core/Src/main.c ****   */
 246:Core/Src/main.c **** void SystemClock_Config(void)
 247:Core/Src/main.c **** {
 248:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 249:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 252:Core/Src/main.c ****   */
 253:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 254:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 257:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 260:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 261:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 262:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 263:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 266:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 267:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 268:Core/Src/main.c ****   {
 269:Core/Src/main.c ****     Error_Handler();
 270:Core/Src/main.c ****   }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 275:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 19


 276:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 277:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 278:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 279:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c **** }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** /* USER CODE END 4 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 293:Core/Src/main.c ****   * @retval None
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c **** void Error_Handler(void)
 296:Core/Src/main.c **** {
 691              		.loc 1 296 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ Volatile: function does not return.
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 297:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 298:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 299:Core/Src/main.c ****   __disable_irq();
 697              		.loc 1 299 3 view .LVU150
 698              	.LBB7:
 699              	.LBI7:
 700              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 20


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 21


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 22


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 23


 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 24


 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 25


 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 26


 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 27


 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 28


 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 29


 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 30


 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 31


 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 32


 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 33


 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 34


 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 35


 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 36


 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 701              		.loc 2 960 27 view .LVU151
 702              	.LBB8:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 703              		.loc 2 962 3 view .LVU152
 704              		.syntax unified
 705              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 706 0000 72B6     		cpsid i
 707              	@ 0 "" 2
 708              		.thumb
 709              		.syntax unified
 710              	.L39:
 711              	.LBE8:
 712              	.LBE7:
 300:Core/Src/main.c ****   while (1)
 713              		.loc 1 300 3 view .LVU153
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****   }
 714              		.loc 1 302 3 view .LVU154
 300:Core/Src/main.c ****   while (1)
 715              		.loc 1 300 9 view .LVU155
 716 0002 FEE7     		b	.L39
 717              		.cfi_endproc
 718              	.LFE144:
 720              		.section	.text.SystemClock_Config,"ax",%progbits
 721              		.align	1
 722              		.global	SystemClock_Config
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 727              	SystemClock_Config:
 728              	.LFB143:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 37


 247:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 729              		.loc 1 247 1 view -0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 80
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733 0000 00B5     		push	{lr}
 734              	.LCFI7:
 735              		.cfi_def_cfa_offset 4
 736              		.cfi_offset 14, -4
 737 0002 95B0     		sub	sp, sp, #84
 738              	.LCFI8:
 739              		.cfi_def_cfa_offset 88
 248:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 740              		.loc 1 248 3 view .LVU157
 248:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 741              		.loc 1 248 22 is_stmt 0 view .LVU158
 742 0004 3022     		movs	r2, #48
 743 0006 0021     		movs	r1, #0
 744 0008 08A8     		add	r0, sp, #32
 745 000a FFF7FEFF 		bl	memset
 746              	.LVL68:
 249:Core/Src/main.c **** 
 747              		.loc 1 249 3 is_stmt 1 view .LVU159
 249:Core/Src/main.c **** 
 748              		.loc 1 249 22 is_stmt 0 view .LVU160
 749 000e 0023     		movs	r3, #0
 750 0010 0393     		str	r3, [sp, #12]
 751 0012 0493     		str	r3, [sp, #16]
 752 0014 0593     		str	r3, [sp, #20]
 753 0016 0693     		str	r3, [sp, #24]
 754 0018 0793     		str	r3, [sp, #28]
 253:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 755              		.loc 1 253 3 is_stmt 1 view .LVU161
 756              	.LBB9:
 253:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 757              		.loc 1 253 3 view .LVU162
 758 001a 0193     		str	r3, [sp, #4]
 253:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 759              		.loc 1 253 3 view .LVU163
 760 001c 204A     		ldr	r2, .L46
 761 001e 116C     		ldr	r1, [r2, #64]
 762 0020 41F08051 		orr	r1, r1, #268435456
 763 0024 1164     		str	r1, [r2, #64]
 253:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 764              		.loc 1 253 3 view .LVU164
 765 0026 126C     		ldr	r2, [r2, #64]
 766 0028 02F08052 		and	r2, r2, #268435456
 767 002c 0192     		str	r2, [sp, #4]
 253:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 768              		.loc 1 253 3 view .LVU165
 769 002e 019A     		ldr	r2, [sp, #4]
 770              	.LBE9:
 253:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 771              		.loc 1 253 3 view .LVU166
 254:Core/Src/main.c **** 
 772              		.loc 1 254 3 view .LVU167
 773              	.LBB10:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 38


 254:Core/Src/main.c **** 
 774              		.loc 1 254 3 view .LVU168
 775 0030 0293     		str	r3, [sp, #8]
 254:Core/Src/main.c **** 
 776              		.loc 1 254 3 view .LVU169
 777 0032 1C4B     		ldr	r3, .L46+4
 778 0034 1A68     		ldr	r2, [r3]
 779 0036 42F48042 		orr	r2, r2, #16384
 780 003a 1A60     		str	r2, [r3]
 254:Core/Src/main.c **** 
 781              		.loc 1 254 3 view .LVU170
 782 003c 1B68     		ldr	r3, [r3]
 783 003e 03F48043 		and	r3, r3, #16384
 784 0042 0293     		str	r3, [sp, #8]
 254:Core/Src/main.c **** 
 785              		.loc 1 254 3 view .LVU171
 786 0044 029B     		ldr	r3, [sp, #8]
 787              	.LBE10:
 254:Core/Src/main.c **** 
 788              		.loc 1 254 3 view .LVU172
 259:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 789              		.loc 1 259 3 view .LVU173
 259:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 790              		.loc 1 259 36 is_stmt 0 view .LVU174
 791 0046 0123     		movs	r3, #1
 792 0048 0893     		str	r3, [sp, #32]
 260:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 793              		.loc 1 260 3 is_stmt 1 view .LVU175
 260:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 794              		.loc 1 260 30 is_stmt 0 view .LVU176
 795 004a 4FF48033 		mov	r3, #65536
 796 004e 0993     		str	r3, [sp, #36]
 261:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 797              		.loc 1 261 3 is_stmt 1 view .LVU177
 261:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 798              		.loc 1 261 34 is_stmt 0 view .LVU178
 799 0050 0222     		movs	r2, #2
 800 0052 0E92     		str	r2, [sp, #56]
 262:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 801              		.loc 1 262 3 is_stmt 1 view .LVU179
 262:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 802              		.loc 1 262 35 is_stmt 0 view .LVU180
 803 0054 4FF48003 		mov	r3, #4194304
 804 0058 0F93     		str	r3, [sp, #60]
 263:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 805              		.loc 1 263 3 is_stmt 1 view .LVU181
 263:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 806              		.loc 1 263 30 is_stmt 0 view .LVU182
 807 005a 0423     		movs	r3, #4
 808 005c 1093     		str	r3, [sp, #64]
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 809              		.loc 1 264 3 is_stmt 1 view .LVU183
 264:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 810              		.loc 1 264 30 is_stmt 0 view .LVU184
 811 005e A821     		movs	r1, #168
 812 0060 1191     		str	r1, [sp, #68]
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 39


 813              		.loc 1 265 3 is_stmt 1 view .LVU185
 265:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 814              		.loc 1 265 30 is_stmt 0 view .LVU186
 815 0062 1292     		str	r2, [sp, #72]
 266:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 816              		.loc 1 266 3 is_stmt 1 view .LVU187
 266:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 817              		.loc 1 266 30 is_stmt 0 view .LVU188
 818 0064 1393     		str	r3, [sp, #76]
 267:Core/Src/main.c ****   {
 819              		.loc 1 267 3 is_stmt 1 view .LVU189
 267:Core/Src/main.c ****   {
 820              		.loc 1 267 7 is_stmt 0 view .LVU190
 821 0066 08A8     		add	r0, sp, #32
 822 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 823              	.LVL69:
 267:Core/Src/main.c ****   {
 824              		.loc 1 267 6 discriminator 1 view .LVU191
 825 006c 98B9     		cbnz	r0, .L44
 274:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 826              		.loc 1 274 3 is_stmt 1 view .LVU192
 274:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 827              		.loc 1 274 31 is_stmt 0 view .LVU193
 828 006e 0F23     		movs	r3, #15
 829 0070 0393     		str	r3, [sp, #12]
 276:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 830              		.loc 1 276 3 is_stmt 1 view .LVU194
 276:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 831              		.loc 1 276 34 is_stmt 0 view .LVU195
 832 0072 0223     		movs	r3, #2
 833 0074 0493     		str	r3, [sp, #16]
 277:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 834              		.loc 1 277 3 is_stmt 1 view .LVU196
 277:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 835              		.loc 1 277 35 is_stmt 0 view .LVU197
 836 0076 0023     		movs	r3, #0
 837 0078 0593     		str	r3, [sp, #20]
 278:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 838              		.loc 1 278 3 is_stmt 1 view .LVU198
 278:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 839              		.loc 1 278 36 is_stmt 0 view .LVU199
 840 007a 4FF4A053 		mov	r3, #5120
 841 007e 0693     		str	r3, [sp, #24]
 279:Core/Src/main.c **** 
 842              		.loc 1 279 3 is_stmt 1 view .LVU200
 279:Core/Src/main.c **** 
 843              		.loc 1 279 36 is_stmt 0 view .LVU201
 844 0080 4FF48053 		mov	r3, #4096
 845 0084 0793     		str	r3, [sp, #28]
 281:Core/Src/main.c ****   {
 846              		.loc 1 281 3 is_stmt 1 view .LVU202
 281:Core/Src/main.c ****   {
 847              		.loc 1 281 7 is_stmt 0 view .LVU203
 848 0086 0521     		movs	r1, #5
 849 0088 03A8     		add	r0, sp, #12
 850 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 851              	.LVL70:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 40


 281:Core/Src/main.c ****   {
 852              		.loc 1 281 6 discriminator 1 view .LVU204
 853 008e 20B9     		cbnz	r0, .L45
 285:Core/Src/main.c **** 
 854              		.loc 1 285 1 view .LVU205
 855 0090 15B0     		add	sp, sp, #84
 856              	.LCFI9:
 857              		.cfi_remember_state
 858              		.cfi_def_cfa_offset 4
 859              		@ sp needed
 860 0092 5DF804FB 		ldr	pc, [sp], #4
 861              	.L44:
 862              	.LCFI10:
 863              		.cfi_restore_state
 269:Core/Src/main.c ****   }
 864              		.loc 1 269 5 is_stmt 1 view .LVU206
 865 0096 FFF7FEFF 		bl	Error_Handler
 866              	.LVL71:
 867              	.L45:
 283:Core/Src/main.c ****   }
 868              		.loc 1 283 5 view .LVU207
 869 009a FFF7FEFF 		bl	Error_Handler
 870              	.LVL72:
 871              	.L47:
 872 009e 00BF     		.align	2
 873              	.L46:
 874 00a0 00380240 		.word	1073887232
 875 00a4 00700040 		.word	1073770496
 876              		.cfi_endproc
 877              	.LFE143:
 879              		.section	.text.main,"ax",%progbits
 880              		.align	1
 881              		.global	main
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 886              	main:
 887              	.LFB142:
 183:Core/Src/main.c **** 
 888              		.loc 1 183 1 view -0
 889              		.cfi_startproc
 890              		@ Volatile: function does not return.
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 893 0000 08B5     		push	{r3, lr}
 894              	.LCFI11:
 895              		.cfi_def_cfa_offset 8
 896              		.cfi_offset 3, -8
 897              		.cfi_offset 14, -4
 192:Core/Src/main.c **** 
 898              		.loc 1 192 3 view .LVU209
 899 0002 FFF7FEFF 		bl	HAL_Init
 900              	.LVL73:
 199:Core/Src/main.c **** 
 901              		.loc 1 199 3 view .LVU210
 902 0006 FFF7FEFF 		bl	SystemClock_Config
 903              	.LVL74:
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 41


 202:Core/Src/main.c ****   /* USER CODE END SysInit */
 904              		.loc 1 202 3 view .LVU211
 905 000a FFF7FEFF 		bl	dwt_delay_init
 906              	.LVL75:
 206:Core/Src/main.c ****   MX_USART1_UART_Init();
 907              		.loc 1 206 3 view .LVU212
 908 000e FFF7FEFF 		bl	MX_GPIO_Init
 909              	.LVL76:
 207:Core/Src/main.c ****   MX_SPI2_Init();
 910              		.loc 1 207 3 view .LVU213
 911 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 912              	.LVL77:
 208:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 913              		.loc 1 208 3 view .LVU214
 914 0016 FFF7FEFF 		bl	MX_SPI2_Init
 915              	.LVL78:
 210:Core/Src/main.c ****   HAL_Delay(10);
 916              		.loc 1 210 3 view .LVU215
 917 001a FFF7FEFF 		bl	ch390_software_reset
 918              	.LVL79:
 211:Core/Src/main.c ****   ch390_default_config();
 919              		.loc 1 211 3 view .LVU216
 920 001e 0A20     		movs	r0, #10
 921 0020 FFF7FEFF 		bl	HAL_Delay
 922              	.LVL80:
 212:Core/Src/main.c ****   ch390_print_info();
 923              		.loc 1 212 3 view .LVU217
 924 0024 FFF7FEFF 		bl	ch390_default_config
 925              	.LVL81:
 213:Core/Src/main.c ****   init_packet_data(); 
 926              		.loc 1 213 3 view .LVU218
 927 0028 FFF7FEFF 		bl	ch390_print_info
 928              	.LVL82:
 214:Core/Src/main.c **** 
 929              		.loc 1 214 3 view .LVU219
 930 002c FFF7FEFF 		bl	init_packet_data
 931              	.LVL83:
 932              	.L50:
 222:Core/Src/main.c ****   {
 933              		.loc 1 222 3 view .LVU220
 227:Core/Src/main.c ****     {
 934              		.loc 1 227 5 view .LVU221
 227:Core/Src/main.c ****     {
 935              		.loc 1 227 8 is_stmt 0 view .LVU222
 936 0030 FFF7FEFF 		bl	ch390_get_int_pin
 937              	.LVL84:
 227:Core/Src/main.c ****     {
 938              		.loc 1 227 7 discriminator 1 view .LVU223
 939 0034 48B9     		cbnz	r0, .L53
 940              	.L49:
 232:Core/Src/main.c ****     {
 941              		.loc 1 232 5 is_stmt 1 view .LVU224
 232:Core/Src/main.c ****     {
 942              		.loc 1 232 8 is_stmt 0 view .LVU225
 943 0036 064B     		ldr	r3, .L54
 944 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 232:Core/Src/main.c ****     {
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 42


 945              		.loc 1 232 7 view .LVU226
 946 003a 002B     		cmp	r3, #0
 947 003c F8D0     		beq	.L50
 235:Core/Src/main.c ****     }
 948              		.loc 1 235 7 is_stmt 1 view .LVU227
 949 003e 4FF41671 		mov	r1, #600
 950 0042 0448     		ldr	r0, .L54+4
 951 0044 FFF7FEFF 		bl	ch390_send_packet
 952              	.LVL85:
 953 0048 F2E7     		b	.L50
 954              	.L53:
 229:Core/Src/main.c ****     }
 955              		.loc 1 229 7 view .LVU228
 956 004a FFF7FEFF 		bl	ch390_int_handler
 957              	.LVL86:
 958 004e F2E7     		b	.L49
 959              	.L55:
 960              		.align	2
 961              	.L54:
 962 0050 00000000 		.word	phy_linked
 963 0054 00000000 		.word	packet_data
 964              		.cfi_endproc
 965              	.LFE142:
 967              		.global	receive_buff
 968              		.section	.bss.receive_buff,"aw",%nobits
 969              		.align	2
 972              	receive_buff:
 973 0000 00000000 		.space	1536
 973      00000000 
 973      00000000 
 973      00000000 
 973      00000000 
 974              		.global	packet_data
 975              		.section	.bss.packet_data,"aw",%nobits
 976              		.align	2
 979              	packet_data:
 980 0000 00000000 		.space	600
 980      00000000 
 980      00000000 
 980      00000000 
 980      00000000 
 981              		.global	phy_linked
 982              		.section	.bss.phy_linked,"aw",%nobits
 985              	phy_linked:
 986 0000 00       		.space	1
 987              		.global	uart1_tx_buf
 988              		.section	.bss.uart1_tx_buf,"aw",%nobits
 989              		.align	2
 992              	uart1_tx_buf:
 993 0000 00000000 		.space	128
 993      00000000 
 993      00000000 
 993      00000000 
 993      00000000 
 994              		.text
 995              	.Letext0:
 996              		.file 3 "D:/toolchain/mcu/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/i
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 43


 997              		.file 4 "D:/toolchain/mcu/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/i
 998              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 999              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1000              		.file 7 "D:/toolchain/mcu/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/lib/gcc/arm-non
 1001              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1002              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1003              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1004              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1005              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1006              		.file 13 "Core/Inc/usart.h"
 1007              		.file 14 "Bsp/Inc/ch390.h"
 1008              		.file 15 "Core/Inc/spi.h"
 1009              		.file 16 "Core/Inc/gpio.h"
 1010              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1011              		.file 18 "D:/toolchain/mcu/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/
 1012              		.file 19 "D:/toolchain/mcu/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/
 1013              		.file 20 "<built-in>"
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:21     .text.dwt_delay_init:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:27     .text.dwt_delay_init:00000000 dwt_delay_init
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:57     .text.dwt_delay_init:00000020 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:63     .rodata.ch390_print_info.str1.4:00000000 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:76     .text.ch390_print_info:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:82     .text.ch390_print_info:00000000 ch390_print_info
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:229    .text.ch390_print_info:000000b4 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:992    .bss.uart1_tx_buf:00000000 uart1_tx_buf
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:239    .text.init_packet_data:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:245    .text.init_packet_data:00000000 init_packet_data
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:277    .text.init_packet_data:00000014 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:979    .bss.packet_data:00000000 packet_data
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:282    .rodata.print_packet.str1.4:00000000 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:292    .text.print_packet:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:298    .text.print_packet:00000000 print_packet
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:434    .text.print_packet:000000a0 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:444    .rodata.ch390_int_handler.str1.4:00000000 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:454    .text.ch390_int_handler:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:460    .text.ch390_int_handler:00000000 ch390_int_handler
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:672    .text.ch390_int_handler:000000f4 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:985    .bss.phy_linked:00000000 phy_linked
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:972    .bss.receive_buff:00000000 receive_buff
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:683    .text.Error_Handler:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:689    .text.Error_Handler:00000000 Error_Handler
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:721    .text.SystemClock_Config:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:727    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:874    .text.SystemClock_Config:000000a0 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:880    .text.main:00000000 $t
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:886    .text.main:00000000 main
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:962    .text.main:00000050 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:969    .bss.receive_buff:00000000 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:976    .bss.packet_data:00000000 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:986    .bss.phy_linked:00000000 $d
C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s:989    .bss.uart1_tx_buf:00000000 $d

UNDEFINED SYMBOLS
ch390_get_vendor_id
ch390_get_product_id
snprintf
strlen
HAL_UART_Transmit
ch390_get_mac
huart1
ch390_get_int_status
HAL_Delay
ch390_get_link_status
ch390_write_reg
ch390_receive_packet
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_SPI2_Init
ARM GAS  C:\Users\lzt404\AppData\Local\Temp\ccH4umRm.s 			page 45


ch390_software_reset
ch390_default_config
ch390_get_int_pin
ch390_send_packet
