{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570469960258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570469960264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 11:39:19 2019 " "Processing started: Mon Oct 07 11:39:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570469960264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570469960264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Integration -c Integration " "Command: quartus_sta Integration -c Integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570469960264 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1570469960407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1570469960677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570469960677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570469960709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570469960709 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1570469960898 ""}
{ "Info" "ISTA_SDC_FOUND" "Integration.SDC " "Reading SDC File: 'Integration.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570469960929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1570469960931 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[3\] " "Node: SW\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] SW\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] is being clocked by SW\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469960934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469960934 "|Integration|SW[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Node: Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] is being clocked by Lab1DB3:U3\|Compare:C1\|sign2_d\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469960934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469960934 "|Integration|Lab1DB3:U3|Compare:C1|sign2_d[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[0\] SW\[7\] " "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469960934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469960934 "|Integration|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Node: Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] is being clocked by Lab1DB3:U3\|Compare:C1\|sign1_d\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469960934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469960934 "|Integration|Lab1DB3:U3|Compare:C1|sign1_d[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[8\] " "Node: SW\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] SW\[8\] " "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] is being clocked by SW\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469960934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469960934 "|Integration|SW[8]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570469960935 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570469960936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570469960948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469960950 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1570469960955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469960961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469960966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469960971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469960977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469960981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469960981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469960981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469960981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469960981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570469960981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570469960996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570469961018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570469962523 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[3\] " "Node: SW\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] SW\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] is being clocked by SW\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962604 "|Integration|SW[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Node: Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] is being clocked by Lab1DB3:U3\|Compare:C1\|sign2_d\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962604 "|Integration|Lab1DB3:U3|Compare:C1|sign2_d[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[0\] SW\[7\] " "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962604 "|Integration|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Node: Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] is being clocked by Lab1DB3:U3\|Compare:C1\|sign1_d\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962605 "|Integration|Lab1DB3:U3|Compare:C1|sign1_d[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[8\] " "Node: SW\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] SW\[8\] " "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] is being clocked by SW\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962605 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962605 "|Integration|SW[8]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570469962605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570469962639 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570469962650 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[3\] " "Node: SW\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] SW\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|input2_d\[2\] is being clocked by SW\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962803 "|Integration|SW[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Node: Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS1\|value\[6\] is being clocked by Lab1DB3:U3\|Compare:C1\|sign2_d\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962803 "|Integration|Lab1DB3:U3|Compare:C1|sign2_d[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[0\] SW\[7\] " "Latch Lab1DB3:U3\|Compare:C1\|input1_d\[0\] is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962803 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962803 "|Integration|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Node: Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] Lab1DB3:U3\|Compare:C1\|sign1_d\[3\] " "Latch Lab1DB3:U3\|Compare:C1\|SevenSeg:SS5\|value\[6\] is being clocked by Lab1DB3:U3\|Compare:C1\|sign1_d\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962804 "|Integration|Lab1DB3:U3|Compare:C1|sign1_d[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[8\] " "Node: SW\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] SW\[8\] " "Latch Lab1DB3:U3\|Compare:C1\|sign2_d\[3\] is being clocked by SW\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1570469962804 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1570469962804 "|Integration|SW[8]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570469962804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570469962825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570469962829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570469962829 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570469963637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570469963638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570469963702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 11:39:23 2019 " "Processing ended: Mon Oct 07 11:39:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570469963702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570469963702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570469963702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570469963702 ""}
