#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178d180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178d310 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1785310 .functor NOT 1, L_0x17be6b0, C4<0>, C4<0>, C4<0>;
L_0x17be410 .functor XOR 1, L_0x17be2b0, L_0x17be370, C4<0>, C4<0>;
L_0x17be5a0 .functor XOR 1, L_0x17be410, L_0x17be4d0, C4<0>, C4<0>;
v0x17bb600_0 .net *"_ivl_10", 0 0, L_0x17be4d0;  1 drivers
v0x17bb700_0 .net *"_ivl_12", 0 0, L_0x17be5a0;  1 drivers
v0x17bb7e0_0 .net *"_ivl_2", 0 0, L_0x17bd6c0;  1 drivers
v0x17bb8a0_0 .net *"_ivl_4", 0 0, L_0x17be2b0;  1 drivers
v0x17bb980_0 .net *"_ivl_6", 0 0, L_0x17be370;  1 drivers
v0x17bbab0_0 .net *"_ivl_8", 0 0, L_0x17be410;  1 drivers
v0x17bbb90_0 .net "a", 0 0, v0x17b9150_0;  1 drivers
v0x17bbc30_0 .net "b", 0 0, v0x17b91f0_0;  1 drivers
v0x17bbcd0_0 .net "c", 0 0, v0x17b9290_0;  1 drivers
v0x17bbd70_0 .var "clk", 0 0;
v0x17bbe10_0 .net "d", 0 0, v0x17b93d0_0;  1 drivers
v0x17bbeb0_0 .net "q_dut", 0 0, L_0x17be150;  1 drivers
v0x17bbf50_0 .net "q_ref", 0 0, L_0x17bc700;  1 drivers
v0x17bbff0_0 .var/2u "stats1", 159 0;
v0x17bc090_0 .var/2u "strobe", 0 0;
v0x17bc130_0 .net "tb_match", 0 0, L_0x17be6b0;  1 drivers
v0x17bc1f0_0 .net "tb_mismatch", 0 0, L_0x1785310;  1 drivers
v0x17bc3c0_0 .net "wavedrom_enable", 0 0, v0x17b94c0_0;  1 drivers
v0x17bc460_0 .net "wavedrom_title", 511 0, v0x17b9560_0;  1 drivers
L_0x17bd6c0 .concat [ 1 0 0 0], L_0x17bc700;
L_0x17be2b0 .concat [ 1 0 0 0], L_0x17bc700;
L_0x17be370 .concat [ 1 0 0 0], L_0x17be150;
L_0x17be4d0 .concat [ 1 0 0 0], L_0x17bc700;
L_0x17be6b0 .cmp/eeq 1, L_0x17bd6c0, L_0x17be5a0;
S_0x178d4a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x178d310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1779ea0 .functor NOT 1, v0x17b9150_0, C4<0>, C4<0>, C4<0>;
L_0x178dc00 .functor XOR 1, L_0x1779ea0, v0x17b91f0_0, C4<0>, C4<0>;
L_0x1785380 .functor XOR 1, L_0x178dc00, v0x17b9290_0, C4<0>, C4<0>;
L_0x17bc700 .functor XOR 1, L_0x1785380, v0x17b93d0_0, C4<0>, C4<0>;
v0x1785580_0 .net *"_ivl_0", 0 0, L_0x1779ea0;  1 drivers
v0x1785620_0 .net *"_ivl_2", 0 0, L_0x178dc00;  1 drivers
v0x1779ff0_0 .net *"_ivl_4", 0 0, L_0x1785380;  1 drivers
v0x177a090_0 .net "a", 0 0, v0x17b9150_0;  alias, 1 drivers
v0x17b8510_0 .net "b", 0 0, v0x17b91f0_0;  alias, 1 drivers
v0x17b8620_0 .net "c", 0 0, v0x17b9290_0;  alias, 1 drivers
v0x17b86e0_0 .net "d", 0 0, v0x17b93d0_0;  alias, 1 drivers
v0x17b87a0_0 .net "q", 0 0, L_0x17bc700;  alias, 1 drivers
S_0x17b8900 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x178d310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17b9150_0 .var "a", 0 0;
v0x17b91f0_0 .var "b", 0 0;
v0x17b9290_0 .var "c", 0 0;
v0x17b9330_0 .net "clk", 0 0, v0x17bbd70_0;  1 drivers
v0x17b93d0_0 .var "d", 0 0;
v0x17b94c0_0 .var "wavedrom_enable", 0 0;
v0x17b9560_0 .var "wavedrom_title", 511 0;
E_0x17880e0/0 .event negedge, v0x17b9330_0;
E_0x17880e0/1 .event posedge, v0x17b9330_0;
E_0x17880e0 .event/or E_0x17880e0/0, E_0x17880e0/1;
E_0x1788330 .event posedge, v0x17b9330_0;
E_0x17729f0 .event negedge, v0x17b9330_0;
S_0x17b8c50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17b8900;
 .timescale -12 -12;
v0x17b8e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b8f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17b8900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b96c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x178d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17bc830 .functor NOT 1, v0x17b9150_0, C4<0>, C4<0>, C4<0>;
L_0x17bc8a0 .functor NOT 1, v0x17b91f0_0, C4<0>, C4<0>, C4<0>;
L_0x17bc930 .functor AND 1, L_0x17bc830, L_0x17bc8a0, C4<1>, C4<1>;
L_0x17bc9f0 .functor NOT 1, v0x17b9290_0, C4<0>, C4<0>, C4<0>;
L_0x17bca90 .functor AND 1, L_0x17bc930, L_0x17bc9f0, C4<1>, C4<1>;
L_0x17bcba0 .functor AND 1, L_0x17bca90, v0x17b93d0_0, C4<1>, C4<1>;
L_0x17bcca0 .functor NOT 1, v0x17b91f0_0, C4<0>, C4<0>, C4<0>;
L_0x17bcd10 .functor NOT 1, v0x17b9290_0, C4<0>, C4<0>, C4<0>;
L_0x17bcdd0 .functor AND 1, L_0x17bcca0, L_0x17bcd10, C4<1>, C4<1>;
L_0x17bcee0 .functor NOT 1, v0x17b93d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bcfb0 .functor AND 1, L_0x17bcdd0, L_0x17bcee0, C4<1>, C4<1>;
L_0x17bd070 .functor OR 1, L_0x17bcba0, L_0x17bcfb0, C4<0>, C4<0>;
L_0x17bd1f0 .functor NOT 1, v0x17b9150_0, C4<0>, C4<0>, C4<0>;
L_0x17bd260 .functor AND 1, L_0x17bd1f0, v0x17b91f0_0, C4<1>, C4<1>;
L_0x17bd180 .functor NOT 1, v0x17b9290_0, C4<0>, C4<0>, C4<0>;
L_0x17bd3a0 .functor AND 1, L_0x17bd260, L_0x17bd180, C4<1>, C4<1>;
L_0x17bd540 .functor NOT 1, v0x17b93d0_0, C4<0>, C4<0>, C4<0>;
L_0x17bd5b0 .functor AND 1, L_0x17bd3a0, L_0x17bd540, C4<1>, C4<1>;
L_0x17bd760 .functor OR 1, L_0x17bd070, L_0x17bd5b0, C4<0>, C4<0>;
L_0x17bd870 .functor NOT 1, v0x17b91f0_0, C4<0>, C4<0>, C4<0>;
L_0x17bdaa0 .functor AND 1, v0x17b9150_0, L_0x17bd870, C4<1>, C4<1>;
L_0x17bdb60 .functor NOT 1, v0x17b9290_0, C4<0>, C4<0>, C4<0>;
L_0x17bdda0 .functor AND 1, L_0x17bdaa0, L_0x17bdb60, C4<1>, C4<1>;
L_0x17bdeb0 .functor AND 1, L_0x17bdda0, v0x17b93d0_0, C4<1>, C4<1>;
L_0x17be150 .functor OR 1, L_0x17bd760, L_0x17bdeb0, C4<0>, C4<0>;
v0x17b99b0_0 .net *"_ivl_0", 0 0, L_0x17bc830;  1 drivers
v0x17b9a90_0 .net *"_ivl_10", 0 0, L_0x17bcba0;  1 drivers
v0x17b9b70_0 .net *"_ivl_12", 0 0, L_0x17bcca0;  1 drivers
v0x17b9c60_0 .net *"_ivl_14", 0 0, L_0x17bcd10;  1 drivers
v0x17b9d40_0 .net *"_ivl_16", 0 0, L_0x17bcdd0;  1 drivers
v0x17b9e70_0 .net *"_ivl_18", 0 0, L_0x17bcee0;  1 drivers
v0x17b9f50_0 .net *"_ivl_2", 0 0, L_0x17bc8a0;  1 drivers
v0x17ba030_0 .net *"_ivl_20", 0 0, L_0x17bcfb0;  1 drivers
v0x17ba110_0 .net *"_ivl_22", 0 0, L_0x17bd070;  1 drivers
v0x17ba1f0_0 .net *"_ivl_24", 0 0, L_0x17bd1f0;  1 drivers
v0x17ba2d0_0 .net *"_ivl_26", 0 0, L_0x17bd260;  1 drivers
v0x17ba3b0_0 .net *"_ivl_28", 0 0, L_0x17bd180;  1 drivers
v0x17ba490_0 .net *"_ivl_30", 0 0, L_0x17bd3a0;  1 drivers
v0x17ba570_0 .net *"_ivl_32", 0 0, L_0x17bd540;  1 drivers
v0x17ba650_0 .net *"_ivl_34", 0 0, L_0x17bd5b0;  1 drivers
v0x17ba730_0 .net *"_ivl_36", 0 0, L_0x17bd760;  1 drivers
v0x17ba810_0 .net *"_ivl_38", 0 0, L_0x17bd870;  1 drivers
v0x17ba8f0_0 .net *"_ivl_4", 0 0, L_0x17bc930;  1 drivers
v0x17ba9d0_0 .net *"_ivl_40", 0 0, L_0x17bdaa0;  1 drivers
v0x17baab0_0 .net *"_ivl_42", 0 0, L_0x17bdb60;  1 drivers
v0x17bab90_0 .net *"_ivl_44", 0 0, L_0x17bdda0;  1 drivers
v0x17bac70_0 .net *"_ivl_46", 0 0, L_0x17bdeb0;  1 drivers
v0x17bad50_0 .net *"_ivl_6", 0 0, L_0x17bc9f0;  1 drivers
v0x17bae30_0 .net *"_ivl_8", 0 0, L_0x17bca90;  1 drivers
v0x17baf10_0 .net "a", 0 0, v0x17b9150_0;  alias, 1 drivers
v0x17bafb0_0 .net "b", 0 0, v0x17b91f0_0;  alias, 1 drivers
v0x17bb0a0_0 .net "c", 0 0, v0x17b9290_0;  alias, 1 drivers
v0x17bb190_0 .net "d", 0 0, v0x17b93d0_0;  alias, 1 drivers
v0x17bb280_0 .net "q", 0 0, L_0x17be150;  alias, 1 drivers
S_0x17bb3e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x178d310;
 .timescale -12 -12;
E_0x1787e80 .event anyedge, v0x17bc090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bc090_0;
    %nor/r;
    %assign/vec4 v0x17bc090_0, 0;
    %wait E_0x1787e80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b8900;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b93d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b9290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b91f0_0, 0;
    %assign/vec4 v0x17b9150_0, 0;
    %wait E_0x17729f0;
    %wait E_0x1788330;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b93d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b9290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b91f0_0, 0;
    %assign/vec4 v0x17b9150_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17880e0;
    %load/vec4 v0x17b9150_0;
    %load/vec4 v0x17b91f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b9290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b93d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b93d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b9290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b91f0_0, 0;
    %assign/vec4 v0x17b9150_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b8f50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17880e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17b93d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b9290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b91f0_0, 0;
    %assign/vec4 v0x17b9150_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x178d310;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bbd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bc090_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x178d310;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17bbd70_0;
    %inv;
    %store/vec4 v0x17bbd70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x178d310;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b9330_0, v0x17bc1f0_0, v0x17bbb90_0, v0x17bbc30_0, v0x17bbcd0_0, v0x17bbe10_0, v0x17bbf50_0, v0x17bbeb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x178d310;
T_7 ;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x178d310;
T_8 ;
    %wait E_0x17880e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bbff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbff0_0, 4, 32;
    %load/vec4 v0x17bc130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbff0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bbff0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbff0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17bbf50_0;
    %load/vec4 v0x17bbf50_0;
    %load/vec4 v0x17bbeb0_0;
    %xor;
    %load/vec4 v0x17bbf50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbff0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17bbff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bbff0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response32/top_module.sv";
