INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNSW/2022 term1/COMP3211/COMP3211-project/Weilin_lab03/single_cycle_core/single_cycle_core/VHDL/instruction_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_memory'
