/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 264 272)
	(text "vram_controller" (rect 5 0 98 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 235 24 252)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 27 44 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "read_scanline" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "read_scanline" (rect 21 43 102 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "write_pixel" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "write_pixel" (rect 21 59 85 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "X[9..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "X[9..0]" (rect 21 75 59 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Y[9..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "Y[9..0]" (rect 21 91 59 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "DIN[15..0]" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "DIN[15..0]" (rect 21 107 82 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 248 32)
		(output)
		(text "SDRAM_CLK" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_CLK" (rect 152 27 227 46)(font "Intel Clear" (font_size 8)))
		(line (pt 248 32)(pt 232 32))
	)
	(port
		(pt 248 48)
		(output)
		(text "SDRAM_CKE" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_CKE" (rect 152 43 227 62)(font "Intel Clear" (font_size 8)))
		(line (pt 248 48)(pt 232 48))
	)
	(port
		(pt 248 64)
		(output)
		(text "nSDRAM_CS" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "nSDRAM_CS" (rect 152 59 227 78)(font "Intel Clear" (font_size 8)))
		(line (pt 248 64)(pt 232 64))
	)
	(port
		(pt 248 80)
		(output)
		(text "nSDRAM_RAS" (rect 0 0 83 19)(font "Intel Clear" (font_size 8)))
		(text "nSDRAM_RAS" (rect 144 75 227 94)(font "Intel Clear" (font_size 8)))
		(line (pt 248 80)(pt 232 80))
	)
	(port
		(pt 248 96)
		(output)
		(text "nSDRAM_CAS" (rect 0 0 83 19)(font "Intel Clear" (font_size 8)))
		(text "nSDRAM_CAS" (rect 144 91 227 110)(font "Intel Clear" (font_size 8)))
		(line (pt 248 96)(pt 232 96))
	)
	(port
		(pt 248 112)
		(output)
		(text "nSDRAM_WE" (rect 0 0 77 19)(font "Intel Clear" (font_size 8)))
		(text "nSDRAM_WE" (rect 150 107 227 126)(font "Intel Clear" (font_size 8)))
		(line (pt 248 112)(pt 232 112))
	)
	(port
		(pt 248 128)
		(output)
		(text "SDRAM_BA[1..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_BA[1..0]" (rect 128 123 227 142)(font "Intel Clear" (font_size 8)))
		(line (pt 248 128)(pt 232 128)(line_width 3))
	)
	(port
		(pt 248 144)
		(output)
		(text "SDRAM_A[11..0]" (rect 0 0 99 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_A[11..0]" (rect 128 139 227 158)(font "Intel Clear" (font_size 8)))
		(line (pt 248 144)(pt 232 144)(line_width 3))
	)
	(port
		(pt 248 160)
		(output)
		(text "SDRAM_UDQM" (rect 0 0 90 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_UDQM" (rect 137 155 227 174)(font "Intel Clear" (font_size 8)))
		(line (pt 248 160)(pt 232 160))
	)
	(port
		(pt 248 176)
		(output)
		(text "SDRAM_LDQM" (rect 0 0 88 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_LDQM" (rect 139 171 227 190)(font "Intel Clear" (font_size 8)))
		(line (pt 248 176)(pt 232 176))
	)
	(port
		(pt 248 208)
		(output)
		(text "DOUT[15..0]" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "DOUT[15..0]" (rect 152 203 227 222)(font "Intel Clear" (font_size 8)))
		(line (pt 248 208)(pt 232 208)(line_width 3))
	)
	(port
		(pt 248 224)
		(output)
		(text "READY" (rect 0 0 41 19)(font "Intel Clear" (font_size 8)))
		(text "READY" (rect 186 219 227 238)(font "Intel Clear" (font_size 8)))
		(line (pt 248 224)(pt 232 224))
	)
	(port
		(pt 248 192)
		(bidir)
		(text "SDRAM_DQ[15..0]" (rect 0 0 109 19)(font "Intel Clear" (font_size 8)))
		(text "SDRAM_DQ[15..0]" (rect 118 187 227 206)(font "Intel Clear" (font_size 8)))
		(line (pt 248 192)(pt 232 192)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 240))
	)
)
