Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Wed Jan 10 23:48:06 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing -file obj/post_synth_timing.rpt
| Design            : top_level
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.25 10-30-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 main/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_90mhz  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_90mhz  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_90mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_90mhz rise@11.111ns - clk_90mhz rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.871ns (27.176%)  route 2.334ns (72.824%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 14.503 - 11.111 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_90mhz rise edge)
                                                      0.000     0.000 r  
    AL20                                              0.000     0.000 r  clk_90mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_90mhz_IBUF_inst/I
    AL20                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.513     0.513 r  clk_90mhz_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.602    clk_90mhz_IBUF_inst/OUT
    AL20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.602 r  clk_90mhz_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     1.273    clk_90mhz_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     1.356 r  clk_90mhz_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.584     3.940    main/clk_90mhz_IBUF_BUFG
                         FDSE                                         r  main/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.115     4.055 r  main/FSM_sequential_state_reg[0]/Q
                         net (fo=248, unplaced)       0.343     4.398    main/graph/out[0]
                         LUT5 (Prop_LUT5_I2_O)        0.115     4.513 r  main/graph/ram_data_b[12]_i_622/O
                         net (fo=123, unplaced)       0.324     4.837    main/graph/ram_data_b[12]_i_622_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     4.877 r  main/graph/ram_data_b[12]_i_630/O
                         net (fo=59, unplaced)        0.307     5.184    main/graph/ram_data_b[12]_i_630_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.093     5.277 r  main/graph/ram_data_b[10]_i_385/O
                         net (fo=29, unplaced)        0.291     5.568    main/graph/ram_data_b[10]_i_385_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     5.608 r  main/graph/ram_data_b[8]_i_914/O
                         net (fo=1, unplaced)         0.000     5.608    main/graph/ram_data_b[8]_i_914_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     5.675 r  main/graph/ram_data_b_reg[8]_i_576/O
                         net (fo=1, unplaced)         0.271     5.946    main/graph/ram_data_b_reg[8]_i_576_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     6.039 r  main/graph/ram_data_b[8]_i_243/O
                         net (fo=1, unplaced)         0.253     6.292    main/graph/ram_data_b[8]_i_243_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.041     6.333 r  main/graph/ram_data_b[8]_i_80/O
                         net (fo=1, unplaced)         0.000     6.333    main/graph/ram_data_b[8]_i_80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     6.400 r  main/graph/ram_data_b_reg[8]_i_31/O
                         net (fo=1, unplaced)         0.271     6.671    main/graph/ram_data_b_reg[8]_i_31_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     6.764 r  main/graph/ram_data_b[8]_i_11/O
                         net (fo=1, unplaced)         0.234     6.998    main/graph/ram_data_b[8]_i_11_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     7.038 r  main/graph/ram_data_b[8]_i_3/O
                         net (fo=1, unplaced)         0.000     7.038    main/graph/ram_data_b[8]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     7.105 r  main/graph/ram_data_b_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.040     7.145    main/gmem/data_mem/first_pos_lookup_addr_reg[0][8]
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_90mhz rise edge)
                                                     11.111    11.111 r  
    AL20                                              0.000    11.111 r  clk_90mhz (IN)
                         net (fo=0)                   0.000    11.111    clk_90mhz_IBUF_inst/I
    AL20                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.243    11.354 r  clk_90mhz_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    11.404    clk_90mhz_IBUF_inst/OUT
    AL20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    11.404 r  clk_90mhz_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585    11.989    clk_90mhz_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.075    12.064 r  clk_90mhz_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.439    14.503    main/gmem/data_mem/clk_90mhz_IBUF_BUFG
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/C
                         clock pessimism              0.403    14.906    
                         clock uncertainty           -0.035    14.870    
                         FDRE (Setup_FDRE_C_D)        0.058    14.928    main/gmem/data_mem/ram_data_b_reg[8]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  7.784    




