[
  {
    "name": "吳昭正",
    "email": "ccwu@ntut.edu.tw",
    "latestUpdate": "2024-05-22 10:56:33",
    "objective": "布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏輯，演繹狀態機，非同步循序邏輯。",
    "schedule": "Week 1. Introduction \nWeek 2. Number systems \nWeek 3. Boolean Algebra (I) \nWeek 4. Boolean Algebra (II) & Applications of Boolean algebra minterm and maxterm expansions (I)\nWeek 5. Holiday; Applications of Boolean algebra minterm and maxterm expansions (II)\nWeek 6. Karnaugh Maps (I)\nWeek 7. Karnaugh Maps (II)\nWeek 8. Quine-McClusky Method \nWeek 9. Midterm Exam\nWeek 10. Multi-Level Gate Circuits NAND and NOR Gates\nWeek 11. Combinational Circuit Design and Simulation Using Gates\nWeek 12. Multiplexers, Decoders, and Programmable Logic Devices (I)\nWeek 13. Multiplexers, Decoders, and Programmable Logic Devices (II)\nWeek 14. Latches and Flip-Flops (I)\nWeek 15. Latches and Flip-Flops (II)\nWeek 16. Registers and Counters (I)\nWeek 17. Registers and Counters (II)\nWeek 18. Final Exam",
    "scorePolicy": "Homework exams 30%\nMidterm 30%\nFinal 30%\nAttendance 10%\nClass Participation 10%",
    "materials": "Fundamentals of Logic Design Enhanced, 7th Edition, by Charles H. Roth, Jr. , Larry L. Kinney , Eugene B. John, Pearson FT Press, 2020",
    "consultation": "約課後時間進行諮詢",
    "課程對應SDGs指標": "無（None）",
    "remarks": "",
    "foreignLanguageTextbooks": true
  }
]
