library ieee;
use ieee.std_logic_1164.all;

entity clock_divider is
    Port 
    (
        clk : in  std_logic;
        clk_out: out std_logic
    );
end clock_divider;

architecture behav of clock_divider is
    signal temp: std_logic := '0';
    signal counter : integer range 0 to 9999999 := 0;
begin
    divide: process (clk) begin
        if rising_edge(clk) then
            if (counter = 9999999) then
                temp <= not(temp);
                counter <= 0;
            else
                counter <= counter + 1;
            end if;
        end if;
    end process;
    
    clk_out <= temp;
end behav;