Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Mon Apr 10 11:53:49 2017
| Host             : Shana-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7k160tfbg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.134 |
| Dynamic (W)              | 0.018 |
| Device Static (W)        | 0.116 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 99.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |     1098 |       --- |             --- |
|   LUT as Logic |    <0.001 |      654 |    101400 |            0.64 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Register     |    <0.001 |      278 |    202800 |            0.14 |
|   CARRY4       |    <0.001 |       34 |     25350 |            0.13 |
|   F7/F8 Muxes  |    <0.001 |        4 |    101400 |           <0.01 |
|   Others       |     0.000 |       46 |       --- |             --- |
| Signals        |     0.001 |      902 |       --- |             --- |
| I/O            |     0.012 |       59 |       400 |           14.75 |
| Static Power   |     0.116 |          |           |                 |
| Total          |     0.134 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.005 |      0.040 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+------------+-----------------+
| Clock      | Domain     | Constraint (ns) |
+------------+------------+-----------------+
| clk_100mhz | clk_100mhz |            10.0 |
+------------+------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| Main            |     0.018 |
|   M1            |    <0.001 |
|   M2            |     0.001 |
|   M3            |     0.001 |
|     XLXI_1      |     0.001 |
|     XLXI_2      |    <0.001 |
|       HTS0      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS1      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS2      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS3      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS4      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS5      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS6      |    <0.001 |
|         MSEG    |    <0.001 |
|       HTS7      |    <0.001 |
|         MSEG    |    <0.001 |
|   M31           |    <0.001 |
|     XLXI_2      |    <0.001 |
|     XLXI_6      |    <0.001 |
|       XLXI_28   |    <0.001 |
|         XLXI_38 |    <0.001 |
|         XLXI_39 |    <0.001 |
|       XLXI_29   |    <0.001 |
|         XLXI_28 |    <0.001 |
|         XLXI_37 |    <0.001 |
|         XLXI_38 |    <0.001 |
|         XLXI_39 |    <0.001 |
|   M4            |    <0.001 |
|   M5            |    <0.001 |
|   M6            |    <0.001 |
|     LED_P2S     |    <0.001 |
|   M61           |    <0.001 |
+-----------------+-----------+


