Analysis & Synthesis report for CSE141L2
Fri Feb 06 09:13:53 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Feb 06 09:13:53 2015          ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; CSE141L2                                   ;
; Top-level Entity Name              ; CSE141L2                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CSE141L2           ; CSE141L2           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Feb 06 09:13:37 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CSE141L2 -c CSE141L2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file testpc.sv
    Info (12023): Found entity 1: testPC
Error (10108): Verilog HDL Compiler Directive error at testmodule.sv(134): missing Compiler Directive File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/testmodule.sv Line: 134
Error (10112): Ignored design unit "testbench" at testmodule.sv(1) due to previous errors File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/testmodule.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file testmodule.sv
Info (12021): Found 1 design units, including 1 entities, in source file regfile32x8.sv
    Info (12023): Found entity 1: regfile32x8
Info (12021): Found 1 design units, including 1 entities, in source file program_counter_logic.sv
    Info (12023): Found entity 1: program_counter_logic
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter
Error (12049): Can't compile duplicate declarations of entity "program_counter" into library "work"
    Error (12180): Instance could be entity "program_counter" in file program_counter.sv compiled in library work File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/program_counter.sv Line: 1
    Error (12180): Instance could be entity "program_counter" in file program_counter.bdf compiled in library work
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.bdf
Info (12021): Found 1 design units, including 1 entities, in source file instructionrom.sv
    Info (12023): Found entity 1: instructionROM
Info (12021): Found 3 design units, including 3 entities, in source file cs141l.v
    Info (12023): Found entity 1: CS141L
    Info (12023): Found entity 2: busmux_0
    Info (12023): Found entity 3: busmux_1
Error (10228): Verilog HDL error at CS141L.sv(1): module "CS141L" cannot be declared more than once File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.sv Line: 1
Info (10499): HDL info at CS141L.v(20): see declaration for object "CS141L"
Info (12021): Found 0 design units, including 0 entities, in source file cs141l.sv
Error (12049): Can't compile duplicate declarations of entity "CS141L" into library "work"
    Error (12180): Instance could be entity "CS141L" in file CS141L.v compiled in library work File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/CS141L.v Line: 20
    Error (12180): Instance could be entity "CS141L" in file CS141L.bdf compiled in library work
Info (12021): Found 1 design units, including 1 entities, in source file cs141l.bdf
Error (10228): Verilog HDL error at busmux_1.v(21): module "busmux_1" cannot be declared more than once File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/busmux_1.v Line: 21
Info (10499): HDL info at CS141L.v(149): see declaration for object "busmux_1"
Info (12021): Found 0 design units, including 0 entities, in source file busmux_1.v
Error (10228): Verilog HDL error at busmux_0.v(21): module "busmux_0" cannot be declared more than once File: C:/Users/Minh/Documents/GitHub/CS141L/TryTimingLab2/busmux_0.v Line: 21
Info (10499): HDL info at CS141L.v(139): see declaration for object "busmux_0"
Info (12021): Found 0 design units, including 0 entities, in source file busmux_0.v
Warning (10263): Verilog HDL Event Control warning at alu.sv(11): event expression contains "|" or "||"
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 1 warning
    Error: Peak virtual memory: 580 megabytes
    Error: Processing ended: Fri Feb 06 09:13:53 2015
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:43


