--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1017 paths analyzed, 203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.517ns.
--------------------------------------------------------------------------------
Slack:                  15.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_0 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_0 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_0
    SLICE_X12Y27.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[0]
    SLICE_X12Y27.COUT    Topcya                0.474   sc/M_stateCounter_q[3]
                                                       sc/Madd_M_stateCounter_d_lut<0>_INV_0
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (2.307ns logic, 2.179ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_4 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.623 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_4 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q_4
    SLICE_X12Y28.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[4]
    SLICE_X12Y28.COUT    Topcya                0.474   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q[4]_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (2.214ns logic, 2.176ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  15.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_3 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.316ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_3 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_3
    SLICE_X12Y27.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[3]
    SLICE_X12Y27.COUT    Topcyd                0.312   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q[3]_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (2.145ns logic, 2.171ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_8 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.294ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_8 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q_8
    SLICE_X12Y29.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[8]
    SLICE_X12Y29.COUT    Topcya                0.474   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q[8]_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.294ns (2.121ns logic, 2.173ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  15.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_1 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_1 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_1
    SLICE_X12Y27.B5      net (fanout=1)        0.215   sc/M_stateCounter_q[1]
    SLICE_X12Y27.COUT    Topcyb                0.483   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q[1]_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (2.316ns logic, 1.938ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  15.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_7 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.623 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_7 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q_7
    SLICE_X12Y28.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[7]
    SLICE_X12Y28.COUT    Topcyd                0.312   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q[7]_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (2.052ns logic, 2.168ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  15.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_12 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_12 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q_12
    SLICE_X12Y30.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[12]
    SLICE_X12Y30.COUT    Topcya                0.474   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q[12]_rt
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.028ns logic, 2.170ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  15.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_5 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.623 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_5 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.BQ      Tcko                  0.525   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q_5
    SLICE_X12Y28.B5      net (fanout=1)        0.215   sc/M_stateCounter_q[5]
    SLICE_X12Y28.COUT    Topcyb                0.483   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q[5]_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (2.223ns logic, 1.935ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  15.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_11 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_11 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.DQ      Tcko                  0.525   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q_11
    SLICE_X12Y29.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[11]
    SLICE_X12Y29.COUT    Topcyd                0.312   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q[11]_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (1.959ns logic, 2.165ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_16 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.623 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_16 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q_16
    SLICE_X12Y31.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[16]
    SLICE_X12Y31.COUT    Topcya                0.474   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q[16]_rt
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.935ns logic, 2.167ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_27_1 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_27_1 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_q_27_1
    SLICE_X12Y33.D6      net (fanout=2)        1.109   M_stateCounter_q_27_1
    SLICE_X12Y33.DMUX    Topdd                 0.463   sc/M_stateCounter_q[26]
                                                       M_stateCounter_q_27_1_rt
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.416ns logic, 2.682ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  15.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_2 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_2 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.CQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_2
    SLICE_X12Y27.C5      net (fanout=1)        0.217   sc/M_stateCounter_q[2]
    SLICE_X12Y27.COUT    Topcyc                0.328   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q[2]_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (2.161ns logic, 1.940ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  15.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_9 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_9 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q_9
    SLICE_X12Y29.B5      net (fanout=1)        0.215   sc/M_stateCounter_q[9]
    SLICE_X12Y29.COUT    Topcyb                0.483   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q[9]_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (2.130ns logic, 1.932ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  15.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_15 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_15 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q_15
    SLICE_X12Y30.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[15]
    SLICE_X12Y30.COUT    Topcyd                0.312   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q[15]_rt
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.866ns logic, 2.162ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  15.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_6 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 8)
  Clock Path Skew:      0.001ns (0.623 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_6 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.525   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q_6
    SLICE_X12Y28.C5      net (fanout=1)        0.217   sc/M_stateCounter_q[6]
    SLICE_X12Y28.COUT    Topcyc                0.328   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q[6]_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (2.068ns logic, 1.937ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  15.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_0 (FF)
  Destination:          sc/M_stateCounter_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_0 to sc/M_stateCounter_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_0
    SLICE_X12Y27.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[0]
    SLICE_X12Y27.COUT    Topcya                0.474   sc/M_stateCounter_q[3]
                                                       sc/Madd_M_stateCounter_d_lut<0>_INV_0
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.CLK     Tas                   0.373   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
                                                       sc/M_stateCounter_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (2.157ns logic, 1.820ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  15.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_13 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_13 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q_13
    SLICE_X12Y30.B5      net (fanout=1)        0.215   sc/M_stateCounter_q[13]
    SLICE_X12Y30.COUT    Topcyb                0.483   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q[13]_rt
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (2.037ns logic, 1.929ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  16.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_19 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.932ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.623 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_19 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q_19
    SLICE_X12Y31.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[19]
    SLICE_X12Y31.COUT    Topcyd                0.312   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q[19]_rt
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.773ns logic, 2.159ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  16.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_10 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_10 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q_10
    SLICE_X12Y29.C5      net (fanout=1)        0.217   sc/M_stateCounter_q[10]
    SLICE_X12Y29.COUT    Topcyc                0.328   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q[10]_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.975ns logic, 1.934ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_4 (FF)
  Destination:          sc/M_stateCounter_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.623 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_4 to sc/M_stateCounter_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q_4
    SLICE_X12Y28.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[4]
    SLICE_X12Y28.COUT    Topcya                0.474   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q[4]_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.CLK     Tas                   0.373   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
                                                       sc/M_stateCounter_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (2.064ns logic, 1.817ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_20 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.711 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_20 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   sc/M_stateCounter_q[23]
                                                       sc/M_stateCounter_q_20
    SLICE_X12Y32.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[20]
    SLICE_X12Y32.COUT    Topcya                0.474   sc/M_stateCounter_q[23]
                                                       sc/M_stateCounter_q[20]_rt
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.842ns logic, 2.032ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  16.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_17 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.623 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_17 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q_17
    SLICE_X12Y31.B5      net (fanout=1)        0.215   sc/M_stateCounter_q[17]
    SLICE_X12Y31.COUT    Topcyb                0.483   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q[17]_rt
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (1.944ns logic, 1.926ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  16.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_14 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.623 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_14 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.CQ      Tcko                  0.525   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q_14
    SLICE_X12Y30.C5      net (fanout=1)        0.217   sc/M_stateCounter_q[14]
    SLICE_X12Y30.COUT    Topcyc                0.328   sc/M_stateCounter_q[15]
                                                       sc/M_stateCounter_q[14]_rt
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.882ns logic, 1.931ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  16.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_3 (FF)
  Destination:          sc/M_stateCounter_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_3 to sc/M_stateCounter_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.DQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_3
    SLICE_X12Y27.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[3]
    SLICE_X12Y27.COUT    Topcyd                0.312   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q[3]_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.CLK     Tas                   0.373   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
                                                       sc/M_stateCounter_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.995ns logic, 1.812ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  16.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_8 (FF)
  Destination:          sc/M_stateCounter_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_8 to sc/M_stateCounter_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q_8
    SLICE_X12Y29.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[8]
    SLICE_X12Y29.COUT    Topcya                0.474   sc/M_stateCounter_q[11]
                                                       sc/M_stateCounter_q[8]_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.CLK     Tas                   0.373   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
                                                       sc/M_stateCounter_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (1.971ns logic, 1.814ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_24 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.711 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_24 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   sc/M_stateCounter_q[26]
                                                       sc/M_stateCounter_q_24
    SLICE_X12Y33.A5      net (fanout=1)        0.456   sc/M_stateCounter_q[24]
    SLICE_X12Y33.DMUX    Topad                 0.667   sc/M_stateCounter_q[26]
                                                       sc/M_stateCounter_q[24]_rt
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (1.715ns logic, 2.029ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  16.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_1 (FF)
  Destination:          sc/M_stateCounter_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.623 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_1 to sc/M_stateCounter_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BQ      Tcko                  0.525   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q_1
    SLICE_X12Y27.B5      net (fanout=1)        0.215   sc/M_stateCounter_q[1]
    SLICE_X12Y27.COUT    Topcyb                0.483   sc/M_stateCounter_q[3]
                                                       sc/M_stateCounter_q[1]_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X12Y28.COUT    Tbyp                  0.093   sc/M_stateCounter_q[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.CLK     Tas                   0.373   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
                                                       sc/M_stateCounter_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (2.166ns logic, 1.579ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  16.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_18 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.623 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_18 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.525   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q_18
    SLICE_X12Y31.C5      net (fanout=1)        0.217   sc/M_stateCounter_q[18]
    SLICE_X12Y31.COUT    Topcyc                0.328   sc/M_stateCounter_q[19]
                                                       sc/M_stateCounter_q[18]_rt
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (1.789ns logic, 1.928ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  16.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_23 (FF)
  Destination:          sc/M_stateCounter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.711 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_23 to sc/M_stateCounter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   sc/M_stateCounter_q[23]
                                                       sc/M_stateCounter_q_23
    SLICE_X12Y32.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[23]
    SLICE_X12Y32.COUT    Topcyd                0.312   sc/M_stateCounter_q[23]
                                                       sc/M_stateCounter_q[23]_rt
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.D       Tilo                  0.259   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
    SLICE_X11Y27.A3      net (fanout=1)        0.359   sc/M_stateCounter_d<27>1
    SLICE_X11Y27.CLK     Tas                   0.264   M_stateCounter_q_27_1
                                                       sc/M_stateCounter_d<27>1_rt
                                                       sc/M_stateCounter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (1.680ns logic, 2.024ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  16.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sc/M_stateCounter_q_7 (FF)
  Destination:          sc/M_stateCounter_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.623 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sc/M_stateCounter_q_7 to sc/M_stateCounter_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q_7
    SLICE_X12Y28.D5      net (fanout=1)        0.448   sc/M_stateCounter_q[7]
    SLICE_X12Y28.COUT    Topcyd                0.312   sc/M_stateCounter_q[7]
                                                       sc/M_stateCounter_q[7]_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X12Y29.COUT    Tbyp                  0.093   sc/M_stateCounter_q[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X12Y30.COUT    Tbyp                  0.093   sc/M_stateCounter_q[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X12Y31.COUT    Tbyp                  0.093   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X12Y32.COUT    Tbyp                  0.093   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X12Y33.DMUX    Tcind                 0.320   sc/M_stateCounter_q[26]
                                                       sc/Madd_M_stateCounter_d_xor<27>
    SLICE_X11Y27.D5      net (fanout=1)        1.214   sc/M_stateCounter_d[27]
    SLICE_X11Y27.CLK     Tas                   0.373   M_stateCounter_q_27_1
                                                       sc/Mmux_M_stateCounter_d<27>11
                                                       sc/M_stateCounter_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.902ns logic, 1.809ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_2/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[3]/CLK
  Logical resource: sc/M_stateCounter_q_3/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_4/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_5/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_6/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[7]/CLK
  Logical resource: sc/M_stateCounter_q_7/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[11]/CLK
  Logical resource: sc/M_stateCounter_q_8/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[11]/CLK
  Logical resource: sc/M_stateCounter_q_9/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[11]/CLK
  Logical resource: sc/M_stateCounter_q_10/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[11]/CLK
  Logical resource: sc/M_stateCounter_q_11/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[15]/CLK
  Logical resource: sc/M_stateCounter_q_12/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[15]/CLK
  Logical resource: sc/M_stateCounter_q_13/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[15]/CLK
  Logical resource: sc/M_stateCounter_q_14/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[15]/CLK
  Logical resource: sc/M_stateCounter_q_15/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_16/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_17/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_18/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_19/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_20/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_21/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_22/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_23/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[26]/CLK
  Logical resource: sc/M_stateCounter_q_24/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[26]/CLK
  Logical resource: sc/M_stateCounter_q_25/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[26]/CLK
  Logical resource: sc/M_stateCounter_q_26/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.517|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1017 paths, 0 nets, and 232 connections

Design statistics:
   Minimum period:   4.517ns{1}   (Maximum frequency: 221.386MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 18:50:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



