Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Oct 14 19:30:34 2025
| Host         : renedito running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CSR_Lab3_Part4_timing_summary_routed.rpt -pb CSR_Lab3_Part4_timing_summary_routed.pb -rpx CSR_Lab3_Part4_timing_summary_routed.rpx -warn_on_violation
| Design       : CSR_Lab3_Part4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.324        0.000                      0                   39        0.033        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.324        0.000                      0                   39        0.033        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.324ns  (required time - arrival time)
  Source:                 p_45_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_movei_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.456ns (31.029%)  route 1.014ns (68.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  p_45_reg[0]/Q
                         net (fo=3, routed)           1.014     6.782    p_45
    SLICE_X0Y98          FDRE                                         r  s_movei_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606    15.029    Clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  s_movei_3_reg/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.067    15.106    s_movei_3_reg
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  8.324    

Slack (MET) :             8.546ns  (required time - arrival time)
  Source:                 p_101_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_98_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.580ns (39.981%)  route 0.871ns (60.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  p_101_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  p_101_reg[0]/Q
                         net (fo=3, routed)           0.871     6.654    p_101_reg_n_0_[0]
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.778 r  p_98[0]_i_1/O
                         net (fo=1, routed)           0.000     6.778    p_98[0]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  p_98_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    15.028    Clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  p_98_reg[0]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y95          FDPE (Setup_fdpe_C_D)        0.032    15.324    p_98_reg[0]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  8.546    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 p_13_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_Bot2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.530%)  route 0.792ns (63.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    Clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  p_13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  p_13_reg[0]/Q
                         net (fo=3, routed)           0.792     6.577    p_13
    SLICE_X0Y96          FDRE                                         r  s_Bot2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    15.028    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_Bot2_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)       -0.093    15.174    s_Bot2_reg
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 p_93_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ini_3_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.617%)  route 0.640ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    Clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  p_93_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  p_93_reg[0]/Q
                         net (fo=3, routed)           0.640     6.424    p_93
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.067    15.090    s_ini_3_o_reg
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 p_74_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_77_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.580ns (45.295%)  route 0.700ns (54.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  p_74_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.456     5.784 r  p_74_reg[0]/Q
                         net (fo=2, routed)           0.700     6.484    p_74
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.124     6.608 r  p_77[0]_i_1/O
                         net (fo=1, routed)           0.000     6.608    p_77[0]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  p_77_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605    15.028    Clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  p_77_reg[0]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.031    15.323    p_77_reg[0]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 p_85_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_outi_2_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.456ns (40.086%)  route 0.682ns (59.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_85_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  p_85_reg[0]/Q
                         net (fo=3, routed)           0.682     6.450    p_85
    SLICE_X1Y101         FDRE                                         r  s_outi_2_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_outi_2_o_reg/C
                         clock pessimism              0.278    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)       -0.081    15.174    s_outi_2_o_reg
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 p_45_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_45_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.580ns (45.810%)  route 0.686ns (54.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  p_45_reg[0]/Q
                         net (fo=3, routed)           0.686     6.454    p_45
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.124     6.578 r  p_45[0]_i_1/O
                         net (fo=1, routed)           0.000     6.578    p_45[0]_i_1_n_0
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.031    15.308    p_45_reg[0]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 p_45_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_42_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.580ns (45.908%)  route 0.683ns (54.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  p_45_reg[0]/Q
                         net (fo=3, routed)           0.683     6.452    p_45
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.124     6.576 r  p_42[0]_i_1/O
                         net (fo=1, routed)           0.000     6.576    p_42[0]_i_1_n_0
    SLICE_X0Y101         FDPE                                         r  p_42_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590    15.012    Clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  p_42_reg[0]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y101         FDPE (Setup_fdpe_C_D)        0.029    15.306    p_42_reg[0]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 p_13_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_13_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.580ns (45.840%)  route 0.685ns (54.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    Clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  p_13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  p_13_reg[0]/Q
                         net (fo=3, routed)           0.685     6.470    p_13
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.124     6.594 r  p_13[0]_i_1/O
                         net (fo=1, routed)           0.000     6.594    p_13[0]_i_1_n_0
    SLICE_X0Y97          FDCE                                         r  p_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606    15.029    Clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  p_13_reg[0]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.031    15.324    p_13_reg[0]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 p_13_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_10_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.580ns (45.938%)  route 0.683ns (54.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    Clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  p_13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  p_13_reg[0]/Q
                         net (fo=3, routed)           0.683     6.467    p_13
    SLICE_X0Y97          LUT3 (Prop_lut3_I2_O)        0.124     6.591 r  p_10[0]_i_1/O
                         net (fo=1, routed)           0.000     6.591    p_10[0]_i_1_n_0
    SLICE_X0Y97          FDPE                                         r  p_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606    15.029    Clk_IBUF_BUFG
    SLICE_X0Y97          FDPE                                         r  p_10_reg[0]/C
                         clock pessimism              0.300    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)        0.029    15.322    p_10_reg[0]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  8.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 p_93_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ini_3_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.139%)  route 0.229ns (61.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  p_93_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  p_93_reg[0]/Q
                         net (fo=3, routed)           0.229     1.894    p_93
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.070     1.861    s_ini_3_o_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 p_77_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ini_2_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.339%)  route 0.139ns (49.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  p_77_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  p_77_reg[0]/Q
                         net (fo=3, routed)           0.139     1.803    p_77
    SLICE_X0Y96          FDRE                                         r  s_ini_2_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_ini_2_o_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.075     1.614    s_ini_2_o_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 p_53_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_in1_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.252%)  route 0.140ns (49.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  p_53_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  p_53_reg[0]/Q
                         net (fo=3, routed)           0.140     1.804    p_53
    SLICE_X0Y96          FDRE                                         r  s_in1_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_in1_o_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.047     1.586    s_in1_o_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 p_37_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_movei_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  p_37_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  p_37_reg[0]/Q
                         net (fo=3, routed)           0.169     1.835    p_37
    SLICE_X0Y96          FDRE                                         r  s_movei_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_movei_2_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.076     1.615    s_movei_2_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 p_29_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_movei_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.706%)  route 0.197ns (58.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  p_29_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  p_29_reg[0]/Q
                         net (fo=3, routed)           0.197     1.862    p_29
    SLICE_X0Y96          FDRE                                         r  s_movei_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_movei_reg/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.078     1.617    s_movei_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p_2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X1Y97          FDPE                                         r  p_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  p_2_reg[0]/Q
                         net (fo=2, routed)           0.167     1.833    p_2
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  p_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_0_in
    SLICE_X1Y97          FDPE                                         r  p_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    Clk_IBUF_BUFG
    SLICE_X1Y97          FDPE                                         r  p_2_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDPE (Hold_fdpe_C_D)         0.091     1.615    p_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p_66_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_66_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X1Y96          FDPE                                         r  p_66_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  p_66_reg[0]/Q
                         net (fo=2, routed)           0.167     1.832    p_66
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  p_66[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    p_66[0]_i_1_n_0
    SLICE_X1Y96          FDPE                                         r  p_66_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X1Y96          FDPE                                         r  p_66_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDPE (Hold_fdpe_C_D)         0.091     1.614    p_66_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p_2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X1Y97          FDPE                                         r  p_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  p_2_reg[0]/Q
                         net (fo=2, routed)           0.169     1.835    p_2
    SLICE_X1Y97          LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  p_5[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    p_5[0]_i_1_n_0
    SLICE_X1Y97          FDCE                                         r  p_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    Clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  p_5_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.092     1.616    p_5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p_66_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_69_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X1Y96          FDPE                                         r  p_66_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  p_66_reg[0]/Q
                         net (fo=2, routed)           0.169     1.834    p_66
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  p_69[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    p_69[0]_i_1_n_0
    SLICE_X1Y96          FDCE                                         r  p_69_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X1Y96          FDCE                                         r  p_69_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.092     1.615    p_69_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 p_98_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_98_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  p_98_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  p_98_reg[0]/Q
                         net (fo=2, routed)           0.170     1.835    p_98
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  p_98[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    p_98[0]_i_1_n_0
    SLICE_X1Y95          FDPE                                         r  p_98_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.042    Clk_IBUF_BUFG
    SLICE_X1Y95          FDPE                                         r  p_98_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y95          FDPE (Hold_fdpe_C_D)         0.092     1.615    p_98_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     p_101_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     p_10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     p_13_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     p_18_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     p_21_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     p_26_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     p_29_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     p_2_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     p_34_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     p_101_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     p_101_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_10_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_10_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_13_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_13_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_18_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_18_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_21_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_21_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     p_101_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     p_101_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_10_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_10_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_13_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     p_13_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_18_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_18_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_21_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     p_21_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_movei_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.163ns (58.278%)  route 2.980ns (41.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_movei_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  s_movei_reg/Q
                         net (fo=1, routed)           2.980     8.727    movei_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.744    12.471 r  movei_OBUF_inst/O
                         net (fo=0)                   0.000    12.471    movei
    V11                                                               r  movei (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_Bot1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 4.026ns (56.542%)  route 3.095ns (43.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_Bot1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  s_Bot1_reg/Q
                         net (fo=1, routed)           3.095     8.878    Bot1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.449 r  Bot1_OBUF_inst/O
                         net (fo=0)                   0.000    12.449    Bot1
    V12                                                               r  Bot1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_movei_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 4.146ns (58.871%)  route 2.897ns (41.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_movei_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  s_movei_2_reg/Q
                         net (fo=1, routed)           2.897     8.643    movei_2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.727    12.370 r  movei_2_OBUF_inst/O
                         net (fo=0)                   0.000    12.370    movei_2
    V14                                                               r  movei_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_Bot3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.008ns (57.395%)  route 2.975ns (42.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_Bot3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  s_Bot3_reg/Q
                         net (fo=1, routed)           2.975     8.759    Bot3_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.312 r  Bot3_OBUF_inst/O
                         net (fo=0)                   0.000    12.312    Bot3
    U14                                                               r  Bot3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_movei_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 3.987ns (59.275%)  route 2.739ns (40.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    Clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  s_movei_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  s_movei_3_reg/Q
                         net (fo=1, routed)           2.739     8.524    movei_3_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.055 r  movei_3_OBUF_inst/O
                         net (fo=0)                   0.000    12.055    movei_3
    T16                                                               r  movei_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_Bot2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.008ns (59.634%)  route 2.713ns (40.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_Bot2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  s_Bot2_reg/Q
                         net (fo=1, routed)           2.713     8.497    Bot2_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.048 r  Bot2_OBUF_inst/O
                         net (fo=0)                   0.000    12.048    Bot2
    V15                                                               r  Bot2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_outi_3_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outi_3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.994ns (63.841%)  route 2.262ns (36.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.726     5.329    Clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  s_outi_3_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  s_outi_3_o_reg/Q
                         net (fo=1, routed)           2.262     8.047    outi_3_o_OBUF
    E17                  OBUF (Prop_obuf_I_O)         3.538    11.584 r  outi_3_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.584    outi_3_o
    E17                                                               r  outi_3_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ini_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ini_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.231ns  (logic 4.156ns (66.699%)  route 2.075ns (33.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_ini_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  s_ini_o_reg/Q
                         net (fo=1, routed)           2.075     7.822    ini_o_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.737    11.559 r  ini_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.559    ini_o
    C17                                                               r  ini_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ini_2_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ini_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 4.142ns (66.695%)  route 2.068ns (33.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.725     5.328    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_ini_2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  s_ini_2_o_reg/Q
                         net (fo=1, routed)           2.068     7.815    ini_2_o_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.723    11.538 r  ini_2_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.538    ini_2_o
    E18                                                               r  ini_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ini_3_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ini_3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 3.992ns (65.508%)  route 2.102ns (34.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.710     5.312    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  s_ini_3_o_reg/Q
                         net (fo=1, routed)           2.102     7.870    ini_3_o_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536    11.407 r  ini_3_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.407    ini_3_o
    D17                                                               r  ini_3_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_outi_2_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outi_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.363ns (75.255%)  route 0.448ns (24.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_outi_2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  s_outi_2_o_reg/Q
                         net (fo=1, routed)           0.448     2.108    outi_2_o_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.222     3.330 r  outi_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.330    outi_2_o
    G17                                                               r  outi_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_outi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.397ns (75.965%)  route 0.442ns (24.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  s_outi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  s_outi_o_reg/Q
                         net (fo=1, routed)           0.442     2.107    outi_o_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.363 r  outi_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.363    outi_o
    D18                                                               r  outi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_in1_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.380ns (73.122%)  route 0.507ns (26.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_in1_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  s_in1_o_reg/Q
                         net (fo=1, routed)           0.507     2.171    in1_o_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.410 r  in1_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.410    in1_o
    F18                                                               r  in1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ini_3_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ini_3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.378ns (72.679%)  route 0.518ns (27.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  s_ini_3_o_reg/Q
                         net (fo=1, routed)           0.518     2.177    ini_3_o_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.415 r  ini_3_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.415    ini_3_o
    D17                                                               r  ini_3_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ini_2_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ini_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.431ns (73.975%)  route 0.503ns (26.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_ini_2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  s_ini_2_o_reg/Q
                         net (fo=1, routed)           0.503     2.155    ini_2_o_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.303     3.457 r  ini_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.457    ini_2_o
    E18                                                               r  ini_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_ini_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ini_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.447ns (73.971%)  route 0.509ns (26.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_ini_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  s_ini_o_reg/Q
                         net (fo=1, routed)           0.509     2.160    ini_o_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.319     3.479 r  ini_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    ini_o
    C17                                                               r  ini_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_outi_3_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outi_3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.379ns (69.902%)  route 0.594ns (30.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  s_outi_3_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  s_outi_3_o_reg/Q
                         net (fo=1, routed)           0.594     2.259    outi_3_o_OBUF
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.498 r  outi_3_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.498    outi_3_o
    E17                                                               r  outi_3_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_movei_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.373ns (63.378%)  route 0.793ns (36.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.605     1.524    Clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  s_movei_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  s_movei_3_reg/Q
                         net (fo=1, routed)           0.793     2.459    movei_3_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.691 r  movei_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.691    movei_3
    T16                                                               r  movei_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_Bot2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.393ns (64.028%)  route 0.783ns (35.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_Bot2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  s_Bot2_reg/Q
                         net (fo=1, routed)           0.783     2.447    Bot2_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.700 r  Bot2_OBUF_inst/O
                         net (fo=0)                   0.000     3.700    Bot2
    V15                                                               r  Bot2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_movei_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.436ns (63.631%)  route 0.821ns (36.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.604     1.523    Clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  s_movei_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  s_movei_2_reg/Q
                         net (fo=1, routed)           0.821     2.472    movei_2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.308     3.780 r  movei_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.780    movei_2
    V14                                                               r  movei_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            p_82_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.591ns (30.335%)  route 3.653ns (69.665%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  outi_2_IBUF_inst/O
                         net (fo=2, routed)           3.653     5.119    outi_2_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     5.243 r  p_82[0]_i_1/O
                         net (fo=1, routed)           0.000     5.243    p_82[0]_i_1_n_0
    SLICE_X0Y101         FDPE                                         r  p_82_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.012    Clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  p_82_reg[0]/C

Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            p_85_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.591ns (30.360%)  route 3.648ns (69.640%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  outi_2_IBUF_inst/O
                         net (fo=2, routed)           3.648     5.115    outi_2_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     5.239 r  p_85[0]_i_1/O
                         net (fo=1, routed)           0.000     5.239    p_85[0]_i_1_n_0
    SLICE_X0Y101         FDCE                                         r  p_85_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.012    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_85_reg[0]/C

Slack:                    inf
  Source:                 Bot1_i
                            (input port)
  Destination:            p_5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 1.607ns (37.330%)  route 2.698ns (62.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  Bot1_i (IN)
                         net (fo=0)                   0.000     0.000    Bot1_i
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  Bot1_i_IBUF_inst/O
                         net (fo=2, routed)           2.698     4.180    Bot1_i_IBUF
    SLICE_X1Y97          LUT3 (Prop_lut3_I1_O)        0.124     4.304 r  p_5[0]_i_1/O
                         net (fo=1, routed)           0.000     4.304    p_5[0]_i_1_n_0
    SLICE_X1Y97          FDCE                                         r  p_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    Clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  p_5_reg[0]/C

Slack:                    inf
  Source:                 Bot1_i
                            (input port)
  Destination:            p_2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.607ns (37.365%)  route 2.694ns (62.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 f  Bot1_i (IN)
                         net (fo=0)                   0.000     0.000    Bot1_i
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 f  Bot1_i_IBUF_inst/O
                         net (fo=2, routed)           2.694     4.176    Bot1_i_IBUF
    SLICE_X1Y97          LUT3 (Prop_lut3_I1_O)        0.124     4.300 r  p_2[0]_i_1/O
                         net (fo=1, routed)           0.000     4.300    p_0_in
    SLICE_X1Y97          FDPE                                         r  p_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    Clk_IBUF_BUFG
    SLICE_X1Y97          FDPE                                         r  p_2_reg[0]/C

Slack:                    inf
  Source:                 Bot3_i
                            (input port)
  Destination:            p_18_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.053ns  (logic 1.615ns (39.853%)  route 2.438ns (60.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 f  Bot3_i (IN)
                         net (fo=0)                   0.000     0.000    Bot3_i
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  Bot3_i_IBUF_inst/O
                         net (fo=2, routed)           2.438     3.929    Bot3_i_IBUF
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.124     4.053 r  p_18[0]_i_1/O
                         net (fo=1, routed)           0.000     4.053    p_18[0]_i_1_n_0
    SLICE_X0Y99          FDPE                                         r  p_18_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    Clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  p_18_reg[0]/C

Slack:                    inf
  Source:                 Bot3_i
                            (input port)
  Destination:            p_21_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.615ns (39.924%)  route 2.431ns (60.076%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  Bot3_i (IN)
                         net (fo=0)                   0.000     0.000    Bot3_i
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Bot3_i_IBUF_inst/O
                         net (fo=2, routed)           2.431     3.922    Bot3_i_IBUF
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.124     4.046 r  p_21[0]_i_1/O
                         net (fo=1, routed)           0.000     4.046    p_21[0]_i_1_n_0
    SLICE_X0Y99          FDCE                                         r  p_21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.606     5.029    Clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  p_21_reg[0]/C

Slack:                    inf
  Source:                 ini
                            (input port)
  Destination:            p_61_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.648ns (41.149%)  route 2.357ns (58.851%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ini (IN)
                         net (fo=0)                   0.000     0.000    ini
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  ini_IBUF_inst/O
                         net (fo=2, routed)           2.357     3.881    ini_IBUF
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.124     4.005 r  p_61[0]_i_1/O
                         net (fo=1, routed)           0.000     4.005    p_61[0]_i_1_n_0
    SLICE_X0Y95          FDCE                                         r  p_61_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605     5.028    Clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  p_61_reg[0]/C

Slack:                    inf
  Source:                 ini
                            (input port)
  Destination:            p_58_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.648ns (41.163%)  route 2.356ns (58.837%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  ini (IN)
                         net (fo=0)                   0.000     0.000    ini
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  ini_IBUF_inst/O
                         net (fo=2, routed)           2.356     3.880    ini_IBUF
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.124     4.004 r  p_58[0]_i_1/O
                         net (fo=1, routed)           0.000     4.004    p_58[0]_i_1_n_0
    SLICE_X0Y95          FDPE                                         r  p_58_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.605     5.028    Clk_IBUF_BUFG
    SLICE_X0Y95          FDPE                                         r  p_58_reg[0]/C

Slack:                    inf
  Source:                 movei_3_i
                            (input port)
  Destination:            p_45_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 1.620ns (41.318%)  route 2.301ns (58.682%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 r  movei_3_i (IN)
                         net (fo=0)                   0.000     0.000    movei_3_i
    F13                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  movei_3_i_IBUF_inst/O
                         net (fo=2, routed)           2.301     3.797    movei_3_i_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     3.921 r  p_45[0]_i_1/O
                         net (fo=1, routed)           0.000     3.921    p_45[0]_i_1_n_0
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.012    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/C

Slack:                    inf
  Source:                 movei_3_i
                            (input port)
  Destination:            p_42_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.917ns  (logic 1.620ns (41.360%)  route 2.297ns (58.640%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F13                                               0.000     0.000 f  movei_3_i (IN)
                         net (fo=0)                   0.000     0.000    movei_3_i
    F13                  IBUF (Prop_ibuf_I_O)         1.496     1.496 f  movei_3_i_IBUF_inst/O
                         net (fo=2, routed)           2.297     3.793    movei_3_i_IBUF
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     3.917 r  p_42[0]_i_1/O
                         net (fo=1, routed)           0.000     3.917    p_42[0]_i_1_n_0
    SLICE_X0Y101         FDPE                                         r  p_42_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.590     5.012    Clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  p_42_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            s_ini_3_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.245ns (38.970%)  route 0.384ns (61.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.384     0.630    Enable_IBUF
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_ini_3_o_reg/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            s_outi_2_o_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.245ns (38.970%)  route 0.384ns (61.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.384     0.630    Enable_IBUF
    SLICE_X1Y101         FDRE                                         r  s_outi_2_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  s_outi_2_o_reg/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_42_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.245ns (35.566%)  route 0.445ns (64.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.445     0.690    Enable_IBUF
    SLICE_X0Y101         FDPE                                         r  p_42_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  p_42_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_45_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.245ns (35.566%)  route 0.445ns (64.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.445     0.690    Enable_IBUF
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_45_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_82_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.245ns (35.566%)  route 0.445ns (64.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.445     0.690    Enable_IBUF
    SLICE_X0Y101         FDPE                                         r  p_82_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  p_82_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_85_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.245ns (35.566%)  route 0.445ns (64.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.445     0.690    Enable_IBUF
    SLICE_X0Y101         FDCE                                         r  p_85_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.872     2.037    Clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  p_85_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_18_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.245ns (35.051%)  route 0.455ns (64.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.455     0.700    Enable_IBUF
    SLICE_X0Y99          FDPE                                         r  p_18_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    Clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  p_18_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_21_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.245ns (35.051%)  route 0.455ns (64.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.455     0.700    Enable_IBUF
    SLICE_X0Y99          FDCE                                         r  p_21_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    Clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  p_21_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_26_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.245ns (35.051%)  route 0.455ns (64.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.455     0.700    Enable_IBUF
    SLICE_X0Y99          FDPE                                         r  p_26_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    Clk_IBUF_BUFG
    SLICE_X0Y99          FDPE                                         r  p_26_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            p_29_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.245ns (35.051%)  route 0.455ns (64.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  Enable_IBUF_inst/O
                         net (fo=39, routed)          0.455     0.700    Enable_IBUF
    SLICE_X0Y99          FDCE                                         r  p_29_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.043    Clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  p_29_reg[0]/C





