#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 24 15:45:09 2025
# Process ID: 24912
# Current directory: E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1
# Command line: vivado.exe -log accelerate_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source accelerate_wrapper.tcl -notrace
# Log file: E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper.vdi
# Journal file: E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1\vivado.jou
# Running On: DESKTOP-66QCD9K, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
source accelerate_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 565.332 ; gain = 181.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 689.770 ; gain = 103.809
Command: link_design -top accelerate_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0.dcp' for cell 'accelerate_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_1/accelerate_axi_dma_0_1.dcp' for cell 'accelerate_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/accelerate_axi_smc_0.dcp' for cell 'accelerate_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axis_data_fifo_0_0/accelerate_axis_data_fifo_0_0.dcp' for cell 'accelerate_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axis_data_fifo_0_1/accelerate_axis_data_fifo_0_1.dcp' for cell 'accelerate_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axis_data_fifo_1_0/accelerate_axis_data_fifo_1_0.dcp' for cell 'accelerate_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_gemv_float_q8_0_0/accelerate_gemv_float_q8_0_0.dcp' for cell 'accelerate_i/gemv_float_q8_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_rst_ps8_0_99M_0/accelerate_rst_ps8_0_99M_0.dcp' for cell 'accelerate_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_system_ila_0_0/accelerate_system_ila_0_0.dcp' for cell 'accelerate_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_zynq_ultra_ps_e_0_0/accelerate_zynq_ultra_ps_e_0_0.dcp' for cell 'accelerate_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_xbar_0/accelerate_xbar_0.dcp' for cell 'accelerate_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_ds_0/accelerate_auto_ds_0.dcp' for cell 'accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_pc_0/accelerate_auto_pc_0.dcp' for cell 'accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_ds_1/accelerate_auto_ds_1.dcp' for cell 'accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_pc_1/accelerate_auto_pc_1.dcp' for cell 'accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: accelerate_i/system_ila_0/inst/ila_lib UUID: f3b4842f-8db2-5b63-9139-601840dbcf9a 
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_zynq_ultra_ps_e_0_0/accelerate_zynq_ultra_ps_e_0_0.xdc] for cell 'accelerate_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_zynq_ultra_ps_e_0_0/accelerate_zynq_ultra_ps_e_0_0.xdc] for cell 'accelerate_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0.xdc] for cell 'accelerate_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0.xdc] for cell 'accelerate_i/axi_dma_0/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_rst_ps8_0_99M_0/accelerate_rst_ps8_0_99M_0_board.xdc] for cell 'accelerate_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_rst_ps8_0_99M_0/accelerate_rst_ps8_0_99M_0_board.xdc] for cell 'accelerate_i/rst_ps8_0_99M/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_rst_ps8_0_99M_0/accelerate_rst_ps8_0_99M_0.xdc] for cell 'accelerate_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_rst_ps8_0_99M_0/accelerate_rst_ps8_0_99M_0.xdc] for cell 'accelerate_i/rst_ps8_0_99M/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_1/bd_5d28_psr_aclk_0_board.xdc] for cell 'accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_1/bd_5d28_psr_aclk_0_board.xdc] for cell 'accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_1/bd_5d28_psr_aclk_0.xdc] for cell 'accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_1/bd_5d28_psr_aclk_0.xdc] for cell 'accelerate_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_11/bd_5d28_sarn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc:178]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_12/bd_5d28_srn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:110]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc:110]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_17/bd_5d28_sawn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_18/bd_5d28_swn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_18/bd_5d28_swn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_19/bd_5d28_sbn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_19/bd_5d28_sbn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_24/bd_5d28_sarn_1_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_24/bd_5d28_sarn_1_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_25/bd_5d28_srn_1_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_25/bd_5d28_srn_1_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_27/bd_5d28_m00arn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_27/bd_5d28_m00arn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_28/bd_5d28_m00rn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_28/bd_5d28_m00rn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_29/bd_5d28_m00awn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_29/bd_5d28_m00awn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_30/bd_5d28_m00wn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_30/bd_5d28_m00wn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_31/bd_5d28_m00bn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/bd_0/ip/ip_31/bd_5d28_m00bn_0_clocks.xdc] for cell 'accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/smartconnect.xdc] for cell 'accelerate_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_smc_0/smartconnect.xdc] for cell 'accelerate_i/axi_smc/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_1/accelerate_axi_dma_0_1.xdc] for cell 'accelerate_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_1/accelerate_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_1/accelerate_axi_dma_0_1.xdc] for cell 'accelerate_i/axi_dma_1/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'accelerate_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'accelerate_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'accelerate_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'accelerate_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.srcs/constrs_1/new/system.xdc]
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0_clocks.xdc] for cell 'accelerate_i/axi_dma_0/U0'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_0/accelerate_axi_dma_0_0_clocks.xdc] for cell 'accelerate_i/axi_dma_0/U0'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_ds_0/accelerate_auto_ds_0_clocks.xdc] for cell 'accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_ds_0/accelerate_auto_ds_0_clocks.xdc] for cell 'accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_ds_1/accelerate_auto_ds_1_clocks.xdc] for cell 'accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_auto_ds_1/accelerate_auto_ds_1_clocks.xdc] for cell 'accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_1/accelerate_axi_dma_0_1_clocks.xdc] for cell 'accelerate_i/axi_dma_1/U0'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.gen/sources_1/bd/accelerate/ip/accelerate_axi_dma_0_1/accelerate_axi_dma_0_1_clocks.xdc] for cell 'accelerate_i/axi_dma_1/U0'
INFO: [Project 1-1714] 66 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 554 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3532.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1839 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 588 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1104 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 101 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances

30 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:01 . Memory (MB): peak = 3532.277 ; gain = 2842.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3532.277 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12d0b38dd

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3532.277 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c6abbe06a554534b.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.728 . Memory (MB): peak = 3837.734 ; gain = 0.000
get_clocks: Time (s): cpu = 00:01:36 ; elapsed = 00:00:52 . Memory (MB): peak = 3837.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3837.734 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: ff215673

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3837.734 ; gain = 20.008
Phase 1.1 Core Generation And Design Setup | Checksum: ff215673

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3837.734 ; gain = 20.008

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ff215673

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3837.734 ; gain = 20.008
Phase 1 Initialization | Checksum: ff215673

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3837.734 ; gain = 20.008

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: ff215673

Time (s): cpu = 00:02:06 ; elapsed = 00:01:38 . Memory (MB): peak = 4211.195 ; gain = 393.469

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ff215673

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 4211.195 ; gain = 393.469
Phase 2 Timer Update And Timing Data Collection | Checksum: ff215673

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 4211.195 ; gain = 393.469

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 42 pins
INFO: [Opt 31-138] Pushed 97 inverter(s) to 4957 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 41ba51de

Time (s): cpu = 00:02:10 ; elapsed = 00:01:42 . Memory (MB): peak = 4211.195 ; gain = 393.469
Retarget | Checksum: 41ba51de
INFO: [Opt 31-389] Phase Retarget created 503 cells and removed 979 cells
INFO: [Opt 31-1021] In phase Retarget, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 6d6e0362

Time (s): cpu = 00:02:11 ; elapsed = 00:01:43 . Memory (MB): peak = 4211.195 ; gain = 393.469
Constant propagation | Checksum: 6d6e0362
INFO: [Opt 31-389] Phase Constant propagation created 578 cells and removed 1395 cells
INFO: [Opt 31-1021] In phase Constant propagation, 151 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 6ce799f9

Time (s): cpu = 00:02:18 ; elapsed = 00:01:49 . Memory (MB): peak = 4211.195 ; gain = 393.469
Sweep | Checksum: 6ce799f9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 475 cells
INFO: [Opt 31-1021] In phase Sweep, 2231 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 6ce799f9

Time (s): cpu = 00:02:33 ; elapsed = 00:01:54 . Memory (MB): peak = 4211.195 ; gain = 393.469
BUFG optimization | Checksum: 6ce799f9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from accelerate_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 6ce799f9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:55 . Memory (MB): peak = 4211.195 ; gain = 393.469
Shift Register Optimization | Checksum: 6ce799f9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 72ce57c3

Time (s): cpu = 00:02:35 ; elapsed = 00:01:56 . Memory (MB): peak = 4211.195 ; gain = 393.469
Post Processing Netlist | Checksum: 72ce57c3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 171 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 63de65c6

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4211.195 ; gain = 393.469

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 4211.195 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 63de65c6

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4211.195 ; gain = 393.469
Phase 9 Finalization | Checksum: 63de65c6

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4211.195 ; gain = 393.469
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             503  |             979  |                                            167  |
|  Constant propagation         |             578  |            1395  |                                            151  |
|  Sweep                        |               0  |             475  |                                           2231  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            171  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 63de65c6

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4211.195 ; gain = 393.469
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 4211.195 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 30 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 25 newly gated: 7 Total Ports: 60
Ending PowerOpt Patch Enables Task | Checksum: 17cd4d5dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6292.121 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17cd4d5dc

Time (s): cpu = 00:02:35 ; elapsed = 00:01:28 . Memory (MB): peak = 6292.121 ; gain = 2080.926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17cd4d5dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 6292.121 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 6292.121 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cb11e503

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 6292.121 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:58 ; elapsed = 00:04:27 . Memory (MB): peak = 6292.121 ; gain = 2759.844
INFO: [runtcl-4] Executing : report_drc -file accelerate_wrapper_drc_opted.rpt -pb accelerate_wrapper_drc_opted.pb -rpx accelerate_wrapper_drc_opted.rpx
Command: report_drc -file accelerate_wrapper_drc_opted.rpt -pb accelerate_wrapper_drc_opted.pb -rpx accelerate_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:03:20 ; elapsed = 00:02:00 . Memory (MB): peak = 6378.418 ; gain = 86.297
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.277 . Memory (MB): peak = 6378.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 6445.812 ; gain = 67.395
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 6445.812 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f775a804

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 6445.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 6445.812 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c3f1cfd4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6445.812 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27646c201

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27646c201

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 1 Placer Initialization | Checksum: 27646c201

Time (s): cpu = 00:01:42 ; elapsed = 00:01:14 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 25c0dec0a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:53 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 276cd15b8

Time (s): cpu = 00:02:50 ; elapsed = 00:01:58 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 21040ccdb

Time (s): cpu = 00:02:52 ; elapsed = 00:02:01 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 21040ccdb

Time (s): cpu = 00:03:12 ; elapsed = 00:02:11 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 239cc33e1

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 24db660ba

Time (s): cpu = 00:03:36 ; elapsed = 00:02:32 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 24db660ba

Time (s): cpu = 00:03:37 ; elapsed = 00:02:33 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 2.1.1 Partition Driven Placement | Checksum: 24db660ba

Time (s): cpu = 00:03:38 ; elapsed = 00:02:34 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 2.1 Floorplanning | Checksum: 1dd0313ef

Time (s): cpu = 00:03:39 ; elapsed = 00:02:35 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dd0313ef

Time (s): cpu = 00:03:40 ; elapsed = 00:02:36 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dd0313ef

Time (s): cpu = 00:03:42 ; elapsed = 00:02:38 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22cb6f191

Time (s): cpu = 00:09:13 ; elapsed = 00:06:00 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 94 LUTNM shape to break, 8851 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 45, two critical 49, total 94, new lutff created 22
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4191 nets or LUTs. Breaked 94 LUTs, combined 4097 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 5 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__29. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__17. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__23. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__25. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__27. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__26. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__15. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__22. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__61. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__21. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__5. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__19. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__28. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__18. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__2. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__3. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__16. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__24. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__30. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__20. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__62. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__55. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__36. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__39. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__52. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__41. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__59. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__35. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/xw_q_buf0__49. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__11. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__7. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__6. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__35. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__37. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__9. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__31. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__33. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__13. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__53. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__3. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__55. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__59. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__4. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__53. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__10. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__27. 16 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__5. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__26. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__29. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__49. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/xw_q_buf0__11. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__51. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__47. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__47. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__57. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__23. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__28. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__61. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__8. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__45. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/xw_q_buf0__1. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__36. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__56. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__49. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__30. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__61. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__6. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__50. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__25. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__57. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/xw_q_buf0__21. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__23. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__31. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__43. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/xw_q_buf0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/xw_q_buf0__7. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/xw_q_buf0__9. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__39. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__15. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__35. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/xw_q_buf0. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__14. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__25. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__53. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__37. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__33. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__54. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__37. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__33. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__41. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__51. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__21. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__43. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/xw_q_buf0__12. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__48. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/xw_q_buf0__53. 16 registers were pushed out.
INFO: [Common 17-14] Message 'Physopt 32-665' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 2 Pass. Optimized 100 nets or cells. Created 1600 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 7151.121 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           94  |           4097  |                  4191  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |         1600  |              0  |                   100  |           0  |           1  |  00:00:13  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1694  |           4097  |                  4292  |           0  |          10  |  00:00:22  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: a6a6051b

Time (s): cpu = 00:09:55 ; elapsed = 00:06:41 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 2.4 Global Placement Core | Checksum: ed3b0b4f

Time (s): cpu = 00:10:26 ; elapsed = 00:07:02 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 2 Global Placement | Checksum: ed3b0b4f

Time (s): cpu = 00:10:27 ; elapsed = 00:07:03 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17109c056

Time (s): cpu = 00:10:55 ; elapsed = 00:07:19 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16263ef55

Time (s): cpu = 00:11:09 ; elapsed = 00:07:30 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: cf50b660

Time (s): cpu = 00:13:08 ; elapsed = 00:08:38 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 128e72c1d

Time (s): cpu = 00:13:37 ; elapsed = 00:09:02 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 3.3.2 Slice Area Swap | Checksum: 128e72c1d

Time (s): cpu = 00:13:38 ; elapsed = 00:09:03 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 3.3 Small Shape DP | Checksum: 16f30f974

Time (s): cpu = 00:14:28 ; elapsed = 00:09:31 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 10977ba44

Time (s): cpu = 00:14:32 ; elapsed = 00:09:35 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 15e2c78e7

Time (s): cpu = 00:14:33 ; elapsed = 00:09:37 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: ce9ffa32

Time (s): cpu = 00:15:41 ; elapsed = 00:10:17 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 3 Detail Placement | Checksum: ce9ffa32

Time (s): cpu = 00:15:42 ; elapsed = 00:10:18 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 124211f63

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-1.386 |
Phase 1 Physical Synthesis Initialization | Checksum: 163971179

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Place 46-35] Processed net accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/CEA2, inserted BUFG to drive 1152 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: dbc93fd6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 7151.121 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ddfe8234

Time (s): cpu = 00:19:17 ; elapsed = 00:13:07 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.137. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f7f17337

Time (s): cpu = 00:20:03 ; elapsed = 00:13:50 . Memory (MB): peak = 7151.121 ; gain = 705.309

Time (s): cpu = 00:20:03 ; elapsed = 00:13:50 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 4.1 Post Commit Optimization | Checksum: f7f17337

Time (s): cpu = 00:20:04 ; elapsed = 00:13:51 . Memory (MB): peak = 7151.121 ; gain = 705.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 7151.121 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d2a1f04

Time (s): cpu = 00:20:25 ; elapsed = 00:14:05 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11d2a1f04

Time (s): cpu = 00:20:26 ; elapsed = 00:14:06 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 4.3 Placer Reporting | Checksum: 11d2a1f04

Time (s): cpu = 00:20:28 ; elapsed = 00:14:08 . Memory (MB): peak = 7151.121 ; gain = 705.309

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 7151.121 ; gain = 0.000

Time (s): cpu = 00:20:28 ; elapsed = 00:14:08 . Memory (MB): peak = 7151.121 ; gain = 705.309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1485f1185

Time (s): cpu = 00:20:29 ; elapsed = 00:14:09 . Memory (MB): peak = 7151.121 ; gain = 705.309
Ending Placer Task | Checksum: 11c1dbd53

Time (s): cpu = 00:20:30 ; elapsed = 00:14:10 . Memory (MB): peak = 7151.121 ; gain = 705.309
238 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:20:40 ; elapsed = 00:14:17 . Memory (MB): peak = 7151.121 ; gain = 705.309
INFO: [runtcl-4] Executing : report_io -file accelerate_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file accelerate_wrapper_utilization_placed.rpt -pb accelerate_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file accelerate_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 7151.121 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 7151.121 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7151.121 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.943 . Memory (MB): peak = 7151.121 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 7151.121 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 7151.121 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 7151.121 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 7151.121 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:01:00 ; elapsed = 00:00:35 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
247 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 7151.121 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.321 . Memory (MB): peak = 7172.801 ; gain = 21.680
Wrote PlaceDB: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 7247.824 ; gain = 96.703
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7247.824 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 7247.824 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 7247.824 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 7247.824 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 7247.824 ; gain = 96.703
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 7247.824 ; gain = 96.703
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 56aca2c6 ConstDB: 0 ShapeSum: a0386ec0 RouteDB: 2538abcd
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 7819.535 ; gain = 0.000
Post Restoration Checksum: NetGraph: 28681842 | NumContArr: 63ef5bcf | Constraints: 7670fab8 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c5716966

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c5716966

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c5716966

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 24a428426

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15238b45b

Time (s): cpu = 00:01:44 ; elapsed = 00:00:56 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=-0.094 | THS=-119.910|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 163277dc4

Time (s): cpu = 00:03:47 ; elapsed = 00:02:11 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.338  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1677e3ed7

Time (s): cpu = 00:03:47 ; elapsed = 00:02:11 . Memory (MB): peak = 7821.758 ; gain = 2.223

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000365842 %
  Global Horizontal Routing Utilization  = 0.00113276 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 92277
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 85088
  Number of Partially Routed Nets     = 7189
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 1693f6d66

Time (s): cpu = 00:03:51 ; elapsed = 00:02:13 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1693f6d66

Time (s): cpu = 00:03:51 ; elapsed = 00:02:13 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 46533a61

Time (s): cpu = 00:04:49 ; elapsed = 00:02:29 . Memory (MB): peak = 7821.758 ; gain = 2.223
Phase 3 Initial Routing | Checksum: 7722825c

Time (s): cpu = 00:04:51 ; elapsed = 00:02:29 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15105
 Number of Nodes with overlaps = 1835
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.637 | TNS=-27.282| WHS=-0.061 | THS=-0.782 |

Phase 4.1 Global Iteration 0 | Checksum: 1de303233

Time (s): cpu = 00:09:21 ; elapsed = 00:04:38 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.315 | TNS=-14.915| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16083c79d

Time (s): cpu = 00:10:12 ; elapsed = 00:05:19 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.257 | TNS=-5.719 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 208d5d2c2

Time (s): cpu = 00:11:04 ; elapsed = 00:05:58 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 375
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.216 | TNS=-2.346 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1eec86e6f

Time (s): cpu = 00:12:01 ; elapsed = 00:06:42 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.171 | TNS=-1.415 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1ba734262

Time (s): cpu = 00:12:48 ; elapsed = 00:07:21 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.147 | TNS=-0.708 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 1ebeac4bc

Time (s): cpu = 00:13:54 ; elapsed = 00:08:11 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-0.374 | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 2415d00f7

Time (s): cpu = 00:14:29 ; elapsed = 00:08:41 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.106 | TNS=-0.232 | WHS=N/A    | THS=N/A    |

Phase 4.8 Global Iteration 7 | Checksum: 17eb115b1

Time (s): cpu = 00:15:21 ; elapsed = 00:09:24 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.9 Global Iteration 8
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-0.279 | WHS=N/A    | THS=N/A    |

Phase 4.9 Global Iteration 8 | Checksum: 27bb2ee6c

Time (s): cpu = 00:16:17 ; elapsed = 00:10:07 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 4.10 Global Iteration 9
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.046 | WHS=N/A    | THS=N/A    |

Phase 4.10 Global Iteration 9 | Checksum: 148d2b78d

Time (s): cpu = 00:16:40 ; elapsed = 00:10:22 . Memory (MB): peak = 7821.758 ; gain = 2.223
Phase 4 Rip-up And Reroute | Checksum: 148d2b78d

Time (s): cpu = 00:16:40 ; elapsed = 00:10:22 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6b3539a

Time (s): cpu = 00:17:27 ; elapsed = 00:10:51 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.046 | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: f613edcd

Time (s): cpu = 00:17:56 ; elapsed = 00:11:08 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.046 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21e853e7c

Time (s): cpu = 00:17:59 ; elapsed = 00:11:09 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21e853e7c

Time (s): cpu = 00:17:59 ; elapsed = 00:11:09 . Memory (MB): peak = 7821.758 ; gain = 2.223
Phase 5 Delay and Skew Optimization | Checksum: 21e853e7c

Time (s): cpu = 00:17:59 ; elapsed = 00:11:09 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f18cf865

Time (s): cpu = 00:18:28 ; elapsed = 00:11:25 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.044 | TNS=-0.046 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 294365de9

Time (s): cpu = 00:18:28 ; elapsed = 00:11:26 . Memory (MB): peak = 7821.758 ; gain = 2.223
Phase 6 Post Hold Fix | Checksum: 294365de9

Time (s): cpu = 00:18:29 ; elapsed = 00:11:26 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.8407 %
  Global Horizontal Routing Utilization  = 13.9011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 75.4717%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.09%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.3462%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75.9615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 294365de9

Time (s): cpu = 00:18:30 ; elapsed = 00:11:26 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 294365de9

Time (s): cpu = 00:18:31 ; elapsed = 00:11:26 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 294365de9

Time (s): cpu = 00:18:38 ; elapsed = 00:11:31 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 294365de9

Time (s): cpu = 00:18:39 ; elapsed = 00:11:31 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.044 | TNS=-0.046 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 294365de9

Time (s): cpu = 00:18:57 ; elapsed = 00:11:41 . Memory (MB): peak = 7821.758 ; gain = 2.223
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.041 | TNS=-0.052 | WHS=0.010 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 294365de9

Time (s): cpu = 00:20:07 ; elapsed = 00:12:21 . Memory (MB): peak = 7821.758 ; gain = 2.223

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.041 | TNS=-0.052 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.008. Path group: clk_pl_0. Processed net: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/m_axis_result_tdata[27].
INFO: [Physopt 32-952] Improved path group WNS = -0.004. Path group: clk_pl_0. Processed net: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/m_axis_result_tdata[27].
INFO: [Physopt 32-735] Processed net accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_int2float/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/m_axis_result_tdata[27]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.012 | TNS=0.000 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.012 | TNS=0.000 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 7821.758 ; gain = 0.000
Phase 12.2 Critical Path Optimization | Checksum: 245d73989

Time (s): cpu = 00:20:25 ; elapsed = 00:12:31 . Memory (MB): peak = 7821.758 ; gain = 2.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 7821.758 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.012 | TNS=0.000 | WHS=0.010 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1607e29b4

Time (s): cpu = 00:20:27 ; elapsed = 00:12:33 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 21c0fa302

Time (s): cpu = 00:20:32 ; elapsed = 00:12:37 . Memory (MB): peak = 7821.758 ; gain = 2.223
Ending Routing Task | Checksum: 21c0fa302

Time (s): cpu = 00:20:35 ; elapsed = 00:12:40 . Memory (MB): peak = 7821.758 ; gain = 2.223
INFO: [Common 17-83] Releasing license: Implementation
280 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:21:32 ; elapsed = 00:13:16 . Memory (MB): peak = 7821.758 ; gain = 573.934
INFO: [runtcl-4] Executing : report_drc -file accelerate_wrapper_drc_routed.rpt -pb accelerate_wrapper_drc_routed.pb -rpx accelerate_wrapper_drc_routed.rpx
Command: report_drc -file accelerate_wrapper_drc_routed.rpt -pb accelerate_wrapper_drc_routed.pb -rpx accelerate_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:23 ; elapsed = 00:00:50 . Memory (MB): peak = 8122.871 ; gain = 301.113
INFO: [runtcl-4] Executing : report_methodology -file accelerate_wrapper_methodology_drc_routed.rpt -pb accelerate_wrapper_methodology_drc_routed.pb -rpx accelerate_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file accelerate_wrapper_methodology_drc_routed.rpt -pb accelerate_wrapper_methodology_drc_routed.pb -rpx accelerate_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 8122.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file accelerate_wrapper_power_routed.rpt -pb accelerate_wrapper_power_summary_routed.pb -rpx accelerate_wrapper_power_routed.rpx
Command: report_power -file accelerate_wrapper_power_routed.rpt -pb accelerate_wrapper_power_summary_routed.pb -rpx accelerate_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
290 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 8122.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file accelerate_wrapper_route_status.rpt -pb accelerate_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file accelerate_wrapper_timing_summary_routed.rpt -pb accelerate_wrapper_timing_summary_routed.pb -rpx accelerate_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8122.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file accelerate_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file accelerate_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8122.871 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file accelerate_wrapper_bus_skew_routed.rpt -pb accelerate_wrapper_bus_skew_routed.pb -rpx accelerate_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.422 . Memory (MB): peak = 8122.871 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 8126.707 ; gain = 3.836
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8126.707 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8126.707 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 8126.707 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 8126.707 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 8126.707 ; gain = 3.836
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/LLM/competition/FPGA_GC/KV260/qwen_acc_top/qwen_acc_top.runs/impl_1/accelerate_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 8126.707 ; gain = 3.836
INFO: [Memdata 28-208] The XPM instance: <accelerate_i/axis_data_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <accelerate_i/axis_data_fifo_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <accelerate_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <accelerate_i/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <accelerate_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <accelerate_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <accelerate_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <accelerate_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <accelerate_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <accelerate_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force accelerate_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/i0 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/i0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__35 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__35/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__37 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__37/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__43 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__43/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__47 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__47/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__48 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__48/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__49 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__49/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__5 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__51 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__53 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__53/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__57 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__57/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__6 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__61 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__15 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__21 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__23 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__25 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__26 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__27 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__28 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__29 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__30 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__33 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__33/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__39 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__39/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__41 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__43 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__43/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__45 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/xw_q_buf0__45/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/i0 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__1 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__23 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__25 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__3 output accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/xw_q_buf0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__0 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__1 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__10 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__11 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__12 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__13 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__14 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__15 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__16 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__17 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__18 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__19 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__20 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__21 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__22 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__23 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__24 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__25 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__26 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__27 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__28 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__29 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__3 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__30 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__31 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__32 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__33 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__34 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__34/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__35 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__35/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__36 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__36/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__37 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__37/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__38 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__38/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__39 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__39/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__4 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__40 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__41 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__42 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__42/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__43 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__43/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__44 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__44/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__45 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__45/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__46 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__46/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__47 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__47/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__48 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__48/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__49 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__49/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__5 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__50 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__51 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__52 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__52/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__53 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__53/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__54 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__54/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__55 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__55/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__56 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__56/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__57 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__57/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__58 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__58/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__59 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__59/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__6 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__60 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__61 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__62 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__62/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__7 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__8 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__9 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/xw_q_buf0__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_dequant_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_scale_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__0 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__1 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__10 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__11 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__12 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__13 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__14 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__15 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__16 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__17 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__18 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__19 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__2 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__20 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__21 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__22 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__23 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__24 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__25 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__26 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__27 multiplier stage accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/xw_q_buf0__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (accelerate_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 91 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, accelerate_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], accelerate_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 65 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[0].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[10].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[11].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[12].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[13].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[14].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[15].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[1].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[2].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[3].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[4].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[5].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[6].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[7].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[8].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: accelerate_i/gemv_float_q8_0/inst/gemv_float_q8_v1_0_M00_AXIS_SEND_inst/matmul_gen[9].u_matmul/u_float_add/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1631 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8398592 bits.
Writing bitstream ./accelerate_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 327 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:54 ; elapsed = 00:01:27 . Memory (MB): peak = 8329.156 ; gain = 202.449
INFO: [Common 17-206] Exiting Vivado at Mon Mar 24 16:28:22 2025...
