\hypertarget{group__DMA__Peripheral__Access__Layer}{}\section{D\+MA Peripheral Access Layer}
\label{group__DMA__Peripheral__Access__Layer}\index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__DMA__Register__Accessor__Macros}{D\+M\+A -\/ Register accessor macros}
\item 
\hyperlink{group__DMA__Register__Masks}{D\+M\+A Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structDMA__Type}{D\+M\+A\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}~(0x40008000u)
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0}~((\hyperlink{structDMA__Type}{D\+M\+A\+\_\+\+Type} $\ast$)\hyperlink{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0})\hypertarget{group__DMA__Peripheral__Access__Layer_ga6997fbc1b1973e9f27170217a3bd6f22}{}\label{group__DMA__Peripheral__Access__Layer_ga6997fbc1b1973e9f27170217a3bd6f22}

\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_gada914e90165e25ae4eeddf5175920e77}{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0} \}
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_ga6defb6ef05bbbec3e07f8d2610756b7b}{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{D\+M\+A0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{D\+M\+A1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{D\+M\+A2\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{D\+M\+A3\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503}{D\+M\+A4\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f}{D\+M\+A5\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8}{D\+M\+A6\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75}{D\+M\+A7\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6}{D\+M\+A8\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b}{D\+M\+A9\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8}{D\+M\+A10\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb}{D\+M\+A11\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209}{D\+M\+A12\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c}{D\+M\+A13\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc}{D\+M\+A14\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b}{D\+M\+A15\+\_\+\+I\+R\+Qn} \}
\item 
\#define {\bfseries D\+M\+A\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08}{D\+M\+A\+\_\+\+Error\+\_\+\+I\+R\+Qn} \}\hypertarget{group__DMA__Peripheral__Access__Layer_ga459be3deca4751dea08e9046cd437c53}{}\label{group__DMA__Peripheral__Access__Layer_ga459be3deca4751dea08e9046cd437c53}

\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}~(0x40008000u)
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0}~((\hyperlink{structDMA__Type}{D\+M\+A\+\_\+\+Type} $\ast$)\hyperlink{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0})\hypertarget{group__DMA__Peripheral__Access__Layer_ga6997fbc1b1973e9f27170217a3bd6f22}{}\label{group__DMA__Peripheral__Access__Layer_ga6997fbc1b1973e9f27170217a3bd6f22}

\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_gada914e90165e25ae4eeddf5175920e77}{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0} \}
\item 
\#define \hyperlink{group__DMA__Peripheral__Access__Layer_ga6defb6ef05bbbec3e07f8d2610756b7b}{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{D\+M\+A0\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{D\+M\+A1\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{D\+M\+A2\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{D\+M\+A3\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a6edb2c7ba294f7d84e0fe10b5193e503}{D\+M\+A4\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a7c302f83115f90fd2212bbd5e973264f}{D\+M\+A5\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083aa3e74d37eb885d59d8d49cbd374ab6e8}{D\+M\+A6\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0659032d473049ce5aec1104f6160f75}{D\+M\+A7\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083af74d2c54a8937a1395322eed37f0dea6}{D\+M\+A8\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083afa9e52c5b007ceeb393b6e2091f5f80b}{D\+M\+A9\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a8651546576cb5ae1470a0f0663d88bb8}{D\+M\+A10\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a14f1e15325572e1876c190ae27ed14cb}{D\+M\+A11\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a3913d133d3f12341565012ebc516d209}{D\+M\+A12\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2b8b731381d36e1acfa23ae37410030c}{D\+M\+A13\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad65e51b2543219ba0495e76bec3d2dfc}{D\+M\+A14\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a7e8044f0f9c921fb3b4f4ea41919491b}{D\+M\+A15\+\_\+\+I\+R\+Qn} \}
\item 
\#define {\bfseries D\+M\+A\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a50a6180bca228af425f6fcbf44a7ec08}{D\+M\+A\+\_\+\+Error\+\_\+\+I\+R\+Qn} \}\hypertarget{group__DMA__Peripheral__Access__Layer_ga459be3deca4751dea08e9046cd437c53}{}\label{group__DMA__Peripheral__Access__Layer_ga459be3deca4751dea08e9046cd437c53}

\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structDMA__Type}{D\+M\+A\+\_\+\+Type} $\ast$ {\bfseries D\+M\+A\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__DMA__Peripheral__Access__Layer_gaf500b02a8cf36350d74bcb8c7a924b5d}{}\label{group__DMA__Peripheral__Access__Layer_gaf500b02a8cf36350d74bcb8c7a924b5d}

\item 
typedef struct \hyperlink{structDMA__Type}{D\+M\+A\+\_\+\+Type} $\ast$ {\bfseries D\+M\+A\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__DMA__Peripheral__Access__Layer_gaf500b02a8cf36350d74bcb8c7a924b5d}{}\label{group__DMA__Peripheral__Access__Layer_gaf500b02a8cf36350d74bcb8c7a924b5d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A0@{D\+M\+A0}}
\index{D\+M\+A0@{D\+M\+A0}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A0}{DMA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A0~(({\bf D\+M\+A\+\_\+\+Type} $\ast$){\bf D\+M\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{}\label{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}
Peripheral D\+MA base pointer \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A0@{D\+M\+A0}}
\index{D\+M\+A0@{D\+M\+A0}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A0}{DMA0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A0~(({\bf D\+M\+A\+\_\+\+Type} $\ast$){\bf D\+M\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}{}\label{group__DMA__Peripheral__Access__Layer_ga4103044f9ca209772f513dc694513ffb}
Peripheral D\+MA base pointer \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+B\+A\+SE@{D\+M\+A\+\_\+\+B\+A\+SE}}
\index{D\+M\+A\+\_\+\+B\+A\+SE@{D\+M\+A\+\_\+\+B\+A\+SE}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+B\+A\+SE}{DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+B\+A\+SE~(0x40008000u)}\hypertarget{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{}\label{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}
Peripheral D\+MA base address \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+B\+A\+SE@{D\+M\+A\+\_\+\+B\+A\+SE}}
\index{D\+M\+A\+\_\+\+B\+A\+SE@{D\+M\+A\+\_\+\+B\+A\+SE}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+B\+A\+SE}{DMA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+B\+A\+SE~(0x40008000u)}\hypertarget{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}{}\label{group__DMA__Peripheral__Access__Layer_gab04dd812f37907dc8bd6ed82e346b563}
Peripheral D\+MA base address \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{DMA_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf D\+M\+A\+\_\+\+B\+A\+SE} \}}\hypertarget{group__DMA__Peripheral__Access__Layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}{}\label{group__DMA__Peripheral__Access__Layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}
Array initializer of D\+MA peripheral base addresses \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{DMA_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf D\+M\+A\+\_\+\+B\+A\+SE} \}}\hypertarget{group__DMA__Peripheral__Access__Layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}{}\label{group__DMA__Peripheral__Access__Layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}
Array initializer of D\+MA peripheral base addresses \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{DMA_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf D\+M\+A0} \}}\hypertarget{group__DMA__Peripheral__Access__Layer_gada914e90165e25ae4eeddf5175920e77}{}\label{group__DMA__Peripheral__Access__Layer_gada914e90165e25ae4eeddf5175920e77}
Array initializer of D\+MA peripheral base pointers \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{DMA_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf D\+M\+A0} \}}\hypertarget{group__DMA__Peripheral__Access__Layer_gada914e90165e25ae4eeddf5175920e77}{}\label{group__DMA__Peripheral__Access__Layer_gada914e90165e25ae4eeddf5175920e77}
Array initializer of D\+MA peripheral base pointers \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS@{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}}
\index{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS@{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}{DMA_CHN_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS~\{ {\bf D\+M\+A0\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A1\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A2\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A3\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A4\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A5\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A6\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A7\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A8\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A9\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A10\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A11\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A12\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A13\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A14\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A15\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__DMA__Peripheral__Access__Layer_ga6defb6ef05bbbec3e07f8d2610756b7b}{}\label{group__DMA__Peripheral__Access__Layer_ga6defb6ef05bbbec3e07f8d2610756b7b}
Interrupt vectors for the D\+MA peripheral type \index{D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}!D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS@{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}}
\index{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS@{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}!D\+M\+A Peripheral Access Layer@{D\+M\+A Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}{DMA_CHN_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS~\{ {\bf D\+M\+A0\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A1\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A2\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A3\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A4\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A5\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A6\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A7\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A8\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A9\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A10\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A11\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A12\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A13\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A14\+\_\+\+I\+R\+Qn}, {\bf D\+M\+A15\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__DMA__Peripheral__Access__Layer_ga6defb6ef05bbbec3e07f8d2610756b7b}{}\label{group__DMA__Peripheral__Access__Layer_ga6defb6ef05bbbec3e07f8d2610756b7b}
Interrupt vectors for the D\+MA peripheral type 