--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11983 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.505ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (SLICE_X10Y3.A3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.504ns (Levels of Logic = 10)
  Clock Path Skew:      0.034ns (0.693 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y37.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.A3       net (fanout=283)      3.744   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X10Y3.A3       net (fanout=9)        1.308   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X10Y3.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     13.504ns (3.468ns logic, 10.036ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.503ns (Levels of Logic = 11)
  Clock Path Skew:      0.034ns (0.693 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y37.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y37.D2      net (fanout=1)        0.659   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X10Y37.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.A3       net (fanout=283)      3.744   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X10Y3.A3       net (fanout=9)        1.308   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X10Y3.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     13.503ns (3.491ns logic, 10.012ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.497ns (Levels of Logic = 10)
  Clock Path Skew:      0.034ns (0.693 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y37.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.A3       net (fanout=283)      3.744   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X10Y3.A3       net (fanout=9)        1.308   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X10Y3.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<65>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[13][23]_m_DataIn[23]_mux_3_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_62
    -------------------------------------------------  ---------------------------
    Total                                     13.497ns (3.461ns logic, 10.036ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351 (SLICE_X11Y3.B3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.486ns (Levels of Logic = 10)
  Clock Path Skew:      0.034ns (0.693 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y37.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.A3       net (fanout=283)      3.744   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y3.B3       net (fanout=9)        1.309   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y3.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<353>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT71
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351
    -------------------------------------------------  ---------------------------
    Total                                     13.486ns (3.449ns logic, 10.037ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.485ns (Levels of Logic = 11)
  Clock Path Skew:      0.034ns (0.693 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y37.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y37.D2      net (fanout=1)        0.659   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X10Y37.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.A3       net (fanout=283)      3.744   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y3.B3       net (fanout=9)        1.309   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y3.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<353>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT71
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351
    -------------------------------------------------  ---------------------------
    Total                                     13.485ns (3.472ns logic, 10.013ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.479ns (Levels of Logic = 10)
  Clock Path Skew:      0.034ns (0.693 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y37.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.A3       net (fanout=283)      3.744   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X11Y3.B3       net (fanout=9)        1.309   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X11Y3.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<353>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT71
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_351
    -------------------------------------------------  ---------------------------
    Total                                     13.479ns (3.442ns logic, 10.037ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (SLICE_X20Y8.D3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.442ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.661 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y37.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X11Y6.A3       net (fanout=283)      3.377   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X20Y8.D3       net (fanout=11)       1.665   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X20Y8.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<326>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    -------------------------------------------------  ---------------------------
    Total                                     13.442ns (3.416ns logic, 10.026ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.441ns (Levels of Logic = 11)
  Clock Path Skew:      0.002ns (0.661 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.386   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X8Y37.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X10Y37.D2      net (fanout=1)        0.659   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X10Y37.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X11Y6.A3       net (fanout=283)      3.377   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X20Y8.D3       net (fanout=11)       1.665   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X20Y8.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<326>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    -------------------------------------------------  ---------------------------
    Total                                     13.441ns (3.439ns logic, 10.002ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.435ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.661 - 0.659)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.BQ       Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X8Y46.B2       net (fanout=2)        1.144   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X8Y46.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y47.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X8Y44.A3       net (fanout=10)       1.635   DDA_Partition_1/Controller/m_DDACountAddAdj<10>
    SLICE_X8Y44.COUT     Topcya                0.379   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X8Y45.AMUX     Tcina                 0.212   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N253
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.B1       net (fanout=105)      1.507   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y35.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y36.CMUX     Tcinc                 0.261   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X10Y37.B2      net (fanout=1)        0.686   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<10>
    SLICE_X10Y37.COUT    Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X10Y38.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X11Y6.A3       net (fanout=283)      3.377   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X11Y6.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<112>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X20Y8.D3       net (fanout=11)       1.665   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>14
    SLICE_X20Y8.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<326>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_326
    -------------------------------------------------  ---------------------------
    Total                                     13.435ns (3.409ns logic, 10.026ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11 (SLICE_X14Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10 to DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y18.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10
    SLICE_X14Y18.DX      net (fanout=3)        0.131   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<10>
    SLICE_X14Y18.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (SLICE_X14Y24.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y24.A5      net (fanout=4)        0.068   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y24.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/_n0114_inv
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2-In1
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_3 (SLICE_X18Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_2 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_2 to DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<3>
                                                       DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_2
    SLICE_X18Y13.DX      net (fanout=3)        0.137   DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<2>
    SLICE_X18Y13.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<3>
                                                       DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/DP/CLK
  Location pin: SLICE_X0Y29.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram47/SP/CLK
  Location pin: SLICE_X0Y29.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.505|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15363 connections

Design statistics:
   Minimum period:  13.505ns{1}   (Maximum frequency:  74.047MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 12:35:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



