$date
	Fri Oct  4 18:54:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module JK_flipflop_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 # J $end
$var wire 1 % clk $end
$var wire 1 $ k $end
$var wire 1 & reset $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ( j [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 ) k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
0$
0#
x"
x!
$end
#10
1%
b1 )
#20
0%
1$
b1 (
b0 )
#30
1!
0"
1%
b1 )
#40
0%
0$
1#
b1 '
b0 (
b0 )
#50
0!
1"
1%
b1 )
#60
0%
1$
b1 (
b0 )
#70
1!
0"
1%
b1 )
#80
b10 '
b10 (
b10 )
