#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue May 09 17:39:46 2023
# Process ID: 24260
# Log file: D:/University/6/Logic Circuits Lab/Keypad/planAhead_run_1/planAhead.log
# Journal file: D:/University/6/Logic Circuits Lab/Keypad/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/University/6/Logic Circuits Lab/Keypad/pa.fromNetlist.tcl}
# create_project -name Keypad -dir "D:/University/6/Logic Circuits Lab/Keypad/planAhead_run_2" -part xc3s400pq208-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/University/6/Logic Circuits Lab/Keypad/Main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/University/6/Logic Circuits Lab/Keypad} }
# set_property target_constrs_file "UCF.ucf" [current_fileset -constrset]
Adding file 'D:/University/6/Logic Circuits Lab/Keypad/UCF.ucf' to fileset 'constrs_1'
# add_files [list {UCF.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s400pq208-5
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Main.ngc ...
WARNING:NetListWriters:298 - No output is written to Main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Main.edif ...
ngc2edif: Total memory usage is 79480 kilobytes

Parsing EDIF File [./planAhead_run_2/Keypad.data/cache/Main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Keypad.data/cache/Main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library E:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [E:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [E:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from E:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from E:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from E:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from E:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : E:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library E:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library E:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/University/6/Logic Circuits Lab/Keypad/UCF.ucf]
CRITICAL WARNING: [Designutils 20-31] Unrecognized symbol  [D:/University/6/Logic Circuits Lab/Keypad/UCF.ucf:1]
Finished Parsing UCF File [D:/University/6/Logic Circuits Lab/Keypad/UCF.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3279b7ab
link_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 713.793 ; gain = 47.492
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/University/6/Logic Circuits Lab/Keypad\planAhead_pid24260.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue May 09 17:40:42 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
