
---------- Begin Simulation Statistics ----------
simSeconds                                   0.164875                       # Number of seconds simulated (Second)
simTicks                                 164875231728                       # Number of ticks simulated (Tick)
finalTick                                164875231728                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    350.40                       # Real time elapsed on the host (Second)
hostTickRate                                470532174                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2296220                       # Number of bytes of host memory used (Byte)
simInsts                                    137732301                       # Number of instructions simulated (Count)
simOps                                      240462150                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   393070                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     686247                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.demandHits::processor.cores.core.data     49542858                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.demandHits::total     49542858                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::processor.cores.core.data     49542858                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::total     49542858                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.demandMisses::processor.cores.core.data     18633468                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.demandMisses::total     18633468                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::processor.cores.core.data     18633468                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::total     18633468                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.demandMissLatency::processor.cores.core.data  90935770536                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMissLatency::total  90935770536                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::processor.cores.core.data  90935770536                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::total  90935770536                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandAccesses::processor.cores.core.data     68176326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandAccesses::total     68176326                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::processor.cores.core.data     68176326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::total     68176326                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandMissRate::processor.cores.core.data     0.273313                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMissRate::total     0.273313                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::processor.cores.core.data     0.273313                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::total     0.273313                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::processor.cores.core.data  4880.238640                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::total  4880.238640                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::processor.cores.core.data  4880.238640                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::total  4880.238640                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.writebacks::writebacks        49569                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.writebacks::total        49569                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::processor.cores.core.data         2326                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::total         2326                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::processor.cores.core.data         2326                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::total         2326                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::processor.cores.core.data     18631142                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::total     18631142                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher      6752521                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::processor.cores.core.data     18631142                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::total     25383663                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::processor.cores.core.data  84693560994                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::total  84693560994                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  37595470242                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::processor.cores.core.data  84693560994                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::total 122289031236                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::processor.cores.core.data     0.273279                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::total     0.273279                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::processor.cores.core.data     0.273279                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::total     0.372324                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::processor.cores.core.data  4545.806210                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::total  4545.806210                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  5567.619892                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::processor.cores.core.data  4545.806210                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::total  4817.627434                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.replacements     25383635                       # number of replacements (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher      6752521                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::total      6752521                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  37595470242                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::total  37595470242                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  5567.619892                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::total  5567.619892                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::processor.cores.core.data            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::total            8                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::processor.cores.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::processor.cores.core.data       223776                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::total       223776                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::processor.cores.core.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::processor.cores.core.data     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::total     0.333333                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::processor.cores.core.data        55944                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::total        55944                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::processor.cores.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       448884                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::total       448884                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::processor.cores.core.data     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data       112221                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::total       112221                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::processor.cores.core.data           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::processor.cores.core.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::processor.cores.core.data     32614794                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::total     32614794                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::processor.cores.core.data     18628915                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::total     18628915                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::processor.cores.core.data  90767414394                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::total  90767414394                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::processor.cores.core.data     51243709                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::total     51243709                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::processor.cores.core.data     0.363536                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::total     0.363536                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::processor.cores.core.data  4872.394039                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::total  4872.394039                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::processor.cores.core.data          396                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::total          396                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::processor.cores.core.data     18628519                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::total     18628519                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::processor.cores.core.data  84548408292                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::total  84548408292                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::processor.cores.core.data     0.363528                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::total     0.363528                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::processor.cores.core.data  4538.654323                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::total  4538.654323                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.hits::processor.cores.core.data     16928064                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.hits::total     16928064                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::processor.cores.core.data         4553                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::total         4553                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::processor.cores.core.data    168356142                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::total    168356142                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::processor.cores.core.data     16932617                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::total     16932617                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::processor.cores.core.data     0.000269                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::total     0.000269                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::processor.cores.core.data 36976.969471                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::total 36976.969471                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::processor.cores.core.data         1930                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::total         1930                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::processor.cores.core.data         2623                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::total         2623                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::processor.cores.core.data    145152702                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::total    145152702                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::processor.cores.core.data     0.000155                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::total     0.000155                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::processor.cores.core.data 55338.430042                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::total 55338.430042                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.prefetcher.demandMshrMisses     18631142                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIssued     13692208                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUnused      4432409                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUseful      2317786                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcache.prefetcher.accuracy     0.169278                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.coverage     0.110640                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInCache      6929478                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInMSHR        10207                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInWB            2                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfLate      6939687                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIdentified     13692208                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfSpanPage       856512                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulSpanPage       520369                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.tags.tagsInUse    31.999716                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcache.tags.totalRefs     74926545                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.sampledRefs     25383667                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.avgRefs     2.951762                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcache.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher     9.727906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.occupancies::processor.cores.core.data    22.271810                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.303997                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::processor.cores.core.data     0.695994                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::total     0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcache.tags.tagAccesses   1116205267                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcache.tags.dataAccesses   1116205267                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.demandHits::processor.cores.core.inst    172224231                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.demandHits::total    172224231                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.overallHits::processor.cores.core.inst    172224231                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.overallHits::total    172224231                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.demandMisses::processor.cores.core.inst         4970                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.demandMisses::total         4970                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::processor.cores.core.inst         4970                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::total         4970                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.demandMissLatency::processor.cores.core.inst     88601976                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMissLatency::total     88601976                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::processor.cores.core.inst     88601976                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::total     88601976                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandAccesses::processor.cores.core.inst    172229201                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandAccesses::total    172229201                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::processor.cores.core.inst    172229201                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::total    172229201                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandMissRate::processor.cores.core.inst     0.000029                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMissRate::total     0.000029                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::processor.cores.core.inst     0.000029                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::total     0.000029                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMissLatency::processor.cores.core.inst 17827.359356                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMissLatency::total 17827.359356                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::processor.cores.core.inst 17827.359356                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::total 17827.359356                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.demandMshrMisses::processor.cores.core.inst         4970                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMisses::total         4970                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::processor.cores.core.inst         4970                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::total         4970                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::processor.cores.core.inst     86946966                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::total     86946966                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::processor.cores.core.inst     86946966                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::total     86946966                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissRate::processor.cores.core.inst     0.000029                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMshrMissRate::total     0.000029                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::processor.cores.core.inst     0.000029                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::total     0.000029                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::processor.cores.core.inst 17494.359356                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::total 17494.359356                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::processor.cores.core.inst 17494.359356                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::total 17494.359356                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.replacements         4938                       # number of replacements (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::processor.cores.core.inst    172224231                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::total    172224231                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::processor.cores.core.inst         4970                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::total         4970                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::processor.cores.core.inst     88601976                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::total     88601976                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.accesses::processor.cores.core.inst    172229201                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.accesses::total    172229201                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.missRate::processor.cores.core.inst     0.000029                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.missRate::total     0.000029                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::processor.cores.core.inst 17827.359356                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::total 17827.359356                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::processor.cores.core.inst         4970                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::total         4970                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::processor.cores.core.inst     86946966                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::total     86946966                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::processor.cores.core.inst     0.000029                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::total     0.000029                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::processor.cores.core.inst 17494.359356                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::total 17494.359356                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.prefetcher.demandMshrMisses         4970                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_icache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.tags.tagsInUse    31.999580                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icache.tags.totalRefs    172229201                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.sampledRefs         4970                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.avgRefs 34653.762777                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icache.tags.warmupTick        73260                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icache.tags.occupancies::processor.cores.core.inst    31.999580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::processor.cores.core.inst     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::total     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icache.tags.tagAccesses   2755672186                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icache.tags.dataAccesses   2755672186                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcache.prefetcher      6711196                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst         3714                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data     18602452                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total     25317362                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcache.prefetcher      6711196                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst         3714                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data     18602452                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total     25317362                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcache.prefetcher        41325                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst         1256                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data        28694                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total        71275                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcache.prefetcher        41325                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst         1256                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data        28694                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total        71275                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcache.prefetcher   3017001746                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     69864066                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data   2224153619                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total   5311019431                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcache.prefetcher   3017001746                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     69864066                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data   2224153619                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total   5311019431                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcache.prefetcher      6752521                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst         4970                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data     18631146                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total     25388637                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcache.prefetcher      6752521                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst         4970                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data     18631146                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total     25388637                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcache.prefetcher     0.006120                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.252716                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.001540                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.002807                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcache.prefetcher     0.006120                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.252716                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.001540                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.002807                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 73006.696818                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 55624.256369                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 77512.846553                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 74514.478162                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 73006.696818                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 55624.256369                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 77512.846553                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 74514.478162                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs          130                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs           65                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.writebacks::writebacks        34093                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.writebacks::total        34093                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcache.prefetcher        31622                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total        31622                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcache.prefetcher        31622                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total        31622                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcache.prefetcher         9703                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst         1256                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data        28694                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total        39653                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher         9703                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher        97033                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst         1256                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data        28694                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total       136686                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   1009220085                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     65681586                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data   2128602599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total   3203504270                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   1009220085                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher   6702104383                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     65681586                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data   2128602599                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total   9905608653                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.001437                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.252716                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.001540                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.001562                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.001437                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.252716                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.001540                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     0.005384                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 104011.139338                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 52294.256369                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 74182.846553                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 80788.446524                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 104011.139338                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 69070.361454                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 52294.256369                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 74182.846553                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 72469.811488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements       136194                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::writebacks           75                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::total           75                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher        97033                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total        97033                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher   6702104383                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total   6702104383                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 69070.361454                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 69070.361454                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data          944                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total          944                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data         1683                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total         1683                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data    140136057                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total    140136057                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data         2627                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total         2627                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.640655                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.640655                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 83265.631016                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 83265.631016                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data         1683                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total         1683                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    134531667                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total    134531667                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.640655                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.640655                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 79935.631016                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 79935.631016                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcache.prefetcher      6711196                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst         3714                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data     18601508                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total     25316418                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcache.prefetcher        41325                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst         1256                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data        27011                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total        69592                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcache.prefetcher   3017001746                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     69864066                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data   2084017562                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total   5170883374                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcache.prefetcher      6752521                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst         4970                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data     18628519                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total     25386010                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcache.prefetcher     0.006120                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.252716                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.001450                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.002741                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcache.prefetcher 73006.696818                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 55624.256369                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 77154.402355                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 74302.841907                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcache.prefetcher        31622                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total        31622                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher         9703                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1256                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data        27011                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total        37970                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   1009220085                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     65681586                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data   1994070932                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total   3068972603                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.001437                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.252716                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.001450                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.001496                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 104011.139338                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 52294.256369                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 73824.402355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 80826.247116                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks        49569                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total        49569                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks        49569                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total        49569                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses        39653                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued       224863                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUnused        28750                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful        36649                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.162984                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.480315                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache        95713                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR        32117                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate       127830                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified       330957                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit        69114                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand        26853                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage        82983                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         8133                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse   511.952590                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs     50842546                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs       136706                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs   371.911591                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::writebacks     0.000941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher    21.757161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher   157.914574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst     0.302624                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data   331.977289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::writebacks     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.042494                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.308427                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.000591                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.648393                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.999907                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022          208                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024          304                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::1          207                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          149                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::1          145                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.406250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.593750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses    812572066                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses    812572066                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.transDist::ReadResp     25386010                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::WritebackDirty        83662                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::CleanEvict     25441105                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::HardPFReq       149363                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExReq         2627                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExResp         2627                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadSharedReq     25386010                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port     76150969                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        14878                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount::total     76165847                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port   1627727104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port       318080                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize::total   1628045184                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.snoops           285557                       # Total snoops (Count)
board.cache_hierarchy.l2_xbar.snoopTraffic      2181952                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_xbar.snoopFanout::samples     25674194                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::mean     0.000009                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::stdev     0.002960                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::0     25673969    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::1          225      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::total     25674194                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.occupancy  17320207016                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer0.occupancy  25358283333                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer0.utilization          0.2                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer1.occupancy      4965030                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.snoop_filter.totRequests     50777212                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleRequests     25388575                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.totSnoops          225                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleSnoops          225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp       135003                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        34093                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       102081                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1683                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         1683                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       135003                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port       409546                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::total       409546                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       409546                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port     10929856                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::total     10929856                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     10929856                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples       136686                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0       136686    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total       136686                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    113901416                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    110686601                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       272860                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests       136174                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples     34093.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcache.prefetcher::samples      9831.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples     96898.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      1256.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     28666.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.001491636070                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds         1999                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds         1999                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         297756                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         32206                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 136686                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 34093                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               136686                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               34093                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                35                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.32                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.01                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           136686                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           34093                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              56663                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              11769                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2              10831                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3              10708                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               9750                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               9254                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               9025                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               8478                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               7506                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                702                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               574                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               410                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               338                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               269                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               180                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15               115                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                65                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               810                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               818                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17              1158                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18              1274                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19              1398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20              1507                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21              1617                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22              1732                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23              1833                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24              2000                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25              2225                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26              2968                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27              2496                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28              2406                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29              2749                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30              2183                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31              2223                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32              2148                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               164                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               100                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                53                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                64                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                46                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                34                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                16                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples         1999                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    68.347174                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    45.047502                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev    65.450587                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-31          846     42.32%     42.32% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32-63          115      5.75%     48.07% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-95          515     25.76%     73.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::96-127          371     18.56%     92.40% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-159           68      3.40%     95.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::160-191           11      0.55%     96.35% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-223            8      0.40%     96.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::224-255            8      0.40%     97.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-287           10      0.50%     97.65% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::288-319           10      0.50%     98.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::320-351           12      0.60%     98.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::352-383           12      0.60%     99.35% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-415            9      0.45%     99.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::416-447            3      0.15%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::672-703            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total         1999                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples         1999                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.040020                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.986927                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.395115                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16         1143     57.18%     57.18% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           30      1.50%     58.68% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          615     30.77%     89.44% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19          109      5.45%     94.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20           58      2.90%     97.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           27      1.35%     99.15% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22            8      0.40%     99.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23            3      0.15%     99.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24            3      0.15%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25            1      0.05%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::26            1      0.05%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::29            1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total         1999                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ               2240                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            8747904                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         2181952                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         53057720.72806969                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         13233958.65547371                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             164875160466                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                965429.94                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcache.prefetcher       629184                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher      6201472                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        80384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data      1834624                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks      2180032                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcache.prefetcher 3816122.005747868679                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 37613120.752004571259                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 487544.424699351308                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 11127347.514674844220                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 13222313.486093953252                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcache.prefetcher         9833                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher        96903                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         1256                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        28694                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks        34093                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcache.prefetcher    743051237                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher   4397427374                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     31549755                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data   1350881367                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3894617415701                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcache.prefetcher     75567.09                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     45379.68                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     25119.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     47078.88                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 114235104.44                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcache.prefetcher       629312                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher      6201792                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        80384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data      1836416                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      8747904                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        80384                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        80384                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks      2181952                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      2181952                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcache.prefetcher         9833                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher        96903                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         1256                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        28694                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       136686                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks        34093                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        34093                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcache.prefetcher      3816898                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher     37615062                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       487544                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data     11138216                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     53057721                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       487544                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       487544                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     13233959                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     13233959                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     13233959                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcache.prefetcher      3816898                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher     37615062                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       487544                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data     11138216                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     66291679                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          136651                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          34063                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         7938                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         8082                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         7715                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         8059                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         7710                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         7824                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         8418                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         7755                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         7859                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9         8093                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         7659                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11         8083                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        11745                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        12331                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         9425                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         7955                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1812                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         2216                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2         2097                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3         1922                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4         2202                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1987                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         2151                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7         2193                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8         1758                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         2283                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         2078                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         2013                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12         2350                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         2157                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14         2423                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15         2421                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         3960703483                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        683255000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    6522909733                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           28984.08                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      47734.08                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         101434                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits         29708                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        74.23                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        87.21                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples        39568                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   276.095431                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   148.843050                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   327.816735                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        21116     53.37%     53.37% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255         5724     14.47%     67.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         1827      4.62%     72.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         2166      5.47%     77.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         2218      5.61%     83.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          813      2.05%     85.58% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          839      2.12%     87.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          687      1.74%     89.44% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         4178     10.56%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total        39568                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead      8745664                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten      2180032                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          53.044135                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          13.222313                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.52                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.41                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.10                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          76.82                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy    133953540                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     71186610                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    453397140                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy     86547600                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 13015002000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  19215950010                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  47130236640                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  80106273540                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   485.859960                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 122303096901                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   5505500000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  37066634827                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    148590540                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy     78973950                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy    522291000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy     91261260                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 13015002000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  20524845000                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  46028009280                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  80408973030                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   487.695891                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 119427724219                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   5505500000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  39942007509                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        495120816                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               3.594799                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.278180                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.commitStats0.numInsts    137732555                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps    240462444                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     3.594799                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.278180                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts       281462                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts    239951451                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts     51243768                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts     16932834                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       267838      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu    155130356     64.51%     64.62% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult     16777904      6.98%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         1407      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd         2169      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd        98698      0.04%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu         2380      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt          896      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc         3994      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift          200      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead     51241252     21.31%     92.96% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite     16862394      7.01%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead         2516      0.00%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite        70440      0.03%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total    240462444                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl     17446211                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     17438882                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl         7291                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl     17428209                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        17964                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall         5458                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn         5453                       # Class of control type instructions committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numCallsReturns        10911                       # Number of times a function call or return occured (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles 495120815.996997                       # Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts     68176602                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpAluAccesses       281462                       # Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads       579894                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites       209783                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses    239951451                       # Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads    375156965                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites    188213288                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs     68176602                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads    103014261                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts    137732555                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps    240462444                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.278180                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches     17446211                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.035236                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores.core.mmu.dtb.rdAccesses     51243771                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     16932835                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses         3492                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses          619                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    172229235                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses          167                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 164875231728                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           38                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
