{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Bits_Flatten": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Bits_Flatten.v:3.1-90.10"
      },
      "parameter_default_values": {
        "BYPASS_SELECTION": "00000000000000000000000000000001",
        "M": "00000000000000000000000000001000",
        "N": "00000000000000000000000000000010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ce_1M": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ce_2M": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "bypass": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "I_vld": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "O_vld": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Bits_Flatten.v:78$9": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:78.42-78.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20, 21 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:46$3": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:46.30-46.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 8 ],
            "Y": [ 54 ]
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:64$5": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:64.40-64.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 7 ],
            "Y": [ 55 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$66": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 56 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$71": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 57 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$76": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 58 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$81": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 59 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$86": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 60 ]
          }
        },
        "$logic_and${workspace}/verilog/Bits_Flatten.v:74$7": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:74.29-74.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 62 ],
            "Y": [ 63 ]
          }
        },
        "$logic_not${workspace}/verilog/Bits_Flatten.v:33$2": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:33.13-33.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 64 ]
          }
        },
        "$lt${workspace}/verilog/Bits_Flatten.v:74$6": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:74.45-74.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20, 21 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 62 ]
          }
        },
        "$procdff$70": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 65 ],
            "Q": [ 16 ]
          }
        },
        "$procdff$75": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 66 ],
            "Q": [ 17 ]
          }
        },
        "$procdff$80": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 67, 68 ],
            "Q": [ 69, 70 ]
          }
        },
        "$procdff$85": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 71 ],
            "Q": [ 61 ]
          }
        },
        "$procdff$90": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 72, 73, 74, 75 ],
            "Q": [ 18, 19, 20, 21 ]
          }
        },
        "$procmux$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:74.29-74.57|{workspace}/verilog/Bits_Flatten.v:74.25-83.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 63 ],
            "Y": [ 76 ]
          }
        },
        "$procmux$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:54.25-54.30|{workspace}/verilog/Bits_Flatten.v:54.21-84.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 15 ],
            "S": [ 4 ],
            "Y": [ 77 ]
          }
        },
        "$procmux$16": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:52.21-52.26|{workspace}/verilog/Bits_Flatten.v:52.17-85.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 77 ],
            "S": [ 5 ],
            "Y": [ 78 ]
          }
        },
        "$procmux$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.21-45.26|{workspace}/verilog/Bits_Flatten.v:45.17-48.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 15 ],
            "S": [ 4 ],
            "Y": [ 79 ]
          }
        },
        "$procmux$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.17-43.23|{workspace}/verilog/Bits_Flatten.v:43.13-86.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 79 ],
            "S": [ 6 ],
            "Y": [ 66 ]
          }
        },
        "$procmux$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:74.29-74.57|{workspace}/verilog/Bits_Flatten.v:74.25-83.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20, 21 ],
            "B": [ 22, 23, 24, 25 ],
            "S": [ 63 ],
            "Y": [ 80, 81, 82, 83 ]
          }
        },
        "$procmux$27": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:54.25-54.30|{workspace}/verilog/Bits_Flatten.v:54.21-84.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80, 81, 82, 83 ],
            "B": [ "1", "0", "0", "0" ],
            "S": [ 4 ],
            "Y": [ 84, 85, 86, 87 ]
          }
        },
        "$procmux$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:52.21-52.26|{workspace}/verilog/Bits_Flatten.v:52.17-85.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19, 20, 21 ],
            "B": [ 84, 85, 86, 87 ],
            "S": [ 5 ],
            "Y": [ 88, 89, 90, 91 ]
          }
        },
        "$procmux$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.17-43.23|{workspace}/verilog/Bits_Flatten.v:43.13-86.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88, 89, 90, 91 ],
            "B": [ 18, 19, 20, 21 ],
            "S": [ 6 ],
            "Y": [ 72, 73, 74, 75 ]
          }
        },
        "$procmux$35": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:54.25-54.30|{workspace}/verilog/Bits_Flatten.v:54.21-84.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 15 ],
            "S": [ 4 ],
            "Y": [ 92 ]
          }
        },
        "$procmux$37": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:52.21-52.26|{workspace}/verilog/Bits_Flatten.v:52.17-85.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 92 ],
            "S": [ 5 ],
            "Y": [ 93 ]
          }
        },
        "$procmux$40": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.17-43.23|{workspace}/verilog/Bits_Flatten.v:43.13-86.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 61 ],
            "S": [ 6 ],
            "Y": [ 71 ]
          }
        },
        "$procmux$43": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:74.29-74.57|{workspace}/verilog/Bits_Flatten.v:74.25-83.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69, 70 ],
            "B": [ 70, "0" ],
            "S": [ 63 ],
            "Y": [ 94, 95 ]
          }
        },
        "$procmux$46": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:54.25-54.30|{workspace}/verilog/Bits_Flatten.v:54.21-84.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 94, 95 ],
            "B": [ 8, "0" ],
            "S": [ 4 ],
            "Y": [ 96, 97 ]
          }
        },
        "$procmux$48": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:52.21-52.26|{workspace}/verilog/Bits_Flatten.v:52.17-85.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69, 70 ],
            "B": [ 96, 97 ],
            "S": [ 5 ],
            "Y": [ 98, 99 ]
          }
        },
        "$procmux$51": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.17-43.23|{workspace}/verilog/Bits_Flatten.v:43.13-86.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99 ],
            "B": [ 69, 70 ],
            "S": [ 6 ],
            "Y": [ 67, 68 ]
          }
        },
        "$procmux$54": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:74.29-74.57|{workspace}/verilog/Bits_Flatten.v:74.25-83.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 69 ],
            "S": [ 63 ],
            "Y": [ 100 ]
          }
        },
        "$procmux$57": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:54.25-54.30|{workspace}/verilog/Bits_Flatten.v:54.21-84.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 55 ],
            "S": [ 4 ],
            "Y": [ 101 ]
          }
        },
        "$procmux$59": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:52.21-52.26|{workspace}/verilog/Bits_Flatten.v:52.17-85.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 101 ],
            "S": [ 5 ],
            "Y": [ 102 ]
          }
        },
        "$procmux$62": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:45.21-45.26|{workspace}/verilog/Bits_Flatten.v:45.17-48.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 54 ],
            "S": [ 4 ],
            "Y": [ 103 ]
          }
        },
        "$procmux$64": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Bits_Flatten.v:43.17-43.23|{workspace}/verilog/Bits_Flatten.v:43.13-86.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 102 ],
            "B": [ 103 ],
            "S": [ 6 ],
            "Y": [ 65 ]
          }
        }
      },
      "netnames": {
        "$0\\O[0:0]": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          }
        },
        "$0\\O_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          }
        },
        "$0\\bit_cnt[3:0]": {
          "hide_name": 1,
          "bits": [ 72, 73, 74, 75 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          }
        },
        "$0\\latched_vld[0:0]": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          }
        },
        "$0\\shift_reg[1:0]": {
          "hide_name": 1,
          "bits": [ 67, 68 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:32.5-88.8"
          }
        },
        "$add${workspace}/verilog/Bits_Flatten.v:78$9_Y": {
          "hide_name": 1,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:78.42-78.53"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:46$3_Y": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:46.30-46.57"
          }
        },
        "$and${workspace}/verilog/Bits_Flatten.v:64$5_Y": {
          "hide_name": 1,
          "bits": [ 55 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:64.40-64.52"
          }
        },
        "$auto$rtlil.cc:2739:Not$67": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$72": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$77": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$82": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$87": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$69": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$74": {
          "hide_name": 1,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$79": {
          "hide_name": 1,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$84": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$89": {
          "hide_name": 1,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "$logic_and${workspace}/verilog/Bits_Flatten.v:74$7_Y": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:74.29-74.57"
          }
        },
        "$logic_not${workspace}/verilog/Bits_Flatten.v:33$2_Y": {
          "hide_name": 1,
          "bits": [ 64 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:33.13-33.19"
          }
        },
        "$lt${workspace}/verilog/Bits_Flatten.v:74$6_Y": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:74.45-74.56"
          }
        },
        "$procmux$11_Y": {
          "hide_name": 1,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "$procmux$12_CMP": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "$procmux$15_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$16_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$procmux$17_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$19_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "$procmux$20_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$21_Y": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$procmux$22_CMP": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$24_Y": {
          "hide_name": 1,
          "bits": [ 80, 81, 82, 83 ],
          "attributes": {
          }
        },
        "$procmux$25_CMP": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "$procmux$27_Y": {
          "hide_name": 1,
          "bits": [ 84, 85, 86, 87 ],
          "attributes": {
          }
        },
        "$procmux$28_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$29_Y": {
          "hide_name": 1,
          "bits": [ 88, 89, 90, 91 ],
          "attributes": {
          }
        },
        "$procmux$30_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$32_Y": {
          "hide_name": 1,
          "bits": [ 72, 73, 74, 75 ],
          "attributes": {
          }
        },
        "$procmux$33_CMP": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$35_Y": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "$procmux$36_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$37_Y": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "$procmux$38_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$40_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "$procmux$41_CMP": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$43_Y": {
          "hide_name": 1,
          "bits": [ 94, 95 ],
          "attributes": {
          }
        },
        "$procmux$44_CMP": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "$procmux$46_Y": {
          "hide_name": 1,
          "bits": [ 96, 97 ],
          "attributes": {
          }
        },
        "$procmux$47_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$48_Y": {
          "hide_name": 1,
          "bits": [ 98, 99 ],
          "attributes": {
          }
        },
        "$procmux$49_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$51_Y": {
          "hide_name": 1,
          "bits": [ 67, 68 ],
          "attributes": {
          }
        },
        "$procmux$52_CMP": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$54_Y": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "$procmux$55_CMP": {
          "hide_name": 1,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "$procmux$57_Y": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "$procmux$58_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$59_Y": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "$procmux$60_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$62_Y": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$procmux$63_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$64_Y": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "$procmux$65_CMP": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$shr${workspace}/verilog/Bits_Flatten.v:60$4_Y": {
          "hide_name": 1,
          "bits": [ 8, "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:60.40-60.53"
          }
        },
        "$shr${workspace}/verilog/Bits_Flatten.v:76$8_Y": {
          "hide_name": 1,
          "bits": [ 70, "0" ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:76.42-76.56"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:15.19-15.20"
          }
        },
        "I_vld": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:16.19-16.24"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:18.16-18.17"
          }
        },
        "O_vld": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:19.16-19.21"
          }
        },
        "bit_cnt": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:27.17-27.24"
          }
        },
        "bypass": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:13.11-13.17"
          }
        },
        "ce_1M": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:10.11-10.16"
          }
        },
        "ce_2M": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:11.11-11.16"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:8.11-8.14"
          }
        },
        "latched_vld": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:26.17-26.28"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:9.11-9.16"
          }
        },
        "shift_reg": {
          "hide_name": 0,
          "bits": [ 69, 70 ],
          "attributes": {
            "src": "{workspace}/verilog/Bits_Flatten.v:25.17-25.26"
          }
        }
      }
    }
  }
}
