// Generated by CIRCT unknown git version
module handshake_buffer_1slots_seq_1ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  reg  ready0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  valid0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN = ~valid0_reg | ~ready0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  always_ff @(posedge clock) begin	// ../../mlir/cordic_32/full_opt.mlir:2:3
    if (reset) begin	// ../../mlir/cordic_32/full_opt.mlir:2:3
      valid0_reg <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      ready0_reg <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
    end
    else begin	// ../../mlir/cordic_32/full_opt.mlir:2:3
      valid0_reg <= _GEN ? in0_valid : valid0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      ready0_reg <=
        ~(out0_ready & ready0_reg)
        & (~out0_ready & ~ready0_reg ? valid0_reg : ready0_reg);	// ../../mlir/cordic_32/full_opt.mlir:2:3
    end
  end // always_ff @(posedge)
  assign in0_ready = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out0_valid = ready0_reg ? ready0_reg : valid0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:3
endmodule

module handshake_buffer_in_ui32_out_ui32_1slots_seq(	// ../../mlir/cordic_32/full_opt.mlir:2:40
  input  [31:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
  output        in0_ready,
  output [31:0] out0,
  output        out0_valid
);

  reg         ready0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  reg         valid0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  wire        _GEN = ~valid0_reg | ~ready0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  reg  [31:0] data0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  reg  [31:0] ctrl_data0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  always_ff @(posedge clock) begin	// ../../mlir/cordic_32/full_opt.mlir:2:40
    if (reset) begin	// ../../mlir/cordic_32/full_opt.mlir:2:40
      valid0_reg <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      data0_reg <= 32'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      ready0_reg <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      ctrl_data0_reg <= 32'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:40
    end
    else begin	// ../../mlir/cordic_32/full_opt.mlir:2:40
      automatic logic _GEN_0 = ~out0_ready & ~ready0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      automatic logic _GEN_1 = out0_ready & ready0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      valid0_reg <= _GEN ? in0_valid : valid0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      data0_reg <= _GEN ? in0 : data0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
      ready0_reg <= ~_GEN_1 & (_GEN_0 ? valid0_reg : ready0_reg);	// ../../mlir/cordic_32/full_opt.mlir:2:40
      ctrl_data0_reg <= _GEN_1 ? 32'h0 : _GEN_0 ? data0_reg : ctrl_data0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
    end
  end // always_ff @(posedge)
  assign in0_ready = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  assign out0 = ready0_reg ? ctrl_data0_reg : data0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  assign out0_valid = ready0_reg ? ready0_reg : valid0_reg;	// ../../mlir/cordic_32/full_opt.mlir:2:40
endmodule

module handshake_fork_1ins_66outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
                           out11_ready,
                           out12_ready,
                           out13_ready,
                           out14_ready,
                           out15_ready,
                           out16_ready,
                           out17_ready,
                           out18_ready,
                           out19_ready,
                           out20_ready,
                           out21_ready,
                           out22_ready,
                           out23_ready,
                           out24_ready,
                           out25_ready,
                           out26_ready,
                           out27_ready,
                           out28_ready,
                           out29_ready,
                           out30_ready,
                           out31_ready,
                           out32_ready,
                           out33_ready,
                           out34_ready,
                           out35_ready,
                           out36_ready,
                           out37_ready,
                           out38_ready,
                           out39_ready,
                           out40_ready,
                           out41_ready,
                           out42_ready,
                           out43_ready,
                           out44_ready,
                           out45_ready,
                           out46_ready,
                           out47_ready,
                           out48_ready,
                           out49_ready,
                           out50_ready,
                           out51_ready,
                           out52_ready,
                           out53_ready,
                           out54_ready,
                           out55_ready,
                           out56_ready,
                           out57_ready,
                           out58_ready,
                           out59_ready,
                           out60_ready,
                           out61_ready,
                           out62_ready,
                           out63_ready,
                           out64_ready,
                           out65_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid,
  // output /*Zero Width*/ out11,
     output                out11_valid,
  // output /*Zero Width*/ out12,
     output                out12_valid,
  // output /*Zero Width*/ out13,
     output                out13_valid,
  // output /*Zero Width*/ out14,
     output                out14_valid,
  // output /*Zero Width*/ out15,
     output                out15_valid,
  // output /*Zero Width*/ out16,
     output                out16_valid,
  // output /*Zero Width*/ out17,
     output                out17_valid,
  // output /*Zero Width*/ out18,
     output                out18_valid,
  // output /*Zero Width*/ out19,
     output                out19_valid,
  // output /*Zero Width*/ out20,
     output                out20_valid,
  // output /*Zero Width*/ out21,
     output                out21_valid,
  // output /*Zero Width*/ out22,
     output                out22_valid,
  // output /*Zero Width*/ out23,
     output                out23_valid,
  // output /*Zero Width*/ out24,
     output                out24_valid,
  // output /*Zero Width*/ out25,
     output                out25_valid,
  // output /*Zero Width*/ out26,
     output                out26_valid,
  // output /*Zero Width*/ out27,
     output                out27_valid,
  // output /*Zero Width*/ out28,
     output                out28_valid,
  // output /*Zero Width*/ out29,
     output                out29_valid,
  // output /*Zero Width*/ out30,
     output                out30_valid,
  // output /*Zero Width*/ out31,
     output                out31_valid,
  // output /*Zero Width*/ out32,
     output                out32_valid,
  // output /*Zero Width*/ out33,
     output                out33_valid,
  // output /*Zero Width*/ out34,
     output                out34_valid,
  // output /*Zero Width*/ out35,
     output                out35_valid,
  // output /*Zero Width*/ out36,
     output                out36_valid,
  // output /*Zero Width*/ out37,
     output                out37_valid,
  // output /*Zero Width*/ out38,
     output                out38_valid,
  // output /*Zero Width*/ out39,
     output                out39_valid,
  // output /*Zero Width*/ out40,
     output                out40_valid,
  // output /*Zero Width*/ out41,
     output                out41_valid,
  // output /*Zero Width*/ out42,
     output                out42_valid,
  // output /*Zero Width*/ out43,
     output                out43_valid,
  // output /*Zero Width*/ out44,
     output                out44_valid,
  // output /*Zero Width*/ out45,
     output                out45_valid,
  // output /*Zero Width*/ out46,
     output                out46_valid,
  // output /*Zero Width*/ out47,
     output                out47_valid,
  // output /*Zero Width*/ out48,
     output                out48_valid,
  // output /*Zero Width*/ out49,
     output                out49_valid,
  // output /*Zero Width*/ out50,
     output                out50_valid,
  // output /*Zero Width*/ out51,
     output                out51_valid,
  // output /*Zero Width*/ out52,
     output                out52_valid,
  // output /*Zero Width*/ out53,
     output                out53_valid,
  // output /*Zero Width*/ out54,
     output                out54_valid,
  // output /*Zero Width*/ out55,
     output                out55_valid,
  // output /*Zero Width*/ out56,
     output                out56_valid,
  // output /*Zero Width*/ out57,
     output                out57_valid,
  // output /*Zero Width*/ out58,
     output                out58_valid,
  // output /*Zero Width*/ out59,
     output                out59_valid,
  // output /*Zero Width*/ out60,
     output                out60_valid,
  // output /*Zero Width*/ out61,
     output                out61_valid,
  // output /*Zero Width*/ out62,
     output                out62_valid,
  // output /*Zero Width*/ out63,
     output                out63_valid,
  // output /*Zero Width*/ out64,
     output                out64_valid,
  // output /*Zero Width*/ out65,
     output                out65_valid
);

  wire allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done65;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN = ~emitted_0 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done0 = out0_ready & _GEN | emitted_0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_1;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_0 = ~emitted_1 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done1 = out1_ready & _GEN_0 | emitted_1;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_2;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_1 = ~emitted_2 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done2 = out2_ready & _GEN_1 | emitted_2;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_3;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_2 = ~emitted_3 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done3 = out3_ready & _GEN_2 | emitted_3;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_4;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_3 = ~emitted_4 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done4 = out4_ready & _GEN_3 | emitted_4;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_5;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_4 = ~emitted_5 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done5 = out5_ready & _GEN_4 | emitted_5;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_6;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_5 = ~emitted_6 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done6 = out6_ready & _GEN_5 | emitted_6;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_7;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_6 = ~emitted_7 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done7 = out7_ready & _GEN_6 | emitted_7;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_8;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_7 = ~emitted_8 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done8 = out8_ready & _GEN_7 | emitted_8;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_9;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_8 = ~emitted_9 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done9 = out9_ready & _GEN_8 | emitted_9;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_10;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_9 = ~emitted_10 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done10 = out10_ready & _GEN_9 | emitted_10;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_11;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_10 = ~emitted_11 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done11 = out11_ready & _GEN_10 | emitted_11;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_12;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_11 = ~emitted_12 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done12 = out12_ready & _GEN_11 | emitted_12;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_13;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_12 = ~emitted_13 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done13 = out13_ready & _GEN_12 | emitted_13;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_14;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_13 = ~emitted_14 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done14 = out14_ready & _GEN_13 | emitted_14;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_15;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_14 = ~emitted_15 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done15 = out15_ready & _GEN_14 | emitted_15;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_16;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_15 = ~emitted_16 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done16 = out16_ready & _GEN_15 | emitted_16;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_17;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_16 = ~emitted_17 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done17 = out17_ready & _GEN_16 | emitted_17;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_18;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_17 = ~emitted_18 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done18 = out18_ready & _GEN_17 | emitted_18;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_19;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_18 = ~emitted_19 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done19 = out19_ready & _GEN_18 | emitted_19;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_20;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_19 = ~emitted_20 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done20 = out20_ready & _GEN_19 | emitted_20;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_21;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_20 = ~emitted_21 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done21 = out21_ready & _GEN_20 | emitted_21;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_22;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_21 = ~emitted_22 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done22 = out22_ready & _GEN_21 | emitted_22;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_23;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_22 = ~emitted_23 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done23 = out23_ready & _GEN_22 | emitted_23;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_24;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_23 = ~emitted_24 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done24 = out24_ready & _GEN_23 | emitted_24;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_25;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_24 = ~emitted_25 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done25 = out25_ready & _GEN_24 | emitted_25;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_26;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_25 = ~emitted_26 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done26 = out26_ready & _GEN_25 | emitted_26;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_27;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_26 = ~emitted_27 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done27 = out27_ready & _GEN_26 | emitted_27;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_28;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_27 = ~emitted_28 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done28 = out28_ready & _GEN_27 | emitted_28;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_29;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_28 = ~emitted_29 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done29 = out29_ready & _GEN_28 | emitted_29;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_30;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_29 = ~emitted_30 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done30 = out30_ready & _GEN_29 | emitted_30;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_31;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_30 = ~emitted_31 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done31 = out31_ready & _GEN_30 | emitted_31;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_32;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_31 = ~emitted_32 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done32 = out32_ready & _GEN_31 | emitted_32;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_33;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_32 = ~emitted_33 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done33 = out33_ready & _GEN_32 | emitted_33;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_34;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_33 = ~emitted_34 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done34 = out34_ready & _GEN_33 | emitted_34;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_35;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_34 = ~emitted_35 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done35 = out35_ready & _GEN_34 | emitted_35;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_36;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_35 = ~emitted_36 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done36 = out36_ready & _GEN_35 | emitted_36;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_37;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_36 = ~emitted_37 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done37 = out37_ready & _GEN_36 | emitted_37;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_38;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_37 = ~emitted_38 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done38 = out38_ready & _GEN_37 | emitted_38;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_39;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_38 = ~emitted_39 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done39 = out39_ready & _GEN_38 | emitted_39;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_40;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_39 = ~emitted_40 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done40 = out40_ready & _GEN_39 | emitted_40;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_41;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_40 = ~emitted_41 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done41 = out41_ready & _GEN_40 | emitted_41;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_42;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_41 = ~emitted_42 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done42 = out42_ready & _GEN_41 | emitted_42;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_43;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_42 = ~emitted_43 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done43 = out43_ready & _GEN_42 | emitted_43;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_44;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_43 = ~emitted_44 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done44 = out44_ready & _GEN_43 | emitted_44;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_45;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_44 = ~emitted_45 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done45 = out45_ready & _GEN_44 | emitted_45;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_46;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_45 = ~emitted_46 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done46 = out46_ready & _GEN_45 | emitted_46;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_47;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_46 = ~emitted_47 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done47 = out47_ready & _GEN_46 | emitted_47;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_48;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_47 = ~emitted_48 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done48 = out48_ready & _GEN_47 | emitted_48;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_49;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_48 = ~emitted_49 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done49 = out49_ready & _GEN_48 | emitted_49;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_50;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_49 = ~emitted_50 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done50 = out50_ready & _GEN_49 | emitted_50;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_51;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_50 = ~emitted_51 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done51 = out51_ready & _GEN_50 | emitted_51;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_52;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_51 = ~emitted_52 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done52 = out52_ready & _GEN_51 | emitted_52;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_53;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_52 = ~emitted_53 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done53 = out53_ready & _GEN_52 | emitted_53;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_54;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_53 = ~emitted_54 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done54 = out54_ready & _GEN_53 | emitted_54;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_55;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_54 = ~emitted_55 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done55 = out55_ready & _GEN_54 | emitted_55;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_56;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_55 = ~emitted_56 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done56 = out56_ready & _GEN_55 | emitted_56;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_57;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_56 = ~emitted_57 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done57 = out57_ready & _GEN_56 | emitted_57;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_58;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_57 = ~emitted_58 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done58 = out58_ready & _GEN_57 | emitted_58;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_59;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_58 = ~emitted_59 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done59 = out59_ready & _GEN_58 | emitted_59;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_60;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_59 = ~emitted_60 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done60 = out60_ready & _GEN_59 | emitted_60;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_61;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_60 = ~emitted_61 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done61 = out61_ready & _GEN_60 | emitted_61;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_62;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_61 = ~emitted_62 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done62 = out62_ready & _GEN_61 | emitted_62;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_63;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_62 = ~emitted_63 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done63 = out63_ready & _GEN_62 | emitted_63;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_64;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire _GEN_63 = ~emitted_64 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire done64 = out64_ready & _GEN_63 | emitted_64;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  reg  emitted_65;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  always_ff @(posedge clock) begin	// ../../mlir/cordic_32/full_opt.mlir:2:3
    if (reset) begin	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_0 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_1 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_2 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_3 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_4 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_5 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_6 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_7 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_8 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_9 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_10 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_11 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_12 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_13 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_14 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_15 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_16 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_17 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_18 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_19 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_20 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_21 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_22 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_23 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_24 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_25 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_26 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_27 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_28 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_29 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_30 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_31 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_32 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_33 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_34 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_35 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_36 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_37 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_38 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_39 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_40 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_41 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_42 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_43 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_44 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_45 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_46 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_47 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_48 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_49 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_50 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_51 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_52 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_53 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_54 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_55 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_56 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_57 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_58 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_59 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_60 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_61 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_62 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_63 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_64 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_65 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
    end
    else begin	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_0 <= done0 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_1 <= done1 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_2 <= done2 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_3 <= done3 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_4 <= done4 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_5 <= done5 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_6 <= done6 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_7 <= done7 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_8 <= done8 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_9 <= done9 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_10 <= done10 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_11 <= done11 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_12 <= done12 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_13 <= done13 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_14 <= done14 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_15 <= done15 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_16 <= done16 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_17 <= done17 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_18 <= done18 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_19 <= done19 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_20 <= done20 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_21 <= done21 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_22 <= done22 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_23 <= done23 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_24 <= done24 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_25 <= done25 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_26 <= done26 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_27 <= done27 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_28 <= done28 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_29 <= done29 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_30 <= done30 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_31 <= done31 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_32 <= done32 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_33 <= done33 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_34 <= done34 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_35 <= done35 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_36 <= done36 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_37 <= done37 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_38 <= done38 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_39 <= done39 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_40 <= done40 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_41 <= done41 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_42 <= done42 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_43 <= done43 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_44 <= done44 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_45 <= done45 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_46 <= done46 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_47 <= done47 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_48 <= done48 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_49 <= done49 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_50 <= done50 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_51 <= done51 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_52 <= done52 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_53 <= done53 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_54 <= done54 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_55 <= done55 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_56 <= done56 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_57 <= done57 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_58 <= done58 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_59 <= done59 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_60 <= done60 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_61 <= done61 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_62 <= done62 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_63 <= done63 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_64 <= done64 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
      emitted_65 <= done65 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
    end
  end // always_ff @(posedge)
  wire _GEN_64 = ~emitted_65 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign done65 = out65_ready & _GEN_64 | emitted_65;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13 & done14 & done15 & done16 & done17 & done18 & done19
    & done20 & done21 & done22 & done23 & done24 & done25 & done26 & done27 & done28
    & done29 & done30 & done31 & done32 & done33 & done34 & done35 & done36 & done37
    & done38 & done39 & done40 & done41 & done42 & done43 & done44 & done45 & done46
    & done47 & done48 & done49 & done50 & done51 & done52 & done53 & done54 & done55
    & done56 & done57 & done58 & done59 & done60 & done61 & done62 & done63 & done64
    & done65;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign in0_ready = allDone;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out0 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out1 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out1_valid = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out2 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out2_valid = _GEN_1;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out3 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out3_valid = _GEN_2;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out4 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out4_valid = _GEN_3;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out5 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out5_valid = _GEN_4;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out6 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out6_valid = _GEN_5;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out7 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out7_valid = _GEN_6;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out8 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out8_valid = _GEN_7;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out9 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out9_valid = _GEN_8;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out10 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out10_valid = _GEN_9;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out11 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out11_valid = _GEN_10;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out12 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out12_valid = _GEN_11;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out13 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out13_valid = _GEN_12;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out14 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out14_valid = _GEN_13;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out15 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out15_valid = _GEN_14;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out16 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out16_valid = _GEN_15;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out17 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out17_valid = _GEN_16;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out18 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out18_valid = _GEN_17;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out19 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out19_valid = _GEN_18;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out20 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out20_valid = _GEN_19;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out21 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out21_valid = _GEN_20;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out22 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out22_valid = _GEN_21;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out23 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out23_valid = _GEN_22;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out24 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out24_valid = _GEN_23;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out25 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out25_valid = _GEN_24;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out26 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out26_valid = _GEN_25;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out27 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out27_valid = _GEN_26;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out28 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out28_valid = _GEN_27;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out29 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out29_valid = _GEN_28;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out30 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out30_valid = _GEN_29;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out31 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out31_valid = _GEN_30;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out32 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out32_valid = _GEN_31;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out33 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out33_valid = _GEN_32;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out34 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out34_valid = _GEN_33;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out35 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out35_valid = _GEN_34;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out36 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out36_valid = _GEN_35;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out37 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out37_valid = _GEN_36;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out38 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out38_valid = _GEN_37;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out39 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out39_valid = _GEN_38;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out40 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out40_valid = _GEN_39;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out41 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out41_valid = _GEN_40;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out42 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out42_valid = _GEN_41;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out43 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out43_valid = _GEN_42;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out44 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out44_valid = _GEN_43;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out45 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out45_valid = _GEN_44;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out46 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out46_valid = _GEN_45;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out47 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out47_valid = _GEN_46;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out48 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out48_valid = _GEN_47;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out49 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out49_valid = _GEN_48;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out50 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out50_valid = _GEN_49;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out51 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out51_valid = _GEN_50;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out52 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out52_valid = _GEN_51;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out53 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out53_valid = _GEN_52;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out54 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out54_valid = _GEN_53;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out55 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out55_valid = _GEN_54;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out56 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out56_valid = _GEN_55;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out57 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out57_valid = _GEN_56;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out58 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out58_valid = _GEN_57;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out59 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out59_valid = _GEN_58;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out60 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out60_valid = _GEN_59;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out61 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out61_valid = _GEN_60;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out62 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out62_valid = _GEN_61;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out63 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out63_valid = _GEN_62;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out64 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out64_valid = _GEN_63;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: assign out65 = in0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  assign out65_valid = _GEN_64;	// ../../mlir/cordic_32/full_opt.mlir:2:3
endmodule

module handshake_memory_out_ui32_id0(
     input  [31:0]         stData0,
     input                 stData0_valid,
     input  [63:0]         stAddr0,
     input                 stAddr0_valid,
     input  [31:0]         stData1,
     input                 stData1_valid,
     input  [63:0]         stAddr1,
     input                 stAddr1_valid,
     input  [31:0]         stData2,
     input                 stData2_valid,
     input  [63:0]         stAddr2,
     input                 stAddr2_valid,
     input  [31:0]         stData3,
     input                 stData3_valid,
     input  [63:0]         stAddr3,
     input                 stAddr3_valid,
     input  [31:0]         stData4,
     input                 stData4_valid,
     input  [63:0]         stAddr4,
     input                 stAddr4_valid,
     input  [31:0]         stData5,
     input                 stData5_valid,
     input  [63:0]         stAddr5,
     input                 stAddr5_valid,
     input  [31:0]         stData6,
     input                 stData6_valid,
     input  [63:0]         stAddr6,
     input                 stAddr6_valid,
     input  [31:0]         stData7,
     input                 stData7_valid,
     input  [63:0]         stAddr7,
     input                 stAddr7_valid,
     input  [31:0]         stData8,
     input                 stData8_valid,
     input  [63:0]         stAddr8,
     input                 stAddr8_valid,
     input  [31:0]         stData9,
     input                 stData9_valid,
     input  [63:0]         stAddr9,
     input                 stAddr9_valid,
     input  [31:0]         stData10,
     input                 stData10_valid,
     input  [63:0]         stAddr10,
     input                 stAddr10_valid,
     input  [31:0]         stData11,
     input                 stData11_valid,
     input  [63:0]         stAddr11,
     input                 stAddr11_valid,
     input  [31:0]         stData12,
     input                 stData12_valid,
     input  [63:0]         stAddr12,
     input                 stAddr12_valid,
     input  [31:0]         stData13,
     input                 stData13_valid,
     input  [63:0]         stAddr13,
     input                 stAddr13_valid,
     input  [31:0]         stData14,
     input                 stData14_valid,
     input  [63:0]         stAddr14,
     input                 stAddr14_valid,
     input  [31:0]         stData15,
     input                 stData15_valid,
     input  [63:0]         stAddr15,
     input                 stAddr15_valid,
     input  [63:0]         ldAddr0,
     input                 ldAddr0_valid,
                           clock,
                           reset,
                           ldData0_ready,
                           stDone0_ready,
                           stDone1_ready,
                           stDone2_ready,
                           stDone3_ready,
                           stDone4_ready,
                           stDone5_ready,
                           stDone6_ready,
                           stDone7_ready,
                           stDone8_ready,
                           stDone9_ready,
                           stDone10_ready,
                           stDone11_ready,
                           stDone12_ready,
                           stDone13_ready,
                           stDone14_ready,
                           stDone15_ready,
                           ldDone0_ready,
     output                stData0_ready,
                           stAddr0_ready,
                           stData1_ready,
                           stAddr1_ready,
                           stData2_ready,
                           stAddr2_ready,
                           stData3_ready,
                           stAddr3_ready,
                           stData4_ready,
                           stAddr4_ready,
                           stData5_ready,
                           stAddr5_ready,
                           stData6_ready,
                           stAddr6_ready,
                           stData7_ready,
                           stAddr7_ready,
                           stData8_ready,
                           stAddr8_ready,
                           stData9_ready,
                           stAddr9_ready,
                           stData10_ready,
                           stAddr10_ready,
                           stData11_ready,
                           stAddr11_ready,
                           stData12_ready,
                           stAddr12_ready,
                           stData13_ready,
                           stAddr13_ready,
                           stData14_ready,
                           stAddr14_ready,
                           stData15_ready,
                           stAddr15_ready,
                           ldAddr0_ready,
     output [31:0]         ldData0,
     output                ldData0_valid,
  // output /*Zero Width*/ stDone0,
     output                stDone0_valid,
  // output /*Zero Width*/ stDone1,
     output                stDone1_valid,
  // output /*Zero Width*/ stDone2,
     output                stDone2_valid,
  // output /*Zero Width*/ stDone3,
     output                stDone3_valid,
  // output /*Zero Width*/ stDone4,
     output                stDone4_valid,
  // output /*Zero Width*/ stDone5,
     output                stDone5_valid,
  // output /*Zero Width*/ stDone6,
     output                stDone6_valid,
  // output /*Zero Width*/ stDone7,
     output                stDone7_valid,
  // output /*Zero Width*/ stDone8,
     output                stDone8_valid,
  // output /*Zero Width*/ stDone9,
     output                stDone9_valid,
  // output /*Zero Width*/ stDone10,
     output                stDone10_valid,
  // output /*Zero Width*/ stDone11,
     output                stDone11_valid,
  // output /*Zero Width*/ stDone12,
     output                stDone12_valid,
  // output /*Zero Width*/ stDone13,
     output                stDone13_valid,
  // output /*Zero Width*/ stDone14,
     output                stDone14_valid,
  // output /*Zero Width*/ stDone15,
     output                stDone15_valid,
  // output /*Zero Width*/ ldDone0,
     output                ldDone0_valid
);

  wire        emptyOrComplete;
  reg  [31:0] _handshake_memory_0[0:15];
  reg  [3:0]  _handshake_memory_0_rdaddr0_dly0;
  reg  [31:0] _handshake_memory_0_rd0_reg;
  always_ff @(posedge clock) begin
    _handshake_memory_0_rdaddr0_dly0 <= ldAddr0[3:0];
    _handshake_memory_0_rd0_reg <= _handshake_memory_0[_handshake_memory_0_rdaddr0_dly0];
  end // always_ff @(posedge)
  reg         emitted_0;
  wire        _GEN = ~emitted_0 & ldAddr0_valid;
  wire        done0 = ldData0_ready & _GEN | emitted_0;
  reg         emitted_1;
  wire        _GEN_0 = ~emitted_1 & ldAddr0_valid;
  wire        done1 = ldDone0_ready & _GEN_0 | emitted_1;
  wire        allDone = done0 & done1;
  reg         writeValidBuffer;
  wire        emptyOrComplete_0 = ~writeValidBuffer | stDone0_ready & writeValidBuffer;
  reg         writeValidBuffer_0;
  wire        emptyOrComplete_1 =
    ~writeValidBuffer_0 | stDone1_ready & writeValidBuffer_0;
  reg         writeValidBuffer_1;
  wire        emptyOrComplete_2 =
    ~writeValidBuffer_1 | stDone2_ready & writeValidBuffer_1;
  reg         writeValidBuffer_2;
  wire        emptyOrComplete_3 =
    ~writeValidBuffer_2 | stDone3_ready & writeValidBuffer_2;
  reg         writeValidBuffer_3;
  wire        emptyOrComplete_4 =
    ~writeValidBuffer_3 | stDone4_ready & writeValidBuffer_3;
  reg         writeValidBuffer_4;
  wire        emptyOrComplete_5 =
    ~writeValidBuffer_4 | stDone5_ready & writeValidBuffer_4;
  reg         writeValidBuffer_5;
  wire        emptyOrComplete_6 =
    ~writeValidBuffer_5 | stDone6_ready & writeValidBuffer_5;
  reg         writeValidBuffer_6;
  wire        emptyOrComplete_7 =
    ~writeValidBuffer_6 | stDone7_ready & writeValidBuffer_6;
  reg         writeValidBuffer_7;
  wire        emptyOrComplete_8 =
    ~writeValidBuffer_7 | stDone8_ready & writeValidBuffer_7;
  reg         writeValidBuffer_8;
  wire        emptyOrComplete_9 =
    ~writeValidBuffer_8 | stDone9_ready & writeValidBuffer_8;
  reg         writeValidBuffer_9;
  wire        emptyOrComplete_10 =
    ~writeValidBuffer_9 | stDone10_ready & writeValidBuffer_9;
  reg         writeValidBuffer_10;
  wire        emptyOrComplete_11 =
    ~writeValidBuffer_10 | stDone11_ready & writeValidBuffer_10;
  reg         writeValidBuffer_11;
  wire        emptyOrComplete_12 =
    ~writeValidBuffer_11 | stDone12_ready & writeValidBuffer_11;
  reg         writeValidBuffer_12;
  wire        emptyOrComplete_13 =
    ~writeValidBuffer_12 | stDone13_ready & writeValidBuffer_12;
  reg         writeValidBuffer_13;
  wire        emptyOrComplete_14 =
    ~writeValidBuffer_13 | stDone14_ready & writeValidBuffer_13;
  reg         writeValidBuffer_14;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      writeValidBuffer <= 1'h0;
      writeValidBuffer_0 <= 1'h0;
      writeValidBuffer_1 <= 1'h0;
      writeValidBuffer_2 <= 1'h0;
      writeValidBuffer_3 <= 1'h0;
      writeValidBuffer_4 <= 1'h0;
      writeValidBuffer_5 <= 1'h0;
      writeValidBuffer_6 <= 1'h0;
      writeValidBuffer_7 <= 1'h0;
      writeValidBuffer_8 <= 1'h0;
      writeValidBuffer_9 <= 1'h0;
      writeValidBuffer_10 <= 1'h0;
      writeValidBuffer_11 <= 1'h0;
      writeValidBuffer_12 <= 1'h0;
      writeValidBuffer_13 <= 1'h0;
      writeValidBuffer_14 <= 1'h0;
    end
    else begin
      automatic logic writeValid = stAddr0_valid & stData0_valid;
      automatic logic writeValid_0 = stAddr1_valid & stData1_valid;
      automatic logic writeValid_1 = stAddr2_valid & stData2_valid;
      automatic logic writeValid_2 = stAddr3_valid & stData3_valid;
      automatic logic writeValid_3 = stAddr4_valid & stData4_valid;
      automatic logic writeValid_4 = stAddr5_valid & stData5_valid;
      automatic logic writeValid_5 = stAddr6_valid & stData6_valid;
      automatic logic writeValid_6 = stAddr7_valid & stData7_valid;
      automatic logic writeValid_7 = stAddr8_valid & stData8_valid;
      automatic logic writeValid_8 = stAddr9_valid & stData9_valid;
      automatic logic writeValid_9 = stAddr10_valid & stData10_valid;
      automatic logic writeValid_10 = stAddr11_valid & stData11_valid;
      automatic logic writeValid_11 = stAddr12_valid & stData12_valid;
      automatic logic writeValid_12 = stAddr13_valid & stData13_valid;
      automatic logic writeValid_13 = stAddr14_valid & stData14_valid;
      automatic logic writeValid_14 = stAddr15_valid & stData15_valid;
      if (writeValid_14)
        _handshake_memory_0[stAddr15[3:0]] <= stData15;
      if (writeValid_13)
        _handshake_memory_0[stAddr14[3:0]] <= stData14;
      if (writeValid_12)
        _handshake_memory_0[stAddr13[3:0]] <= stData13;
      if (writeValid_11)
        _handshake_memory_0[stAddr12[3:0]] <= stData12;
      if (writeValid_10)
        _handshake_memory_0[stAddr11[3:0]] <= stData11;
      if (writeValid_9)
        _handshake_memory_0[stAddr10[3:0]] <= stData10;
      if (writeValid_8)
        _handshake_memory_0[stAddr9[3:0]] <= stData9;
      if (writeValid_7)
        _handshake_memory_0[stAddr8[3:0]] <= stData8;
      if (writeValid_6)
        _handshake_memory_0[stAddr7[3:0]] <= stData7;
      if (writeValid_5)
        _handshake_memory_0[stAddr6[3:0]] <= stData6;
      if (writeValid_4)
        _handshake_memory_0[stAddr5[3:0]] <= stData5;
      if (writeValid_3)
        _handshake_memory_0[stAddr4[3:0]] <= stData4;
      if (writeValid_2)
        _handshake_memory_0[stAddr3[3:0]] <= stData3;
      if (writeValid_1)
        _handshake_memory_0[stAddr2[3:0]] <= stData2;
      if (writeValid_0)
        _handshake_memory_0[stAddr1[3:0]] <= stData1;
      if (writeValid)
        _handshake_memory_0[stAddr0[3:0]] <= stData0;
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      writeValidBuffer <= emptyOrComplete_0 ? writeValid : writeValidBuffer;
      writeValidBuffer_0 <= emptyOrComplete_1 ? writeValid_0 : writeValidBuffer_0;
      writeValidBuffer_1 <= emptyOrComplete_2 ? writeValid_1 : writeValidBuffer_1;
      writeValidBuffer_2 <= emptyOrComplete_3 ? writeValid_2 : writeValidBuffer_2;
      writeValidBuffer_3 <= emptyOrComplete_4 ? writeValid_3 : writeValidBuffer_3;
      writeValidBuffer_4 <= emptyOrComplete_5 ? writeValid_4 : writeValidBuffer_4;
      writeValidBuffer_5 <= emptyOrComplete_6 ? writeValid_5 : writeValidBuffer_5;
      writeValidBuffer_6 <= emptyOrComplete_7 ? writeValid_6 : writeValidBuffer_6;
      writeValidBuffer_7 <= emptyOrComplete_8 ? writeValid_7 : writeValidBuffer_7;
      writeValidBuffer_8 <= emptyOrComplete_9 ? writeValid_8 : writeValidBuffer_8;
      writeValidBuffer_9 <= emptyOrComplete_10 ? writeValid_9 : writeValidBuffer_9;
      writeValidBuffer_10 <= emptyOrComplete_11 ? writeValid_10 : writeValidBuffer_10;
      writeValidBuffer_11 <= emptyOrComplete_12 ? writeValid_11 : writeValidBuffer_11;
      writeValidBuffer_12 <= emptyOrComplete_13 ? writeValid_12 : writeValidBuffer_12;
      writeValidBuffer_13 <= emptyOrComplete_14 ? writeValid_13 : writeValidBuffer_13;
      writeValidBuffer_14 <= emptyOrComplete ? writeValid_14 : writeValidBuffer_14;
    end
  end // always_ff @(posedge)
  assign emptyOrComplete = ~writeValidBuffer_14 | stDone15_ready & writeValidBuffer_14;
  assign stData0_ready = emptyOrComplete_0;
  assign stAddr0_ready = emptyOrComplete_0;
  assign stData1_ready = emptyOrComplete_1;
  assign stAddr1_ready = emptyOrComplete_1;
  assign stData2_ready = emptyOrComplete_2;
  assign stAddr2_ready = emptyOrComplete_2;
  assign stData3_ready = emptyOrComplete_3;
  assign stAddr3_ready = emptyOrComplete_3;
  assign stData4_ready = emptyOrComplete_4;
  assign stAddr4_ready = emptyOrComplete_4;
  assign stData5_ready = emptyOrComplete_5;
  assign stAddr5_ready = emptyOrComplete_5;
  assign stData6_ready = emptyOrComplete_6;
  assign stAddr6_ready = emptyOrComplete_6;
  assign stData7_ready = emptyOrComplete_7;
  assign stAddr7_ready = emptyOrComplete_7;
  assign stData8_ready = emptyOrComplete_8;
  assign stAddr8_ready = emptyOrComplete_8;
  assign stData9_ready = emptyOrComplete_9;
  assign stAddr9_ready = emptyOrComplete_9;
  assign stData10_ready = emptyOrComplete_10;
  assign stAddr10_ready = emptyOrComplete_10;
  assign stData11_ready = emptyOrComplete_11;
  assign stAddr11_ready = emptyOrComplete_11;
  assign stData12_ready = emptyOrComplete_12;
  assign stAddr12_ready = emptyOrComplete_12;
  assign stData13_ready = emptyOrComplete_13;
  assign stAddr13_ready = emptyOrComplete_13;
  assign stData14_ready = emptyOrComplete_14;
  assign stAddr14_ready = emptyOrComplete_14;
  assign stData15_ready = emptyOrComplete;
  assign stAddr15_ready = emptyOrComplete;
  assign ldAddr0_ready = allDone;
  assign ldData0 = _handshake_memory_0_rd0_reg;
  assign ldData0_valid = _GEN;
  // Zero width: assign stDone0 = /*Zero width*/;
  assign stDone0_valid = writeValidBuffer;
  // Zero width: assign stDone1 = /*Zero width*/;
  assign stDone1_valid = writeValidBuffer_0;
  // Zero width: assign stDone2 = /*Zero width*/;
  assign stDone2_valid = writeValidBuffer_1;
  // Zero width: assign stDone3 = /*Zero width*/;
  assign stDone3_valid = writeValidBuffer_2;
  // Zero width: assign stDone4 = /*Zero width*/;
  assign stDone4_valid = writeValidBuffer_3;
  // Zero width: assign stDone5 = /*Zero width*/;
  assign stDone5_valid = writeValidBuffer_4;
  // Zero width: assign stDone6 = /*Zero width*/;
  assign stDone6_valid = writeValidBuffer_5;
  // Zero width: assign stDone7 = /*Zero width*/;
  assign stDone7_valid = writeValidBuffer_6;
  // Zero width: assign stDone8 = /*Zero width*/;
  assign stDone8_valid = writeValidBuffer_7;
  // Zero width: assign stDone9 = /*Zero width*/;
  assign stDone9_valid = writeValidBuffer_8;
  // Zero width: assign stDone10 = /*Zero width*/;
  assign stDone10_valid = writeValidBuffer_9;
  // Zero width: assign stDone11 = /*Zero width*/;
  assign stDone11_valid = writeValidBuffer_10;
  // Zero width: assign stDone12 = /*Zero width*/;
  assign stDone12_valid = writeValidBuffer_11;
  // Zero width: assign stDone13 = /*Zero width*/;
  assign stDone13_valid = writeValidBuffer_12;
  // Zero width: assign stDone14 = /*Zero width*/;
  assign stDone14_valid = writeValidBuffer_13;
  // Zero width: assign stDone15 = /*Zero width*/;
  assign stDone15_valid = writeValidBuffer_14;
  // Zero width: assign ldDone0 = /*Zero width*/;
  assign ldDone0_valid = _GEN_0;
endmodule

module handshake_fork_1ins_2outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid
);

  wire allDone;
  wire done1;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_0 = ~emitted_1 & in0_valid;
  assign done1 = out1_ready & _GEN_0 | emitted_1;
  assign allDone = done0 & done1;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
endmodule

module handshake_fork_1ins_3outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid
);

  wire allDone;
  wire done2;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_1 = ~emitted_2 & in0_valid;
  assign done2 = out2_ready & _GEN_1 | emitted_2;
  assign allDone = done0 & done1 & done2;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
endmodule

module handshake_fork_1ins_4outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid
);

  wire allDone;
  wire done3;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_2 = ~emitted_3 & in0_valid;
  assign done3 = out3_ready & _GEN_2 | emitted_3;
  assign allDone = done0 & done1 & done2 & done3;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
endmodule

module handshake_fork_1ins_5outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid
);

  wire allDone;
  wire done4;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_3 = ~emitted_4 & in0_valid;
  assign done4 = out4_ready & _GEN_3 | emitted_4;
  assign allDone = done0 & done1 & done2 & done3 & done4;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
endmodule

module handshake_fork_1ins_6outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid
);

  wire allDone;
  wire done5;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_4 = ~emitted_5 & in0_valid;
  assign done5 = out5_ready & _GEN_4 | emitted_5;
  assign allDone = done0 & done1 & done2 & done3 & done4 & done5;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
endmodule

module handshake_fork_1ins_7outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid
);

  wire allDone;
  wire done6;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_5 = ~emitted_6 & in0_valid;
  assign done6 = out6_ready & _GEN_5 | emitted_6;
  assign allDone = done0 & done1 & done2 & done3 & done4 & done5 & done6;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
endmodule

module handshake_fork_1ins_8outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid
);

  wire allDone;
  wire done7;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_6 = ~emitted_7 & in0_valid;
  assign done7 = out7_ready & _GEN_6 | emitted_7;
  assign allDone = done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
endmodule

module handshake_fork_1ins_9outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid
);

  wire allDone;
  wire done8;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_7 = ~emitted_8 & in0_valid;
  assign done8 = out8_ready & _GEN_7 | emitted_8;
  assign allDone = done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
endmodule

module handshake_fork_1ins_10outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid
);

  wire allDone;
  wire done9;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_8 = ~emitted_9 & in0_valid;
  assign done9 = out9_ready & _GEN_8 | emitted_9;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
endmodule

module handshake_fork_1ins_11outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid
);

  wire allDone;
  wire done10;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_9 = ~emitted_10 & in0_valid;
  assign done10 = out10_ready & _GEN_9 | emitted_10;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9
    & done10;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
  // Zero width: assign out10 = in0;
  assign out10_valid = _GEN_9;
endmodule

module handshake_fork_1ins_12outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
                           out11_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid,
  // output /*Zero Width*/ out11,
     output                out11_valid
);

  wire allDone;
  wire done11;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_10 = ~emitted_11 & in0_valid;
  assign done11 = out11_ready & _GEN_10 | emitted_11;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
  // Zero width: assign out10 = in0;
  assign out10_valid = _GEN_9;
  // Zero width: assign out11 = in0;
  assign out11_valid = _GEN_10;
endmodule

module handshake_fork_1ins_13outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
                           out11_ready,
                           out12_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid,
  // output /*Zero Width*/ out11,
     output                out11_valid,
  // output /*Zero Width*/ out12,
     output                out12_valid
);

  wire allDone;
  wire done12;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  wire _GEN_10 = ~emitted_11 & in0_valid;
  wire done11 = out11_ready & _GEN_10 | emitted_11;
  reg  emitted_12;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
      emitted_12 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
      emitted_12 <= done12 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_11 = ~emitted_12 & in0_valid;
  assign done12 = out12_ready & _GEN_11 | emitted_12;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
  // Zero width: assign out10 = in0;
  assign out10_valid = _GEN_9;
  // Zero width: assign out11 = in0;
  assign out11_valid = _GEN_10;
  // Zero width: assign out12 = in0;
  assign out12_valid = _GEN_11;
endmodule

module handshake_fork_1ins_14outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
                           out11_ready,
                           out12_ready,
                           out13_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid,
  // output /*Zero Width*/ out11,
     output                out11_valid,
  // output /*Zero Width*/ out12,
     output                out12_valid,
  // output /*Zero Width*/ out13,
     output                out13_valid
);

  wire allDone;
  wire done13;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  wire _GEN_10 = ~emitted_11 & in0_valid;
  wire done11 = out11_ready & _GEN_10 | emitted_11;
  reg  emitted_12;
  wire _GEN_11 = ~emitted_12 & in0_valid;
  wire done12 = out12_ready & _GEN_11 | emitted_12;
  reg  emitted_13;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
      emitted_12 <= 1'h0;
      emitted_13 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
      emitted_12 <= done12 & ~allDone;
      emitted_13 <= done13 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_12 = ~emitted_13 & in0_valid;
  assign done13 = out13_ready & _GEN_12 | emitted_13;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
  // Zero width: assign out10 = in0;
  assign out10_valid = _GEN_9;
  // Zero width: assign out11 = in0;
  assign out11_valid = _GEN_10;
  // Zero width: assign out12 = in0;
  assign out12_valid = _GEN_11;
  // Zero width: assign out13 = in0;
  assign out13_valid = _GEN_12;
endmodule

module handshake_fork_1ins_15outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
                           out11_ready,
                           out12_ready,
                           out13_ready,
                           out14_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid,
  // output /*Zero Width*/ out11,
     output                out11_valid,
  // output /*Zero Width*/ out12,
     output                out12_valid,
  // output /*Zero Width*/ out13,
     output                out13_valid,
  // output /*Zero Width*/ out14,
     output                out14_valid
);

  wire allDone;
  wire done14;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  wire _GEN_10 = ~emitted_11 & in0_valid;
  wire done11 = out11_ready & _GEN_10 | emitted_11;
  reg  emitted_12;
  wire _GEN_11 = ~emitted_12 & in0_valid;
  wire done12 = out12_ready & _GEN_11 | emitted_12;
  reg  emitted_13;
  wire _GEN_12 = ~emitted_13 & in0_valid;
  wire done13 = out13_ready & _GEN_12 | emitted_13;
  reg  emitted_14;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
      emitted_12 <= 1'h0;
      emitted_13 <= 1'h0;
      emitted_14 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
      emitted_12 <= done12 & ~allDone;
      emitted_13 <= done13 & ~allDone;
      emitted_14 <= done14 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_13 = ~emitted_14 & in0_valid;
  assign done14 = out14_ready & _GEN_13 | emitted_14;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13 & done14;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
  // Zero width: assign out10 = in0;
  assign out10_valid = _GEN_9;
  // Zero width: assign out11 = in0;
  assign out11_valid = _GEN_10;
  // Zero width: assign out12 = in0;
  assign out12_valid = _GEN_11;
  // Zero width: assign out13 = in0;
  assign out13_valid = _GEN_12;
  // Zero width: assign out14 = in0;
  assign out14_valid = _GEN_13;
endmodule

module handshake_fork_1ins_16outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
                           out2_ready,
                           out3_ready,
                           out4_ready,
                           out5_ready,
                           out6_ready,
                           out7_ready,
                           out8_ready,
                           out9_ready,
                           out10_ready,
                           out11_ready,
                           out12_ready,
                           out13_ready,
                           out14_ready,
                           out15_ready,
     output                in0_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid,
  // output /*Zero Width*/ out2,
     output                out2_valid,
  // output /*Zero Width*/ out3,
     output                out3_valid,
  // output /*Zero Width*/ out4,
     output                out4_valid,
  // output /*Zero Width*/ out5,
     output                out5_valid,
  // output /*Zero Width*/ out6,
     output                out6_valid,
  // output /*Zero Width*/ out7,
     output                out7_valid,
  // output /*Zero Width*/ out8,
     output                out8_valid,
  // output /*Zero Width*/ out9,
     output                out9_valid,
  // output /*Zero Width*/ out10,
     output                out10_valid,
  // output /*Zero Width*/ out11,
     output                out11_valid,
  // output /*Zero Width*/ out12,
     output                out12_valid,
  // output /*Zero Width*/ out13,
     output                out13_valid,
  // output /*Zero Width*/ out14,
     output                out14_valid,
  // output /*Zero Width*/ out15,
     output                out15_valid
);

  wire allDone;
  wire done15;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  wire _GEN_10 = ~emitted_11 & in0_valid;
  wire done11 = out11_ready & _GEN_10 | emitted_11;
  reg  emitted_12;
  wire _GEN_11 = ~emitted_12 & in0_valid;
  wire done12 = out12_ready & _GEN_11 | emitted_12;
  reg  emitted_13;
  wire _GEN_12 = ~emitted_13 & in0_valid;
  wire done13 = out13_ready & _GEN_12 | emitted_13;
  reg  emitted_14;
  wire _GEN_13 = ~emitted_14 & in0_valid;
  wire done14 = out14_ready & _GEN_13 | emitted_14;
  reg  emitted_15;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
      emitted_12 <= 1'h0;
      emitted_13 <= 1'h0;
      emitted_14 <= 1'h0;
      emitted_15 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
      emitted_12 <= done12 & ~allDone;
      emitted_13 <= done13 & ~allDone;
      emitted_14 <= done14 & ~allDone;
      emitted_15 <= done15 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_14 = ~emitted_15 & in0_valid;
  assign done15 = out15_ready & _GEN_14 | emitted_15;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13 & done14 & done15;
  assign in0_ready = allDone;
  // Zero width: assign out0 = in0;
  assign out0_valid = _GEN;
  // Zero width: assign out1 = in0;
  assign out1_valid = _GEN_0;
  // Zero width: assign out2 = in0;
  assign out2_valid = _GEN_1;
  // Zero width: assign out3 = in0;
  assign out3_valid = _GEN_2;
  // Zero width: assign out4 = in0;
  assign out4_valid = _GEN_3;
  // Zero width: assign out5 = in0;
  assign out5_valid = _GEN_4;
  // Zero width: assign out6 = in0;
  assign out6_valid = _GEN_5;
  // Zero width: assign out7 = in0;
  assign out7_valid = _GEN_6;
  // Zero width: assign out8 = in0;
  assign out8_valid = _GEN_7;
  // Zero width: assign out9 = in0;
  assign out9_valid = _GEN_8;
  // Zero width: assign out10 = in0;
  assign out10_valid = _GEN_9;
  // Zero width: assign out11 = in0;
  assign out11_valid = _GEN_10;
  // Zero width: assign out12 = in0;
  assign out12_valid = _GEN_11;
  // Zero width: assign out13 = in0;
  assign out13_valid = _GEN_12;
  // Zero width: assign out14 = in0;
  assign out14_valid = _GEN_13;
  // Zero width: assign out15 = in0;
  assign out15_valid = _GEN_14;
endmodule

module handshake_join_17ins_1outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
  // input  /*Zero Width*/ in11,
     input                 in11_valid,
  // input  /*Zero Width*/ in12,
     input                 in12_valid,
  // input  /*Zero Width*/ in13,
     input                 in13_valid,
  // input  /*Zero Width*/ in14,
     input                 in14_valid,
  // input  /*Zero Width*/ in15,
     input                 in15_valid,
  // input  /*Zero Width*/ in16,
     input                 in16_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
                           in11_ready,
                           in12_ready,
                           in13_ready,
                           in14_ready,
                           in15_ready,
                           in16_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid & in11_valid & in12_valid
    & in13_valid & in14_valid & in15_valid & in16_valid;
  wire _GEN_0 = out0_ready & _GEN;
  assign in0_ready = _GEN_0;
  assign in1_ready = _GEN_0;
  assign in2_ready = _GEN_0;
  assign in3_ready = _GEN_0;
  assign in4_ready = _GEN_0;
  assign in5_ready = _GEN_0;
  assign in6_ready = _GEN_0;
  assign in7_ready = _GEN_0;
  assign in8_ready = _GEN_0;
  assign in9_ready = _GEN_0;
  assign in10_ready = _GEN_0;
  assign in11_ready = _GEN_0;
  assign in12_ready = _GEN_0;
  assign in13_ready = _GEN_0;
  assign in14_ready = _GEN_0;
  assign in15_ready = _GEN_0;
  assign in16_ready = _GEN_0;
  // Zero width: assign out0 = /*Zero width*/;
  assign out0_valid = _GEN;
endmodule

module handshake_constant_c0_out_ui1(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
                           out0,
                           out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 1'h0;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_buffer_in_ui1_out_ui1_1slots_seq(
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
  output in0_ready,
         out0,
         out0_valid
);

  reg  ready0_reg;
  reg  valid0_reg;
  wire _GEN = ~valid0_reg | ~ready0_reg;
  reg  data0_reg;
  reg  ctrl_data0_reg;
  always_ff @(posedge clock) begin
    if (reset) begin
      valid0_reg <= 1'h0;
      data0_reg <= 1'h0;
      ready0_reg <= 1'h0;
      ctrl_data0_reg <= 1'h0;
    end
    else begin
      automatic logic _GEN_0 = ~out0_ready & ~ready0_reg;
      automatic logic _GEN_1 = out0_ready & ready0_reg;
      valid0_reg <= _GEN ? in0_valid : valid0_reg;
      data0_reg <= _GEN ? in0 : data0_reg;
      ready0_reg <= ~_GEN_1 & (_GEN_0 ? valid0_reg : ready0_reg);
      ctrl_data0_reg <= ~_GEN_1 & (_GEN_0 ? data0_reg : ctrl_data0_reg);
    end
  end // always_ff @(posedge)
  assign in0_ready = _GEN;
  assign out0 = ready0_reg ? ctrl_data0_reg : data0_reg;
  assign out0_valid = ready0_reg ? ready0_reg : valid0_reg;
endmodule

module handshake_constant_c18446744073709551615_out_ui1(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
                           out0,
                           out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 1'h1;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c10_out_ui32(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 32'hA;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c18446744073709550592_out_ui32(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 32'hFFFFFC00;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c1024_out_ui32(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 32'h400;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c15_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'hF;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_buffer_in_ui64_out_ui64_1slots_seq(
  input  [63:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
  output        in0_ready,
  output [63:0] out0,
  output        out0_valid
);

  reg         ready0_reg;
  reg         valid0_reg;
  wire        _GEN = ~valid0_reg | ~ready0_reg;
  reg  [63:0] data0_reg;
  reg  [63:0] ctrl_data0_reg;
  always_ff @(posedge clock) begin
    if (reset) begin
      valid0_reg <= 1'h0;
      data0_reg <= 64'h0;
      ready0_reg <= 1'h0;
      ctrl_data0_reg <= 64'h0;
    end
    else begin
      automatic logic _GEN_0 = ~out0_ready & ~ready0_reg;
      automatic logic _GEN_1 = out0_ready & ready0_reg;
      valid0_reg <= _GEN ? in0_valid : valid0_reg;
      data0_reg <= _GEN ? in0 : data0_reg;
      ready0_reg <= ~_GEN_1 & (_GEN_0 ? valid0_reg : ready0_reg);
      ctrl_data0_reg <= _GEN_1 ? 64'h0 : _GEN_0 ? data0_reg : ctrl_data0_reg;
    end
  end // always_ff @(posedge)
  assign in0_ready = _GEN;
  assign out0 = ready0_reg ? ctrl_data0_reg : data0_reg;
  assign out0_valid = ready0_reg ? ready0_reg : valid0_reg;
endmodule

module handshake_constant_c14_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'hE;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c13_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'hD;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c12_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'hC;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c11_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'hB;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c10_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'hA;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c9_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h9;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c8_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h8;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c7_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h7;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c6_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h6;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c5_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h5;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c4_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h4;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c3_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h3;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c2_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h2;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c1_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h1;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_constant_c0_out_ui64(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [63:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 64'h0;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_fork_in_ui64_out_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64(
  input  [63:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
                out2_ready,
                out3_ready,
                out4_ready,
                out5_ready,
                out6_ready,
                out7_ready,
                out8_ready,
                out9_ready,
                out10_ready,
                out11_ready,
                out12_ready,
                out13_ready,
                out14_ready,
                out15_ready,
                out16_ready,
  output        in0_ready,
  output [63:0] out0,
  output        out0_valid,
  output [63:0] out1,
  output        out1_valid,
  output [63:0] out2,
  output        out2_valid,
  output [63:0] out3,
  output        out3_valid,
  output [63:0] out4,
  output        out4_valid,
  output [63:0] out5,
  output        out5_valid,
  output [63:0] out6,
  output        out6_valid,
  output [63:0] out7,
  output        out7_valid,
  output [63:0] out8,
  output        out8_valid,
  output [63:0] out9,
  output        out9_valid,
  output [63:0] out10,
  output        out10_valid,
  output [63:0] out11,
  output        out11_valid,
  output [63:0] out12,
  output        out12_valid,
  output [63:0] out13,
  output        out13_valid,
  output [63:0] out14,
  output        out14_valid,
  output [63:0] out15,
  output        out15_valid,
  output [63:0] out16,
  output        out16_valid
);

  wire allDone;
  wire done16;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  wire _GEN_10 = ~emitted_11 & in0_valid;
  wire done11 = out11_ready & _GEN_10 | emitted_11;
  reg  emitted_12;
  wire _GEN_11 = ~emitted_12 & in0_valid;
  wire done12 = out12_ready & _GEN_11 | emitted_12;
  reg  emitted_13;
  wire _GEN_12 = ~emitted_13 & in0_valid;
  wire done13 = out13_ready & _GEN_12 | emitted_13;
  reg  emitted_14;
  wire _GEN_13 = ~emitted_14 & in0_valid;
  wire done14 = out14_ready & _GEN_13 | emitted_14;
  reg  emitted_15;
  wire _GEN_14 = ~emitted_15 & in0_valid;
  wire done15 = out15_ready & _GEN_14 | emitted_15;
  reg  emitted_16;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
      emitted_12 <= 1'h0;
      emitted_13 <= 1'h0;
      emitted_14 <= 1'h0;
      emitted_15 <= 1'h0;
      emitted_16 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
      emitted_12 <= done12 & ~allDone;
      emitted_13 <= done13 & ~allDone;
      emitted_14 <= done14 & ~allDone;
      emitted_15 <= done15 & ~allDone;
      emitted_16 <= done16 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_15 = ~emitted_16 & in0_valid;
  assign done16 = out16_ready & _GEN_15 | emitted_16;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13 & done14 & done15 & done16;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
  assign out3 = in0;
  assign out3_valid = _GEN_2;
  assign out4 = in0;
  assign out4_valid = _GEN_3;
  assign out5 = in0;
  assign out5_valid = _GEN_4;
  assign out6 = in0;
  assign out6_valid = _GEN_5;
  assign out7 = in0;
  assign out7_valid = _GEN_6;
  assign out8 = in0;
  assign out8_valid = _GEN_7;
  assign out9 = in0;
  assign out9_valid = _GEN_8;
  assign out10 = in0;
  assign out10_valid = _GEN_9;
  assign out11 = in0;
  assign out11_valid = _GEN_10;
  assign out12 = in0;
  assign out12_valid = _GEN_11;
  assign out13 = in0;
  assign out13_valid = _GEN_12;
  assign out14 = in0;
  assign out14_valid = _GEN_13;
  assign out15 = in0;
  assign out15_valid = _GEN_14;
  assign out16 = in0;
  assign out16_valid = _GEN_15;
endmodule

module handshake_constant_c804_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:3:17
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  assign out0 = 32'h324;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:3:17
endmodule

module handshake_constant_c475_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:4:17
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  assign out0 = 32'h1DB;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:4:17
endmodule

module handshake_constant_c251_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:5:17
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  assign out0 = 32'hFB;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:5:17
endmodule

module handshake_constant_c127_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:6:17
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  assign out0 = 32'h7F;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:6:17
endmodule

module handshake_constant_c64_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:7:16
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  assign out0 = 32'h40;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:7:16
endmodule

module handshake_constant_c32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:8:16
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  assign out0 = 32'h20;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:8:16
endmodule

module handshake_constant_c16_out_ui32(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 32'h10;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_fork_in_ui32_out_ui32_ui32(
  input  [31:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
  output        in0_ready,
  output [31:0] out0,
  output        out0_valid,
  output [31:0] out1,
  output        out1_valid
);

  wire allDone;
  wire done1;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_0 = ~emitted_1 & in0_valid;
  assign done1 = out1_ready & _GEN_0 | emitted_1;
  assign allDone = done0 & done1;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
endmodule

module handshake_constant_c8_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:10:15
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  assign out0 = 32'h8;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:10:15
endmodule

module handshake_constant_c4_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:11:15
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  assign out0 = 32'h4;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:11:15
endmodule

module handshake_constant_c2_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:12:15
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  assign out0 = 32'h2;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  assign out0_valid = ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:12:15
endmodule

module handshake_constant_c1_out_ui32(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 32'h1;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_fork_in_ui32_out_ui32_ui32_ui32_ui32(
  input  [31:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
                out2_ready,
                out3_ready,
  output        in0_ready,
  output [31:0] out0,
  output        out0_valid,
  output [31:0] out1,
  output        out1_valid,
  output [31:0] out2,
  output        out2_valid,
  output [31:0] out3,
  output        out3_valid
);

  wire allDone;
  wire done3;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_2 = ~emitted_3 & in0_valid;
  assign done3 = out3_ready & _GEN_2 | emitted_3;
  assign allDone = done0 & done1 & done2 & done3;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
  assign out3 = in0;
  assign out3_valid = _GEN_2;
endmodule

module handshake_constant_c0_out_ui32(
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           out0_ready,
     output                ctrl_ready,
     output [31:0]         out0,
     output                out0_valid
);

  assign ctrl_ready = out0_ready;
  assign out0 = 32'h0;
  assign out0_valid = ctrl_valid;
endmodule

module handshake_fork_in_ui32_out_ui32_ui32_ui32_ui32_ui32_ui32_ui32(
  input  [31:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
                out2_ready,
                out3_ready,
                out4_ready,
                out5_ready,
                out6_ready,
  output        in0_ready,
  output [31:0] out0,
  output        out0_valid,
  output [31:0] out1,
  output        out1_valid,
  output [31:0] out2,
  output        out2_valid,
  output [31:0] out3,
  output        out3_valid,
  output [31:0] out4,
  output        out4_valid,
  output [31:0] out5,
  output        out5_valid,
  output [31:0] out6,
  output        out6_valid
);

  wire allDone;
  wire done6;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_5 = ~emitted_6 & in0_valid;
  assign done6 = out6_ready & _GEN_5 | emitted_6;
  assign allDone = done0 & done1 & done2 & done3 & done4 & done5 & done6;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
  assign out3 = in0;
  assign out3_valid = _GEN_2;
  assign out4 = in0;
  assign out4_valid = _GEN_3;
  assign out5 = in0;
  assign out5_valid = _GEN_4;
  assign out6 = in0;
  assign out6_valid = _GEN_5;
endmodule

module arith_shli_in_ui64_ui64_out_ui64(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  input  [63:0] in0,
  input         in0_valid,
  input  [63:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
  output [63:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0 = in0 << in1;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_store_in_ui64_ui32_out_ui32_ui64(	// ../../mlir/cordic_32/full_opt.mlir:19:22
     input  [63:0]         addrIn0,
     input                 addrIn0_valid,
     input  [31:0]         dataIn,
     input                 dataIn_valid,
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           dataToMem_ready,
                           addrOut0_ready,
     output                addrIn0_ready,
                           dataIn_ready,
                           ctrl_ready,
     output [31:0]         dataToMem,
     output                dataToMem_valid,
     output [63:0]         addrOut0,
     output                addrOut0_valid
);

  wire _GEN = dataIn_valid & addrIn0_valid & ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = dataToMem_ready & addrOut0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign addrIn0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign dataIn_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign ctrl_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign dataToMem = dataIn;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign dataToMem_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign addrOut0 = addrIn0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign addrOut0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module arith_addi_in_ui64_ui64_out_ui64(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  input  [63:0] in0,
  input         in0_valid,
  input  [63:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
  output [63:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0 = in0 + in1;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_2ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_3ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN = in0_valid & in1_valid & in2_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_4ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN = in0_valid & in1_valid & in2_valid & in3_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_5ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN = in0_valid & in1_valid & in2_valid & in3_valid & in4_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_6ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN = in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_7ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_8ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_9ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_10ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_11ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in10_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_12ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
  // input  /*Zero Width*/ in11,
     input                 in11_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
                           in11_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid & in11_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in10_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in11_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_13ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
  // input  /*Zero Width*/ in11,
     input                 in11_valid,
  // input  /*Zero Width*/ in12,
     input                 in12_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
                           in11_ready,
                           in12_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid & in11_valid & in12_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in10_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in11_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in12_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_14ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
  // input  /*Zero Width*/ in11,
     input                 in11_valid,
  // input  /*Zero Width*/ in12,
     input                 in12_valid,
  // input  /*Zero Width*/ in13,
     input                 in13_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
                           in11_ready,
                           in12_ready,
                           in13_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid & in11_valid & in12_valid
    & in13_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in10_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in11_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in12_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in13_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_15ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
  // input  /*Zero Width*/ in11,
     input                 in11_valid,
  // input  /*Zero Width*/ in12,
     input                 in12_valid,
  // input  /*Zero Width*/ in13,
     input                 in13_valid,
  // input  /*Zero Width*/ in14,
     input                 in14_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
                           in11_ready,
                           in12_ready,
                           in13_ready,
                           in14_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid & in11_valid & in12_valid
    & in13_valid & in14_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in10_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in11_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in12_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in13_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in14_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_join_16ins_1outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
  // input  /*Zero Width*/ in3,
     input                 in3_valid,
  // input  /*Zero Width*/ in4,
     input                 in4_valid,
  // input  /*Zero Width*/ in5,
     input                 in5_valid,
  // input  /*Zero Width*/ in6,
     input                 in6_valid,
  // input  /*Zero Width*/ in7,
     input                 in7_valid,
  // input  /*Zero Width*/ in8,
     input                 in8_valid,
  // input  /*Zero Width*/ in9,
     input                 in9_valid,
  // input  /*Zero Width*/ in10,
     input                 in10_valid,
  // input  /*Zero Width*/ in11,
     input                 in11_valid,
  // input  /*Zero Width*/ in12,
     input                 in12_valid,
  // input  /*Zero Width*/ in13,
     input                 in13_valid,
  // input  /*Zero Width*/ in14,
     input                 in14_valid,
  // input  /*Zero Width*/ in15,
     input                 in15_valid,
                           out0_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
                           in3_ready,
                           in4_ready,
                           in5_ready,
                           in6_ready,
                           in7_ready,
                           in8_ready,
                           in9_ready,
                           in10_ready,
                           in11_ready,
                           in12_ready,
                           in13_ready,
                           in14_ready,
                           in15_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire _GEN =
    in0_valid & in1_valid & in2_valid & in3_valid & in4_valid & in5_valid & in6_valid
    & in7_valid & in8_valid & in9_valid & in10_valid & in11_valid & in12_valid
    & in13_valid & in14_valid & in15_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in3_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in4_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in5_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in6_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in7_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in8_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in9_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in10_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in11_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in12_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in13_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in14_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign in15_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: assign out0 = /*Zero width*/;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:19:22
endmodule

module handshake_buffer_in_ui1_out_ui1_1slots_seq_init_0(
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
  output in0_ready,
         out0,
         out0_valid
);

  reg  ready0_reg;
  reg  valid0_reg;
  wire _GEN = ~valid0_reg | ~ready0_reg;
  reg  data0_reg;
  reg  ctrl_data0_reg;
  always_ff @(posedge clock) begin
    if (reset) begin
      valid0_reg <= 1'h1;
      data0_reg <= 1'h0;
      ready0_reg <= 1'h0;
      ctrl_data0_reg <= 1'h0;
    end
    else begin
      automatic logic _GEN_0 = ~out0_ready & ~ready0_reg;
      automatic logic _GEN_1 = out0_ready & ready0_reg;
      valid0_reg <= _GEN ? in0_valid : valid0_reg;
      data0_reg <= _GEN ? in0 : data0_reg;
      ready0_reg <= ~_GEN_1 & (_GEN_0 ? valid0_reg : ready0_reg);
      ctrl_data0_reg <= ~_GEN_1 & (_GEN_0 ? data0_reg : ctrl_data0_reg);
    end
  end // always_ff @(posedge)
  assign in0_ready = _GEN;
  assign out0 = ready0_reg ? ctrl_data0_reg : data0_reg;
  assign out0_valid = ready0_reg ? ready0_reg : valid0_reg;
endmodule

module handshake_fork_in_ui1_out_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1(
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
         out1_ready,
         out2_ready,
         out3_ready,
         out4_ready,
         out5_ready,
         out6_ready,
         out7_ready,
         out8_ready,
         out9_ready,
         out10_ready,
         out11_ready,
         out12_ready,
         out13_ready,
         out14_ready,
  output in0_ready,
         out0,
         out0_valid,
         out1,
         out1_valid,
         out2,
         out2_valid,
         out3,
         out3_valid,
         out4,
         out4_valid,
         out5,
         out5_valid,
         out6,
         out6_valid,
         out7,
         out7_valid,
         out8,
         out8_valid,
         out9,
         out9_valid,
         out10,
         out10_valid,
         out11,
         out11_valid,
         out12,
         out12_valid,
         out13,
         out13_valid,
         out14,
         out14_valid
);

  wire allDone;
  wire done14;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  wire _GEN_1 = ~emitted_2 & in0_valid;
  wire done2 = out2_ready & _GEN_1 | emitted_2;
  reg  emitted_3;
  wire _GEN_2 = ~emitted_3 & in0_valid;
  wire done3 = out3_ready & _GEN_2 | emitted_3;
  reg  emitted_4;
  wire _GEN_3 = ~emitted_4 & in0_valid;
  wire done4 = out4_ready & _GEN_3 | emitted_4;
  reg  emitted_5;
  wire _GEN_4 = ~emitted_5 & in0_valid;
  wire done5 = out5_ready & _GEN_4 | emitted_5;
  reg  emitted_6;
  wire _GEN_5 = ~emitted_6 & in0_valid;
  wire done6 = out6_ready & _GEN_5 | emitted_6;
  reg  emitted_7;
  wire _GEN_6 = ~emitted_7 & in0_valid;
  wire done7 = out7_ready & _GEN_6 | emitted_7;
  reg  emitted_8;
  wire _GEN_7 = ~emitted_8 & in0_valid;
  wire done8 = out8_ready & _GEN_7 | emitted_8;
  reg  emitted_9;
  wire _GEN_8 = ~emitted_9 & in0_valid;
  wire done9 = out9_ready & _GEN_8 | emitted_9;
  reg  emitted_10;
  wire _GEN_9 = ~emitted_10 & in0_valid;
  wire done10 = out10_ready & _GEN_9 | emitted_10;
  reg  emitted_11;
  wire _GEN_10 = ~emitted_11 & in0_valid;
  wire done11 = out11_ready & _GEN_10 | emitted_11;
  reg  emitted_12;
  wire _GEN_11 = ~emitted_12 & in0_valid;
  wire done12 = out12_ready & _GEN_11 | emitted_12;
  reg  emitted_13;
  wire _GEN_12 = ~emitted_13 & in0_valid;
  wire done13 = out13_ready & _GEN_12 | emitted_13;
  reg  emitted_14;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
      emitted_3 <= 1'h0;
      emitted_4 <= 1'h0;
      emitted_5 <= 1'h0;
      emitted_6 <= 1'h0;
      emitted_7 <= 1'h0;
      emitted_8 <= 1'h0;
      emitted_9 <= 1'h0;
      emitted_10 <= 1'h0;
      emitted_11 <= 1'h0;
      emitted_12 <= 1'h0;
      emitted_13 <= 1'h0;
      emitted_14 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
      emitted_3 <= done3 & ~allDone;
      emitted_4 <= done4 & ~allDone;
      emitted_5 <= done5 & ~allDone;
      emitted_6 <= done6 & ~allDone;
      emitted_7 <= done7 & ~allDone;
      emitted_8 <= done8 & ~allDone;
      emitted_9 <= done9 & ~allDone;
      emitted_10 <= done10 & ~allDone;
      emitted_11 <= done11 & ~allDone;
      emitted_12 <= done12 & ~allDone;
      emitted_13 <= done13 & ~allDone;
      emitted_14 <= done14 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_13 = ~emitted_14 & in0_valid;
  assign done14 = out14_ready & _GEN_13 | emitted_14;
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13 & done14;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
  assign out3 = in0;
  assign out3_valid = _GEN_2;
  assign out4 = in0;
  assign out4_valid = _GEN_3;
  assign out5 = in0;
  assign out5_valid = _GEN_4;
  assign out6 = in0;
  assign out6_valid = _GEN_5;
  assign out7 = in0;
  assign out7_valid = _GEN_6;
  assign out8 = in0;
  assign out8_valid = _GEN_7;
  assign out9 = in0;
  assign out9_valid = _GEN_8;
  assign out10 = in0;
  assign out10_valid = _GEN_9;
  assign out11 = in0;
  assign out11_valid = _GEN_10;
  assign out12 = in0;
  assign out12_valid = _GEN_11;
  assign out13 = in0;
  assign out13_valid = _GEN_12;
  assign out14 = in0;
  assign out14_valid = _GEN_13;
endmodule

module handshake_mux_in_ui1_3ins_1outs_ctrl(
     input                 select,
                           select_valid,
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
                           out0_ready,
     output                select_ready,
                           in0_ready,
                           in1_ready,
  // output /*Zero Width*/ out0,
     output                out0_valid
);

  wire [1:0] _GEN = 2'h1 << select;
  wire       _GEN_0 = (select ? in1_valid : in0_valid) & select_valid;
  wire       _GEN_1 = _GEN_0 & out0_ready;
  assign select_ready = _GEN_1;
  assign in0_ready = _GEN[0] & _GEN_1;
  assign in1_ready = _GEN[1] & _GEN_1;
  // Zero width: assign out0 = /*Zero width*/;
  assign out0_valid = _GEN_0;
endmodule

module handshake_mux_in_ui1_ui32_ui32_out_ui32(
  input         select,
                select_valid,
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        select_ready,
                in0_ready,
                in1_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire [1:0] _GEN = 2'h1 << select;
  wire       _GEN_0 = (select ? in1_valid : in0_valid) & select_valid;
  wire       _GEN_1 = _GEN_0 & out0_ready;
  assign select_ready = _GEN_1;
  assign in0_ready = _GEN[0] & _GEN_1;
  assign in1_ready = _GEN[1] & _GEN_1;
  assign out0 = select ? in1 : in0;
  assign out0_valid = _GEN_0;
endmodule

module handshake_mux_in_ui1_ui1_ui1_out_ui1(
  input  select,
         select_valid,
         in0,
         in0_valid,
         in1,
         in1_valid,
         out0_ready,
  output select_ready,
         in0_ready,
         in1_ready,
         out0,
         out0_valid
);

  wire [1:0] _GEN = 2'h1 << select;
  wire       _GEN_0 = (select ? in1_valid : in0_valid) & select_valid;
  wire       _GEN_1 = _GEN_0 & out0_ready;
  assign select_ready = _GEN_1;
  assign in0_ready = _GEN[0] & _GEN_1;
  assign in1_ready = _GEN[1] & _GEN_1;
  assign out0 = select ? in1 : in0;
  assign out0_valid = _GEN_0;
endmodule

module handshake_fork_in_ui1_out_ui1_ui1(
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
         out1_ready,
  output in0_ready,
         out0,
         out0_valid,
         out1,
         out1_valid
);

  wire allDone;
  wire done1;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_0 = ~emitted_1 & in0_valid;
  assign done1 = out1_ready & _GEN_0 | emitted_1;
  assign allDone = done0 & done1;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
endmodule

module handshake_fork_in_ui1_out_ui1_ui1_ui1(
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
         out1_ready,
         out2_ready,
  output in0_ready,
         out0,
         out0_valid,
         out1,
         out1_valid,
         out2,
         out2_valid
);

  wire allDone;
  wire done2;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_1 = ~emitted_2 & in0_valid;
  assign done2 = out2_ready & _GEN_1 | emitted_2;
  assign allDone = done0 & done1 & done2;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
endmodule

module handshake_mux_in_ui1_ui64_ui64_out_ui64(
  input         select,
                select_valid,
  input  [63:0] in0,
  input         in0_valid,
  input  [63:0] in1,
  input         in1_valid,
                out0_ready,
  output        select_ready,
                in0_ready,
                in1_ready,
  output [63:0] out0,
  output        out0_valid
);

  wire [1:0] _GEN = 2'h1 << select;
  wire       _GEN_0 = (select ? in1_valid : in0_valid) & select_valid;
  wire       _GEN_1 = _GEN_0 & out0_ready;
  assign select_ready = _GEN_1;
  assign in0_ready = _GEN[0] & _GEN_1;
  assign in1_ready = _GEN[1] & _GEN_1;
  assign out0 = select ? in1 : in0;
  assign out0_valid = _GEN_0;
endmodule

module handshake_fork_in_ui64_out_ui64_ui64(
  input  [63:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
  output        in0_ready,
  output [63:0] out0,
  output        out0_valid,
  output [63:0] out1,
  output        out1_valid
);

  wire allDone;
  wire done1;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_0 = ~emitted_1 & in0_valid;
  assign done1 = out1_ready & _GEN_0 | emitted_1;
  assign allDone = done0 & done1;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
endmodule

module handshake_fork_in_ui32_out_ui32_ui32_ui32(
  input  [31:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
                out2_ready,
  output        in0_ready,
  output [31:0] out0,
  output        out0_valid,
  output [31:0] out1,
  output        out1_valid,
  output [31:0] out2,
  output        out2_valid
);

  wire allDone;
  wire done2;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_1 = ~emitted_2 & in0_valid;
  assign done2 = out2_ready & _GEN_1 | emitted_2;
  assign allDone = done0 & done1 & done2;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
endmodule

module arith_cmpi_in_ui32_ui32_out_ui1_sge(	// ../../mlir/cordic_32/full_opt.mlir:35:10
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
                out0,
                out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  assign out0 = $signed(in0) >= $signed(in1);	// ../../mlir/cordic_32/full_opt.mlir:35:10
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:35:10
endmodule

module arith_select_in_ui1_ui32_ui32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:36:5
  input         in0,
                in0_valid,
  input  [31:0] in1,
  input         in1_valid,
  input  [31:0] in2,
  input         in2_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
                in2_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid & in2_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  assign in2_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  assign out0 = in0 ? in1 : in2;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:36:5
endmodule

module arith_subi_in_ui32_ui32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:43:11
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  assign out0 = in0 - in1;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:43:11
endmodule

module arith_shrsi_in_ui32_ui32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:44:11
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  assign out0 = $signed($signed(in0) >>> in1);	// ../../mlir/cordic_32/full_opt.mlir:44:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:44:11
endmodule

module arith_muli_in_ui32_ui32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:45:11
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  assign out0 = in0 * in1;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:45:11
endmodule

module arith_addi_in_ui32_ui32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:51:11
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  assign out0 = in0 + in1;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:51:11
endmodule

module arith_index_cast_in_ui32_out_ui64(	// ../../mlir/cordic_32/full_opt.mlir:52:11
  input  [31:0] in0,
  input         in0_valid,
                out0_ready,
  output        in0_ready,
  output [63:0] out0,
  output        out0_valid
);

  assign in0_ready = out0_ready & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  assign out0 = {{32{in0[31]}}, in0};	// ../../mlir/cordic_32/full_opt.mlir:52:11
  assign out0_valid = in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:52:11
endmodule

module handshake_load_in_ui64_ui32_out_ui32_ui64(	// ../../mlir/cordic_32/full_opt.mlir:53:18
     input  [63:0]         addrIn0,
     input                 addrIn0_valid,
     input  [31:0]         dataFromMem,
     input                 dataFromMem_valid,
  // input  /*Zero Width*/ ctrl,
     input                 ctrl_valid,
                           dataOut_ready,
                           addrOut0_ready,
     output                addrIn0_ready,
                           dataFromMem_ready,
                           ctrl_ready,
     output [31:0]         dataOut,
     output                dataOut_valid,
     output [63:0]         addrOut0,
     output                addrOut0_valid
);

  wire _GEN = addrIn0_valid & ctrl_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire _GEN_0 = addrOut0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign addrIn0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign dataFromMem_ready = dataOut_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign ctrl_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign dataOut = dataFromMem;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign dataOut_valid = dataFromMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign addrOut0 = addrIn0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  assign addrOut0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:53:18
endmodule

module arith_cmpi_in_ui32_ui32_out_ui1_eq(	// ../../mlir/cordic_32/full_opt.mlir:57:11
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        in0_ready,
                in1_ready,
                out0,
                out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out0 = in0 == in1;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:57:11
endmodule

module handshake_fork_in_ui1_out_ui1_ui1_ui1_ui1_ui1_ui1_ui1(	// ../../mlir/cordic_32/full_opt.mlir:57:11
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
         out1_ready,
         out2_ready,
         out3_ready,
         out4_ready,
         out5_ready,
         out6_ready,
  output in0_ready,
         out0,
         out0_valid,
         out1,
         out1_valid,
         out2,
         out2_valid,
         out3,
         out3_valid,
         out4,
         out4_valid,
         out5,
         out5_valid,
         out6,
         out6_valid
);

  wire allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done6;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN = ~emitted_0 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done0 = out0_ready & _GEN | emitted_0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_1;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN_0 = ~emitted_1 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done1 = out1_ready & _GEN_0 | emitted_1;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_2;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN_1 = ~emitted_2 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done2 = out2_ready & _GEN_1 | emitted_2;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_3;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN_2 = ~emitted_3 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done3 = out3_ready & _GEN_2 | emitted_3;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_4;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN_3 = ~emitted_4 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done4 = out4_ready & _GEN_3 | emitted_4;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_5;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire _GEN_4 = ~emitted_5 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire done5 = out5_ready & _GEN_4 | emitted_5;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  reg  emitted_6;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  always_ff @(posedge clock) begin	// ../../mlir/cordic_32/full_opt.mlir:57:11
    if (reset) begin	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_0 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_1 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_2 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_3 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_4 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_5 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_6 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
    end
    else begin	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_0 <= done0 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_1 <= done1 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_2 <= done2 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_3 <= done3 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_4 <= done4 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_5 <= done5 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
      emitted_6 <= done6 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
    end
  end // always_ff @(posedge)
  wire _GEN_5 = ~emitted_6 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign done6 = out6_ready & _GEN_5 | emitted_6;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign allDone = done0 & done1 & done2 & done3 & done4 & done5 & done6;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign in0_ready = allDone;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out0 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out1 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out1_valid = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out2 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out2_valid = _GEN_1;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out3 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out3_valid = _GEN_2;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out4 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out4_valid = _GEN_3;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out5 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out5_valid = _GEN_4;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out6 = in0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  assign out6_valid = _GEN_5;	// ../../mlir/cordic_32/full_opt.mlir:57:11
endmodule

module handshake_cond_br_in_ui1_ui32_out_ui32_ui32(	// ../../mlir/cordic_32/full_opt.mlir:58:5
  input         cond,
                cond_valid,
  input  [31:0] data,
  input         data_valid,
                outTrue_ready,
                outFalse_ready,
  output        cond_ready,
                data_ready,
  output [31:0] outTrue,
  output        outTrue_valid,
  output [31:0] outFalse,
  output        outFalse_valid
);

  wire _GEN = cond_valid & data_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire _GEN_0 = (cond ? outTrue_ready : outFalse_ready) & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign cond_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign data_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outTrue = data;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outTrue_valid = cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outFalse = data;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outFalse_valid = ~cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
endmodule

module handshake_sink_in_ui32(	// ../../mlir/cordic_32/full_opt.mlir:58:5
  input  [31:0] in0,
  input         in0_valid,
  output        in0_ready
);

  assign in0_ready = 1'h1;	// ../../mlir/cordic_32/full_opt.mlir:58:5
endmodule

module handshake_cond_br_in_ui1_ui1_out_ui1_ui1(	// ../../mlir/cordic_32/full_opt.mlir:58:5
  input  cond,
         cond_valid,
         data,
         data_valid,
         outTrue_ready,
         outFalse_ready,
  output cond_ready,
         data_ready,
         outTrue,
         outTrue_valid,
         outFalse,
         outFalse_valid
);

  wire _GEN = cond_valid & data_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire _GEN_0 = (cond ? outTrue_ready : outFalse_ready) & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign cond_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign data_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outTrue = data;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outTrue_valid = cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outFalse = data;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outFalse_valid = ~cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
endmodule

module handshake_sink_in_ui1(	// ../../mlir/cordic_32/full_opt.mlir:58:5
  input  in0,
         in0_valid,
  output in0_ready
);

  assign in0_ready = 1'h1;	// ../../mlir/cordic_32/full_opt.mlir:58:5
endmodule

module handshake_cond_br_in_ui1_2ins_2outs_ctrl(	// ../../mlir/cordic_32/full_opt.mlir:58:5
     input                 cond,
                           cond_valid,
  // input  /*Zero Width*/ data,
     input                 data_valid,
                           outTrue_ready,
                           outFalse_ready,
     output                cond_ready,
                           data_ready,
  // output /*Zero Width*/ outTrue,
     output                outTrue_valid,
  // output /*Zero Width*/ outFalse,
     output                outFalse_valid
);

  wire _GEN = cond_valid & data_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire _GEN_0 = (cond ? outTrue_ready : outFalse_ready) & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign cond_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign data_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  // Zero width: assign outTrue = data;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outTrue_valid = cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  // Zero width: assign outFalse = data;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  assign outFalse_valid = ~cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:58:5
endmodule

module handshake_mux_in_ui64_ui32_ui32_out_ui32(	// ../../mlir/cordic_32/full_opt.mlir:63:11
  input  [63:0] select,
  input         select_valid,
  input  [31:0] in0,
  input         in0_valid,
  input  [31:0] in1,
  input         in1_valid,
                out0_ready,
  output        select_ready,
                in0_ready,
                in1_ready,
  output [31:0] out0,
  output        out0_valid
);

  wire [1:0] _GEN = 2'h1 << select[0];	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire       _GEN_0 = (select[0] ? in1_valid : in0_valid) & select_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire       _GEN_1 = _GEN_0 & out0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign select_ready = _GEN_1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign in0_ready = _GEN[0] & _GEN_1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign in1_ready = _GEN[1] & _GEN_1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out0 = select[0] ? in1 : in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out0_valid = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
endmodule

module handshake_mux_in_ui64_ui1_ui1_out_ui1(
  input  [63:0] select,
  input         select_valid,
                in0,
                in0_valid,
                in1,
                in1_valid,
                out0_ready,
  output        select_ready,
                in0_ready,
                in1_ready,
                out0,
                out0_valid
);

  wire [1:0] _GEN = 2'h1 << select[0];
  wire       _GEN_0 = (select[0] ? in1_valid : in0_valid) & select_valid;
  wire       _GEN_1 = _GEN_0 & out0_ready;
  assign select_ready = _GEN_1;
  assign in0_ready = _GEN[0] & _GEN_1;
  assign in1_ready = _GEN[1] & _GEN_1;
  assign out0 = select[0] ? in1 : in0;
  assign out0_valid = _GEN_0;
endmodule

module handshake_control_merge_out_ui64_2ins_2outs_ctrl(
  // input  /*Zero Width*/ in0,
     input                 in0_valid,
  // input  /*Zero Width*/ in1,
     input                 in1_valid,
                           clock,
                           reset,
                           dataOut_ready,
                           index_ready,
     output                in0_ready,
                           in1_ready,
  // output /*Zero Width*/ dataOut,
     output                dataOut_valid,
     output [63:0]         index,
     output                index_valid
);

  wire       _GEN;
  wire       _GEN_0;
  wire       _GEN_1;
  wire [1:0] _GEN_2;
  reg  [1:0] won_reg;
  reg        result_emitted_reg;
  reg        index_emitted_reg;
  always_ff @(posedge clock) begin
    if (reset) begin
      won_reg <= 2'h0;
      result_emitted_reg <= 1'h0;
      index_emitted_reg <= 1'h0;
    end
    else begin
      won_reg <= _GEN ? 2'h0 : _GEN_2;
      result_emitted_reg <= ~_GEN & _GEN_1;
      index_emitted_reg <= ~_GEN & _GEN_0;
    end
  end // always_ff @(posedge)
  assign _GEN_2 = (|won_reg) ? won_reg : in0_valid ? 2'h1 : {in1_valid, 1'h0};
  wire       _GEN_3 = (|_GEN_2) & ~result_emitted_reg;
  wire       _GEN_4 = (|_GEN_2) & ~index_emitted_reg;
  assign _GEN_1 = _GEN_3 & dataOut_ready | result_emitted_reg;
  assign _GEN_0 = _GEN_4 & index_ready | index_emitted_reg;
  assign _GEN = _GEN_1 & _GEN_0;
  wire [1:0] _GEN_5 = _GEN ? _GEN_2 : 2'h0;
  assign in0_ready = _GEN_5 == 2'h1;
  assign in1_ready = _GEN_5 == 2'h2;
  // Zero width: assign dataOut = /*Zero width*/;
  assign dataOut_valid = _GEN_3;
  assign index = {63'h0, _GEN_2[1]};
  assign index_valid = _GEN_4;
endmodule

module handshake_fork_in_ui64_out_ui64_ui64_ui64(
  input  [63:0] in0,
  input         in0_valid,
                clock,
                reset,
                out0_ready,
                out1_ready,
                out2_ready,
  output        in0_ready,
  output [63:0] out0,
  output        out0_valid,
  output [63:0] out1,
  output        out1_valid,
  output [63:0] out2,
  output        out2_valid
);

  wire allDone;
  wire done2;
  reg  emitted_0;
  wire _GEN = ~emitted_0 & in0_valid;
  wire done0 = out0_ready & _GEN | emitted_0;
  reg  emitted_1;
  wire _GEN_0 = ~emitted_1 & in0_valid;
  wire done1 = out1_ready & _GEN_0 | emitted_1;
  reg  emitted_2;
  always_ff @(posedge clock) begin
    if (reset) begin
      emitted_0 <= 1'h0;
      emitted_1 <= 1'h0;
      emitted_2 <= 1'h0;
    end
    else begin
      emitted_0 <= done0 & ~allDone;
      emitted_1 <= done1 & ~allDone;
      emitted_2 <= done2 & ~allDone;
    end
  end // always_ff @(posedge)
  wire _GEN_1 = ~emitted_2 & in0_valid;
  assign done2 = out2_ready & _GEN_1 | emitted_2;
  assign allDone = done0 & done1 & done2;
  assign in0_ready = allDone;
  assign out0 = in0;
  assign out0_valid = _GEN;
  assign out1 = in0;
  assign out1_valid = _GEN_0;
  assign out2 = in0;
  assign out2_valid = _GEN_1;
endmodule

module arith_xori_in_ui1_ui1_out_ui1(	// ../../mlir/cordic_32/full_opt.mlir:63:11
  input  in0,
         in0_valid,
         in1,
         in1_valid,
         out0_ready,
  output in0_ready,
         in1_ready,
         out0,
         out0_valid
);

  wire _GEN = in0_valid & in1_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_0 = out0_ready & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign in0_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign in1_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out0 = in0 ^ in1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:63:11
endmodule

module handshake_fork_in_ui1_out_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1(	// ../../mlir/cordic_32/full_opt.mlir:63:11
  input  in0,
         in0_valid,
         clock,
         reset,
         out0_ready,
         out1_ready,
         out2_ready,
         out3_ready,
         out4_ready,
         out5_ready,
         out6_ready,
         out7_ready,
         out8_ready,
         out9_ready,
         out10_ready,
         out11_ready,
         out12_ready,
         out13_ready,
         out14_ready,
         out15_ready,
  output in0_ready,
         out0,
         out0_valid,
         out1,
         out1_valid,
         out2,
         out2_valid,
         out3,
         out3_valid,
         out4,
         out4_valid,
         out5,
         out5_valid,
         out6,
         out6_valid,
         out7,
         out7_valid,
         out8,
         out8_valid,
         out9,
         out9_valid,
         out10,
         out10_valid,
         out11,
         out11_valid,
         out12,
         out12_valid,
         out13,
         out13_valid,
         out14,
         out14_valid,
         out15,
         out15_valid
);

  wire allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done15;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN = ~emitted_0 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done0 = out0_ready & _GEN | emitted_0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_0 = ~emitted_1 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done1 = out1_ready & _GEN_0 | emitted_1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_2;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_1 = ~emitted_2 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done2 = out2_ready & _GEN_1 | emitted_2;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_3;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_2 = ~emitted_3 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done3 = out3_ready & _GEN_2 | emitted_3;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_4;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_3 = ~emitted_4 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done4 = out4_ready & _GEN_3 | emitted_4;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_5;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_4 = ~emitted_5 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done5 = out5_ready & _GEN_4 | emitted_5;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_6;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_5 = ~emitted_6 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done6 = out6_ready & _GEN_5 | emitted_6;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_7;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_6 = ~emitted_7 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done7 = out7_ready & _GEN_6 | emitted_7;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_8;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_7 = ~emitted_8 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done8 = out8_ready & _GEN_7 | emitted_8;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_9;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_8 = ~emitted_9 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done9 = out9_ready & _GEN_8 | emitted_9;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_10;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_9 = ~emitted_10 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done10 = out10_ready & _GEN_9 | emitted_10;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_11;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_10 = ~emitted_11 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done11 = out11_ready & _GEN_10 | emitted_11;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_12;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_11 = ~emitted_12 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done12 = out12_ready & _GEN_11 | emitted_12;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_13;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_12 = ~emitted_13 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done13 = out13_ready & _GEN_12 | emitted_13;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_14;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire _GEN_13 = ~emitted_14 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire done14 = out14_ready & _GEN_13 | emitted_14;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  reg  emitted_15;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  always_ff @(posedge clock) begin	// ../../mlir/cordic_32/full_opt.mlir:63:11
    if (reset) begin	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_0 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_1 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_2 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_3 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_4 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_5 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_6 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_7 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_8 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_9 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_10 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_11 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_12 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_13 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_14 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_15 <= 1'h0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
    end
    else begin	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_0 <= done0 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_1 <= done1 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_2 <= done2 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_3 <= done3 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_4 <= done4 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_5 <= done5 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_6 <= done6 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_7 <= done7 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_8 <= done8 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_9 <= done9 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_10 <= done10 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_11 <= done11 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_12 <= done12 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_13 <= done13 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_14 <= done14 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
      emitted_15 <= done15 & ~allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
    end
  end // always_ff @(posedge)
  wire _GEN_14 = ~emitted_15 & in0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign done15 = out15_ready & _GEN_14 | emitted_15;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign allDone =
    done0 & done1 & done2 & done3 & done4 & done5 & done6 & done7 & done8 & done9 & done10
    & done11 & done12 & done13 & done14 & done15;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign in0_ready = allDone;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out0 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out0_valid = _GEN;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out1 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out1_valid = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out2 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out2_valid = _GEN_1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out3 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out3_valid = _GEN_2;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out4 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out4_valid = _GEN_3;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out5 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out5_valid = _GEN_4;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out6 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out6_valid = _GEN_5;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out7 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out7_valid = _GEN_6;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out8 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out8_valid = _GEN_7;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out9 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out9_valid = _GEN_8;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out10 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out10_valid = _GEN_9;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out11 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out11_valid = _GEN_10;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out12 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out12_valid = _GEN_11;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out13 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out13_valid = _GEN_12;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out14 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out14_valid = _GEN_13;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out15 = in0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  assign out15_valid = _GEN_14;	// ../../mlir/cordic_32/full_opt.mlir:63:11
endmodule

module handshake_cond_br_in_ui1_ui64_out_ui64_ui64(	// ../../mlir/cordic_32/full_opt.mlir:64:5
  input         cond,
                cond_valid,
  input  [63:0] data,
  input         data_valid,
                outTrue_ready,
                outFalse_ready,
  output        cond_ready,
                data_ready,
  output [63:0] outTrue,
  output        outTrue_valid,
  output [63:0] outFalse,
  output        outFalse_valid
);

  wire _GEN = cond_valid & data_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire _GEN_0 = (cond ? outTrue_ready : outFalse_ready) & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  assign cond_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  assign data_ready = _GEN_0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  assign outTrue = data;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  assign outTrue_valid = cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  assign outFalse = data;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  assign outFalse_valid = ~cond & _GEN;	// ../../mlir/cordic_32/full_opt.mlir:64:5
endmodule

module handshake_sink_in_ui64(	// ../../mlir/cordic_32/full_opt.mlir:64:5
  input  [63:0] in0,
  input         in0_valid,
  output        in0_ready
);

  assign in0_ready = 1'h1;	// ../../mlir/cordic_32/full_opt.mlir:64:5
endmodule

module cordic(	// ../../mlir/cordic_32/full_opt.mlir:2:3
     input  [31:0]         in0,
     input                 in0_valid,
     input  [31:0]         in1,
     input                 in1_valid,
  // input  /*Zero Width*/ in2,
     input                 in2_valid,
                           clock,
                           reset,
                           out0_ready,
                           out1_ready,
     output                in0_ready,
                           in1_ready,
                           in2_ready,
     output [31:0]         out0,
     output                out0_valid,
  // output /*Zero Width*/ out1,
     output                out1_valid
);

  wire                _handshake_buffer532_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  // Zero width: wire /*Zero Width*/      _handshake_buffer532_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer532_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer531_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br21_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br21_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  // Zero width: wire /*Zero Width*/      _handshake_cond_br21_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br21_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  // Zero width: wire /*Zero Width*/      _handshake_cond_br21_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br21_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink18_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer530_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer530_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer530_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br20_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br20_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br20_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br20_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br20_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br20_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink17_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer529_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer529_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer529_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br19_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br19_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br19_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br19_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br19_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br19_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer528_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer528_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer528_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer527_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br18_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br18_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br18_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br18_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br18_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br18_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink16_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer526_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer526_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer526_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br17_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br17_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br17_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br17_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br17_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br17_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink15_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer525_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer525_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer525_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br16_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br16_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br16_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br16_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br16_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br16_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink14_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer524_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer524_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer524_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br15_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br15_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br15_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br15_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br15_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br15_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink13_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer523_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [63:0]         _handshake_buffer523_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer523_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br14_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br14_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [63:0]         _handshake_cond_br14_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br14_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [63:0]         _handshake_cond_br14_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br14_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink12_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer522_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer522_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer522_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br13_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br13_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br13_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br13_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br13_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br13_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink11_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer521_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer521_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer521_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br12_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br12_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br12_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br12_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br12_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br12_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink10_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer520_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer520_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer520_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br11_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br11_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br11_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br11_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br11_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br11_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink9_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer519_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer519_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer519_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br10_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br10_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br10_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br10_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br10_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br10_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink8_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer518_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer518_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer518_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br9_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br9_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br9_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br9_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br9_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br9_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink7_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer517_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer517_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer517_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br8_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br8_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br8_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br8_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br8_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br8_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_sink6_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer516_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_buffer516_out0;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer516_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br7_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br7_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br7_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br7_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire [31:0]         _handshake_cond_br7_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_cond_br7_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:64:5
  wire                _handshake_buffer515_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer515_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer515_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer514_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer514_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer514_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer513_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer513_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer513_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer512_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer512_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer512_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer511_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer511_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer511_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer510_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer510_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer510_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer509_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer509_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer509_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer508_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer508_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer508_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer507_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer507_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer507_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer506_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer506_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer506_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer505_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer505_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer505_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer504_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer504_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer504_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer503_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer503_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer503_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer502_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer502_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer502_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer501_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer501_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer501_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out1;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out1_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out2;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out2_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out3;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out3_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out4;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out4_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out5;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out5_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out6;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out6_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out7;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out7_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out8;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out8_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out9;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out9_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out10;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out10_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out11;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out11_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out12;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out12_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out13;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out13_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out14;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out14_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out15;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_fork40_out15_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer500_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer500_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer500_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _arith_xori0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _arith_xori0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _arith_xori0_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _arith_xori0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer499_in0_ready;
  wire [63:0]         _handshake_buffer499_out0;
  wire                _handshake_buffer499_out0_valid;
  wire                _handshake_buffer498_in0_ready;
  wire [63:0]         _handshake_buffer498_out0;
  wire                _handshake_buffer498_out0_valid;
  wire                _handshake_buffer497_in0_ready;
  wire [63:0]         _handshake_buffer497_out0;
  wire                _handshake_buffer497_out0_valid;
  wire                _handshake_fork39_in0_ready;
  wire [63:0]         _handshake_fork39_out0;
  wire                _handshake_fork39_out0_valid;
  wire [63:0]         _handshake_fork39_out1;
  wire                _handshake_fork39_out1_valid;
  wire [63:0]         _handshake_fork39_out2;
  wire                _handshake_fork39_out2_valid;
  wire                _handshake_buffer496_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer496_out0;
  wire                _handshake_buffer496_out0_valid;
  wire                _handshake_buffer495_in0_ready;
  wire [63:0]         _handshake_buffer495_out0;
  wire                _handshake_buffer495_out0_valid;
  wire                _handshake_control_merge0_in0_ready;
  wire                _handshake_control_merge0_in1_ready;
  // Zero width: wire /*Zero Width*/      _handshake_control_merge0_dataOut;
  wire                _handshake_control_merge0_dataOut_valid;
  wire [63:0]         _handshake_control_merge0_index;
  wire                _handshake_control_merge0_index_valid;
  wire                _handshake_buffer494_in0_ready;
  wire                _handshake_buffer494_out0;
  wire                _handshake_buffer494_out0_valid;
  wire                _handshake_mux17_select_ready;
  wire                _handshake_mux17_in0_ready;
  wire                _handshake_mux17_in1_ready;
  wire                _handshake_mux17_out0;
  wire                _handshake_mux17_out0_valid;
  wire                _handshake_buffer493_in0_ready;
  wire [31:0]         _handshake_buffer493_out0;
  wire                _handshake_buffer493_out0_valid;
  wire                _handshake_mux16_select_ready;
  wire                _handshake_mux16_in0_ready;
  wire                _handshake_mux16_in1_ready;
  wire [31:0]         _handshake_mux16_out0;
  wire                _handshake_mux16_out0_valid;
  wire                _handshake_buffer492_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire [31:0]         _handshake_buffer492_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer492_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_mux15_select_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_mux15_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_mux15_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire [31:0]         _handshake_mux15_out0;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_mux15_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:63:11
  wire                _handshake_buffer491_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire [31:0]         _handshake_buffer491_out0;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_buffer491_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_buffer490_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire [31:0]         _handshake_buffer490_out0;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_buffer490_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_fork38_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire [31:0]         _handshake_fork38_out0;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_fork38_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire [31:0]         _handshake_fork38_out1;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_fork38_out1_valid;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_buffer489_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire [31:0]         _handshake_buffer489_out0;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_buffer489_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _arith_addi17_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _arith_addi17_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire [31:0]         _arith_addi17_out0;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _arith_addi17_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:60:11
  wire                _handshake_buffer488_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  // Zero width: wire /*Zero Width*/      _handshake_buffer488_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer488_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer487_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  // Zero width: wire /*Zero Width*/      _handshake_buffer487_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer487_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br6_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br6_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  // Zero width: wire /*Zero Width*/      _handshake_cond_br6_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br6_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  // Zero width: wire /*Zero Width*/      _handshake_cond_br6_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br6_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_sink5_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer486_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_buffer486_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer486_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br5_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br5_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br5_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br5_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br5_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br5_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_sink4_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer485_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_buffer485_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer485_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br4_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br4_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br4_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br4_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br4_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br4_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_sink3_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer484_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_buffer484_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer484_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br3_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br3_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br3_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br3_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br3_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br3_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_sink2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer483_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer483_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer483_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br2_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br2_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br2_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br2_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br2_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br2_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_sink1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer482_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer482_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer482_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br1_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br1_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br1_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br1_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br1_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br1_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_sink0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer481_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_buffer481_out0;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer481_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br0_cond_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br0_data_ready;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br0_outTrue;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br0_outTrue_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire [31:0]         _handshake_cond_br0_outFalse;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_cond_br0_outFalse_valid;	// ../../mlir/cordic_32/full_opt.mlir:58:5
  wire                _handshake_buffer480_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer480_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer480_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer479_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer479_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer479_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer478_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer478_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer478_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer477_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer477_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer477_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer476_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer476_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer476_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer475_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer475_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer475_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer474_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer474_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer474_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out1;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out1_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out2;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out2_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out3;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out3_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out4;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out4_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out5;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out5_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out6;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_fork37_out6_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer473_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer473_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer473_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _arith_cmpi1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _arith_cmpi1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _arith_cmpi1_out0;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _arith_cmpi1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:57:11
  wire                _handshake_buffer472_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire [31:0]         _handshake_buffer472_out0;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire                _handshake_buffer472_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire                _arith_subi2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire                _arith_subi2_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire [31:0]         _arith_subi2_out0;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire                _arith_subi2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:56:11
  wire                _handshake_buffer471_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire [31:0]         _handshake_buffer471_out0;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire                _handshake_buffer471_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire                _arith_shrsi4_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire                _arith_shrsi4_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire [31:0]         _arith_shrsi4_out0;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire                _arith_shrsi4_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:55:11
  wire                _handshake_buffer470_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire [31:0]         _handshake_buffer470_out0;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire                _handshake_buffer470_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire                _arith_muli2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire                _arith_muli2_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire [31:0]         _arith_muli2_out0;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire                _arith_muli2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:54:11
  wire                _handshake_buffer469_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [31:0]         _handshake_buffer469_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer469_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer468_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _handshake_buffer468_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer468_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_load0_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_load0_dataFromMem_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_load0_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [31:0]         _handshake_load0_dataOut;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_load0_dataOut_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _handshake_load0_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_load0_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer467_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _handshake_buffer467_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer467_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _arith_addi16_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _arith_addi16_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _arith_addi16_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _arith_addi16_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer466_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _handshake_buffer466_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer466_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _arith_shli16_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _arith_shli16_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _arith_shli16_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _arith_shli16_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer465_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _handshake_buffer465_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer465_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_constant49_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire [63:0]         _handshake_constant49_out0;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_constant49_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:53:18
  wire                _handshake_buffer464_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  wire [63:0]         _handshake_buffer464_out0;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  wire                _handshake_buffer464_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  wire                _arith_index_cast0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  wire [63:0]         _arith_index_cast0_out0;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  wire                _arith_index_cast0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:52:11
  wire                _handshake_buffer463_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire [31:0]         _handshake_buffer463_out0;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire                _handshake_buffer463_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire                _arith_addi15_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire                _arith_addi15_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire [31:0]         _arith_addi15_out0;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire                _arith_addi15_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:51:11
  wire                _handshake_buffer462_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire [31:0]         _handshake_buffer462_out0;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire                _handshake_buffer462_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire                _arith_shrsi3_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire                _arith_shrsi3_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire [31:0]         _arith_shrsi3_out0;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire                _arith_shrsi3_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:50:11
  wire                _handshake_buffer461_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire [31:0]         _handshake_buffer461_out0;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire                _handshake_buffer461_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire                _arith_muli1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire                _arith_muli1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire [31:0]         _arith_muli1_out0;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire                _arith_muli1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:49:11
  wire                _handshake_buffer460_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire [31:0]         _handshake_buffer460_out0;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire                _handshake_buffer460_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire                _arith_shrsi2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire                _arith_shrsi2_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire [31:0]         _arith_shrsi2_out0;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire                _arith_shrsi2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:48:11
  wire                _handshake_buffer459_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire [31:0]         _handshake_buffer459_out0;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire                _handshake_buffer459_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire                _arith_subi1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire                _arith_subi1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire [31:0]         _arith_subi1_out0;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire                _arith_subi1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:47:11
  wire                _handshake_buffer458_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire [31:0]         _handshake_buffer458_out0;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire                _handshake_buffer458_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire                _arith_shrsi1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire                _arith_shrsi1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire [31:0]         _arith_shrsi1_out0;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire                _arith_shrsi1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:46:11
  wire                _handshake_buffer457_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire [31:0]         _handshake_buffer457_out0;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire                _handshake_buffer457_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire                _arith_muli0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire                _arith_muli0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire [31:0]         _arith_muli0_out0;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire                _arith_muli0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:45:11
  wire                _handshake_buffer456_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire [31:0]         _handshake_buffer456_out0;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire                _handshake_buffer456_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire                _arith_shrsi0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire                _arith_shrsi0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire [31:0]         _arith_shrsi0_out0;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire                _arith_shrsi0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:44:11
  wire                _handshake_buffer455_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_buffer455_out0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer455_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer454_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_buffer454_out0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer454_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer453_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_buffer453_out0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer453_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_fork36_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_fork36_out0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_fork36_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_fork36_out1;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_fork36_out1_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_fork36_out2;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_fork36_out2_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer452_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _handshake_buffer452_out0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer452_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _arith_subi0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _arith_subi0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire [31:0]         _arith_subi0_out0;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _arith_subi0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:43:11
  wire                _handshake_buffer451_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_buffer451_out0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer451_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer450_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_buffer450_out0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer450_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer449_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_buffer449_out0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer449_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_fork35_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_fork35_out0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_fork35_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_fork35_out1;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_fork35_out1_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_fork35_out2;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_fork35_out2_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer448_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _handshake_buffer448_out0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer448_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _arith_select0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _arith_select0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _arith_select0_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire [31:0]         _arith_select0_out0;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _arith_select0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:36:5
  wire                _handshake_buffer447_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _handshake_buffer447_out0;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _handshake_buffer447_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _arith_cmpi0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _arith_cmpi0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _arith_cmpi0_out0;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _arith_cmpi0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:35:10
  wire                _handshake_buffer446_in0_ready;
  wire [31:0]         _handshake_buffer446_out0;
  wire                _handshake_buffer446_out0_valid;
  wire                _handshake_buffer445_in0_ready;
  wire [31:0]         _handshake_buffer445_out0;
  wire                _handshake_buffer445_out0_valid;
  wire                _handshake_buffer444_in0_ready;
  wire [31:0]         _handshake_buffer444_out0;
  wire                _handshake_buffer444_out0_valid;
  wire                _handshake_buffer443_in0_ready;
  wire [31:0]         _handshake_buffer443_out0;
  wire                _handshake_buffer443_out0_valid;
  wire                _handshake_fork34_in0_ready;
  wire [31:0]         _handshake_fork34_out0;
  wire                _handshake_fork34_out0_valid;
  wire [31:0]         _handshake_fork34_out1;
  wire                _handshake_fork34_out1_valid;
  wire [31:0]         _handshake_fork34_out2;
  wire                _handshake_fork34_out2_valid;
  wire [31:0]         _handshake_fork34_out3;
  wire                _handshake_fork34_out3_valid;
  wire                _handshake_buffer442_in0_ready;
  wire [31:0]         _handshake_buffer442_out0;
  wire                _handshake_buffer442_out0_valid;
  wire                _handshake_mux14_select_ready;
  wire                _handshake_mux14_in0_ready;
  wire                _handshake_mux14_in1_ready;
  wire [31:0]         _handshake_mux14_out0;
  wire                _handshake_mux14_out0_valid;
  wire                _handshake_buffer441_in0_ready;
  wire [31:0]         _handshake_buffer441_out0;
  wire                _handshake_buffer441_out0_valid;
  wire                _handshake_buffer440_in0_ready;
  wire [31:0]         _handshake_buffer440_out0;
  wire                _handshake_buffer440_out0_valid;
  wire                _handshake_buffer439_in0_ready;
  wire [31:0]         _handshake_buffer439_out0;
  wire                _handshake_buffer439_out0_valid;
  wire                _handshake_fork33_in0_ready;
  wire [31:0]         _handshake_fork33_out0;
  wire                _handshake_fork33_out0_valid;
  wire [31:0]         _handshake_fork33_out1;
  wire                _handshake_fork33_out1_valid;
  wire [31:0]         _handshake_fork33_out2;
  wire                _handshake_fork33_out2_valid;
  wire                _handshake_buffer438_in0_ready;
  wire [31:0]         _handshake_buffer438_out0;
  wire                _handshake_buffer438_out0_valid;
  wire                _handshake_mux13_select_ready;
  wire                _handshake_mux13_in0_ready;
  wire                _handshake_mux13_in1_ready;
  wire [31:0]         _handshake_mux13_out0;
  wire                _handshake_mux13_out0_valid;
  wire                _handshake_buffer437_in0_ready;
  wire [31:0]         _handshake_buffer437_out0;
  wire                _handshake_buffer437_out0_valid;
  wire                _handshake_buffer436_in0_ready;
  wire [31:0]         _handshake_buffer436_out0;
  wire                _handshake_buffer436_out0_valid;
  wire                _handshake_fork32_in0_ready;
  wire [31:0]         _handshake_fork32_out0;
  wire                _handshake_fork32_out0_valid;
  wire [31:0]         _handshake_fork32_out1;
  wire                _handshake_fork32_out1_valid;
  wire                _handshake_buffer435_in0_ready;
  wire [31:0]         _handshake_buffer435_out0;
  wire                _handshake_buffer435_out0_valid;
  wire                _handshake_mux12_select_ready;
  wire                _handshake_mux12_in0_ready;
  wire                _handshake_mux12_in1_ready;
  wire [31:0]         _handshake_mux12_out0;
  wire                _handshake_mux12_out0_valid;
  wire                _handshake_buffer434_in0_ready;
  wire [63:0]         _handshake_buffer434_out0;
  wire                _handshake_buffer434_out0_valid;
  wire                _handshake_buffer433_in0_ready;
  wire [63:0]         _handshake_buffer433_out0;
  wire                _handshake_buffer433_out0_valid;
  wire                _handshake_fork31_in0_ready;
  wire [63:0]         _handshake_fork31_out0;
  wire                _handshake_fork31_out0_valid;
  wire [63:0]         _handshake_fork31_out1;
  wire                _handshake_fork31_out1_valid;
  wire                _handshake_buffer432_in0_ready;
  wire [63:0]         _handshake_buffer432_out0;
  wire                _handshake_buffer432_out0_valid;
  wire                _handshake_mux11_select_ready;
  wire                _handshake_mux11_in0_ready;
  wire                _handshake_mux11_in1_ready;
  wire [63:0]         _handshake_mux11_out0;
  wire                _handshake_mux11_out0_valid;
  wire                _handshake_buffer431_in0_ready;
  wire [31:0]         _handshake_buffer431_out0;
  wire                _handshake_buffer431_out0_valid;
  wire                _handshake_buffer430_in0_ready;
  wire [31:0]         _handshake_buffer430_out0;
  wire                _handshake_buffer430_out0_valid;
  wire                _handshake_fork30_in0_ready;
  wire [31:0]         _handshake_fork30_out0;
  wire                _handshake_fork30_out0_valid;
  wire [31:0]         _handshake_fork30_out1;
  wire                _handshake_fork30_out1_valid;
  wire                _handshake_buffer429_in0_ready;
  wire [31:0]         _handshake_buffer429_out0;
  wire                _handshake_buffer429_out0_valid;
  wire                _handshake_mux10_select_ready;
  wire                _handshake_mux10_in0_ready;
  wire                _handshake_mux10_in1_ready;
  wire [31:0]         _handshake_mux10_out0;
  wire                _handshake_mux10_out0_valid;
  wire                _handshake_buffer428_in0_ready;
  wire [31:0]         _handshake_buffer428_out0;
  wire                _handshake_buffer428_out0_valid;
  wire                _handshake_buffer427_in0_ready;
  wire [31:0]         _handshake_buffer427_out0;
  wire                _handshake_buffer427_out0_valid;
  wire                _handshake_fork29_in0_ready;
  wire [31:0]         _handshake_fork29_out0;
  wire                _handshake_fork29_out0_valid;
  wire [31:0]         _handshake_fork29_out1;
  wire                _handshake_fork29_out1_valid;
  wire                _handshake_buffer426_in0_ready;
  wire [31:0]         _handshake_buffer426_out0;
  wire                _handshake_buffer426_out0_valid;
  wire                _handshake_mux9_select_ready;
  wire                _handshake_mux9_in0_ready;
  wire                _handshake_mux9_in1_ready;
  wire [31:0]         _handshake_mux9_out0;
  wire                _handshake_mux9_out0_valid;
  wire                _handshake_buffer425_in0_ready;
  wire [31:0]         _handshake_buffer425_out0;
  wire                _handshake_buffer425_out0_valid;
  wire                _handshake_buffer424_in0_ready;
  wire [31:0]         _handshake_buffer424_out0;
  wire                _handshake_buffer424_out0_valid;
  wire                _handshake_buffer423_in0_ready;
  wire [31:0]         _handshake_buffer423_out0;
  wire                _handshake_buffer423_out0_valid;
  wire                _handshake_buffer422_in0_ready;
  wire [31:0]         _handshake_buffer422_out0;
  wire                _handshake_buffer422_out0_valid;
  wire                _handshake_fork28_in0_ready;
  wire [31:0]         _handshake_fork28_out0;
  wire                _handshake_fork28_out0_valid;
  wire [31:0]         _handshake_fork28_out1;
  wire                _handshake_fork28_out1_valid;
  wire [31:0]         _handshake_fork28_out2;
  wire                _handshake_fork28_out2_valid;
  wire [31:0]         _handshake_fork28_out3;
  wire                _handshake_fork28_out3_valid;
  wire                _handshake_buffer421_in0_ready;
  wire [31:0]         _handshake_buffer421_out0;
  wire                _handshake_buffer421_out0_valid;
  wire                _handshake_mux8_select_ready;
  wire                _handshake_mux8_in0_ready;
  wire                _handshake_mux8_in1_ready;
  wire [31:0]         _handshake_mux8_out0;
  wire                _handshake_mux8_out0_valid;
  wire                _handshake_buffer420_in0_ready;
  wire                _handshake_buffer420_out0;
  wire                _handshake_buffer420_out0_valid;
  wire                _handshake_buffer419_in0_ready;
  wire                _handshake_buffer419_out0;
  wire                _handshake_buffer419_out0_valid;
  wire                _handshake_buffer418_in0_ready;
  wire                _handshake_buffer418_out0;
  wire                _handshake_buffer418_out0_valid;
  wire                _handshake_fork27_in0_ready;
  wire                _handshake_fork27_out0;
  wire                _handshake_fork27_out0_valid;
  wire                _handshake_fork27_out1;
  wire                _handshake_fork27_out1_valid;
  wire                _handshake_fork27_out2;
  wire                _handshake_fork27_out2_valid;
  wire                _handshake_buffer417_in0_ready;
  wire                _handshake_buffer417_out0;
  wire                _handshake_buffer417_out0_valid;
  wire                _handshake_mux7_select_ready;
  wire                _handshake_mux7_in0_ready;
  wire                _handshake_mux7_in1_ready;
  wire                _handshake_mux7_out0;
  wire                _handshake_mux7_out0_valid;
  wire                _handshake_buffer416_in0_ready;
  wire                _handshake_buffer416_out0;
  wire                _handshake_buffer416_out0_valid;
  wire                _handshake_buffer415_in0_ready;
  wire                _handshake_buffer415_out0;
  wire                _handshake_buffer415_out0_valid;
  wire                _handshake_fork26_in0_ready;
  wire                _handshake_fork26_out0;
  wire                _handshake_fork26_out0_valid;
  wire                _handshake_fork26_out1;
  wire                _handshake_fork26_out1_valid;
  wire                _handshake_buffer414_in0_ready;
  wire                _handshake_buffer414_out0;
  wire                _handshake_buffer414_out0_valid;
  wire                _handshake_mux6_select_ready;
  wire                _handshake_mux6_in0_ready;
  wire                _handshake_mux6_in1_ready;
  wire                _handshake_mux6_out0;
  wire                _handshake_mux6_out0_valid;
  wire                _handshake_buffer413_in0_ready;
  wire [31:0]         _handshake_buffer413_out0;
  wire                _handshake_buffer413_out0_valid;
  wire                _handshake_buffer412_in0_ready;
  wire [31:0]         _handshake_buffer412_out0;
  wire                _handshake_buffer412_out0_valid;
  wire                _handshake_fork25_in0_ready;
  wire [31:0]         _handshake_fork25_out0;
  wire                _handshake_fork25_out0_valid;
  wire [31:0]         _handshake_fork25_out1;
  wire                _handshake_fork25_out1_valid;
  wire                _handshake_buffer411_in0_ready;
  wire [31:0]         _handshake_buffer411_out0;
  wire                _handshake_buffer411_out0_valid;
  wire                _handshake_mux5_select_ready;
  wire                _handshake_mux5_in0_ready;
  wire                _handshake_mux5_in1_ready;
  wire [31:0]         _handshake_mux5_out0;
  wire                _handshake_mux5_out0_valid;
  wire                _handshake_buffer410_in0_ready;
  wire [31:0]         _handshake_buffer410_out0;
  wire                _handshake_buffer410_out0_valid;
  wire                _handshake_buffer409_in0_ready;
  wire [31:0]         _handshake_buffer409_out0;
  wire                _handshake_buffer409_out0_valid;
  wire                _handshake_fork24_in0_ready;
  wire [31:0]         _handshake_fork24_out0;
  wire                _handshake_fork24_out0_valid;
  wire [31:0]         _handshake_fork24_out1;
  wire                _handshake_fork24_out1_valid;
  wire                _handshake_buffer408_in0_ready;
  wire [31:0]         _handshake_buffer408_out0;
  wire                _handshake_buffer408_out0_valid;
  wire                _handshake_mux4_select_ready;
  wire                _handshake_mux4_in0_ready;
  wire                _handshake_mux4_in1_ready;
  wire [31:0]         _handshake_mux4_out0;
  wire                _handshake_mux4_out0_valid;
  wire                _handshake_buffer407_in0_ready;
  wire [31:0]         _handshake_buffer407_out0;
  wire                _handshake_buffer407_out0_valid;
  wire                _handshake_buffer406_in0_ready;
  wire [31:0]         _handshake_buffer406_out0;
  wire                _handshake_buffer406_out0_valid;
  wire                _handshake_fork23_in0_ready;
  wire [31:0]         _handshake_fork23_out0;
  wire                _handshake_fork23_out0_valid;
  wire [31:0]         _handshake_fork23_out1;
  wire                _handshake_fork23_out1_valid;
  wire                _handshake_buffer405_in0_ready;
  wire [31:0]         _handshake_buffer405_out0;
  wire                _handshake_buffer405_out0_valid;
  wire                _handshake_mux3_select_ready;
  wire                _handshake_mux3_in0_ready;
  wire                _handshake_mux3_in1_ready;
  wire [31:0]         _handshake_mux3_out0;
  wire                _handshake_mux3_out0_valid;
  wire                _handshake_buffer404_in0_ready;
  wire [31:0]         _handshake_buffer404_out0;
  wire                _handshake_buffer404_out0_valid;
  wire                _handshake_buffer403_in0_ready;
  wire [31:0]         _handshake_buffer403_out0;
  wire                _handshake_buffer403_out0_valid;
  wire                _handshake_fork22_in0_ready;
  wire [31:0]         _handshake_fork22_out0;
  wire                _handshake_fork22_out0_valid;
  wire [31:0]         _handshake_fork22_out1;
  wire                _handshake_fork22_out1_valid;
  wire                _handshake_buffer402_in0_ready;
  wire [31:0]         _handshake_buffer402_out0;
  wire                _handshake_buffer402_out0_valid;
  wire                _handshake_mux2_select_ready;
  wire                _handshake_mux2_in0_ready;
  wire                _handshake_mux2_in1_ready;
  wire [31:0]         _handshake_mux2_out0;
  wire                _handshake_mux2_out0_valid;
  wire                _handshake_buffer401_in0_ready;
  wire [31:0]         _handshake_buffer401_out0;
  wire                _handshake_buffer401_out0_valid;
  wire                _handshake_mux1_select_ready;
  wire                _handshake_mux1_in0_ready;
  wire                _handshake_mux1_in1_ready;
  wire [31:0]         _handshake_mux1_out0;
  wire                _handshake_mux1_out0_valid;
  wire                _handshake_buffer400_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer400_out0;
  wire                _handshake_buffer400_out0_valid;
  wire                _handshake_join16_in0_ready;
  wire                _handshake_join16_in1_ready;
  // Zero width: wire /*Zero Width*/      _handshake_join16_out0;
  wire                _handshake_join16_out0_valid;
  wire                _handshake_buffer399_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer399_out0;
  wire                _handshake_buffer399_out0_valid;
  wire                _handshake_buffer398_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer398_out0;
  wire                _handshake_buffer398_out0_valid;
  wire                _handshake_buffer397_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer397_out0;
  wire                _handshake_buffer397_out0_valid;
  wire                _handshake_fork21_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork21_out0;
  wire                _handshake_fork21_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork21_out1;
  wire                _handshake_fork21_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork21_out2;
  wire                _handshake_fork21_out2_valid;
  wire                _handshake_buffer396_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer396_out0;
  wire                _handshake_buffer396_out0_valid;
  wire                _handshake_mux0_select_ready;
  wire                _handshake_mux0_in0_ready;
  wire                _handshake_mux0_in1_ready;
  // Zero width: wire /*Zero Width*/      _handshake_mux0_out0;
  wire                _handshake_mux0_out0_valid;
  wire                _handshake_buffer395_in0_ready;
  wire                _handshake_buffer395_out0;
  wire                _handshake_buffer395_out0_valid;
  wire                _handshake_buffer394_in0_ready;
  wire                _handshake_buffer394_out0;
  wire                _handshake_buffer394_out0_valid;
  wire                _handshake_buffer393_in0_ready;
  wire                _handshake_buffer393_out0;
  wire                _handshake_buffer393_out0_valid;
  wire                _handshake_buffer392_in0_ready;
  wire                _handshake_buffer392_out0;
  wire                _handshake_buffer392_out0_valid;
  wire                _handshake_buffer391_in0_ready;
  wire                _handshake_buffer391_out0;
  wire                _handshake_buffer391_out0_valid;
  wire                _handshake_buffer390_in0_ready;
  wire                _handshake_buffer390_out0;
  wire                _handshake_buffer390_out0_valid;
  wire                _handshake_buffer389_in0_ready;
  wire                _handshake_buffer389_out0;
  wire                _handshake_buffer389_out0_valid;
  wire                _handshake_buffer388_in0_ready;
  wire                _handshake_buffer388_out0;
  wire                _handshake_buffer388_out0_valid;
  wire                _handshake_buffer387_in0_ready;
  wire                _handshake_buffer387_out0;
  wire                _handshake_buffer387_out0_valid;
  wire                _handshake_buffer386_in0_ready;
  wire                _handshake_buffer386_out0;
  wire                _handshake_buffer386_out0_valid;
  wire                _handshake_buffer385_in0_ready;
  wire                _handshake_buffer385_out0;
  wire                _handshake_buffer385_out0_valid;
  wire                _handshake_buffer384_in0_ready;
  wire                _handshake_buffer384_out0;
  wire                _handshake_buffer384_out0_valid;
  wire                _handshake_buffer383_in0_ready;
  wire                _handshake_buffer383_out0;
  wire                _handshake_buffer383_out0_valid;
  wire                _handshake_buffer382_in0_ready;
  wire                _handshake_buffer382_out0;
  wire                _handshake_buffer382_out0_valid;
  wire                _handshake_buffer381_in0_ready;
  wire                _handshake_buffer381_out0;
  wire                _handshake_buffer381_out0_valid;
  wire                _handshake_fork20_in0_ready;
  wire                _handshake_fork20_out0;
  wire                _handshake_fork20_out0_valid;
  wire                _handshake_fork20_out1;
  wire                _handshake_fork20_out1_valid;
  wire                _handshake_fork20_out2;
  wire                _handshake_fork20_out2_valid;
  wire                _handshake_fork20_out3;
  wire                _handshake_fork20_out3_valid;
  wire                _handshake_fork20_out4;
  wire                _handshake_fork20_out4_valid;
  wire                _handshake_fork20_out5;
  wire                _handshake_fork20_out5_valid;
  wire                _handshake_fork20_out6;
  wire                _handshake_fork20_out6_valid;
  wire                _handshake_fork20_out7;
  wire                _handshake_fork20_out7_valid;
  wire                _handshake_fork20_out8;
  wire                _handshake_fork20_out8_valid;
  wire                _handshake_fork20_out9;
  wire                _handshake_fork20_out9_valid;
  wire                _handshake_fork20_out10;
  wire                _handshake_fork20_out10_valid;
  wire                _handshake_fork20_out11;
  wire                _handshake_fork20_out11_valid;
  wire                _handshake_fork20_out12;
  wire                _handshake_fork20_out12_valid;
  wire                _handshake_fork20_out13;
  wire                _handshake_fork20_out13_valid;
  wire                _handshake_fork20_out14;
  wire                _handshake_fork20_out14_valid;
  wire                _handshake_buffer380_in0_ready;
  wire                _handshake_buffer380_out0;
  wire                _handshake_buffer380_out0_valid;
  wire                _handshake_buffer379_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer379_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer379_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer378_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer378_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer378_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store15_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store15_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store15_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store15_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store15_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store15_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store15_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer377_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer377_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer377_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in10_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in11_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in12_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in13_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in14_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_in15_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join15_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join15_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer376_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer376_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer376_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi14_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi14_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi14_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi14_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer375_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer375_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer375_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli15_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli15_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli15_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli15_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer374_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer374_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer374_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant48_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant48_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant48_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer373_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer373_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer373_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer372_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer372_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer372_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store14_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store14_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store14_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store14_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store14_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store14_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store14_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer371_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer371_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer371_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in10_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in11_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in12_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in13_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_in14_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join14_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join14_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer370_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer370_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer370_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi13_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi13_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi13_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi13_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer369_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer369_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer369_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli14_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli14_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli14_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli14_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer368_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer368_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer368_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant47_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant47_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant47_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer367_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer367_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer367_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer366_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer366_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer366_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store13_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store13_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store13_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store13_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store13_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store13_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store13_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer365_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer365_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer365_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in10_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in11_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in12_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_in13_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join13_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join13_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer364_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer364_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer364_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi12_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi12_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi12_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi12_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer363_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer363_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer363_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli13_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli13_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli13_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli13_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer362_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer362_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer362_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant46_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant46_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant46_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer361_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer361_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer361_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer360_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer360_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer360_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store12_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store12_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store12_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store12_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store12_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store12_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store12_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer359_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer359_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer359_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in10_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in11_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_in12_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join12_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join12_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer358_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer358_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer358_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi11_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi11_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi11_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi11_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer357_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer357_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer357_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli12_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli12_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli12_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli12_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer356_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer356_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer356_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant45_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant45_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant45_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer355_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer355_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer355_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer354_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer354_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer354_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store11_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store11_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store11_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store11_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store11_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store11_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store11_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer353_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer353_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer353_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in10_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_in11_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join11_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join11_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer352_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer352_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer352_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi10_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi10_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi10_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi10_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer351_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer351_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer351_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli11_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli11_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli11_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli11_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer350_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer350_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer350_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant44_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant44_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant44_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer349_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer349_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer349_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer348_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer348_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer348_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store10_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store10_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store10_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store10_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store10_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store10_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store10_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer347_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer347_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer347_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_in10_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join10_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join10_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer346_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer346_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer346_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi9_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi9_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi9_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi9_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer345_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer345_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer345_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli10_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli10_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli10_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli10_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer344_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer344_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer344_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant43_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant43_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant43_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer343_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer343_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer343_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer342_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer342_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer342_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store9_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store9_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store9_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store9_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store9_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store9_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store9_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer341_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer341_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer341_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_in9_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join9_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join9_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer340_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer340_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer340_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi8_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi8_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi8_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi8_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer339_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer339_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer339_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli9_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli9_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli9_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli9_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer338_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer338_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer338_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant42_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant42_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant42_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer337_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer337_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer337_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer336_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer336_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer336_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store8_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store8_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store8_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store8_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store8_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store8_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store8_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer335_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer335_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer335_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_in8_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join8_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join8_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer334_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer334_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer334_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi7_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi7_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi7_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi7_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer333_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer333_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer333_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli8_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli8_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli8_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli8_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer332_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer332_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer332_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant41_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant41_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant41_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer331_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer331_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer331_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer330_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer330_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer330_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store7_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store7_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store7_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store7_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store7_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store7_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store7_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer329_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer329_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer329_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_in7_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join7_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join7_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer328_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer328_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer328_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi6_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi6_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi6_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi6_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer327_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer327_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer327_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli7_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli7_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli7_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli7_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer326_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer326_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer326_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant40_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant40_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant40_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer325_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer325_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer325_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer324_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer324_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer324_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store6_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store6_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store6_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store6_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store6_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store6_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store6_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer323_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer323_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer323_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_in6_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join6_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join6_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer322_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer322_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer322_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi5_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi5_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi5_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi5_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer321_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer321_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer321_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli6_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli6_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli6_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli6_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer320_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer320_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer320_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant39_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant39_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant39_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer319_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer319_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer319_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer318_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer318_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer318_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store5_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store5_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store5_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store5_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store5_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store5_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store5_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer317_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer317_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer317_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_in5_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join5_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join5_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer316_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer316_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer316_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi4_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi4_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi4_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi4_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer315_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer315_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer315_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli5_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli5_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli5_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli5_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer314_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer314_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer314_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant38_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant38_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant38_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer313_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer313_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer313_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer312_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer312_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer312_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store4_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store4_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store4_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store4_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store4_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store4_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store4_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer311_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer311_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer311_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join4_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join4_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join4_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join4_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join4_in4_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join4_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join4_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer310_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer310_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer310_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi3_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi3_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi3_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi3_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer309_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer309_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer309_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli4_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli4_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli4_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli4_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer308_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer308_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer308_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant37_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant37_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant37_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer307_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer307_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer307_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer306_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer306_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer306_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store3_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store3_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store3_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store3_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store3_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store3_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store3_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer305_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer305_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer305_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join3_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join3_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join3_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join3_in3_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join3_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join3_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer304_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer304_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer304_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi2_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi2_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer303_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer303_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer303_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli3_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli3_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli3_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli3_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer302_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer302_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer302_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant36_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant36_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant36_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer301_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer301_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer301_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer300_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer300_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer300_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store2_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store2_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store2_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store2_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store2_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store2_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store2_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer299_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer299_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer299_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join2_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join2_in2_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join2_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer298_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer298_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer298_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi1_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer297_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer297_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer297_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli2_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli2_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli2_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer296_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer296_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer296_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant35_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant35_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant35_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer295_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer295_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer295_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer294_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer294_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer294_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store1_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store1_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store1_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store1_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store1_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store1_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store1_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer293_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_buffer293_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer293_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  // Zero width: wire /*Zero Width*/      _handshake_join1_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_join1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer292_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer292_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer292_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_addi0_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_addi0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer291_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer291_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer291_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli1_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli1_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli1_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer290_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer290_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer290_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant34_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant34_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant34_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer289_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_buffer289_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer289_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer288_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer288_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer288_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store0_addrIn0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store0_dataIn_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store0_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [31:0]         _handshake_store0_dataToMem;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store0_dataToMem_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_store0_addrOut0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_store0_addrOut0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer287_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer287_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer287_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli0_in1_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _arith_shli0_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _arith_shli0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer286_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_buffer286_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer286_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant33_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire [63:0]         _handshake_constant33_out0;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_constant33_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:19:22
  wire                _handshake_buffer285_in0_ready;
  wire [31:0]         _handshake_buffer285_out0;
  wire                _handshake_buffer285_out0_valid;
  wire                _handshake_buffer284_in0_ready;
  wire [31:0]         _handshake_buffer284_out0;
  wire                _handshake_buffer284_out0_valid;
  wire                _handshake_buffer283_in0_ready;
  wire [31:0]         _handshake_buffer283_out0;
  wire                _handshake_buffer283_out0_valid;
  wire                _handshake_buffer282_in0_ready;
  wire [31:0]         _handshake_buffer282_out0;
  wire                _handshake_buffer282_out0_valid;
  wire                _handshake_buffer281_in0_ready;
  wire [31:0]         _handshake_buffer281_out0;
  wire                _handshake_buffer281_out0_valid;
  wire                _handshake_buffer280_in0_ready;
  wire [31:0]         _handshake_buffer280_out0;
  wire                _handshake_buffer280_out0_valid;
  wire                _handshake_buffer279_in0_ready;
  wire [31:0]         _handshake_buffer279_out0;
  wire                _handshake_buffer279_out0_valid;
  wire                _handshake_fork19_in0_ready;
  wire [31:0]         _handshake_fork19_out0;
  wire                _handshake_fork19_out0_valid;
  wire [31:0]         _handshake_fork19_out1;
  wire                _handshake_fork19_out1_valid;
  wire [31:0]         _handshake_fork19_out2;
  wire                _handshake_fork19_out2_valid;
  wire [31:0]         _handshake_fork19_out3;
  wire                _handshake_fork19_out3_valid;
  wire [31:0]         _handshake_fork19_out4;
  wire                _handshake_fork19_out4_valid;
  wire [31:0]         _handshake_fork19_out5;
  wire                _handshake_fork19_out5_valid;
  wire [31:0]         _handshake_fork19_out6;
  wire                _handshake_fork19_out6_valid;
  wire                _handshake_buffer278_in0_ready;
  wire [31:0]         _handshake_buffer278_out0;
  wire                _handshake_buffer278_out0_valid;
  wire                _handshake_constant32_ctrl_ready;
  wire [31:0]         _handshake_constant32_out0;
  wire                _handshake_constant32_out0_valid;
  wire                _handshake_buffer277_in0_ready;
  wire [31:0]         _handshake_buffer277_out0;
  wire                _handshake_buffer277_out0_valid;
  wire                _handshake_buffer276_in0_ready;
  wire [31:0]         _handshake_buffer276_out0;
  wire                _handshake_buffer276_out0_valid;
  wire                _handshake_buffer275_in0_ready;
  wire [31:0]         _handshake_buffer275_out0;
  wire                _handshake_buffer275_out0_valid;
  wire                _handshake_buffer274_in0_ready;
  wire [31:0]         _handshake_buffer274_out0;
  wire                _handshake_buffer274_out0_valid;
  wire                _handshake_fork18_in0_ready;
  wire [31:0]         _handshake_fork18_out0;
  wire                _handshake_fork18_out0_valid;
  wire [31:0]         _handshake_fork18_out1;
  wire                _handshake_fork18_out1_valid;
  wire [31:0]         _handshake_fork18_out2;
  wire                _handshake_fork18_out2_valid;
  wire [31:0]         _handshake_fork18_out3;
  wire                _handshake_fork18_out3_valid;
  wire                _handshake_buffer273_in0_ready;
  wire [31:0]         _handshake_buffer273_out0;
  wire                _handshake_buffer273_out0_valid;
  wire                _handshake_constant31_ctrl_ready;
  wire [31:0]         _handshake_constant31_out0;
  wire                _handshake_constant31_out0_valid;
  wire                _handshake_buffer272_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  wire [31:0]         _handshake_buffer272_out0;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  wire                _handshake_buffer272_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  wire                _handshake_constant30_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  wire [31:0]         _handshake_constant30_out0;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  wire                _handshake_constant30_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:12:15
  wire                _handshake_buffer271_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  wire [31:0]         _handshake_buffer271_out0;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  wire                _handshake_buffer271_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  wire                _handshake_constant29_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  wire [31:0]         _handshake_constant29_out0;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  wire                _handshake_constant29_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:11:15
  wire                _handshake_buffer270_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  wire [31:0]         _handshake_buffer270_out0;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  wire                _handshake_buffer270_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  wire                _handshake_constant28_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  wire [31:0]         _handshake_constant28_out0;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  wire                _handshake_constant28_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:10:15
  wire                _handshake_buffer269_in0_ready;
  wire [31:0]         _handshake_buffer269_out0;
  wire                _handshake_buffer269_out0_valid;
  wire                _handshake_buffer268_in0_ready;
  wire [31:0]         _handshake_buffer268_out0;
  wire                _handshake_buffer268_out0_valid;
  wire                _handshake_fork17_in0_ready;
  wire [31:0]         _handshake_fork17_out0;
  wire                _handshake_fork17_out0_valid;
  wire [31:0]         _handshake_fork17_out1;
  wire                _handshake_fork17_out1_valid;
  wire                _handshake_buffer267_in0_ready;
  wire [31:0]         _handshake_buffer267_out0;
  wire                _handshake_buffer267_out0_valid;
  wire                _handshake_constant27_ctrl_ready;
  wire [31:0]         _handshake_constant27_out0;
  wire                _handshake_constant27_out0_valid;
  wire                _handshake_buffer266_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  wire [31:0]         _handshake_buffer266_out0;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  wire                _handshake_buffer266_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  wire                _handshake_constant26_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  wire [31:0]         _handshake_constant26_out0;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  wire                _handshake_constant26_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:8:16
  wire                _handshake_buffer265_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  wire [31:0]         _handshake_buffer265_out0;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  wire                _handshake_buffer265_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  wire                _handshake_constant25_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  wire [31:0]         _handshake_constant25_out0;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  wire                _handshake_constant25_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:7:16
  wire                _handshake_buffer264_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  wire [31:0]         _handshake_buffer264_out0;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  wire                _handshake_buffer264_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  wire                _handshake_constant24_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  wire [31:0]         _handshake_constant24_out0;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  wire                _handshake_constant24_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:6:17
  wire                _handshake_buffer263_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  wire [31:0]         _handshake_buffer263_out0;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  wire                _handshake_buffer263_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  wire                _handshake_constant23_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  wire [31:0]         _handshake_constant23_out0;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  wire                _handshake_constant23_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:5:17
  wire                _handshake_buffer262_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  wire [31:0]         _handshake_buffer262_out0;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  wire                _handshake_buffer262_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  wire                _handshake_constant22_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  wire [31:0]         _handshake_constant22_out0;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  wire                _handshake_constant22_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:4:17
  wire                _handshake_buffer261_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  wire [31:0]         _handshake_buffer261_out0;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  wire                _handshake_buffer261_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  wire                _handshake_constant21_ctrl_ready;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  wire [31:0]         _handshake_constant21_out0;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  wire                _handshake_constant21_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:3:17
  wire                _handshake_buffer260_in0_ready;
  wire [63:0]         _handshake_buffer260_out0;
  wire                _handshake_buffer260_out0_valid;
  wire                _handshake_buffer259_in0_ready;
  wire [63:0]         _handshake_buffer259_out0;
  wire                _handshake_buffer259_out0_valid;
  wire                _handshake_buffer258_in0_ready;
  wire [63:0]         _handshake_buffer258_out0;
  wire                _handshake_buffer258_out0_valid;
  wire                _handshake_buffer257_in0_ready;
  wire [63:0]         _handshake_buffer257_out0;
  wire                _handshake_buffer257_out0_valid;
  wire                _handshake_buffer256_in0_ready;
  wire [63:0]         _handshake_buffer256_out0;
  wire                _handshake_buffer256_out0_valid;
  wire                _handshake_buffer255_in0_ready;
  wire [63:0]         _handshake_buffer255_out0;
  wire                _handshake_buffer255_out0_valid;
  wire                _handshake_buffer254_in0_ready;
  wire [63:0]         _handshake_buffer254_out0;
  wire                _handshake_buffer254_out0_valid;
  wire                _handshake_buffer253_in0_ready;
  wire [63:0]         _handshake_buffer253_out0;
  wire                _handshake_buffer253_out0_valid;
  wire                _handshake_buffer252_in0_ready;
  wire [63:0]         _handshake_buffer252_out0;
  wire                _handshake_buffer252_out0_valid;
  wire                _handshake_buffer251_in0_ready;
  wire [63:0]         _handshake_buffer251_out0;
  wire                _handshake_buffer251_out0_valid;
  wire                _handshake_buffer250_in0_ready;
  wire [63:0]         _handshake_buffer250_out0;
  wire                _handshake_buffer250_out0_valid;
  wire                _handshake_buffer249_in0_ready;
  wire [63:0]         _handshake_buffer249_out0;
  wire                _handshake_buffer249_out0_valid;
  wire                _handshake_buffer248_in0_ready;
  wire [63:0]         _handshake_buffer248_out0;
  wire                _handshake_buffer248_out0_valid;
  wire                _handshake_buffer247_in0_ready;
  wire [63:0]         _handshake_buffer247_out0;
  wire                _handshake_buffer247_out0_valid;
  wire                _handshake_buffer246_in0_ready;
  wire [63:0]         _handshake_buffer246_out0;
  wire                _handshake_buffer246_out0_valid;
  wire                _handshake_buffer245_in0_ready;
  wire [63:0]         _handshake_buffer245_out0;
  wire                _handshake_buffer245_out0_valid;
  wire                _handshake_buffer244_in0_ready;
  wire [63:0]         _handshake_buffer244_out0;
  wire                _handshake_buffer244_out0_valid;
  wire                _handshake_fork16_in0_ready;
  wire [63:0]         _handshake_fork16_out0;
  wire                _handshake_fork16_out0_valid;
  wire [63:0]         _handshake_fork16_out1;
  wire                _handshake_fork16_out1_valid;
  wire [63:0]         _handshake_fork16_out2;
  wire                _handshake_fork16_out2_valid;
  wire [63:0]         _handshake_fork16_out3;
  wire                _handshake_fork16_out3_valid;
  wire [63:0]         _handshake_fork16_out4;
  wire                _handshake_fork16_out4_valid;
  wire [63:0]         _handshake_fork16_out5;
  wire                _handshake_fork16_out5_valid;
  wire [63:0]         _handshake_fork16_out6;
  wire                _handshake_fork16_out6_valid;
  wire [63:0]         _handshake_fork16_out7;
  wire                _handshake_fork16_out7_valid;
  wire [63:0]         _handshake_fork16_out8;
  wire                _handshake_fork16_out8_valid;
  wire [63:0]         _handshake_fork16_out9;
  wire                _handshake_fork16_out9_valid;
  wire [63:0]         _handshake_fork16_out10;
  wire                _handshake_fork16_out10_valid;
  wire [63:0]         _handshake_fork16_out11;
  wire                _handshake_fork16_out11_valid;
  wire [63:0]         _handshake_fork16_out12;
  wire                _handshake_fork16_out12_valid;
  wire [63:0]         _handshake_fork16_out13;
  wire                _handshake_fork16_out13_valid;
  wire [63:0]         _handshake_fork16_out14;
  wire                _handshake_fork16_out14_valid;
  wire [63:0]         _handshake_fork16_out15;
  wire                _handshake_fork16_out15_valid;
  wire [63:0]         _handshake_fork16_out16;
  wire                _handshake_fork16_out16_valid;
  wire                _handshake_buffer243_in0_ready;
  wire [63:0]         _handshake_buffer243_out0;
  wire                _handshake_buffer243_out0_valid;
  wire                _handshake_constant20_ctrl_ready;
  wire [63:0]         _handshake_constant20_out0;
  wire                _handshake_constant20_out0_valid;
  wire                _handshake_buffer242_in0_ready;
  wire [63:0]         _handshake_buffer242_out0;
  wire                _handshake_buffer242_out0_valid;
  wire                _handshake_constant19_ctrl_ready;
  wire [63:0]         _handshake_constant19_out0;
  wire                _handshake_constant19_out0_valid;
  wire                _handshake_buffer241_in0_ready;
  wire [63:0]         _handshake_buffer241_out0;
  wire                _handshake_buffer241_out0_valid;
  wire                _handshake_constant18_ctrl_ready;
  wire [63:0]         _handshake_constant18_out0;
  wire                _handshake_constant18_out0_valid;
  wire                _handshake_buffer240_in0_ready;
  wire [63:0]         _handshake_buffer240_out0;
  wire                _handshake_buffer240_out0_valid;
  wire                _handshake_constant17_ctrl_ready;
  wire [63:0]         _handshake_constant17_out0;
  wire                _handshake_constant17_out0_valid;
  wire                _handshake_buffer239_in0_ready;
  wire [63:0]         _handshake_buffer239_out0;
  wire                _handshake_buffer239_out0_valid;
  wire                _handshake_constant16_ctrl_ready;
  wire [63:0]         _handshake_constant16_out0;
  wire                _handshake_constant16_out0_valid;
  wire                _handshake_buffer238_in0_ready;
  wire [63:0]         _handshake_buffer238_out0;
  wire                _handshake_buffer238_out0_valid;
  wire                _handshake_constant15_ctrl_ready;
  wire [63:0]         _handshake_constant15_out0;
  wire                _handshake_constant15_out0_valid;
  wire                _handshake_buffer237_in0_ready;
  wire [63:0]         _handshake_buffer237_out0;
  wire                _handshake_buffer237_out0_valid;
  wire                _handshake_constant14_ctrl_ready;
  wire [63:0]         _handshake_constant14_out0;
  wire                _handshake_constant14_out0_valid;
  wire                _handshake_buffer236_in0_ready;
  wire [63:0]         _handshake_buffer236_out0;
  wire                _handshake_buffer236_out0_valid;
  wire                _handshake_constant13_ctrl_ready;
  wire [63:0]         _handshake_constant13_out0;
  wire                _handshake_constant13_out0_valid;
  wire                _handshake_buffer235_in0_ready;
  wire [63:0]         _handshake_buffer235_out0;
  wire                _handshake_buffer235_out0_valid;
  wire                _handshake_constant12_ctrl_ready;
  wire [63:0]         _handshake_constant12_out0;
  wire                _handshake_constant12_out0_valid;
  wire                _handshake_buffer234_in0_ready;
  wire [63:0]         _handshake_buffer234_out0;
  wire                _handshake_buffer234_out0_valid;
  wire                _handshake_constant11_ctrl_ready;
  wire [63:0]         _handshake_constant11_out0;
  wire                _handshake_constant11_out0_valid;
  wire                _handshake_buffer233_in0_ready;
  wire [63:0]         _handshake_buffer233_out0;
  wire                _handshake_buffer233_out0_valid;
  wire                _handshake_constant10_ctrl_ready;
  wire [63:0]         _handshake_constant10_out0;
  wire                _handshake_constant10_out0_valid;
  wire                _handshake_buffer232_in0_ready;
  wire [63:0]         _handshake_buffer232_out0;
  wire                _handshake_buffer232_out0_valid;
  wire                _handshake_constant9_ctrl_ready;
  wire [63:0]         _handshake_constant9_out0;
  wire                _handshake_constant9_out0_valid;
  wire                _handshake_buffer231_in0_ready;
  wire [63:0]         _handshake_buffer231_out0;
  wire                _handshake_buffer231_out0_valid;
  wire                _handshake_constant8_ctrl_ready;
  wire [63:0]         _handshake_constant8_out0;
  wire                _handshake_constant8_out0_valid;
  wire                _handshake_buffer230_in0_ready;
  wire [63:0]         _handshake_buffer230_out0;
  wire                _handshake_buffer230_out0_valid;
  wire                _handshake_constant7_ctrl_ready;
  wire [63:0]         _handshake_constant7_out0;
  wire                _handshake_constant7_out0_valid;
  wire                _handshake_buffer229_in0_ready;
  wire [63:0]         _handshake_buffer229_out0;
  wire                _handshake_buffer229_out0_valid;
  wire                _handshake_constant6_ctrl_ready;
  wire [63:0]         _handshake_constant6_out0;
  wire                _handshake_constant6_out0_valid;
  wire                _handshake_buffer228_in0_ready;
  wire [63:0]         _handshake_buffer228_out0;
  wire                _handshake_buffer228_out0_valid;
  wire                _handshake_constant5_ctrl_ready;
  wire [63:0]         _handshake_constant5_out0;
  wire                _handshake_constant5_out0_valid;
  wire                _handshake_buffer227_in0_ready;
  wire [31:0]         _handshake_buffer227_out0;
  wire                _handshake_buffer227_out0_valid;
  wire                _handshake_constant4_ctrl_ready;
  wire [31:0]         _handshake_constant4_out0;
  wire                _handshake_constant4_out0_valid;
  wire                _handshake_buffer226_in0_ready;
  wire [31:0]         _handshake_buffer226_out0;
  wire                _handshake_buffer226_out0_valid;
  wire                _handshake_constant3_ctrl_ready;
  wire [31:0]         _handshake_constant3_out0;
  wire                _handshake_constant3_out0_valid;
  wire                _handshake_buffer225_in0_ready;
  wire [31:0]         _handshake_buffer225_out0;
  wire                _handshake_buffer225_out0_valid;
  wire                _handshake_constant2_ctrl_ready;
  wire [31:0]         _handshake_constant2_out0;
  wire                _handshake_constant2_out0_valid;
  wire                _handshake_buffer224_in0_ready;
  wire                _handshake_buffer224_out0;
  wire                _handshake_buffer224_out0_valid;
  wire                _handshake_constant1_ctrl_ready;
  wire                _handshake_constant1_out0;
  wire                _handshake_constant1_out0_valid;
  wire                _handshake_buffer223_in0_ready;
  wire                _handshake_buffer223_out0;
  wire                _handshake_buffer223_out0_valid;
  wire                _handshake_constant0_ctrl_ready;
  wire                _handshake_constant0_out0;
  wire                _handshake_constant0_out0_valid;
  wire                _handshake_buffer222_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer222_out0;
  wire                _handshake_buffer222_out0_valid;
  wire                _handshake_join0_in0_ready;
  wire                _handshake_join0_in1_ready;
  wire                _handshake_join0_in2_ready;
  wire                _handshake_join0_in3_ready;
  wire                _handshake_join0_in4_ready;
  wire                _handshake_join0_in5_ready;
  wire                _handshake_join0_in6_ready;
  wire                _handshake_join0_in7_ready;
  wire                _handshake_join0_in8_ready;
  wire                _handshake_join0_in9_ready;
  wire                _handshake_join0_in10_ready;
  wire                _handshake_join0_in11_ready;
  wire                _handshake_join0_in12_ready;
  wire                _handshake_join0_in13_ready;
  wire                _handshake_join0_in14_ready;
  wire                _handshake_join0_in15_ready;
  wire                _handshake_join0_in16_ready;
  // Zero width: wire /*Zero Width*/      _handshake_join0_out0;
  wire                _handshake_join0_out0_valid;
  wire                _handshake_buffer221_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer221_out0;
  wire                _handshake_buffer221_out0_valid;
  wire                _handshake_buffer220_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer220_out0;
  wire                _handshake_buffer220_out0_valid;
  wire                _handshake_buffer219_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer219_out0;
  wire                _handshake_buffer219_out0_valid;
  wire                _handshake_buffer218_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer218_out0;
  wire                _handshake_buffer218_out0_valid;
  wire                _handshake_buffer217_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer217_out0;
  wire                _handshake_buffer217_out0_valid;
  wire                _handshake_buffer216_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer216_out0;
  wire                _handshake_buffer216_out0_valid;
  wire                _handshake_buffer215_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer215_out0;
  wire                _handshake_buffer215_out0_valid;
  wire                _handshake_buffer214_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer214_out0;
  wire                _handshake_buffer214_out0_valid;
  wire                _handshake_buffer213_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer213_out0;
  wire                _handshake_buffer213_out0_valid;
  wire                _handshake_buffer212_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer212_out0;
  wire                _handshake_buffer212_out0_valid;
  wire                _handshake_buffer211_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer211_out0;
  wire                _handshake_buffer211_out0_valid;
  wire                _handshake_buffer210_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer210_out0;
  wire                _handshake_buffer210_out0_valid;
  wire                _handshake_buffer209_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer209_out0;
  wire                _handshake_buffer209_out0_valid;
  wire                _handshake_buffer208_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer208_out0;
  wire                _handshake_buffer208_out0_valid;
  wire                _handshake_buffer207_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer207_out0;
  wire                _handshake_buffer207_out0_valid;
  wire                _handshake_buffer206_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer206_out0;
  wire                _handshake_buffer206_out0_valid;
  wire                _handshake_fork15_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out0;
  wire                _handshake_fork15_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out1;
  wire                _handshake_fork15_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out2;
  wire                _handshake_fork15_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out3;
  wire                _handshake_fork15_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out4;
  wire                _handshake_fork15_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out5;
  wire                _handshake_fork15_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out6;
  wire                _handshake_fork15_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out7;
  wire                _handshake_fork15_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out8;
  wire                _handshake_fork15_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out9;
  wire                _handshake_fork15_out9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out10;
  wire                _handshake_fork15_out10_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out11;
  wire                _handshake_fork15_out11_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out12;
  wire                _handshake_fork15_out12_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out13;
  wire                _handshake_fork15_out13_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out14;
  wire                _handshake_fork15_out14_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork15_out15;
  wire                _handshake_fork15_out15_valid;
  wire                _handshake_buffer205_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer205_out0;
  wire                _handshake_buffer205_out0_valid;
  wire                _handshake_buffer204_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer204_out0;
  wire                _handshake_buffer204_out0_valid;
  wire                _handshake_buffer203_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer203_out0;
  wire                _handshake_buffer203_out0_valid;
  wire                _handshake_buffer202_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer202_out0;
  wire                _handshake_buffer202_out0_valid;
  wire                _handshake_buffer201_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer201_out0;
  wire                _handshake_buffer201_out0_valid;
  wire                _handshake_buffer200_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer200_out0;
  wire                _handshake_buffer200_out0_valid;
  wire                _handshake_buffer199_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer199_out0;
  wire                _handshake_buffer199_out0_valid;
  wire                _handshake_buffer198_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer198_out0;
  wire                _handshake_buffer198_out0_valid;
  wire                _handshake_buffer197_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer197_out0;
  wire                _handshake_buffer197_out0_valid;
  wire                _handshake_buffer196_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer196_out0;
  wire                _handshake_buffer196_out0_valid;
  wire                _handshake_buffer195_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer195_out0;
  wire                _handshake_buffer195_out0_valid;
  wire                _handshake_buffer194_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer194_out0;
  wire                _handshake_buffer194_out0_valid;
  wire                _handshake_buffer193_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer193_out0;
  wire                _handshake_buffer193_out0_valid;
  wire                _handshake_buffer192_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer192_out0;
  wire                _handshake_buffer192_out0_valid;
  wire                _handshake_buffer191_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer191_out0;
  wire                _handshake_buffer191_out0_valid;
  wire                _handshake_fork14_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out0;
  wire                _handshake_fork14_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out1;
  wire                _handshake_fork14_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out2;
  wire                _handshake_fork14_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out3;
  wire                _handshake_fork14_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out4;
  wire                _handshake_fork14_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out5;
  wire                _handshake_fork14_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out6;
  wire                _handshake_fork14_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out7;
  wire                _handshake_fork14_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out8;
  wire                _handshake_fork14_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out9;
  wire                _handshake_fork14_out9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out10;
  wire                _handshake_fork14_out10_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out11;
  wire                _handshake_fork14_out11_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out12;
  wire                _handshake_fork14_out12_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out13;
  wire                _handshake_fork14_out13_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork14_out14;
  wire                _handshake_fork14_out14_valid;
  wire                _handshake_buffer190_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer190_out0;
  wire                _handshake_buffer190_out0_valid;
  wire                _handshake_buffer189_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer189_out0;
  wire                _handshake_buffer189_out0_valid;
  wire                _handshake_buffer188_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer188_out0;
  wire                _handshake_buffer188_out0_valid;
  wire                _handshake_buffer187_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer187_out0;
  wire                _handshake_buffer187_out0_valid;
  wire                _handshake_buffer186_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer186_out0;
  wire                _handshake_buffer186_out0_valid;
  wire                _handshake_buffer185_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer185_out0;
  wire                _handshake_buffer185_out0_valid;
  wire                _handshake_buffer184_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer184_out0;
  wire                _handshake_buffer184_out0_valid;
  wire                _handshake_buffer183_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer183_out0;
  wire                _handshake_buffer183_out0_valid;
  wire                _handshake_buffer182_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer182_out0;
  wire                _handshake_buffer182_out0_valid;
  wire                _handshake_buffer181_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer181_out0;
  wire                _handshake_buffer181_out0_valid;
  wire                _handshake_buffer180_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer180_out0;
  wire                _handshake_buffer180_out0_valid;
  wire                _handshake_buffer179_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer179_out0;
  wire                _handshake_buffer179_out0_valid;
  wire                _handshake_buffer178_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer178_out0;
  wire                _handshake_buffer178_out0_valid;
  wire                _handshake_buffer177_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer177_out0;
  wire                _handshake_buffer177_out0_valid;
  wire                _handshake_fork13_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out0;
  wire                _handshake_fork13_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out1;
  wire                _handshake_fork13_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out2;
  wire                _handshake_fork13_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out3;
  wire                _handshake_fork13_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out4;
  wire                _handshake_fork13_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out5;
  wire                _handshake_fork13_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out6;
  wire                _handshake_fork13_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out7;
  wire                _handshake_fork13_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out8;
  wire                _handshake_fork13_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out9;
  wire                _handshake_fork13_out9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out10;
  wire                _handshake_fork13_out10_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out11;
  wire                _handshake_fork13_out11_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out12;
  wire                _handshake_fork13_out12_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork13_out13;
  wire                _handshake_fork13_out13_valid;
  wire                _handshake_buffer176_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer176_out0;
  wire                _handshake_buffer176_out0_valid;
  wire                _handshake_buffer175_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer175_out0;
  wire                _handshake_buffer175_out0_valid;
  wire                _handshake_buffer174_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer174_out0;
  wire                _handshake_buffer174_out0_valid;
  wire                _handshake_buffer173_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer173_out0;
  wire                _handshake_buffer173_out0_valid;
  wire                _handshake_buffer172_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer172_out0;
  wire                _handshake_buffer172_out0_valid;
  wire                _handshake_buffer171_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer171_out0;
  wire                _handshake_buffer171_out0_valid;
  wire                _handshake_buffer170_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer170_out0;
  wire                _handshake_buffer170_out0_valid;
  wire                _handshake_buffer169_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer169_out0;
  wire                _handshake_buffer169_out0_valid;
  wire                _handshake_buffer168_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer168_out0;
  wire                _handshake_buffer168_out0_valid;
  wire                _handshake_buffer167_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer167_out0;
  wire                _handshake_buffer167_out0_valid;
  wire                _handshake_buffer166_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer166_out0;
  wire                _handshake_buffer166_out0_valid;
  wire                _handshake_buffer165_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer165_out0;
  wire                _handshake_buffer165_out0_valid;
  wire                _handshake_buffer164_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer164_out0;
  wire                _handshake_buffer164_out0_valid;
  wire                _handshake_fork12_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out0;
  wire                _handshake_fork12_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out1;
  wire                _handshake_fork12_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out2;
  wire                _handshake_fork12_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out3;
  wire                _handshake_fork12_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out4;
  wire                _handshake_fork12_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out5;
  wire                _handshake_fork12_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out6;
  wire                _handshake_fork12_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out7;
  wire                _handshake_fork12_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out8;
  wire                _handshake_fork12_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out9;
  wire                _handshake_fork12_out9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out10;
  wire                _handshake_fork12_out10_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out11;
  wire                _handshake_fork12_out11_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork12_out12;
  wire                _handshake_fork12_out12_valid;
  wire                _handshake_buffer163_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer163_out0;
  wire                _handshake_buffer163_out0_valid;
  wire                _handshake_buffer162_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer162_out0;
  wire                _handshake_buffer162_out0_valid;
  wire                _handshake_buffer161_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer161_out0;
  wire                _handshake_buffer161_out0_valid;
  wire                _handshake_buffer160_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer160_out0;
  wire                _handshake_buffer160_out0_valid;
  wire                _handshake_buffer159_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer159_out0;
  wire                _handshake_buffer159_out0_valid;
  wire                _handshake_buffer158_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer158_out0;
  wire                _handshake_buffer158_out0_valid;
  wire                _handshake_buffer157_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer157_out0;
  wire                _handshake_buffer157_out0_valid;
  wire                _handshake_buffer156_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer156_out0;
  wire                _handshake_buffer156_out0_valid;
  wire                _handshake_buffer155_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer155_out0;
  wire                _handshake_buffer155_out0_valid;
  wire                _handshake_buffer154_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer154_out0;
  wire                _handshake_buffer154_out0_valid;
  wire                _handshake_buffer153_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer153_out0;
  wire                _handshake_buffer153_out0_valid;
  wire                _handshake_buffer152_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer152_out0;
  wire                _handshake_buffer152_out0_valid;
  wire                _handshake_fork11_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out0;
  wire                _handshake_fork11_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out1;
  wire                _handshake_fork11_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out2;
  wire                _handshake_fork11_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out3;
  wire                _handshake_fork11_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out4;
  wire                _handshake_fork11_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out5;
  wire                _handshake_fork11_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out6;
  wire                _handshake_fork11_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out7;
  wire                _handshake_fork11_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out8;
  wire                _handshake_fork11_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out9;
  wire                _handshake_fork11_out9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out10;
  wire                _handshake_fork11_out10_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork11_out11;
  wire                _handshake_fork11_out11_valid;
  wire                _handshake_buffer151_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer151_out0;
  wire                _handshake_buffer151_out0_valid;
  wire                _handshake_buffer150_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer150_out0;
  wire                _handshake_buffer150_out0_valid;
  wire                _handshake_buffer149_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer149_out0;
  wire                _handshake_buffer149_out0_valid;
  wire                _handshake_buffer148_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer148_out0;
  wire                _handshake_buffer148_out0_valid;
  wire                _handshake_buffer147_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer147_out0;
  wire                _handshake_buffer147_out0_valid;
  wire                _handshake_buffer146_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer146_out0;
  wire                _handshake_buffer146_out0_valid;
  wire                _handshake_buffer145_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer145_out0;
  wire                _handshake_buffer145_out0_valid;
  wire                _handshake_buffer144_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer144_out0;
  wire                _handshake_buffer144_out0_valid;
  wire                _handshake_buffer143_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer143_out0;
  wire                _handshake_buffer143_out0_valid;
  wire                _handshake_buffer142_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer142_out0;
  wire                _handshake_buffer142_out0_valid;
  wire                _handshake_buffer141_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer141_out0;
  wire                _handshake_buffer141_out0_valid;
  wire                _handshake_fork10_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out0;
  wire                _handshake_fork10_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out1;
  wire                _handshake_fork10_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out2;
  wire                _handshake_fork10_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out3;
  wire                _handshake_fork10_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out4;
  wire                _handshake_fork10_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out5;
  wire                _handshake_fork10_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out6;
  wire                _handshake_fork10_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out7;
  wire                _handshake_fork10_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out8;
  wire                _handshake_fork10_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out9;
  wire                _handshake_fork10_out9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork10_out10;
  wire                _handshake_fork10_out10_valid;
  wire                _handshake_buffer140_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer140_out0;
  wire                _handshake_buffer140_out0_valid;
  wire                _handshake_buffer139_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer139_out0;
  wire                _handshake_buffer139_out0_valid;
  wire                _handshake_buffer138_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer138_out0;
  wire                _handshake_buffer138_out0_valid;
  wire                _handshake_buffer137_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer137_out0;
  wire                _handshake_buffer137_out0_valid;
  wire                _handshake_buffer136_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer136_out0;
  wire                _handshake_buffer136_out0_valid;
  wire                _handshake_buffer135_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer135_out0;
  wire                _handshake_buffer135_out0_valid;
  wire                _handshake_buffer134_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer134_out0;
  wire                _handshake_buffer134_out0_valid;
  wire                _handshake_buffer133_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer133_out0;
  wire                _handshake_buffer133_out0_valid;
  wire                _handshake_buffer132_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer132_out0;
  wire                _handshake_buffer132_out0_valid;
  wire                _handshake_buffer131_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer131_out0;
  wire                _handshake_buffer131_out0_valid;
  wire                _handshake_fork9_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out0;
  wire                _handshake_fork9_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out1;
  wire                _handshake_fork9_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out2;
  wire                _handshake_fork9_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out3;
  wire                _handshake_fork9_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out4;
  wire                _handshake_fork9_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out5;
  wire                _handshake_fork9_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out6;
  wire                _handshake_fork9_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out7;
  wire                _handshake_fork9_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out8;
  wire                _handshake_fork9_out8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork9_out9;
  wire                _handshake_fork9_out9_valid;
  wire                _handshake_buffer130_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer130_out0;
  wire                _handshake_buffer130_out0_valid;
  wire                _handshake_buffer129_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer129_out0;
  wire                _handshake_buffer129_out0_valid;
  wire                _handshake_buffer128_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer128_out0;
  wire                _handshake_buffer128_out0_valid;
  wire                _handshake_buffer127_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer127_out0;
  wire                _handshake_buffer127_out0_valid;
  wire                _handshake_buffer126_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer126_out0;
  wire                _handshake_buffer126_out0_valid;
  wire                _handshake_buffer125_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer125_out0;
  wire                _handshake_buffer125_out0_valid;
  wire                _handshake_buffer124_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer124_out0;
  wire                _handshake_buffer124_out0_valid;
  wire                _handshake_buffer123_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer123_out0;
  wire                _handshake_buffer123_out0_valid;
  wire                _handshake_buffer122_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer122_out0;
  wire                _handshake_buffer122_out0_valid;
  wire                _handshake_fork8_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out0;
  wire                _handshake_fork8_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out1;
  wire                _handshake_fork8_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out2;
  wire                _handshake_fork8_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out3;
  wire                _handshake_fork8_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out4;
  wire                _handshake_fork8_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out5;
  wire                _handshake_fork8_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out6;
  wire                _handshake_fork8_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out7;
  wire                _handshake_fork8_out7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork8_out8;
  wire                _handshake_fork8_out8_valid;
  wire                _handshake_buffer121_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer121_out0;
  wire                _handshake_buffer121_out0_valid;
  wire                _handshake_buffer120_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer120_out0;
  wire                _handshake_buffer120_out0_valid;
  wire                _handshake_buffer119_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer119_out0;
  wire                _handshake_buffer119_out0_valid;
  wire                _handshake_buffer118_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer118_out0;
  wire                _handshake_buffer118_out0_valid;
  wire                _handshake_buffer117_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer117_out0;
  wire                _handshake_buffer117_out0_valid;
  wire                _handshake_buffer116_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer116_out0;
  wire                _handshake_buffer116_out0_valid;
  wire                _handshake_buffer115_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer115_out0;
  wire                _handshake_buffer115_out0_valid;
  wire                _handshake_buffer114_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer114_out0;
  wire                _handshake_buffer114_out0_valid;
  wire                _handshake_fork7_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out0;
  wire                _handshake_fork7_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out1;
  wire                _handshake_fork7_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out2;
  wire                _handshake_fork7_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out3;
  wire                _handshake_fork7_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out4;
  wire                _handshake_fork7_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out5;
  wire                _handshake_fork7_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out6;
  wire                _handshake_fork7_out6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork7_out7;
  wire                _handshake_fork7_out7_valid;
  wire                _handshake_buffer113_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer113_out0;
  wire                _handshake_buffer113_out0_valid;
  wire                _handshake_buffer112_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer112_out0;
  wire                _handshake_buffer112_out0_valid;
  wire                _handshake_buffer111_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer111_out0;
  wire                _handshake_buffer111_out0_valid;
  wire                _handshake_buffer110_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer110_out0;
  wire                _handshake_buffer110_out0_valid;
  wire                _handshake_buffer109_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer109_out0;
  wire                _handshake_buffer109_out0_valid;
  wire                _handshake_buffer108_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer108_out0;
  wire                _handshake_buffer108_out0_valid;
  wire                _handshake_buffer107_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer107_out0;
  wire                _handshake_buffer107_out0_valid;
  wire                _handshake_fork6_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out0;
  wire                _handshake_fork6_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out1;
  wire                _handshake_fork6_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out2;
  wire                _handshake_fork6_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out3;
  wire                _handshake_fork6_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out4;
  wire                _handshake_fork6_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out5;
  wire                _handshake_fork6_out5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork6_out6;
  wire                _handshake_fork6_out6_valid;
  wire                _handshake_buffer106_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer106_out0;
  wire                _handshake_buffer106_out0_valid;
  wire                _handshake_buffer105_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer105_out0;
  wire                _handshake_buffer105_out0_valid;
  wire                _handshake_buffer104_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer104_out0;
  wire                _handshake_buffer104_out0_valid;
  wire                _handshake_buffer103_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer103_out0;
  wire                _handshake_buffer103_out0_valid;
  wire                _handshake_buffer102_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer102_out0;
  wire                _handshake_buffer102_out0_valid;
  wire                _handshake_buffer101_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer101_out0;
  wire                _handshake_buffer101_out0_valid;
  wire                _handshake_fork5_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork5_out0;
  wire                _handshake_fork5_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork5_out1;
  wire                _handshake_fork5_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork5_out2;
  wire                _handshake_fork5_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork5_out3;
  wire                _handshake_fork5_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork5_out4;
  wire                _handshake_fork5_out4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork5_out5;
  wire                _handshake_fork5_out5_valid;
  wire                _handshake_buffer100_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer100_out0;
  wire                _handshake_buffer100_out0_valid;
  wire                _handshake_buffer99_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer99_out0;
  wire                _handshake_buffer99_out0_valid;
  wire                _handshake_buffer98_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer98_out0;
  wire                _handshake_buffer98_out0_valid;
  wire                _handshake_buffer97_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer97_out0;
  wire                _handshake_buffer97_out0_valid;
  wire                _handshake_buffer96_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer96_out0;
  wire                _handshake_buffer96_out0_valid;
  wire                _handshake_fork4_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork4_out0;
  wire                _handshake_fork4_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork4_out1;
  wire                _handshake_fork4_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork4_out2;
  wire                _handshake_fork4_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork4_out3;
  wire                _handshake_fork4_out3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork4_out4;
  wire                _handshake_fork4_out4_valid;
  wire                _handshake_buffer95_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer95_out0;
  wire                _handshake_buffer95_out0_valid;
  wire                _handshake_buffer94_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer94_out0;
  wire                _handshake_buffer94_out0_valid;
  wire                _handshake_buffer93_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer93_out0;
  wire                _handshake_buffer93_out0_valid;
  wire                _handshake_buffer92_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer92_out0;
  wire                _handshake_buffer92_out0_valid;
  wire                _handshake_fork3_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork3_out0;
  wire                _handshake_fork3_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork3_out1;
  wire                _handshake_fork3_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork3_out2;
  wire                _handshake_fork3_out2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork3_out3;
  wire                _handshake_fork3_out3_valid;
  wire                _handshake_buffer91_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer91_out0;
  wire                _handshake_buffer91_out0_valid;
  wire                _handshake_buffer90_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer90_out0;
  wire                _handshake_buffer90_out0_valid;
  wire                _handshake_buffer89_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer89_out0;
  wire                _handshake_buffer89_out0_valid;
  wire                _handshake_fork2_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork2_out0;
  wire                _handshake_fork2_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork2_out1;
  wire                _handshake_fork2_out1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork2_out2;
  wire                _handshake_fork2_out2_valid;
  wire                _handshake_buffer88_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer88_out0;
  wire                _handshake_buffer88_out0_valid;
  wire                _handshake_buffer87_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer87_out0;
  wire                _handshake_buffer87_out0_valid;
  wire                _handshake_fork1_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_fork1_out0;
  wire                _handshake_fork1_out0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_fork1_out1;
  wire                _handshake_fork1_out1_valid;
  wire                _handshake_buffer86_in0_ready;
  wire [31:0]         _handshake_buffer86_out0;
  wire                _handshake_buffer86_out0_valid;
  wire                _handshake_buffer85_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer85_out0;
  wire                _handshake_buffer85_out0_valid;
  wire                _handshake_buffer84_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer84_out0;
  wire                _handshake_buffer84_out0_valid;
  wire                _handshake_buffer83_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer83_out0;
  wire                _handshake_buffer83_out0_valid;
  wire                _handshake_buffer82_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer82_out0;
  wire                _handshake_buffer82_out0_valid;
  wire                _handshake_buffer81_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer81_out0;
  wire                _handshake_buffer81_out0_valid;
  wire                _handshake_buffer80_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer80_out0;
  wire                _handshake_buffer80_out0_valid;
  wire                _handshake_buffer79_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer79_out0;
  wire                _handshake_buffer79_out0_valid;
  wire                _handshake_buffer78_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer78_out0;
  wire                _handshake_buffer78_out0_valid;
  wire                _handshake_buffer77_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer77_out0;
  wire                _handshake_buffer77_out0_valid;
  wire                _handshake_buffer76_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer76_out0;
  wire                _handshake_buffer76_out0_valid;
  wire                _handshake_buffer75_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer75_out0;
  wire                _handshake_buffer75_out0_valid;
  wire                _handshake_buffer74_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer74_out0;
  wire                _handshake_buffer74_out0_valid;
  wire                _handshake_buffer73_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer73_out0;
  wire                _handshake_buffer73_out0_valid;
  wire                _handshake_buffer72_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer72_out0;
  wire                _handshake_buffer72_out0_valid;
  wire                _handshake_buffer71_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer71_out0;
  wire                _handshake_buffer71_out0_valid;
  wire                _handshake_buffer70_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer70_out0;
  wire                _handshake_buffer70_out0_valid;
  wire                _handshake_buffer69_in0_ready;
  // Zero width: wire /*Zero Width*/      _handshake_buffer69_out0;
  wire                _handshake_buffer69_out0_valid;
  wire                _handshake_memory0_stData0_ready;
  wire                _handshake_memory0_stAddr0_ready;
  wire                _handshake_memory0_stData1_ready;
  wire                _handshake_memory0_stAddr1_ready;
  wire                _handshake_memory0_stData2_ready;
  wire                _handshake_memory0_stAddr2_ready;
  wire                _handshake_memory0_stData3_ready;
  wire                _handshake_memory0_stAddr3_ready;
  wire                _handshake_memory0_stData4_ready;
  wire                _handshake_memory0_stAddr4_ready;
  wire                _handshake_memory0_stData5_ready;
  wire                _handshake_memory0_stAddr5_ready;
  wire                _handshake_memory0_stData6_ready;
  wire                _handshake_memory0_stAddr6_ready;
  wire                _handshake_memory0_stData7_ready;
  wire                _handshake_memory0_stAddr7_ready;
  wire                _handshake_memory0_stData8_ready;
  wire                _handshake_memory0_stAddr8_ready;
  wire                _handshake_memory0_stData9_ready;
  wire                _handshake_memory0_stAddr9_ready;
  wire                _handshake_memory0_stData10_ready;
  wire                _handshake_memory0_stAddr10_ready;
  wire                _handshake_memory0_stData11_ready;
  wire                _handshake_memory0_stAddr11_ready;
  wire                _handshake_memory0_stData12_ready;
  wire                _handshake_memory0_stAddr12_ready;
  wire                _handshake_memory0_stData13_ready;
  wire                _handshake_memory0_stAddr13_ready;
  wire                _handshake_memory0_stData14_ready;
  wire                _handshake_memory0_stAddr14_ready;
  wire                _handshake_memory0_stData15_ready;
  wire                _handshake_memory0_stAddr15_ready;
  wire                _handshake_memory0_ldAddr0_ready;
  wire [31:0]         _handshake_memory0_ldData0;
  wire                _handshake_memory0_ldData0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone0;
  wire                _handshake_memory0_stDone0_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone1;
  wire                _handshake_memory0_stDone1_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone2;
  wire                _handshake_memory0_stDone2_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone3;
  wire                _handshake_memory0_stDone3_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone4;
  wire                _handshake_memory0_stDone4_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone5;
  wire                _handshake_memory0_stDone5_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone6;
  wire                _handshake_memory0_stDone6_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone7;
  wire                _handshake_memory0_stDone7_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone8;
  wire                _handshake_memory0_stDone8_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone9;
  wire                _handshake_memory0_stDone9_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone10;
  wire                _handshake_memory0_stDone10_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone11;
  wire                _handshake_memory0_stDone11_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone12;
  wire                _handshake_memory0_stDone12_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone13;
  wire                _handshake_memory0_stDone13_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone14;
  wire                _handshake_memory0_stDone14_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_stDone15;
  wire                _handshake_memory0_stDone15_valid;
  // Zero width: wire /*Zero Width*/      _handshake_memory0_ldDone0;
  wire                _handshake_memory0_ldDone0_valid;
  wire                _handshake_buffer68_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer68_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer68_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer67_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer67_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer67_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer66_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer66_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer66_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer65_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer65_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer65_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer64_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer64_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer64_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer63_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer63_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer63_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer62_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer62_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer62_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer61_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer61_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer61_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer60_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer60_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer60_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer59_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer59_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer59_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer58_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer58_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer58_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer57_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer57_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer57_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer56_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer56_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer56_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer55_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer55_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer55_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer54_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer54_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer54_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer53_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer53_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer53_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer52_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer52_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer52_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer51_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer51_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer51_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer50_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer50_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer50_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer49_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer49_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer49_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer48_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer48_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer48_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer47_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer47_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer47_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer46_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer46_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer46_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer45_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer45_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer45_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer44_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer44_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer44_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer43_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer43_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer43_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer42_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer42_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer42_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer41_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer41_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer41_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer40_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer40_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer40_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer39_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer39_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer39_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer38_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer38_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer38_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer37_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer37_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer37_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer36_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer36_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer36_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer35_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer35_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer35_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer34_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer34_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer34_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer33_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer33_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer33_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer32_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer32_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer32_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer31_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer31_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer31_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer30_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer30_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer30_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer29_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer29_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer29_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer28_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer28_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer28_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer27_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer27_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer27_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer26_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer26_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer26_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer25_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer25_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer25_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer24_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer24_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer24_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer23_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer23_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer23_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer22_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer22_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer22_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer21_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer21_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer21_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer20_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer20_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer20_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer19_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer19_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer19_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer18_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer18_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer18_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer17_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer17_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer17_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer16_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer16_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer16_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer15_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer15_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer15_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer14_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer14_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer14_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer13_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer13_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer13_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer12_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer12_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer12_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer11_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer11_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer11_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer10_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer10_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer10_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer9_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer9_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer9_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer8_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer8_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer8_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer7_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer7_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer7_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer6_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer6_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer6_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer5_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer5_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer5_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer4_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer4_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer4_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer3_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_buffer3_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer3_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_in0_ready;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out1;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out1_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out2;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out2_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out3;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out3_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out4;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out4_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out5;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out5_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out6;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out6_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out7;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out7_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out8;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out8_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out9;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out9_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out10;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out10_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out11;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out11_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out12;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out12_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out13;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out13_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out14;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out14_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out15;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out15_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out16;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out16_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out17;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out17_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out18;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out18_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out19;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out19_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out20;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out20_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out21;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out21_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out22;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out22_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out23;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out23_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out24;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out24_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out25;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out25_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out26;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out26_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out27;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out27_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out28;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out28_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out29;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out29_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out30;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out30_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out31;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out31_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out32;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out32_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out33;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out33_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out34;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out34_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out35;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out35_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out36;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out36_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out37;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out37_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out38;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out38_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out39;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out39_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out40;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out40_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out41;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out41_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out42;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out42_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out43;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out43_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out44;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out44_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out45;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out45_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out46;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out46_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out47;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out47_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out48;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out48_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out49;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out49_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out50;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out50_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out51;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out51_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out52;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out52_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out53;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out53_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out54;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out54_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out55;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out55_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out56;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out56_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out57;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out57_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out58;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out58_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out59;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out59_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out60;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out60_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out61;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out61_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out62;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out62_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out63;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out63_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out64;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out64_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  // Zero width: wire /*Zero Width*/      _handshake_fork0_out65;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_fork0_out65_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire [31:0]         _handshake_buffer2_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:28
  wire                _handshake_buffer2_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:28
  wire [31:0]         _handshake_buffer1_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  wire                _handshake_buffer1_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:40
  // Zero width: wire /*Zero Width*/      _handshake_buffer0_out0;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  wire                _handshake_buffer0_out0_valid;	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer0 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (in2)
    .in0_valid  (in2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_ready  (in2_ready),
  //.out0       (_handshake_buffer0_out0),
    .out0_valid (_handshake_buffer0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer1 (	// ../../mlir/cordic_32/full_opt.mlir:2:40
    .in0        (in1),
    .in0_valid  (in1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux5_in0_ready),
    .in0_ready  (in1_ready),
    .out0       (_handshake_buffer1_out0),
    .out0_valid (_handshake_buffer1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:40
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer2 (	// ../../mlir/cordic_32/full_opt.mlir:2:28
    .in0        (in0),
    .in0_valid  (in0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux3_in0_ready),
    .in0_ready  (in0_ready),
    .out0       (_handshake_buffer2_out0),
    .out0_valid (_handshake_buffer2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:28
  handshake_fork_1ins_66outs_ctrl handshake_fork0 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0         (_handshake_buffer0_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid   (_handshake_buffer0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer68_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out1_ready  (_handshake_buffer67_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out2_ready  (_handshake_buffer66_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out3_ready  (_handshake_buffer65_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out4_ready  (_handshake_buffer64_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out5_ready  (_handshake_buffer63_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out6_ready  (_handshake_buffer62_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out7_ready  (_handshake_buffer61_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out8_ready  (_handshake_buffer60_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out9_ready  (_handshake_buffer59_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out10_ready (_handshake_buffer58_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out11_ready (_handshake_buffer57_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out12_ready (_handshake_buffer56_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out13_ready (_handshake_buffer55_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out14_ready (_handshake_buffer54_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out15_ready (_handshake_buffer53_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out16_ready (_handshake_buffer52_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out17_ready (_handshake_buffer51_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out18_ready (_handshake_buffer50_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out19_ready (_handshake_buffer49_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out20_ready (_handshake_buffer48_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out21_ready (_handshake_buffer47_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out22_ready (_handshake_buffer46_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out23_ready (_handshake_buffer45_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out24_ready (_handshake_buffer44_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out25_ready (_handshake_buffer43_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out26_ready (_handshake_buffer42_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out27_ready (_handshake_buffer41_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out28_ready (_handshake_buffer40_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out29_ready (_handshake_buffer39_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out30_ready (_handshake_buffer38_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out31_ready (_handshake_buffer37_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out32_ready (_handshake_buffer36_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out33_ready (_handshake_buffer35_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out34_ready (_handshake_buffer34_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out35_ready (_handshake_buffer33_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out36_ready (_handshake_buffer32_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out37_ready (_handshake_buffer31_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out38_ready (_handshake_buffer30_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out39_ready (_handshake_buffer29_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out40_ready (_handshake_buffer28_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out41_ready (_handshake_buffer27_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out42_ready (_handshake_buffer26_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out43_ready (_handshake_buffer25_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out44_ready (_handshake_buffer24_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out45_ready (_handshake_buffer23_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out46_ready (_handshake_buffer22_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out47_ready (_handshake_buffer21_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out48_ready (_handshake_buffer20_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out49_ready (_handshake_buffer19_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out50_ready (_handshake_buffer18_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out51_ready (_handshake_buffer17_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out52_ready (_handshake_buffer16_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out53_ready (_handshake_buffer15_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out54_ready (_handshake_buffer14_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out55_ready (_handshake_buffer13_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out56_ready (_handshake_buffer12_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out57_ready (_handshake_buffer11_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out58_ready (_handshake_buffer10_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out59_ready (_handshake_buffer9_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out60_ready (_handshake_buffer8_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out61_ready (_handshake_buffer7_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out62_ready (_handshake_buffer6_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out63_ready (_handshake_buffer5_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out64_ready (_handshake_buffer4_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out65_ready (_handshake_buffer3_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_ready   (_handshake_fork0_in0_ready),
  //.out0        (_handshake_fork0_out0),
    .out0_valid  (_handshake_fork0_out0_valid),
  //.out1        (_handshake_fork0_out1),
    .out1_valid  (_handshake_fork0_out1_valid),
  //.out2        (_handshake_fork0_out2),
    .out2_valid  (_handshake_fork0_out2_valid),
  //.out3        (_handshake_fork0_out3),
    .out3_valid  (_handshake_fork0_out3_valid),
  //.out4        (_handshake_fork0_out4),
    .out4_valid  (_handshake_fork0_out4_valid),
  //.out5        (_handshake_fork0_out5),
    .out5_valid  (_handshake_fork0_out5_valid),
  //.out6        (_handshake_fork0_out6),
    .out6_valid  (_handshake_fork0_out6_valid),
  //.out7        (_handshake_fork0_out7),
    .out7_valid  (_handshake_fork0_out7_valid),
  //.out8        (_handshake_fork0_out8),
    .out8_valid  (_handshake_fork0_out8_valid),
  //.out9        (_handshake_fork0_out9),
    .out9_valid  (_handshake_fork0_out9_valid),
  //.out10       (_handshake_fork0_out10),
    .out10_valid (_handshake_fork0_out10_valid),
  //.out11       (_handshake_fork0_out11),
    .out11_valid (_handshake_fork0_out11_valid),
  //.out12       (_handshake_fork0_out12),
    .out12_valid (_handshake_fork0_out12_valid),
  //.out13       (_handshake_fork0_out13),
    .out13_valid (_handshake_fork0_out13_valid),
  //.out14       (_handshake_fork0_out14),
    .out14_valid (_handshake_fork0_out14_valid),
  //.out15       (_handshake_fork0_out15),
    .out15_valid (_handshake_fork0_out15_valid),
  //.out16       (_handshake_fork0_out16),
    .out16_valid (_handshake_fork0_out16_valid),
  //.out17       (_handshake_fork0_out17),
    .out17_valid (_handshake_fork0_out17_valid),
  //.out18       (_handshake_fork0_out18),
    .out18_valid (_handshake_fork0_out18_valid),
  //.out19       (_handshake_fork0_out19),
    .out19_valid (_handshake_fork0_out19_valid),
  //.out20       (_handshake_fork0_out20),
    .out20_valid (_handshake_fork0_out20_valid),
  //.out21       (_handshake_fork0_out21),
    .out21_valid (_handshake_fork0_out21_valid),
  //.out22       (_handshake_fork0_out22),
    .out22_valid (_handshake_fork0_out22_valid),
  //.out23       (_handshake_fork0_out23),
    .out23_valid (_handshake_fork0_out23_valid),
  //.out24       (_handshake_fork0_out24),
    .out24_valid (_handshake_fork0_out24_valid),
  //.out25       (_handshake_fork0_out25),
    .out25_valid (_handshake_fork0_out25_valid),
  //.out26       (_handshake_fork0_out26),
    .out26_valid (_handshake_fork0_out26_valid),
  //.out27       (_handshake_fork0_out27),
    .out27_valid (_handshake_fork0_out27_valid),
  //.out28       (_handshake_fork0_out28),
    .out28_valid (_handshake_fork0_out28_valid),
  //.out29       (_handshake_fork0_out29),
    .out29_valid (_handshake_fork0_out29_valid),
  //.out30       (_handshake_fork0_out30),
    .out30_valid (_handshake_fork0_out30_valid),
  //.out31       (_handshake_fork0_out31),
    .out31_valid (_handshake_fork0_out31_valid),
  //.out32       (_handshake_fork0_out32),
    .out32_valid (_handshake_fork0_out32_valid),
  //.out33       (_handshake_fork0_out33),
    .out33_valid (_handshake_fork0_out33_valid),
  //.out34       (_handshake_fork0_out34),
    .out34_valid (_handshake_fork0_out34_valid),
  //.out35       (_handshake_fork0_out35),
    .out35_valid (_handshake_fork0_out35_valid),
  //.out36       (_handshake_fork0_out36),
    .out36_valid (_handshake_fork0_out36_valid),
  //.out37       (_handshake_fork0_out37),
    .out37_valid (_handshake_fork0_out37_valid),
  //.out38       (_handshake_fork0_out38),
    .out38_valid (_handshake_fork0_out38_valid),
  //.out39       (_handshake_fork0_out39),
    .out39_valid (_handshake_fork0_out39_valid),
  //.out40       (_handshake_fork0_out40),
    .out40_valid (_handshake_fork0_out40_valid),
  //.out41       (_handshake_fork0_out41),
    .out41_valid (_handshake_fork0_out41_valid),
  //.out42       (_handshake_fork0_out42),
    .out42_valid (_handshake_fork0_out42_valid),
  //.out43       (_handshake_fork0_out43),
    .out43_valid (_handshake_fork0_out43_valid),
  //.out44       (_handshake_fork0_out44),
    .out44_valid (_handshake_fork0_out44_valid),
  //.out45       (_handshake_fork0_out45),
    .out45_valid (_handshake_fork0_out45_valid),
  //.out46       (_handshake_fork0_out46),
    .out46_valid (_handshake_fork0_out46_valid),
  //.out47       (_handshake_fork0_out47),
    .out47_valid (_handshake_fork0_out47_valid),
  //.out48       (_handshake_fork0_out48),
    .out48_valid (_handshake_fork0_out48_valid),
  //.out49       (_handshake_fork0_out49),
    .out49_valid (_handshake_fork0_out49_valid),
  //.out50       (_handshake_fork0_out50),
    .out50_valid (_handshake_fork0_out50_valid),
  //.out51       (_handshake_fork0_out51),
    .out51_valid (_handshake_fork0_out51_valid),
  //.out52       (_handshake_fork0_out52),
    .out52_valid (_handshake_fork0_out52_valid),
  //.out53       (_handshake_fork0_out53),
    .out53_valid (_handshake_fork0_out53_valid),
  //.out54       (_handshake_fork0_out54),
    .out54_valid (_handshake_fork0_out54_valid),
  //.out55       (_handshake_fork0_out55),
    .out55_valid (_handshake_fork0_out55_valid),
  //.out56       (_handshake_fork0_out56),
    .out56_valid (_handshake_fork0_out56_valid),
  //.out57       (_handshake_fork0_out57),
    .out57_valid (_handshake_fork0_out57_valid),
  //.out58       (_handshake_fork0_out58),
    .out58_valid (_handshake_fork0_out58_valid),
  //.out59       (_handshake_fork0_out59),
    .out59_valid (_handshake_fork0_out59_valid),
  //.out60       (_handshake_fork0_out60),
    .out60_valid (_handshake_fork0_out60_valid),
  //.out61       (_handshake_fork0_out61),
    .out61_valid (_handshake_fork0_out61_valid),
  //.out62       (_handshake_fork0_out62),
    .out62_valid (_handshake_fork0_out62_valid),
  //.out63       (_handshake_fork0_out63),
    .out63_valid (_handshake_fork0_out63_valid),
  //.out64       (_handshake_fork0_out64),
    .out64_valid (_handshake_fork0_out64_valid),
  //.out65       (_handshake_fork0_out65),
    .out65_valid (_handshake_fork0_out65_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer3 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out65)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out65_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer3_in0_ready),
  //.out0       (_handshake_buffer3_out0),
    .out0_valid (_handshake_buffer3_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer4 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out64)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out64_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer4_in0_ready),
  //.out0       (_handshake_buffer4_out0),
    .out0_valid (_handshake_buffer4_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer5 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out63)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out63_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer5_in0_ready),
  //.out0       (_handshake_buffer5_out0),
    .out0_valid (_handshake_buffer5_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer6 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out62)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out62_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer6_in0_ready),
  //.out0       (_handshake_buffer6_out0),
    .out0_valid (_handshake_buffer6_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer7 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out61)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out61_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer7_in0_ready),
  //.out0       (_handshake_buffer7_out0),
    .out0_valid (_handshake_buffer7_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer8 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out60)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out60_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer8_in0_ready),
  //.out0       (_handshake_buffer8_out0),
    .out0_valid (_handshake_buffer8_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer9 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out59)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out59_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer9_in0_ready),
  //.out0       (_handshake_buffer9_out0),
    .out0_valid (_handshake_buffer9_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer10 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out58)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out58_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer10_in0_ready),
  //.out0       (_handshake_buffer10_out0),
    .out0_valid (_handshake_buffer10_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer11 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out57)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out57_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer11_in0_ready),
  //.out0       (_handshake_buffer11_out0),
    .out0_valid (_handshake_buffer11_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer12 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out56)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out56_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer12_in0_ready),
  //.out0       (_handshake_buffer12_out0),
    .out0_valid (_handshake_buffer12_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer13 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out55)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out55_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join5_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer13_in0_ready),
  //.out0       (_handshake_buffer13_out0),
    .out0_valid (_handshake_buffer13_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer14 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out54)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out54_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join4_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer14_in0_ready),
  //.out0       (_handshake_buffer14_out0),
    .out0_valid (_handshake_buffer14_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer15 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out53)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out53_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join3_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer15_in0_ready),
  //.out0       (_handshake_buffer15_out0),
    .out0_valid (_handshake_buffer15_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer16 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out52)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out52_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer16_in0_ready),
  //.out0       (_handshake_buffer16_out0),
    .out0_valid (_handshake_buffer16_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer17 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out51)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out51_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer17_in0_ready),
  //.out0       (_handshake_buffer17_out0),
    .out0_valid (_handshake_buffer17_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer18 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out50)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out50_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store0_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer18_in0_ready),
  //.out0       (_handshake_buffer18_out0),
    .out0_valid (_handshake_buffer18_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer19 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out49)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out49_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in0_ready),
    .in0_ready  (_handshake_buffer19_in0_ready),
  //.out0       (_handshake_buffer19_out0),
    .out0_valid (_handshake_buffer19_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer20 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out48)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out48_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant48_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer20_in0_ready),
  //.out0       (_handshake_buffer20_out0),
    .out0_valid (_handshake_buffer20_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer21 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out47)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out47_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant47_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer21_in0_ready),
  //.out0       (_handshake_buffer21_out0),
    .out0_valid (_handshake_buffer21_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer22 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out46)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out46_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant46_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer22_in0_ready),
  //.out0       (_handshake_buffer22_out0),
    .out0_valid (_handshake_buffer22_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer23 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out45)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out45_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant45_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer23_in0_ready),
  //.out0       (_handshake_buffer23_out0),
    .out0_valid (_handshake_buffer23_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer24 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out44)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out44_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant44_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer24_in0_ready),
  //.out0       (_handshake_buffer24_out0),
    .out0_valid (_handshake_buffer24_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer25 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out43)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out43_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant43_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer25_in0_ready),
  //.out0       (_handshake_buffer25_out0),
    .out0_valid (_handshake_buffer25_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer26 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out42)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out42_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant42_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer26_in0_ready),
  //.out0       (_handshake_buffer26_out0),
    .out0_valid (_handshake_buffer26_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer27 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out41)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out41_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant41_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer27_in0_ready),
  //.out0       (_handshake_buffer27_out0),
    .out0_valid (_handshake_buffer27_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer28 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out40)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out40_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant40_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer28_in0_ready),
  //.out0       (_handshake_buffer28_out0),
    .out0_valid (_handshake_buffer28_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer29 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out39)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out39_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant39_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer29_in0_ready),
  //.out0       (_handshake_buffer29_out0),
    .out0_valid (_handshake_buffer29_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer30 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out38)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out38_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant38_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer30_in0_ready),
  //.out0       (_handshake_buffer30_out0),
    .out0_valid (_handshake_buffer30_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer31 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out37)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out37_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant37_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer31_in0_ready),
  //.out0       (_handshake_buffer31_out0),
    .out0_valid (_handshake_buffer31_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer32 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out36)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out36_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant36_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer32_in0_ready),
  //.out0       (_handshake_buffer32_out0),
    .out0_valid (_handshake_buffer32_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer33 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out35)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out35_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant35_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer33_in0_ready),
  //.out0       (_handshake_buffer33_out0),
    .out0_valid (_handshake_buffer33_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer34 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out34)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out34_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant34_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer34_in0_ready),
  //.out0       (_handshake_buffer34_out0),
    .out0_valid (_handshake_buffer34_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer35 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out33)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out33_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant33_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer35_in0_ready),
  //.out0       (_handshake_buffer35_out0),
    .out0_valid (_handshake_buffer35_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer36 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out32)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out32_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant32_ctrl_ready),
    .in0_ready  (_handshake_buffer36_in0_ready),
  //.out0       (_handshake_buffer36_out0),
    .out0_valid (_handshake_buffer36_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer37 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out31)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out31_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant31_ctrl_ready),
    .in0_ready  (_handshake_buffer37_in0_ready),
  //.out0       (_handshake_buffer37_out0),
    .out0_valid (_handshake_buffer37_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer38 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out30)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out30_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant30_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:12:15
    .in0_ready  (_handshake_buffer38_in0_ready),
  //.out0       (_handshake_buffer38_out0),
    .out0_valid (_handshake_buffer38_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer39 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out29)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out29_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant29_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:11:15
    .in0_ready  (_handshake_buffer39_in0_ready),
  //.out0       (_handshake_buffer39_out0),
    .out0_valid (_handshake_buffer39_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer40 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out28)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out28_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant28_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:10:15
    .in0_ready  (_handshake_buffer40_in0_ready),
  //.out0       (_handshake_buffer40_out0),
    .out0_valid (_handshake_buffer40_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer41 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out27)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out27_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant27_ctrl_ready),
    .in0_ready  (_handshake_buffer41_in0_ready),
  //.out0       (_handshake_buffer41_out0),
    .out0_valid (_handshake_buffer41_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer42 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out26)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out26_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant26_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:8:16
    .in0_ready  (_handshake_buffer42_in0_ready),
  //.out0       (_handshake_buffer42_out0),
    .out0_valid (_handshake_buffer42_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer43 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out25)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out25_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant25_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:7:16
    .in0_ready  (_handshake_buffer43_in0_ready),
  //.out0       (_handshake_buffer43_out0),
    .out0_valid (_handshake_buffer43_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer44 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out24)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out24_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant24_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:6:17
    .in0_ready  (_handshake_buffer44_in0_ready),
  //.out0       (_handshake_buffer44_out0),
    .out0_valid (_handshake_buffer44_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer45 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out23)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out23_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant23_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:5:17
    .in0_ready  (_handshake_buffer45_in0_ready),
  //.out0       (_handshake_buffer45_out0),
    .out0_valid (_handshake_buffer45_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer46 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out22)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out22_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant22_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:4:17
    .in0_ready  (_handshake_buffer46_in0_ready),
  //.out0       (_handshake_buffer46_out0),
    .out0_valid (_handshake_buffer46_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer47 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out21)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out21_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant21_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:3:17
    .in0_ready  (_handshake_buffer47_in0_ready),
  //.out0       (_handshake_buffer47_out0),
    .out0_valid (_handshake_buffer47_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer48 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out20)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out20_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant20_ctrl_ready),
    .in0_ready  (_handshake_buffer48_in0_ready),
  //.out0       (_handshake_buffer48_out0),
    .out0_valid (_handshake_buffer48_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer49 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out19)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out19_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant19_ctrl_ready),
    .in0_ready  (_handshake_buffer49_in0_ready),
  //.out0       (_handshake_buffer49_out0),
    .out0_valid (_handshake_buffer49_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer50 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out18)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out18_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant18_ctrl_ready),
    .in0_ready  (_handshake_buffer50_in0_ready),
  //.out0       (_handshake_buffer50_out0),
    .out0_valid (_handshake_buffer50_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer51 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out17)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out17_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant17_ctrl_ready),
    .in0_ready  (_handshake_buffer51_in0_ready),
  //.out0       (_handshake_buffer51_out0),
    .out0_valid (_handshake_buffer51_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer52 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out16)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out16_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant16_ctrl_ready),
    .in0_ready  (_handshake_buffer52_in0_ready),
  //.out0       (_handshake_buffer52_out0),
    .out0_valid (_handshake_buffer52_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer53 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out15)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out15_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant15_ctrl_ready),
    .in0_ready  (_handshake_buffer53_in0_ready),
  //.out0       (_handshake_buffer53_out0),
    .out0_valid (_handshake_buffer53_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer54 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out14)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out14_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant14_ctrl_ready),
    .in0_ready  (_handshake_buffer54_in0_ready),
  //.out0       (_handshake_buffer54_out0),
    .out0_valid (_handshake_buffer54_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer55 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out13)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out13_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant13_ctrl_ready),
    .in0_ready  (_handshake_buffer55_in0_ready),
  //.out0       (_handshake_buffer55_out0),
    .out0_valid (_handshake_buffer55_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer56 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out12)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out12_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant12_ctrl_ready),
    .in0_ready  (_handshake_buffer56_in0_ready),
  //.out0       (_handshake_buffer56_out0),
    .out0_valid (_handshake_buffer56_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer57 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out11)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out11_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant11_ctrl_ready),
    .in0_ready  (_handshake_buffer57_in0_ready),
  //.out0       (_handshake_buffer57_out0),
    .out0_valid (_handshake_buffer57_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer58 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out10)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out10_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant10_ctrl_ready),
    .in0_ready  (_handshake_buffer58_in0_ready),
  //.out0       (_handshake_buffer58_out0),
    .out0_valid (_handshake_buffer58_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer59 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out9)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out9_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant9_ctrl_ready),
    .in0_ready  (_handshake_buffer59_in0_ready),
  //.out0       (_handshake_buffer59_out0),
    .out0_valid (_handshake_buffer59_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer60 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out8)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out8_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant8_ctrl_ready),
    .in0_ready  (_handshake_buffer60_in0_ready),
  //.out0       (_handshake_buffer60_out0),
    .out0_valid (_handshake_buffer60_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer61 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out7)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out7_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant7_ctrl_ready),
    .in0_ready  (_handshake_buffer61_in0_ready),
  //.out0       (_handshake_buffer61_out0),
    .out0_valid (_handshake_buffer61_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer62 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out6)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out6_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant6_ctrl_ready),
    .in0_ready  (_handshake_buffer62_in0_ready),
  //.out0       (_handshake_buffer62_out0),
    .out0_valid (_handshake_buffer62_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer63 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out5)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out5_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant5_ctrl_ready),
    .in0_ready  (_handshake_buffer63_in0_ready),
  //.out0       (_handshake_buffer63_out0),
    .out0_valid (_handshake_buffer63_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer64 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out4)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out4_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant4_ctrl_ready),
    .in0_ready  (_handshake_buffer64_in0_ready),
  //.out0       (_handshake_buffer64_out0),
    .out0_valid (_handshake_buffer64_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer65 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out3)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out3_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant3_ctrl_ready),
    .in0_ready  (_handshake_buffer65_in0_ready),
  //.out0       (_handshake_buffer65_out0),
    .out0_valid (_handshake_buffer65_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer66 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out2)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out2_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant2_ctrl_ready),
    .in0_ready  (_handshake_buffer66_in0_ready),
  //.out0       (_handshake_buffer66_out0),
    .out0_valid (_handshake_buffer66_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer67 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out1)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out1_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant1_ctrl_ready),
    .in0_ready  (_handshake_buffer67_in0_ready),
  //.out0       (_handshake_buffer67_out0),
    .out0_valid (_handshake_buffer67_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer68 (	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in0        (_handshake_fork0_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_fork0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant0_ctrl_ready),
    .in0_ready  (_handshake_buffer68_in0_ready),
  //.out0       (_handshake_buffer68_out0),
    .out0_valid (_handshake_buffer68_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:2:3
  handshake_memory_out_ui32_id0 handshake_memory0 (
    .stData0        (_handshake_buffer289_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData0_valid  (_handshake_buffer289_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr0        (_handshake_buffer288_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr0_valid  (_handshake_buffer288_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData1        (_handshake_buffer295_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData1_valid  (_handshake_buffer295_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr1        (_handshake_buffer294_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr1_valid  (_handshake_buffer294_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData2        (_handshake_buffer301_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData2_valid  (_handshake_buffer301_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr2        (_handshake_buffer300_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr2_valid  (_handshake_buffer300_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData3        (_handshake_buffer307_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData3_valid  (_handshake_buffer307_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr3        (_handshake_buffer306_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr3_valid  (_handshake_buffer306_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData4        (_handshake_buffer313_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData4_valid  (_handshake_buffer313_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr4        (_handshake_buffer312_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr4_valid  (_handshake_buffer312_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData5        (_handshake_buffer319_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData5_valid  (_handshake_buffer319_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr5        (_handshake_buffer318_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr5_valid  (_handshake_buffer318_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData6        (_handshake_buffer325_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData6_valid  (_handshake_buffer325_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr6        (_handshake_buffer324_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr6_valid  (_handshake_buffer324_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData7        (_handshake_buffer331_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData7_valid  (_handshake_buffer331_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr7        (_handshake_buffer330_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr7_valid  (_handshake_buffer330_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData8        (_handshake_buffer337_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData8_valid  (_handshake_buffer337_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr8        (_handshake_buffer336_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr8_valid  (_handshake_buffer336_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData9        (_handshake_buffer343_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData9_valid  (_handshake_buffer343_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr9        (_handshake_buffer342_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr9_valid  (_handshake_buffer342_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData10       (_handshake_buffer349_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData10_valid (_handshake_buffer349_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr10       (_handshake_buffer348_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr10_valid (_handshake_buffer348_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData11       (_handshake_buffer355_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData11_valid (_handshake_buffer355_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr11       (_handshake_buffer354_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr11_valid (_handshake_buffer354_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData12       (_handshake_buffer361_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData12_valid (_handshake_buffer361_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr12       (_handshake_buffer360_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr12_valid (_handshake_buffer360_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData13       (_handshake_buffer367_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData13_valid (_handshake_buffer367_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr13       (_handshake_buffer366_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr13_valid (_handshake_buffer366_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData14       (_handshake_buffer373_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData14_valid (_handshake_buffer373_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr14       (_handshake_buffer372_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr14_valid (_handshake_buffer372_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData15       (_handshake_buffer379_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stData15_valid (_handshake_buffer379_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr15       (_handshake_buffer378_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .stAddr15_valid (_handshake_buffer378_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ldAddr0        (_handshake_buffer468_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .ldAddr0_valid  (_handshake_buffer468_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .clock          (clock),
    .reset          (reset),
    .ldData0_ready  (_handshake_buffer86_in0_ready),
    .stDone0_ready  (_handshake_buffer85_in0_ready),
    .stDone1_ready  (_handshake_buffer84_in0_ready),
    .stDone2_ready  (_handshake_buffer83_in0_ready),
    .stDone3_ready  (_handshake_buffer82_in0_ready),
    .stDone4_ready  (_handshake_buffer81_in0_ready),
    .stDone5_ready  (_handshake_buffer80_in0_ready),
    .stDone6_ready  (_handshake_buffer79_in0_ready),
    .stDone7_ready  (_handshake_buffer78_in0_ready),
    .stDone8_ready  (_handshake_buffer77_in0_ready),
    .stDone9_ready  (_handshake_buffer76_in0_ready),
    .stDone10_ready (_handshake_buffer75_in0_ready),
    .stDone11_ready (_handshake_buffer74_in0_ready),
    .stDone12_ready (_handshake_buffer73_in0_ready),
    .stDone13_ready (_handshake_buffer72_in0_ready),
    .stDone14_ready (_handshake_buffer71_in0_ready),
    .stDone15_ready (_handshake_buffer70_in0_ready),
    .ldDone0_ready  (_handshake_buffer69_in0_ready),
    .stData0_ready  (_handshake_memory0_stData0_ready),
    .stAddr0_ready  (_handshake_memory0_stAddr0_ready),
    .stData1_ready  (_handshake_memory0_stData1_ready),
    .stAddr1_ready  (_handshake_memory0_stAddr1_ready),
    .stData2_ready  (_handshake_memory0_stData2_ready),
    .stAddr2_ready  (_handshake_memory0_stAddr2_ready),
    .stData3_ready  (_handshake_memory0_stData3_ready),
    .stAddr3_ready  (_handshake_memory0_stAddr3_ready),
    .stData4_ready  (_handshake_memory0_stData4_ready),
    .stAddr4_ready  (_handshake_memory0_stAddr4_ready),
    .stData5_ready  (_handshake_memory0_stData5_ready),
    .stAddr5_ready  (_handshake_memory0_stAddr5_ready),
    .stData6_ready  (_handshake_memory0_stData6_ready),
    .stAddr6_ready  (_handshake_memory0_stAddr6_ready),
    .stData7_ready  (_handshake_memory0_stData7_ready),
    .stAddr7_ready  (_handshake_memory0_stAddr7_ready),
    .stData8_ready  (_handshake_memory0_stData8_ready),
    .stAddr8_ready  (_handshake_memory0_stAddr8_ready),
    .stData9_ready  (_handshake_memory0_stData9_ready),
    .stAddr9_ready  (_handshake_memory0_stAddr9_ready),
    .stData10_ready (_handshake_memory0_stData10_ready),
    .stAddr10_ready (_handshake_memory0_stAddr10_ready),
    .stData11_ready (_handshake_memory0_stData11_ready),
    .stAddr11_ready (_handshake_memory0_stAddr11_ready),
    .stData12_ready (_handshake_memory0_stData12_ready),
    .stAddr12_ready (_handshake_memory0_stAddr12_ready),
    .stData13_ready (_handshake_memory0_stData13_ready),
    .stAddr13_ready (_handshake_memory0_stAddr13_ready),
    .stData14_ready (_handshake_memory0_stData14_ready),
    .stAddr14_ready (_handshake_memory0_stAddr14_ready),
    .stData15_ready (_handshake_memory0_stData15_ready),
    .stAddr15_ready (_handshake_memory0_stAddr15_ready),
    .ldAddr0_ready  (_handshake_memory0_ldAddr0_ready),
    .ldData0        (_handshake_memory0_ldData0),
    .ldData0_valid  (_handshake_memory0_ldData0_valid),
  //.stDone0        (_handshake_memory0_stDone0),
    .stDone0_valid  (_handshake_memory0_stDone0_valid),
  //.stDone1        (_handshake_memory0_stDone1),
    .stDone1_valid  (_handshake_memory0_stDone1_valid),
  //.stDone2        (_handshake_memory0_stDone2),
    .stDone2_valid  (_handshake_memory0_stDone2_valid),
  //.stDone3        (_handshake_memory0_stDone3),
    .stDone3_valid  (_handshake_memory0_stDone3_valid),
  //.stDone4        (_handshake_memory0_stDone4),
    .stDone4_valid  (_handshake_memory0_stDone4_valid),
  //.stDone5        (_handshake_memory0_stDone5),
    .stDone5_valid  (_handshake_memory0_stDone5_valid),
  //.stDone6        (_handshake_memory0_stDone6),
    .stDone6_valid  (_handshake_memory0_stDone6_valid),
  //.stDone7        (_handshake_memory0_stDone7),
    .stDone7_valid  (_handshake_memory0_stDone7_valid),
  //.stDone8        (_handshake_memory0_stDone8),
    .stDone8_valid  (_handshake_memory0_stDone8_valid),
  //.stDone9        (_handshake_memory0_stDone9),
    .stDone9_valid  (_handshake_memory0_stDone9_valid),
  //.stDone10       (_handshake_memory0_stDone10),
    .stDone10_valid (_handshake_memory0_stDone10_valid),
  //.stDone11       (_handshake_memory0_stDone11),
    .stDone11_valid (_handshake_memory0_stDone11_valid),
  //.stDone12       (_handshake_memory0_stDone12),
    .stDone12_valid (_handshake_memory0_stDone12_valid),
  //.stDone13       (_handshake_memory0_stDone13),
    .stDone13_valid (_handshake_memory0_stDone13_valid),
  //.stDone14       (_handshake_memory0_stDone14),
    .stDone14_valid (_handshake_memory0_stDone14_valid),
  //.stDone15       (_handshake_memory0_stDone15),
    .stDone15_valid (_handshake_memory0_stDone15_valid),
  //.ldDone0        (_handshake_memory0_ldDone0),
    .ldDone0_valid  (_handshake_memory0_ldDone0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer69 (
  //.in0        (_handshake_memory0_ldDone0)
    .in0_valid  (_handshake_memory0_ldDone0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join16_in1_ready),
    .in0_ready  (_handshake_buffer69_in0_ready),
  //.out0       (_handshake_buffer69_out0),
    .out0_valid (_handshake_buffer69_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer70 (
  //.in0        (_handshake_memory0_stDone15)
    .in0_valid  (_handshake_memory0_stDone15_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in16_ready),
    .in0_ready  (_handshake_buffer70_in0_ready),
  //.out0       (_handshake_buffer70_out0),
    .out0_valid (_handshake_buffer70_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer71 (
  //.in0        (_handshake_memory0_stDone14)
    .in0_valid  (_handshake_memory0_stDone14_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork1_in0_ready),
    .in0_ready  (_handshake_buffer71_in0_ready),
  //.out0       (_handshake_buffer71_out0),
    .out0_valid (_handshake_buffer71_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer72 (
  //.in0        (_handshake_memory0_stDone13)
    .in0_valid  (_handshake_memory0_stDone13_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork2_in0_ready),
    .in0_ready  (_handshake_buffer72_in0_ready),
  //.out0       (_handshake_buffer72_out0),
    .out0_valid (_handshake_buffer72_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer73 (
  //.in0        (_handshake_memory0_stDone12)
    .in0_valid  (_handshake_memory0_stDone12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork3_in0_ready),
    .in0_ready  (_handshake_buffer73_in0_ready),
  //.out0       (_handshake_buffer73_out0),
    .out0_valid (_handshake_buffer73_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer74 (
  //.in0        (_handshake_memory0_stDone11)
    .in0_valid  (_handshake_memory0_stDone11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork4_in0_ready),
    .in0_ready  (_handshake_buffer74_in0_ready),
  //.out0       (_handshake_buffer74_out0),
    .out0_valid (_handshake_buffer74_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer75 (
  //.in0        (_handshake_memory0_stDone10)
    .in0_valid  (_handshake_memory0_stDone10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork5_in0_ready),
    .in0_ready  (_handshake_buffer75_in0_ready),
  //.out0       (_handshake_buffer75_out0),
    .out0_valid (_handshake_buffer75_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer76 (
  //.in0        (_handshake_memory0_stDone9)
    .in0_valid  (_handshake_memory0_stDone9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork6_in0_ready),
    .in0_ready  (_handshake_buffer76_in0_ready),
  //.out0       (_handshake_buffer76_out0),
    .out0_valid (_handshake_buffer76_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer77 (
  //.in0        (_handshake_memory0_stDone8)
    .in0_valid  (_handshake_memory0_stDone8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork7_in0_ready),
    .in0_ready  (_handshake_buffer77_in0_ready),
  //.out0       (_handshake_buffer77_out0),
    .out0_valid (_handshake_buffer77_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer78 (
  //.in0        (_handshake_memory0_stDone7)
    .in0_valid  (_handshake_memory0_stDone7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork8_in0_ready),
    .in0_ready  (_handshake_buffer78_in0_ready),
  //.out0       (_handshake_buffer78_out0),
    .out0_valid (_handshake_buffer78_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer79 (
  //.in0        (_handshake_memory0_stDone6)
    .in0_valid  (_handshake_memory0_stDone6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork9_in0_ready),
    .in0_ready  (_handshake_buffer79_in0_ready),
  //.out0       (_handshake_buffer79_out0),
    .out0_valid (_handshake_buffer79_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer80 (
  //.in0        (_handshake_memory0_stDone5)
    .in0_valid  (_handshake_memory0_stDone5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork10_in0_ready),
    .in0_ready  (_handshake_buffer80_in0_ready),
  //.out0       (_handshake_buffer80_out0),
    .out0_valid (_handshake_buffer80_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer81 (
  //.in0        (_handshake_memory0_stDone4)
    .in0_valid  (_handshake_memory0_stDone4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork11_in0_ready),
    .in0_ready  (_handshake_buffer81_in0_ready),
  //.out0       (_handshake_buffer81_out0),
    .out0_valid (_handshake_buffer81_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer82 (
  //.in0        (_handshake_memory0_stDone3)
    .in0_valid  (_handshake_memory0_stDone3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork12_in0_ready),
    .in0_ready  (_handshake_buffer82_in0_ready),
  //.out0       (_handshake_buffer82_out0),
    .out0_valid (_handshake_buffer82_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer83 (
  //.in0        (_handshake_memory0_stDone2)
    .in0_valid  (_handshake_memory0_stDone2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork13_in0_ready),
    .in0_ready  (_handshake_buffer83_in0_ready),
  //.out0       (_handshake_buffer83_out0),
    .out0_valid (_handshake_buffer83_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer84 (
  //.in0        (_handshake_memory0_stDone1)
    .in0_valid  (_handshake_memory0_stDone1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork14_in0_ready),
    .in0_ready  (_handshake_buffer84_in0_ready),
  //.out0       (_handshake_buffer84_out0),
    .out0_valid (_handshake_buffer84_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer85 (
  //.in0        (_handshake_memory0_stDone0)
    .in0_valid  (_handshake_memory0_stDone0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork15_in0_ready),
    .in0_ready  (_handshake_buffer85_in0_ready),
  //.out0       (_handshake_buffer85_out0),
    .out0_valid (_handshake_buffer85_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer86 (
    .in0        (_handshake_memory0_ldData0),
    .in0_valid  (_handshake_memory0_ldData0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_load0_dataFromMem_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer86_in0_ready),
    .out0       (_handshake_buffer86_out0),
    .out0_valid (_handshake_buffer86_out0_valid)
  );
  handshake_fork_1ins_2outs_ctrl handshake_fork1 (
  //.in0        (_handshake_buffer71_out0)
    .in0_valid  (_handshake_buffer71_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer88_in0_ready),
    .out1_ready (_handshake_buffer87_in0_ready),
    .in0_ready  (_handshake_fork1_in0_ready),
  //.out0       (_handshake_fork1_out0),
    .out0_valid (_handshake_fork1_out0_valid),
  //.out1       (_handshake_fork1_out1),
    .out1_valid (_handshake_fork1_out1_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer87 (
  //.in0        (_handshake_fork1_out1)
    .in0_valid  (_handshake_fork1_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in15_ready),
    .in0_ready  (_handshake_buffer87_in0_ready),
  //.out0       (_handshake_buffer87_out0),
    .out0_valid (_handshake_buffer87_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer88 (
  //.in0        (_handshake_fork1_out0)
    .in0_valid  (_handshake_fork1_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in15_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer88_in0_ready),
  //.out0       (_handshake_buffer88_out0),
    .out0_valid (_handshake_buffer88_out0_valid)
  );
  handshake_fork_1ins_3outs_ctrl handshake_fork2 (
  //.in0        (_handshake_buffer72_out0)
    .in0_valid  (_handshake_buffer72_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer91_in0_ready),
    .out1_ready (_handshake_buffer90_in0_ready),
    .out2_ready (_handshake_buffer89_in0_ready),
    .in0_ready  (_handshake_fork2_in0_ready),
  //.out0       (_handshake_fork2_out0),
    .out0_valid (_handshake_fork2_out0_valid),
  //.out1       (_handshake_fork2_out1),
    .out1_valid (_handshake_fork2_out1_valid),
  //.out2       (_handshake_fork2_out2),
    .out2_valid (_handshake_fork2_out2_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer89 (
  //.in0        (_handshake_fork2_out2)
    .in0_valid  (_handshake_fork2_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in14_ready),
    .in0_ready  (_handshake_buffer89_in0_ready),
  //.out0       (_handshake_buffer89_out0),
    .out0_valid (_handshake_buffer89_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer90 (
  //.in0        (_handshake_fork2_out1)
    .in0_valid  (_handshake_fork2_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in14_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer90_in0_ready),
  //.out0       (_handshake_buffer90_out0),
    .out0_valid (_handshake_buffer90_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer91 (
  //.in0        (_handshake_fork2_out0)
    .in0_valid  (_handshake_fork2_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in14_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer91_in0_ready),
  //.out0       (_handshake_buffer91_out0),
    .out0_valid (_handshake_buffer91_out0_valid)
  );
  handshake_fork_1ins_4outs_ctrl handshake_fork3 (
  //.in0        (_handshake_buffer73_out0)
    .in0_valid  (_handshake_buffer73_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer95_in0_ready),
    .out1_ready (_handshake_buffer94_in0_ready),
    .out2_ready (_handshake_buffer93_in0_ready),
    .out3_ready (_handshake_buffer92_in0_ready),
    .in0_ready  (_handshake_fork3_in0_ready),
  //.out0       (_handshake_fork3_out0),
    .out0_valid (_handshake_fork3_out0_valid),
  //.out1       (_handshake_fork3_out1),
    .out1_valid (_handshake_fork3_out1_valid),
  //.out2       (_handshake_fork3_out2),
    .out2_valid (_handshake_fork3_out2_valid),
  //.out3       (_handshake_fork3_out3),
    .out3_valid (_handshake_fork3_out3_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer92 (
  //.in0        (_handshake_fork3_out3)
    .in0_valid  (_handshake_fork3_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in13_ready),
    .in0_ready  (_handshake_buffer92_in0_ready),
  //.out0       (_handshake_buffer92_out0),
    .out0_valid (_handshake_buffer92_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer93 (
  //.in0        (_handshake_fork3_out2)
    .in0_valid  (_handshake_fork3_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in13_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer93_in0_ready),
  //.out0       (_handshake_buffer93_out0),
    .out0_valid (_handshake_buffer93_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer94 (
  //.in0        (_handshake_fork3_out1)
    .in0_valid  (_handshake_fork3_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in13_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer94_in0_ready),
  //.out0       (_handshake_buffer94_out0),
    .out0_valid (_handshake_buffer94_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer95 (
  //.in0        (_handshake_fork3_out0)
    .in0_valid  (_handshake_fork3_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in13_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer95_in0_ready),
  //.out0       (_handshake_buffer95_out0),
    .out0_valid (_handshake_buffer95_out0_valid)
  );
  handshake_fork_1ins_5outs_ctrl handshake_fork4 (
  //.in0        (_handshake_buffer74_out0)
    .in0_valid  (_handshake_buffer74_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer100_in0_ready),
    .out1_ready (_handshake_buffer99_in0_ready),
    .out2_ready (_handshake_buffer98_in0_ready),
    .out3_ready (_handshake_buffer97_in0_ready),
    .out4_ready (_handshake_buffer96_in0_ready),
    .in0_ready  (_handshake_fork4_in0_ready),
  //.out0       (_handshake_fork4_out0),
    .out0_valid (_handshake_fork4_out0_valid),
  //.out1       (_handshake_fork4_out1),
    .out1_valid (_handshake_fork4_out1_valid),
  //.out2       (_handshake_fork4_out2),
    .out2_valid (_handshake_fork4_out2_valid),
  //.out3       (_handshake_fork4_out3),
    .out3_valid (_handshake_fork4_out3_valid),
  //.out4       (_handshake_fork4_out4),
    .out4_valid (_handshake_fork4_out4_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer96 (
  //.in0        (_handshake_fork4_out4)
    .in0_valid  (_handshake_fork4_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in12_ready),
    .in0_ready  (_handshake_buffer96_in0_ready),
  //.out0       (_handshake_buffer96_out0),
    .out0_valid (_handshake_buffer96_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer97 (
  //.in0        (_handshake_fork4_out3)
    .in0_valid  (_handshake_fork4_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in12_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer97_in0_ready),
  //.out0       (_handshake_buffer97_out0),
    .out0_valid (_handshake_buffer97_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer98 (
  //.in0        (_handshake_fork4_out2)
    .in0_valid  (_handshake_fork4_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in12_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer98_in0_ready),
  //.out0       (_handshake_buffer98_out0),
    .out0_valid (_handshake_buffer98_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer99 (
  //.in0        (_handshake_fork4_out1)
    .in0_valid  (_handshake_fork4_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in12_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer99_in0_ready),
  //.out0       (_handshake_buffer99_out0),
    .out0_valid (_handshake_buffer99_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer100 (
  //.in0        (_handshake_fork4_out0)
    .in0_valid  (_handshake_fork4_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in12_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer100_in0_ready),
  //.out0       (_handshake_buffer100_out0),
    .out0_valid (_handshake_buffer100_out0_valid)
  );
  handshake_fork_1ins_6outs_ctrl handshake_fork5 (
  //.in0        (_handshake_buffer75_out0)
    .in0_valid  (_handshake_buffer75_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer106_in0_ready),
    .out1_ready (_handshake_buffer105_in0_ready),
    .out2_ready (_handshake_buffer104_in0_ready),
    .out3_ready (_handshake_buffer103_in0_ready),
    .out4_ready (_handshake_buffer102_in0_ready),
    .out5_ready (_handshake_buffer101_in0_ready),
    .in0_ready  (_handshake_fork5_in0_ready),
  //.out0       (_handshake_fork5_out0),
    .out0_valid (_handshake_fork5_out0_valid),
  //.out1       (_handshake_fork5_out1),
    .out1_valid (_handshake_fork5_out1_valid),
  //.out2       (_handshake_fork5_out2),
    .out2_valid (_handshake_fork5_out2_valid),
  //.out3       (_handshake_fork5_out3),
    .out3_valid (_handshake_fork5_out3_valid),
  //.out4       (_handshake_fork5_out4),
    .out4_valid (_handshake_fork5_out4_valid),
  //.out5       (_handshake_fork5_out5),
    .out5_valid (_handshake_fork5_out5_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer101 (
  //.in0        (_handshake_fork5_out5)
    .in0_valid  (_handshake_fork5_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in11_ready),
    .in0_ready  (_handshake_buffer101_in0_ready),
  //.out0       (_handshake_buffer101_out0),
    .out0_valid (_handshake_buffer101_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer102 (
  //.in0        (_handshake_fork5_out4)
    .in0_valid  (_handshake_fork5_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in11_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer102_in0_ready),
  //.out0       (_handshake_buffer102_out0),
    .out0_valid (_handshake_buffer102_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer103 (
  //.in0        (_handshake_fork5_out3)
    .in0_valid  (_handshake_fork5_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in11_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer103_in0_ready),
  //.out0       (_handshake_buffer103_out0),
    .out0_valid (_handshake_buffer103_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer104 (
  //.in0        (_handshake_fork5_out2)
    .in0_valid  (_handshake_fork5_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in11_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer104_in0_ready),
  //.out0       (_handshake_buffer104_out0),
    .out0_valid (_handshake_buffer104_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer105 (
  //.in0        (_handshake_fork5_out1)
    .in0_valid  (_handshake_fork5_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in11_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer105_in0_ready),
  //.out0       (_handshake_buffer105_out0),
    .out0_valid (_handshake_buffer105_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer106 (
  //.in0        (_handshake_fork5_out0)
    .in0_valid  (_handshake_fork5_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in11_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer106_in0_ready),
  //.out0       (_handshake_buffer106_out0),
    .out0_valid (_handshake_buffer106_out0_valid)
  );
  handshake_fork_1ins_7outs_ctrl handshake_fork6 (
  //.in0        (_handshake_buffer76_out0)
    .in0_valid  (_handshake_buffer76_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer113_in0_ready),
    .out1_ready (_handshake_buffer112_in0_ready),
    .out2_ready (_handshake_buffer111_in0_ready),
    .out3_ready (_handshake_buffer110_in0_ready),
    .out4_ready (_handshake_buffer109_in0_ready),
    .out5_ready (_handshake_buffer108_in0_ready),
    .out6_ready (_handshake_buffer107_in0_ready),
    .in0_ready  (_handshake_fork6_in0_ready),
  //.out0       (_handshake_fork6_out0),
    .out0_valid (_handshake_fork6_out0_valid),
  //.out1       (_handshake_fork6_out1),
    .out1_valid (_handshake_fork6_out1_valid),
  //.out2       (_handshake_fork6_out2),
    .out2_valid (_handshake_fork6_out2_valid),
  //.out3       (_handshake_fork6_out3),
    .out3_valid (_handshake_fork6_out3_valid),
  //.out4       (_handshake_fork6_out4),
    .out4_valid (_handshake_fork6_out4_valid),
  //.out5       (_handshake_fork6_out5),
    .out5_valid (_handshake_fork6_out5_valid),
  //.out6       (_handshake_fork6_out6),
    .out6_valid (_handshake_fork6_out6_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer107 (
  //.in0        (_handshake_fork6_out6)
    .in0_valid  (_handshake_fork6_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in10_ready),
    .in0_ready  (_handshake_buffer107_in0_ready),
  //.out0       (_handshake_buffer107_out0),
    .out0_valid (_handshake_buffer107_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer108 (
  //.in0        (_handshake_fork6_out5)
    .in0_valid  (_handshake_fork6_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in10_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer108_in0_ready),
  //.out0       (_handshake_buffer108_out0),
    .out0_valid (_handshake_buffer108_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer109 (
  //.in0        (_handshake_fork6_out4)
    .in0_valid  (_handshake_fork6_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in10_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer109_in0_ready),
  //.out0       (_handshake_buffer109_out0),
    .out0_valid (_handshake_buffer109_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer110 (
  //.in0        (_handshake_fork6_out3)
    .in0_valid  (_handshake_fork6_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in10_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer110_in0_ready),
  //.out0       (_handshake_buffer110_out0),
    .out0_valid (_handshake_buffer110_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer111 (
  //.in0        (_handshake_fork6_out2)
    .in0_valid  (_handshake_fork6_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in10_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer111_in0_ready),
  //.out0       (_handshake_buffer111_out0),
    .out0_valid (_handshake_buffer111_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer112 (
  //.in0        (_handshake_fork6_out1)
    .in0_valid  (_handshake_fork6_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in10_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer112_in0_ready),
  //.out0       (_handshake_buffer112_out0),
    .out0_valid (_handshake_buffer112_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer113 (
  //.in0        (_handshake_fork6_out0)
    .in0_valid  (_handshake_fork6_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in10_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer113_in0_ready),
  //.out0       (_handshake_buffer113_out0),
    .out0_valid (_handshake_buffer113_out0_valid)
  );
  handshake_fork_1ins_8outs_ctrl handshake_fork7 (
  //.in0        (_handshake_buffer77_out0)
    .in0_valid  (_handshake_buffer77_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer121_in0_ready),
    .out1_ready (_handshake_buffer120_in0_ready),
    .out2_ready (_handshake_buffer119_in0_ready),
    .out3_ready (_handshake_buffer118_in0_ready),
    .out4_ready (_handshake_buffer117_in0_ready),
    .out5_ready (_handshake_buffer116_in0_ready),
    .out6_ready (_handshake_buffer115_in0_ready),
    .out7_ready (_handshake_buffer114_in0_ready),
    .in0_ready  (_handshake_fork7_in0_ready),
  //.out0       (_handshake_fork7_out0),
    .out0_valid (_handshake_fork7_out0_valid),
  //.out1       (_handshake_fork7_out1),
    .out1_valid (_handshake_fork7_out1_valid),
  //.out2       (_handshake_fork7_out2),
    .out2_valid (_handshake_fork7_out2_valid),
  //.out3       (_handshake_fork7_out3),
    .out3_valid (_handshake_fork7_out3_valid),
  //.out4       (_handshake_fork7_out4),
    .out4_valid (_handshake_fork7_out4_valid),
  //.out5       (_handshake_fork7_out5),
    .out5_valid (_handshake_fork7_out5_valid),
  //.out6       (_handshake_fork7_out6),
    .out6_valid (_handshake_fork7_out6_valid),
  //.out7       (_handshake_fork7_out7),
    .out7_valid (_handshake_fork7_out7_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer114 (
  //.in0        (_handshake_fork7_out7)
    .in0_valid  (_handshake_fork7_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in9_ready),
    .in0_ready  (_handshake_buffer114_in0_ready),
  //.out0       (_handshake_buffer114_out0),
    .out0_valid (_handshake_buffer114_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer115 (
  //.in0        (_handshake_fork7_out6)
    .in0_valid  (_handshake_fork7_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer115_in0_ready),
  //.out0       (_handshake_buffer115_out0),
    .out0_valid (_handshake_buffer115_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer116 (
  //.in0        (_handshake_fork7_out5)
    .in0_valid  (_handshake_fork7_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer116_in0_ready),
  //.out0       (_handshake_buffer116_out0),
    .out0_valid (_handshake_buffer116_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer117 (
  //.in0        (_handshake_fork7_out4)
    .in0_valid  (_handshake_fork7_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer117_in0_ready),
  //.out0       (_handshake_buffer117_out0),
    .out0_valid (_handshake_buffer117_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer118 (
  //.in0        (_handshake_fork7_out3)
    .in0_valid  (_handshake_fork7_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer118_in0_ready),
  //.out0       (_handshake_buffer118_out0),
    .out0_valid (_handshake_buffer118_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer119 (
  //.in0        (_handshake_fork7_out2)
    .in0_valid  (_handshake_fork7_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer119_in0_ready),
  //.out0       (_handshake_buffer119_out0),
    .out0_valid (_handshake_buffer119_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer120 (
  //.in0        (_handshake_fork7_out1)
    .in0_valid  (_handshake_fork7_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer120_in0_ready),
  //.out0       (_handshake_buffer120_out0),
    .out0_valid (_handshake_buffer120_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer121 (
  //.in0        (_handshake_fork7_out0)
    .in0_valid  (_handshake_fork7_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in9_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer121_in0_ready),
  //.out0       (_handshake_buffer121_out0),
    .out0_valid (_handshake_buffer121_out0_valid)
  );
  handshake_fork_1ins_9outs_ctrl handshake_fork8 (
  //.in0        (_handshake_buffer78_out0)
    .in0_valid  (_handshake_buffer78_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer130_in0_ready),
    .out1_ready (_handshake_buffer129_in0_ready),
    .out2_ready (_handshake_buffer128_in0_ready),
    .out3_ready (_handshake_buffer127_in0_ready),
    .out4_ready (_handshake_buffer126_in0_ready),
    .out5_ready (_handshake_buffer125_in0_ready),
    .out6_ready (_handshake_buffer124_in0_ready),
    .out7_ready (_handshake_buffer123_in0_ready),
    .out8_ready (_handshake_buffer122_in0_ready),
    .in0_ready  (_handshake_fork8_in0_ready),
  //.out0       (_handshake_fork8_out0),
    .out0_valid (_handshake_fork8_out0_valid),
  //.out1       (_handshake_fork8_out1),
    .out1_valid (_handshake_fork8_out1_valid),
  //.out2       (_handshake_fork8_out2),
    .out2_valid (_handshake_fork8_out2_valid),
  //.out3       (_handshake_fork8_out3),
    .out3_valid (_handshake_fork8_out3_valid),
  //.out4       (_handshake_fork8_out4),
    .out4_valid (_handshake_fork8_out4_valid),
  //.out5       (_handshake_fork8_out5),
    .out5_valid (_handshake_fork8_out5_valid),
  //.out6       (_handshake_fork8_out6),
    .out6_valid (_handshake_fork8_out6_valid),
  //.out7       (_handshake_fork8_out7),
    .out7_valid (_handshake_fork8_out7_valid),
  //.out8       (_handshake_fork8_out8),
    .out8_valid (_handshake_fork8_out8_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer122 (
  //.in0        (_handshake_fork8_out8)
    .in0_valid  (_handshake_fork8_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in8_ready),
    .in0_ready  (_handshake_buffer122_in0_ready),
  //.out0       (_handshake_buffer122_out0),
    .out0_valid (_handshake_buffer122_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer123 (
  //.in0        (_handshake_fork8_out7)
    .in0_valid  (_handshake_fork8_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer123_in0_ready),
  //.out0       (_handshake_buffer123_out0),
    .out0_valid (_handshake_buffer123_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer124 (
  //.in0        (_handshake_fork8_out6)
    .in0_valid  (_handshake_fork8_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer124_in0_ready),
  //.out0       (_handshake_buffer124_out0),
    .out0_valid (_handshake_buffer124_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer125 (
  //.in0        (_handshake_fork8_out5)
    .in0_valid  (_handshake_fork8_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer125_in0_ready),
  //.out0       (_handshake_buffer125_out0),
    .out0_valid (_handshake_buffer125_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer126 (
  //.in0        (_handshake_fork8_out4)
    .in0_valid  (_handshake_fork8_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer126_in0_ready),
  //.out0       (_handshake_buffer126_out0),
    .out0_valid (_handshake_buffer126_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer127 (
  //.in0        (_handshake_fork8_out3)
    .in0_valid  (_handshake_fork8_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer127_in0_ready),
  //.out0       (_handshake_buffer127_out0),
    .out0_valid (_handshake_buffer127_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer128 (
  //.in0        (_handshake_fork8_out2)
    .in0_valid  (_handshake_fork8_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer128_in0_ready),
  //.out0       (_handshake_buffer128_out0),
    .out0_valid (_handshake_buffer128_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer129 (
  //.in0        (_handshake_fork8_out1)
    .in0_valid  (_handshake_fork8_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer129_in0_ready),
  //.out0       (_handshake_buffer129_out0),
    .out0_valid (_handshake_buffer129_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer130 (
  //.in0        (_handshake_fork8_out0)
    .in0_valid  (_handshake_fork8_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in8_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer130_in0_ready),
  //.out0       (_handshake_buffer130_out0),
    .out0_valid (_handshake_buffer130_out0_valid)
  );
  handshake_fork_1ins_10outs_ctrl handshake_fork9 (
  //.in0        (_handshake_buffer79_out0)
    .in0_valid  (_handshake_buffer79_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer140_in0_ready),
    .out1_ready (_handshake_buffer139_in0_ready),
    .out2_ready (_handshake_buffer138_in0_ready),
    .out3_ready (_handshake_buffer137_in0_ready),
    .out4_ready (_handshake_buffer136_in0_ready),
    .out5_ready (_handshake_buffer135_in0_ready),
    .out6_ready (_handshake_buffer134_in0_ready),
    .out7_ready (_handshake_buffer133_in0_ready),
    .out8_ready (_handshake_buffer132_in0_ready),
    .out9_ready (_handshake_buffer131_in0_ready),
    .in0_ready  (_handshake_fork9_in0_ready),
  //.out0       (_handshake_fork9_out0),
    .out0_valid (_handshake_fork9_out0_valid),
  //.out1       (_handshake_fork9_out1),
    .out1_valid (_handshake_fork9_out1_valid),
  //.out2       (_handshake_fork9_out2),
    .out2_valid (_handshake_fork9_out2_valid),
  //.out3       (_handshake_fork9_out3),
    .out3_valid (_handshake_fork9_out3_valid),
  //.out4       (_handshake_fork9_out4),
    .out4_valid (_handshake_fork9_out4_valid),
  //.out5       (_handshake_fork9_out5),
    .out5_valid (_handshake_fork9_out5_valid),
  //.out6       (_handshake_fork9_out6),
    .out6_valid (_handshake_fork9_out6_valid),
  //.out7       (_handshake_fork9_out7),
    .out7_valid (_handshake_fork9_out7_valid),
  //.out8       (_handshake_fork9_out8),
    .out8_valid (_handshake_fork9_out8_valid),
  //.out9       (_handshake_fork9_out9),
    .out9_valid (_handshake_fork9_out9_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer131 (
  //.in0        (_handshake_fork9_out9)
    .in0_valid  (_handshake_fork9_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in7_ready),
    .in0_ready  (_handshake_buffer131_in0_ready),
  //.out0       (_handshake_buffer131_out0),
    .out0_valid (_handshake_buffer131_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer132 (
  //.in0        (_handshake_fork9_out8)
    .in0_valid  (_handshake_fork9_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer132_in0_ready),
  //.out0       (_handshake_buffer132_out0),
    .out0_valid (_handshake_buffer132_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer133 (
  //.in0        (_handshake_fork9_out7)
    .in0_valid  (_handshake_fork9_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer133_in0_ready),
  //.out0       (_handshake_buffer133_out0),
    .out0_valid (_handshake_buffer133_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer134 (
  //.in0        (_handshake_fork9_out6)
    .in0_valid  (_handshake_fork9_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer134_in0_ready),
  //.out0       (_handshake_buffer134_out0),
    .out0_valid (_handshake_buffer134_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer135 (
  //.in0        (_handshake_fork9_out5)
    .in0_valid  (_handshake_fork9_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer135_in0_ready),
  //.out0       (_handshake_buffer135_out0),
    .out0_valid (_handshake_buffer135_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer136 (
  //.in0        (_handshake_fork9_out4)
    .in0_valid  (_handshake_fork9_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer136_in0_ready),
  //.out0       (_handshake_buffer136_out0),
    .out0_valid (_handshake_buffer136_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer137 (
  //.in0        (_handshake_fork9_out3)
    .in0_valid  (_handshake_fork9_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer137_in0_ready),
  //.out0       (_handshake_buffer137_out0),
    .out0_valid (_handshake_buffer137_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer138 (
  //.in0        (_handshake_fork9_out2)
    .in0_valid  (_handshake_fork9_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer138_in0_ready),
  //.out0       (_handshake_buffer138_out0),
    .out0_valid (_handshake_buffer138_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer139 (
  //.in0        (_handshake_fork9_out1)
    .in0_valid  (_handshake_fork9_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer139_in0_ready),
  //.out0       (_handshake_buffer139_out0),
    .out0_valid (_handshake_buffer139_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer140 (
  //.in0        (_handshake_fork9_out0)
    .in0_valid  (_handshake_fork9_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in7_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer140_in0_ready),
  //.out0       (_handshake_buffer140_out0),
    .out0_valid (_handshake_buffer140_out0_valid)
  );
  handshake_fork_1ins_11outs_ctrl handshake_fork10 (
  //.in0         (_handshake_buffer80_out0)
    .in0_valid   (_handshake_buffer80_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer151_in0_ready),
    .out1_ready  (_handshake_buffer150_in0_ready),
    .out2_ready  (_handshake_buffer149_in0_ready),
    .out3_ready  (_handshake_buffer148_in0_ready),
    .out4_ready  (_handshake_buffer147_in0_ready),
    .out5_ready  (_handshake_buffer146_in0_ready),
    .out6_ready  (_handshake_buffer145_in0_ready),
    .out7_ready  (_handshake_buffer144_in0_ready),
    .out8_ready  (_handshake_buffer143_in0_ready),
    .out9_ready  (_handshake_buffer142_in0_ready),
    .out10_ready (_handshake_buffer141_in0_ready),
    .in0_ready   (_handshake_fork10_in0_ready),
  //.out0        (_handshake_fork10_out0),
    .out0_valid  (_handshake_fork10_out0_valid),
  //.out1        (_handshake_fork10_out1),
    .out1_valid  (_handshake_fork10_out1_valid),
  //.out2        (_handshake_fork10_out2),
    .out2_valid  (_handshake_fork10_out2_valid),
  //.out3        (_handshake_fork10_out3),
    .out3_valid  (_handshake_fork10_out3_valid),
  //.out4        (_handshake_fork10_out4),
    .out4_valid  (_handshake_fork10_out4_valid),
  //.out5        (_handshake_fork10_out5),
    .out5_valid  (_handshake_fork10_out5_valid),
  //.out6        (_handshake_fork10_out6),
    .out6_valid  (_handshake_fork10_out6_valid),
  //.out7        (_handshake_fork10_out7),
    .out7_valid  (_handshake_fork10_out7_valid),
  //.out8        (_handshake_fork10_out8),
    .out8_valid  (_handshake_fork10_out8_valid),
  //.out9        (_handshake_fork10_out9),
    .out9_valid  (_handshake_fork10_out9_valid),
  //.out10       (_handshake_fork10_out10),
    .out10_valid (_handshake_fork10_out10_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer141 (
  //.in0        (_handshake_fork10_out10)
    .in0_valid  (_handshake_fork10_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in6_ready),
    .in0_ready  (_handshake_buffer141_in0_ready),
  //.out0       (_handshake_buffer141_out0),
    .out0_valid (_handshake_buffer141_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer142 (
  //.in0        (_handshake_fork10_out9)
    .in0_valid  (_handshake_fork10_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer142_in0_ready),
  //.out0       (_handshake_buffer142_out0),
    .out0_valid (_handshake_buffer142_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer143 (
  //.in0        (_handshake_fork10_out8)
    .in0_valid  (_handshake_fork10_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer143_in0_ready),
  //.out0       (_handshake_buffer143_out0),
    .out0_valid (_handshake_buffer143_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer144 (
  //.in0        (_handshake_fork10_out7)
    .in0_valid  (_handshake_fork10_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer144_in0_ready),
  //.out0       (_handshake_buffer144_out0),
    .out0_valid (_handshake_buffer144_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer145 (
  //.in0        (_handshake_fork10_out6)
    .in0_valid  (_handshake_fork10_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer145_in0_ready),
  //.out0       (_handshake_buffer145_out0),
    .out0_valid (_handshake_buffer145_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer146 (
  //.in0        (_handshake_fork10_out5)
    .in0_valid  (_handshake_fork10_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer146_in0_ready),
  //.out0       (_handshake_buffer146_out0),
    .out0_valid (_handshake_buffer146_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer147 (
  //.in0        (_handshake_fork10_out4)
    .in0_valid  (_handshake_fork10_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer147_in0_ready),
  //.out0       (_handshake_buffer147_out0),
    .out0_valid (_handshake_buffer147_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer148 (
  //.in0        (_handshake_fork10_out3)
    .in0_valid  (_handshake_fork10_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer148_in0_ready),
  //.out0       (_handshake_buffer148_out0),
    .out0_valid (_handshake_buffer148_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer149 (
  //.in0        (_handshake_fork10_out2)
    .in0_valid  (_handshake_fork10_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer149_in0_ready),
  //.out0       (_handshake_buffer149_out0),
    .out0_valid (_handshake_buffer149_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer150 (
  //.in0        (_handshake_fork10_out1)
    .in0_valid  (_handshake_fork10_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer150_in0_ready),
  //.out0       (_handshake_buffer150_out0),
    .out0_valid (_handshake_buffer150_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer151 (
  //.in0        (_handshake_fork10_out0)
    .in0_valid  (_handshake_fork10_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in6_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer151_in0_ready),
  //.out0       (_handshake_buffer151_out0),
    .out0_valid (_handshake_buffer151_out0_valid)
  );
  handshake_fork_1ins_12outs_ctrl handshake_fork11 (
  //.in0         (_handshake_buffer81_out0)
    .in0_valid   (_handshake_buffer81_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer163_in0_ready),
    .out1_ready  (_handshake_buffer162_in0_ready),
    .out2_ready  (_handshake_buffer161_in0_ready),
    .out3_ready  (_handshake_buffer160_in0_ready),
    .out4_ready  (_handshake_buffer159_in0_ready),
    .out5_ready  (_handshake_buffer158_in0_ready),
    .out6_ready  (_handshake_buffer157_in0_ready),
    .out7_ready  (_handshake_buffer156_in0_ready),
    .out8_ready  (_handshake_buffer155_in0_ready),
    .out9_ready  (_handshake_buffer154_in0_ready),
    .out10_ready (_handshake_buffer153_in0_ready),
    .out11_ready (_handshake_buffer152_in0_ready),
    .in0_ready   (_handshake_fork11_in0_ready),
  //.out0        (_handshake_fork11_out0),
    .out0_valid  (_handshake_fork11_out0_valid),
  //.out1        (_handshake_fork11_out1),
    .out1_valid  (_handshake_fork11_out1_valid),
  //.out2        (_handshake_fork11_out2),
    .out2_valid  (_handshake_fork11_out2_valid),
  //.out3        (_handshake_fork11_out3),
    .out3_valid  (_handshake_fork11_out3_valid),
  //.out4        (_handshake_fork11_out4),
    .out4_valid  (_handshake_fork11_out4_valid),
  //.out5        (_handshake_fork11_out5),
    .out5_valid  (_handshake_fork11_out5_valid),
  //.out6        (_handshake_fork11_out6),
    .out6_valid  (_handshake_fork11_out6_valid),
  //.out7        (_handshake_fork11_out7),
    .out7_valid  (_handshake_fork11_out7_valid),
  //.out8        (_handshake_fork11_out8),
    .out8_valid  (_handshake_fork11_out8_valid),
  //.out9        (_handshake_fork11_out9),
    .out9_valid  (_handshake_fork11_out9_valid),
  //.out10       (_handshake_fork11_out10),
    .out10_valid (_handshake_fork11_out10_valid),
  //.out11       (_handshake_fork11_out11),
    .out11_valid (_handshake_fork11_out11_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer152 (
  //.in0        (_handshake_fork11_out11)
    .in0_valid  (_handshake_fork11_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in5_ready),
    .in0_ready  (_handshake_buffer152_in0_ready),
  //.out0       (_handshake_buffer152_out0),
    .out0_valid (_handshake_buffer152_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer153 (
  //.in0        (_handshake_fork11_out10)
    .in0_valid  (_handshake_fork11_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join5_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer153_in0_ready),
  //.out0       (_handshake_buffer153_out0),
    .out0_valid (_handshake_buffer153_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer154 (
  //.in0        (_handshake_fork11_out9)
    .in0_valid  (_handshake_fork11_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer154_in0_ready),
  //.out0       (_handshake_buffer154_out0),
    .out0_valid (_handshake_buffer154_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer155 (
  //.in0        (_handshake_fork11_out8)
    .in0_valid  (_handshake_fork11_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer155_in0_ready),
  //.out0       (_handshake_buffer155_out0),
    .out0_valid (_handshake_buffer155_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer156 (
  //.in0        (_handshake_fork11_out7)
    .in0_valid  (_handshake_fork11_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer156_in0_ready),
  //.out0       (_handshake_buffer156_out0),
    .out0_valid (_handshake_buffer156_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer157 (
  //.in0        (_handshake_fork11_out6)
    .in0_valid  (_handshake_fork11_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer157_in0_ready),
  //.out0       (_handshake_buffer157_out0),
    .out0_valid (_handshake_buffer157_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer158 (
  //.in0        (_handshake_fork11_out5)
    .in0_valid  (_handshake_fork11_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer158_in0_ready),
  //.out0       (_handshake_buffer158_out0),
    .out0_valid (_handshake_buffer158_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer159 (
  //.in0        (_handshake_fork11_out4)
    .in0_valid  (_handshake_fork11_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer159_in0_ready),
  //.out0       (_handshake_buffer159_out0),
    .out0_valid (_handshake_buffer159_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer160 (
  //.in0        (_handshake_fork11_out3)
    .in0_valid  (_handshake_fork11_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer160_in0_ready),
  //.out0       (_handshake_buffer160_out0),
    .out0_valid (_handshake_buffer160_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer161 (
  //.in0        (_handshake_fork11_out2)
    .in0_valid  (_handshake_fork11_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer161_in0_ready),
  //.out0       (_handshake_buffer161_out0),
    .out0_valid (_handshake_buffer161_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer162 (
  //.in0        (_handshake_fork11_out1)
    .in0_valid  (_handshake_fork11_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer162_in0_ready),
  //.out0       (_handshake_buffer162_out0),
    .out0_valid (_handshake_buffer162_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer163 (
  //.in0        (_handshake_fork11_out0)
    .in0_valid  (_handshake_fork11_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in5_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer163_in0_ready),
  //.out0       (_handshake_buffer163_out0),
    .out0_valid (_handshake_buffer163_out0_valid)
  );
  handshake_fork_1ins_13outs_ctrl handshake_fork12 (
  //.in0         (_handshake_buffer82_out0)
    .in0_valid   (_handshake_buffer82_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer176_in0_ready),
    .out1_ready  (_handshake_buffer175_in0_ready),
    .out2_ready  (_handshake_buffer174_in0_ready),
    .out3_ready  (_handshake_buffer173_in0_ready),
    .out4_ready  (_handshake_buffer172_in0_ready),
    .out5_ready  (_handshake_buffer171_in0_ready),
    .out6_ready  (_handshake_buffer170_in0_ready),
    .out7_ready  (_handshake_buffer169_in0_ready),
    .out8_ready  (_handshake_buffer168_in0_ready),
    .out9_ready  (_handshake_buffer167_in0_ready),
    .out10_ready (_handshake_buffer166_in0_ready),
    .out11_ready (_handshake_buffer165_in0_ready),
    .out12_ready (_handshake_buffer164_in0_ready),
    .in0_ready   (_handshake_fork12_in0_ready),
  //.out0        (_handshake_fork12_out0),
    .out0_valid  (_handshake_fork12_out0_valid),
  //.out1        (_handshake_fork12_out1),
    .out1_valid  (_handshake_fork12_out1_valid),
  //.out2        (_handshake_fork12_out2),
    .out2_valid  (_handshake_fork12_out2_valid),
  //.out3        (_handshake_fork12_out3),
    .out3_valid  (_handshake_fork12_out3_valid),
  //.out4        (_handshake_fork12_out4),
    .out4_valid  (_handshake_fork12_out4_valid),
  //.out5        (_handshake_fork12_out5),
    .out5_valid  (_handshake_fork12_out5_valid),
  //.out6        (_handshake_fork12_out6),
    .out6_valid  (_handshake_fork12_out6_valid),
  //.out7        (_handshake_fork12_out7),
    .out7_valid  (_handshake_fork12_out7_valid),
  //.out8        (_handshake_fork12_out8),
    .out8_valid  (_handshake_fork12_out8_valid),
  //.out9        (_handshake_fork12_out9),
    .out9_valid  (_handshake_fork12_out9_valid),
  //.out10       (_handshake_fork12_out10),
    .out10_valid (_handshake_fork12_out10_valid),
  //.out11       (_handshake_fork12_out11),
    .out11_valid (_handshake_fork12_out11_valid),
  //.out12       (_handshake_fork12_out12),
    .out12_valid (_handshake_fork12_out12_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer164 (
  //.in0        (_handshake_fork12_out12)
    .in0_valid  (_handshake_fork12_out12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in4_ready),
    .in0_ready  (_handshake_buffer164_in0_ready),
  //.out0       (_handshake_buffer164_out0),
    .out0_valid (_handshake_buffer164_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer165 (
  //.in0        (_handshake_fork12_out11)
    .in0_valid  (_handshake_fork12_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join4_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer165_in0_ready),
  //.out0       (_handshake_buffer165_out0),
    .out0_valid (_handshake_buffer165_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer166 (
  //.in0        (_handshake_fork12_out10)
    .in0_valid  (_handshake_fork12_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join5_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer166_in0_ready),
  //.out0       (_handshake_buffer166_out0),
    .out0_valid (_handshake_buffer166_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer167 (
  //.in0        (_handshake_fork12_out9)
    .in0_valid  (_handshake_fork12_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer167_in0_ready),
  //.out0       (_handshake_buffer167_out0),
    .out0_valid (_handshake_buffer167_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer168 (
  //.in0        (_handshake_fork12_out8)
    .in0_valid  (_handshake_fork12_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer168_in0_ready),
  //.out0       (_handshake_buffer168_out0),
    .out0_valid (_handshake_buffer168_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer169 (
  //.in0        (_handshake_fork12_out7)
    .in0_valid  (_handshake_fork12_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer169_in0_ready),
  //.out0       (_handshake_buffer169_out0),
    .out0_valid (_handshake_buffer169_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer170 (
  //.in0        (_handshake_fork12_out6)
    .in0_valid  (_handshake_fork12_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer170_in0_ready),
  //.out0       (_handshake_buffer170_out0),
    .out0_valid (_handshake_buffer170_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer171 (
  //.in0        (_handshake_fork12_out5)
    .in0_valid  (_handshake_fork12_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer171_in0_ready),
  //.out0       (_handshake_buffer171_out0),
    .out0_valid (_handshake_buffer171_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer172 (
  //.in0        (_handshake_fork12_out4)
    .in0_valid  (_handshake_fork12_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer172_in0_ready),
  //.out0       (_handshake_buffer172_out0),
    .out0_valid (_handshake_buffer172_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer173 (
  //.in0        (_handshake_fork12_out3)
    .in0_valid  (_handshake_fork12_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer173_in0_ready),
  //.out0       (_handshake_buffer173_out0),
    .out0_valid (_handshake_buffer173_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer174 (
  //.in0        (_handshake_fork12_out2)
    .in0_valid  (_handshake_fork12_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer174_in0_ready),
  //.out0       (_handshake_buffer174_out0),
    .out0_valid (_handshake_buffer174_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer175 (
  //.in0        (_handshake_fork12_out1)
    .in0_valid  (_handshake_fork12_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer175_in0_ready),
  //.out0       (_handshake_buffer175_out0),
    .out0_valid (_handshake_buffer175_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer176 (
  //.in0        (_handshake_fork12_out0)
    .in0_valid  (_handshake_fork12_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in4_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer176_in0_ready),
  //.out0       (_handshake_buffer176_out0),
    .out0_valid (_handshake_buffer176_out0_valid)
  );
  handshake_fork_1ins_14outs_ctrl handshake_fork13 (
  //.in0         (_handshake_buffer83_out0)
    .in0_valid   (_handshake_buffer83_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer190_in0_ready),
    .out1_ready  (_handshake_buffer189_in0_ready),
    .out2_ready  (_handshake_buffer188_in0_ready),
    .out3_ready  (_handshake_buffer187_in0_ready),
    .out4_ready  (_handshake_buffer186_in0_ready),
    .out5_ready  (_handshake_buffer185_in0_ready),
    .out6_ready  (_handshake_buffer184_in0_ready),
    .out7_ready  (_handshake_buffer183_in0_ready),
    .out8_ready  (_handshake_buffer182_in0_ready),
    .out9_ready  (_handshake_buffer181_in0_ready),
    .out10_ready (_handshake_buffer180_in0_ready),
    .out11_ready (_handshake_buffer179_in0_ready),
    .out12_ready (_handshake_buffer178_in0_ready),
    .out13_ready (_handshake_buffer177_in0_ready),
    .in0_ready   (_handshake_fork13_in0_ready),
  //.out0        (_handshake_fork13_out0),
    .out0_valid  (_handshake_fork13_out0_valid),
  //.out1        (_handshake_fork13_out1),
    .out1_valid  (_handshake_fork13_out1_valid),
  //.out2        (_handshake_fork13_out2),
    .out2_valid  (_handshake_fork13_out2_valid),
  //.out3        (_handshake_fork13_out3),
    .out3_valid  (_handshake_fork13_out3_valid),
  //.out4        (_handshake_fork13_out4),
    .out4_valid  (_handshake_fork13_out4_valid),
  //.out5        (_handshake_fork13_out5),
    .out5_valid  (_handshake_fork13_out5_valid),
  //.out6        (_handshake_fork13_out6),
    .out6_valid  (_handshake_fork13_out6_valid),
  //.out7        (_handshake_fork13_out7),
    .out7_valid  (_handshake_fork13_out7_valid),
  //.out8        (_handshake_fork13_out8),
    .out8_valid  (_handshake_fork13_out8_valid),
  //.out9        (_handshake_fork13_out9),
    .out9_valid  (_handshake_fork13_out9_valid),
  //.out10       (_handshake_fork13_out10),
    .out10_valid (_handshake_fork13_out10_valid),
  //.out11       (_handshake_fork13_out11),
    .out11_valid (_handshake_fork13_out11_valid),
  //.out12       (_handshake_fork13_out12),
    .out12_valid (_handshake_fork13_out12_valid),
  //.out13       (_handshake_fork13_out13),
    .out13_valid (_handshake_fork13_out13_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer177 (
  //.in0        (_handshake_fork13_out13)
    .in0_valid  (_handshake_fork13_out13_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in3_ready),
    .in0_ready  (_handshake_buffer177_in0_ready),
  //.out0       (_handshake_buffer177_out0),
    .out0_valid (_handshake_buffer177_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer178 (
  //.in0        (_handshake_fork13_out12)
    .in0_valid  (_handshake_fork13_out12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join3_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer178_in0_ready),
  //.out0       (_handshake_buffer178_out0),
    .out0_valid (_handshake_buffer178_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer179 (
  //.in0        (_handshake_fork13_out11)
    .in0_valid  (_handshake_fork13_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join4_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer179_in0_ready),
  //.out0       (_handshake_buffer179_out0),
    .out0_valid (_handshake_buffer179_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer180 (
  //.in0        (_handshake_fork13_out10)
    .in0_valid  (_handshake_fork13_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join5_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer180_in0_ready),
  //.out0       (_handshake_buffer180_out0),
    .out0_valid (_handshake_buffer180_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer181 (
  //.in0        (_handshake_fork13_out9)
    .in0_valid  (_handshake_fork13_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer181_in0_ready),
  //.out0       (_handshake_buffer181_out0),
    .out0_valid (_handshake_buffer181_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer182 (
  //.in0        (_handshake_fork13_out8)
    .in0_valid  (_handshake_fork13_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer182_in0_ready),
  //.out0       (_handshake_buffer182_out0),
    .out0_valid (_handshake_buffer182_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer183 (
  //.in0        (_handshake_fork13_out7)
    .in0_valid  (_handshake_fork13_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer183_in0_ready),
  //.out0       (_handshake_buffer183_out0),
    .out0_valid (_handshake_buffer183_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer184 (
  //.in0        (_handshake_fork13_out6)
    .in0_valid  (_handshake_fork13_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer184_in0_ready),
  //.out0       (_handshake_buffer184_out0),
    .out0_valid (_handshake_buffer184_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer185 (
  //.in0        (_handshake_fork13_out5)
    .in0_valid  (_handshake_fork13_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer185_in0_ready),
  //.out0       (_handshake_buffer185_out0),
    .out0_valid (_handshake_buffer185_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer186 (
  //.in0        (_handshake_fork13_out4)
    .in0_valid  (_handshake_fork13_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer186_in0_ready),
  //.out0       (_handshake_buffer186_out0),
    .out0_valid (_handshake_buffer186_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer187 (
  //.in0        (_handshake_fork13_out3)
    .in0_valid  (_handshake_fork13_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer187_in0_ready),
  //.out0       (_handshake_buffer187_out0),
    .out0_valid (_handshake_buffer187_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer188 (
  //.in0        (_handshake_fork13_out2)
    .in0_valid  (_handshake_fork13_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer188_in0_ready),
  //.out0       (_handshake_buffer188_out0),
    .out0_valid (_handshake_buffer188_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer189 (
  //.in0        (_handshake_fork13_out1)
    .in0_valid  (_handshake_fork13_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer189_in0_ready),
  //.out0       (_handshake_buffer189_out0),
    .out0_valid (_handshake_buffer189_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer190 (
  //.in0        (_handshake_fork13_out0)
    .in0_valid  (_handshake_fork13_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in3_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer190_in0_ready),
  //.out0       (_handshake_buffer190_out0),
    .out0_valid (_handshake_buffer190_out0_valid)
  );
  handshake_fork_1ins_15outs_ctrl handshake_fork14 (
  //.in0         (_handshake_buffer84_out0)
    .in0_valid   (_handshake_buffer84_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer205_in0_ready),
    .out1_ready  (_handshake_buffer204_in0_ready),
    .out2_ready  (_handshake_buffer203_in0_ready),
    .out3_ready  (_handshake_buffer202_in0_ready),
    .out4_ready  (_handshake_buffer201_in0_ready),
    .out5_ready  (_handshake_buffer200_in0_ready),
    .out6_ready  (_handshake_buffer199_in0_ready),
    .out7_ready  (_handshake_buffer198_in0_ready),
    .out8_ready  (_handshake_buffer197_in0_ready),
    .out9_ready  (_handshake_buffer196_in0_ready),
    .out10_ready (_handshake_buffer195_in0_ready),
    .out11_ready (_handshake_buffer194_in0_ready),
    .out12_ready (_handshake_buffer193_in0_ready),
    .out13_ready (_handshake_buffer192_in0_ready),
    .out14_ready (_handshake_buffer191_in0_ready),
    .in0_ready   (_handshake_fork14_in0_ready),
  //.out0        (_handshake_fork14_out0),
    .out0_valid  (_handshake_fork14_out0_valid),
  //.out1        (_handshake_fork14_out1),
    .out1_valid  (_handshake_fork14_out1_valid),
  //.out2        (_handshake_fork14_out2),
    .out2_valid  (_handshake_fork14_out2_valid),
  //.out3        (_handshake_fork14_out3),
    .out3_valid  (_handshake_fork14_out3_valid),
  //.out4        (_handshake_fork14_out4),
    .out4_valid  (_handshake_fork14_out4_valid),
  //.out5        (_handshake_fork14_out5),
    .out5_valid  (_handshake_fork14_out5_valid),
  //.out6        (_handshake_fork14_out6),
    .out6_valid  (_handshake_fork14_out6_valid),
  //.out7        (_handshake_fork14_out7),
    .out7_valid  (_handshake_fork14_out7_valid),
  //.out8        (_handshake_fork14_out8),
    .out8_valid  (_handshake_fork14_out8_valid),
  //.out9        (_handshake_fork14_out9),
    .out9_valid  (_handshake_fork14_out9_valid),
  //.out10       (_handshake_fork14_out10),
    .out10_valid (_handshake_fork14_out10_valid),
  //.out11       (_handshake_fork14_out11),
    .out11_valid (_handshake_fork14_out11_valid),
  //.out12       (_handshake_fork14_out12),
    .out12_valid (_handshake_fork14_out12_valid),
  //.out13       (_handshake_fork14_out13),
    .out13_valid (_handshake_fork14_out13_valid),
  //.out14       (_handshake_fork14_out14),
    .out14_valid (_handshake_fork14_out14_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer191 (
  //.in0        (_handshake_fork14_out14)
    .in0_valid  (_handshake_fork14_out14_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in2_ready),
    .in0_ready  (_handshake_buffer191_in0_ready),
  //.out0       (_handshake_buffer191_out0),
    .out0_valid (_handshake_buffer191_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer192 (
  //.in0        (_handshake_fork14_out13)
    .in0_valid  (_handshake_fork14_out13_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join2_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer192_in0_ready),
  //.out0       (_handshake_buffer192_out0),
    .out0_valid (_handshake_buffer192_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer193 (
  //.in0        (_handshake_fork14_out12)
    .in0_valid  (_handshake_fork14_out12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join3_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer193_in0_ready),
  //.out0       (_handshake_buffer193_out0),
    .out0_valid (_handshake_buffer193_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer194 (
  //.in0        (_handshake_fork14_out11)
    .in0_valid  (_handshake_fork14_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join4_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer194_in0_ready),
  //.out0       (_handshake_buffer194_out0),
    .out0_valid (_handshake_buffer194_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer195 (
  //.in0        (_handshake_fork14_out10)
    .in0_valid  (_handshake_fork14_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join5_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer195_in0_ready),
  //.out0       (_handshake_buffer195_out0),
    .out0_valid (_handshake_buffer195_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer196 (
  //.in0        (_handshake_fork14_out9)
    .in0_valid  (_handshake_fork14_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer196_in0_ready),
  //.out0       (_handshake_buffer196_out0),
    .out0_valid (_handshake_buffer196_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer197 (
  //.in0        (_handshake_fork14_out8)
    .in0_valid  (_handshake_fork14_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer197_in0_ready),
  //.out0       (_handshake_buffer197_out0),
    .out0_valid (_handshake_buffer197_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer198 (
  //.in0        (_handshake_fork14_out7)
    .in0_valid  (_handshake_fork14_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer198_in0_ready),
  //.out0       (_handshake_buffer198_out0),
    .out0_valid (_handshake_buffer198_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer199 (
  //.in0        (_handshake_fork14_out6)
    .in0_valid  (_handshake_fork14_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer199_in0_ready),
  //.out0       (_handshake_buffer199_out0),
    .out0_valid (_handshake_buffer199_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer200 (
  //.in0        (_handshake_fork14_out5)
    .in0_valid  (_handshake_fork14_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer200_in0_ready),
  //.out0       (_handshake_buffer200_out0),
    .out0_valid (_handshake_buffer200_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer201 (
  //.in0        (_handshake_fork14_out4)
    .in0_valid  (_handshake_fork14_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer201_in0_ready),
  //.out0       (_handshake_buffer201_out0),
    .out0_valid (_handshake_buffer201_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer202 (
  //.in0        (_handshake_fork14_out3)
    .in0_valid  (_handshake_fork14_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer202_in0_ready),
  //.out0       (_handshake_buffer202_out0),
    .out0_valid (_handshake_buffer202_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer203 (
  //.in0        (_handshake_fork14_out2)
    .in0_valid  (_handshake_fork14_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer203_in0_ready),
  //.out0       (_handshake_buffer203_out0),
    .out0_valid (_handshake_buffer203_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer204 (
  //.in0        (_handshake_fork14_out1)
    .in0_valid  (_handshake_fork14_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer204_in0_ready),
  //.out0       (_handshake_buffer204_out0),
    .out0_valid (_handshake_buffer204_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer205 (
  //.in0        (_handshake_fork14_out0)
    .in0_valid  (_handshake_fork14_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer205_in0_ready),
  //.out0       (_handshake_buffer205_out0),
    .out0_valid (_handshake_buffer205_out0_valid)
  );
  handshake_fork_1ins_16outs_ctrl handshake_fork15 (
  //.in0         (_handshake_buffer85_out0)
    .in0_valid   (_handshake_buffer85_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer221_in0_ready),
    .out1_ready  (_handshake_buffer220_in0_ready),
    .out2_ready  (_handshake_buffer219_in0_ready),
    .out3_ready  (_handshake_buffer218_in0_ready),
    .out4_ready  (_handshake_buffer217_in0_ready),
    .out5_ready  (_handshake_buffer216_in0_ready),
    .out6_ready  (_handshake_buffer215_in0_ready),
    .out7_ready  (_handshake_buffer214_in0_ready),
    .out8_ready  (_handshake_buffer213_in0_ready),
    .out9_ready  (_handshake_buffer212_in0_ready),
    .out10_ready (_handshake_buffer211_in0_ready),
    .out11_ready (_handshake_buffer210_in0_ready),
    .out12_ready (_handshake_buffer209_in0_ready),
    .out13_ready (_handshake_buffer208_in0_ready),
    .out14_ready (_handshake_buffer207_in0_ready),
    .out15_ready (_handshake_buffer206_in0_ready),
    .in0_ready   (_handshake_fork15_in0_ready),
  //.out0        (_handshake_fork15_out0),
    .out0_valid  (_handshake_fork15_out0_valid),
  //.out1        (_handshake_fork15_out1),
    .out1_valid  (_handshake_fork15_out1_valid),
  //.out2        (_handshake_fork15_out2),
    .out2_valid  (_handshake_fork15_out2_valid),
  //.out3        (_handshake_fork15_out3),
    .out3_valid  (_handshake_fork15_out3_valid),
  //.out4        (_handshake_fork15_out4),
    .out4_valid  (_handshake_fork15_out4_valid),
  //.out5        (_handshake_fork15_out5),
    .out5_valid  (_handshake_fork15_out5_valid),
  //.out6        (_handshake_fork15_out6),
    .out6_valid  (_handshake_fork15_out6_valid),
  //.out7        (_handshake_fork15_out7),
    .out7_valid  (_handshake_fork15_out7_valid),
  //.out8        (_handshake_fork15_out8),
    .out8_valid  (_handshake_fork15_out8_valid),
  //.out9        (_handshake_fork15_out9),
    .out9_valid  (_handshake_fork15_out9_valid),
  //.out10       (_handshake_fork15_out10),
    .out10_valid (_handshake_fork15_out10_valid),
  //.out11       (_handshake_fork15_out11),
    .out11_valid (_handshake_fork15_out11_valid),
  //.out12       (_handshake_fork15_out12),
    .out12_valid (_handshake_fork15_out12_valid),
  //.out13       (_handshake_fork15_out13),
    .out13_valid (_handshake_fork15_out13_valid),
  //.out14       (_handshake_fork15_out14),
    .out14_valid (_handshake_fork15_out14_valid),
  //.out15       (_handshake_fork15_out15),
    .out15_valid (_handshake_fork15_out15_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer206 (
  //.in0        (_handshake_fork15_out15)
    .in0_valid  (_handshake_fork15_out15_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join0_in1_ready),
    .in0_ready  (_handshake_buffer206_in0_ready),
  //.out0       (_handshake_buffer206_out0),
    .out0_valid (_handshake_buffer206_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer207 (
  //.in0        (_handshake_fork15_out14)
    .in0_valid  (_handshake_fork15_out14_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer207_in0_ready),
  //.out0       (_handshake_buffer207_out0),
    .out0_valid (_handshake_buffer207_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer208 (
  //.in0        (_handshake_fork15_out13)
    .in0_valid  (_handshake_fork15_out13_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join2_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer208_in0_ready),
  //.out0       (_handshake_buffer208_out0),
    .out0_valid (_handshake_buffer208_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer209 (
  //.in0        (_handshake_fork15_out12)
    .in0_valid  (_handshake_fork15_out12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join3_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer209_in0_ready),
  //.out0       (_handshake_buffer209_out0),
    .out0_valid (_handshake_buffer209_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer210 (
  //.in0        (_handshake_fork15_out11)
    .in0_valid  (_handshake_fork15_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join4_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer210_in0_ready),
  //.out0       (_handshake_buffer210_out0),
    .out0_valid (_handshake_buffer210_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer211 (
  //.in0        (_handshake_fork15_out10)
    .in0_valid  (_handshake_fork15_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join5_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer211_in0_ready),
  //.out0       (_handshake_buffer211_out0),
    .out0_valid (_handshake_buffer211_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer212 (
  //.in0        (_handshake_fork15_out9)
    .in0_valid  (_handshake_fork15_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join6_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer212_in0_ready),
  //.out0       (_handshake_buffer212_out0),
    .out0_valid (_handshake_buffer212_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer213 (
  //.in0        (_handshake_fork15_out8)
    .in0_valid  (_handshake_fork15_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join7_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer213_in0_ready),
  //.out0       (_handshake_buffer213_out0),
    .out0_valid (_handshake_buffer213_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer214 (
  //.in0        (_handshake_fork15_out7)
    .in0_valid  (_handshake_fork15_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join8_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer214_in0_ready),
  //.out0       (_handshake_buffer214_out0),
    .out0_valid (_handshake_buffer214_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer215 (
  //.in0        (_handshake_fork15_out6)
    .in0_valid  (_handshake_fork15_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join9_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer215_in0_ready),
  //.out0       (_handshake_buffer215_out0),
    .out0_valid (_handshake_buffer215_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer216 (
  //.in0        (_handshake_fork15_out5)
    .in0_valid  (_handshake_fork15_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join10_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer216_in0_ready),
  //.out0       (_handshake_buffer216_out0),
    .out0_valid (_handshake_buffer216_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer217 (
  //.in0        (_handshake_fork15_out4)
    .in0_valid  (_handshake_fork15_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join11_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer217_in0_ready),
  //.out0       (_handshake_buffer217_out0),
    .out0_valid (_handshake_buffer217_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer218 (
  //.in0        (_handshake_fork15_out3)
    .in0_valid  (_handshake_fork15_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join12_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer218_in0_ready),
  //.out0       (_handshake_buffer218_out0),
    .out0_valid (_handshake_buffer218_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer219 (
  //.in0        (_handshake_fork15_out2)
    .in0_valid  (_handshake_fork15_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join13_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer219_in0_ready),
  //.out0       (_handshake_buffer219_out0),
    .out0_valid (_handshake_buffer219_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer220 (
  //.in0        (_handshake_fork15_out1)
    .in0_valid  (_handshake_fork15_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join14_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer220_in0_ready),
  //.out0       (_handshake_buffer220_out0),
    .out0_valid (_handshake_buffer220_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer221 (
  //.in0        (_handshake_fork15_out0)
    .in0_valid  (_handshake_fork15_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join15_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer221_in0_ready),
  //.out0       (_handshake_buffer221_out0),
    .out0_valid (_handshake_buffer221_out0_valid)
  );
  handshake_join_17ins_1outs_ctrl handshake_join0 (
  //.in0        (_handshake_buffer19_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer19_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer206_out0),
    .in1_valid  (_handshake_buffer206_out0_valid),
  //.in2        (_handshake_buffer191_out0),
    .in2_valid  (_handshake_buffer191_out0_valid),
  //.in3        (_handshake_buffer177_out0),
    .in3_valid  (_handshake_buffer177_out0_valid),
  //.in4        (_handshake_buffer164_out0),
    .in4_valid  (_handshake_buffer164_out0_valid),
  //.in5        (_handshake_buffer152_out0),
    .in5_valid  (_handshake_buffer152_out0_valid),
  //.in6        (_handshake_buffer141_out0),
    .in6_valid  (_handshake_buffer141_out0_valid),
  //.in7        (_handshake_buffer131_out0),
    .in7_valid  (_handshake_buffer131_out0_valid),
  //.in8        (_handshake_buffer122_out0),
    .in8_valid  (_handshake_buffer122_out0_valid),
  //.in9        (_handshake_buffer114_out0),
    .in9_valid  (_handshake_buffer114_out0_valid),
  //.in10       (_handshake_buffer107_out0),
    .in10_valid (_handshake_buffer107_out0_valid),
  //.in11       (_handshake_buffer101_out0),
    .in11_valid (_handshake_buffer101_out0_valid),
  //.in12       (_handshake_buffer96_out0),
    .in12_valid (_handshake_buffer96_out0_valid),
  //.in13       (_handshake_buffer92_out0),
    .in13_valid (_handshake_buffer92_out0_valid),
  //.in14       (_handshake_buffer89_out0),
    .in14_valid (_handshake_buffer89_out0_valid),
  //.in15       (_handshake_buffer87_out0),
    .in15_valid (_handshake_buffer87_out0_valid),
  //.in16       (_handshake_buffer70_out0),
    .in16_valid (_handshake_buffer70_out0_valid),
    .out0_ready (_handshake_buffer222_in0_ready),
    .in0_ready  (_handshake_join0_in0_ready),
    .in1_ready  (_handshake_join0_in1_ready),
    .in2_ready  (_handshake_join0_in2_ready),
    .in3_ready  (_handshake_join0_in3_ready),
    .in4_ready  (_handshake_join0_in4_ready),
    .in5_ready  (_handshake_join0_in5_ready),
    .in6_ready  (_handshake_join0_in6_ready),
    .in7_ready  (_handshake_join0_in7_ready),
    .in8_ready  (_handshake_join0_in8_ready),
    .in9_ready  (_handshake_join0_in9_ready),
    .in10_ready (_handshake_join0_in10_ready),
    .in11_ready (_handshake_join0_in11_ready),
    .in12_ready (_handshake_join0_in12_ready),
    .in13_ready (_handshake_join0_in13_ready),
    .in14_ready (_handshake_join0_in14_ready),
    .in15_ready (_handshake_join0_in15_ready),
    .in16_ready (_handshake_join0_in16_ready),
  //.out0       (_handshake_join0_out0),
    .out0_valid (_handshake_join0_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer222 (
  //.in0        (_handshake_join0_out0)
    .in0_valid  (_handshake_join0_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux0_in0_ready),
    .in0_ready  (_handshake_buffer222_in0_ready),
  //.out0       (_handshake_buffer222_out0),
    .out0_valid (_handshake_buffer222_out0_valid)
  );
  handshake_constant_c0_out_ui1 handshake_constant0 (
  //.ctrl       (_handshake_buffer68_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer68_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer223_in0_ready),
    .ctrl_ready (_handshake_constant0_ctrl_ready),
    .out0       (_handshake_constant0_out0),
    .out0_valid (_handshake_constant0_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer223 (
    .in0        (_handshake_constant0_out0),
    .in0_valid  (_handshake_constant0_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux6_in0_ready),
    .in0_ready  (_handshake_buffer223_in0_ready),
    .out0       (_handshake_buffer223_out0),
    .out0_valid (_handshake_buffer223_out0_valid)
  );
  handshake_constant_c18446744073709551615_out_ui1 handshake_constant1 (
  //.ctrl       (_handshake_buffer67_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer67_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer224_in0_ready),
    .ctrl_ready (_handshake_constant1_ctrl_ready),
    .out0       (_handshake_constant1_out0),
    .out0_valid (_handshake_constant1_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer224 (
    .in0        (_handshake_constant1_out0),
    .in0_valid  (_handshake_constant1_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux7_in0_ready),
    .in0_ready  (_handshake_buffer224_in0_ready),
    .out0       (_handshake_buffer224_out0),
    .out0_valid (_handshake_buffer224_out0_valid)
  );
  handshake_constant_c10_out_ui32 handshake_constant2 (
  //.ctrl       (_handshake_buffer66_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer66_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer225_in0_ready),
    .ctrl_ready (_handshake_constant2_ctrl_ready),
    .out0       (_handshake_constant2_out0),
    .out0_valid (_handshake_constant2_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer225 (
    .in0        (_handshake_constant2_out0),
    .in0_valid  (_handshake_constant2_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux8_in0_ready),
    .in0_ready  (_handshake_buffer225_in0_ready),
    .out0       (_handshake_buffer225_out0),
    .out0_valid (_handshake_buffer225_out0_valid)
  );
  handshake_constant_c18446744073709550592_out_ui32 handshake_constant3 (
  //.ctrl       (_handshake_buffer65_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer65_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer226_in0_ready),
    .ctrl_ready (_handshake_constant3_ctrl_ready),
    .out0       (_handshake_constant3_out0),
    .out0_valid (_handshake_constant3_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer226 (
    .in0        (_handshake_constant3_out0),
    .in0_valid  (_handshake_constant3_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux9_in0_ready),
    .in0_ready  (_handshake_buffer226_in0_ready),
    .out0       (_handshake_buffer226_out0),
    .out0_valid (_handshake_buffer226_out0_valid)
  );
  handshake_constant_c1024_out_ui32 handshake_constant4 (
  //.ctrl       (_handshake_buffer64_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer64_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer227_in0_ready),
    .ctrl_ready (_handshake_constant4_ctrl_ready),
    .out0       (_handshake_constant4_out0),
    .out0_valid (_handshake_constant4_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer227 (
    .in0        (_handshake_constant4_out0),
    .in0_valid  (_handshake_constant4_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux10_in0_ready),
    .in0_ready  (_handshake_buffer227_in0_ready),
    .out0       (_handshake_buffer227_out0),
    .out0_valid (_handshake_buffer227_out0_valid)
  );
  handshake_constant_c15_out_ui64 handshake_constant5 (
  //.ctrl       (_handshake_buffer63_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer63_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer228_in0_ready),
    .ctrl_ready (_handshake_constant5_ctrl_ready),
    .out0       (_handshake_constant5_out0),
    .out0_valid (_handshake_constant5_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer228 (
    .in0        (_handshake_constant5_out0),
    .in0_valid  (_handshake_constant5_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi14_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer228_in0_ready),
    .out0       (_handshake_buffer228_out0),
    .out0_valid (_handshake_buffer228_out0_valid)
  );
  handshake_constant_c14_out_ui64 handshake_constant6 (
  //.ctrl       (_handshake_buffer62_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer62_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer229_in0_ready),
    .ctrl_ready (_handshake_constant6_ctrl_ready),
    .out0       (_handshake_constant6_out0),
    .out0_valid (_handshake_constant6_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer229 (
    .in0        (_handshake_constant6_out0),
    .in0_valid  (_handshake_constant6_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi13_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer229_in0_ready),
    .out0       (_handshake_buffer229_out0),
    .out0_valid (_handshake_buffer229_out0_valid)
  );
  handshake_constant_c13_out_ui64 handshake_constant7 (
  //.ctrl       (_handshake_buffer61_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer61_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer230_in0_ready),
    .ctrl_ready (_handshake_constant7_ctrl_ready),
    .out0       (_handshake_constant7_out0),
    .out0_valid (_handshake_constant7_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer230 (
    .in0        (_handshake_constant7_out0),
    .in0_valid  (_handshake_constant7_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi12_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer230_in0_ready),
    .out0       (_handshake_buffer230_out0),
    .out0_valid (_handshake_buffer230_out0_valid)
  );
  handshake_constant_c12_out_ui64 handshake_constant8 (
  //.ctrl       (_handshake_buffer60_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer60_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer231_in0_ready),
    .ctrl_ready (_handshake_constant8_ctrl_ready),
    .out0       (_handshake_constant8_out0),
    .out0_valid (_handshake_constant8_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer231 (
    .in0        (_handshake_constant8_out0),
    .in0_valid  (_handshake_constant8_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi11_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer231_in0_ready),
    .out0       (_handshake_buffer231_out0),
    .out0_valid (_handshake_buffer231_out0_valid)
  );
  handshake_constant_c11_out_ui64 handshake_constant9 (
  //.ctrl       (_handshake_buffer59_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer59_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer232_in0_ready),
    .ctrl_ready (_handshake_constant9_ctrl_ready),
    .out0       (_handshake_constant9_out0),
    .out0_valid (_handshake_constant9_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer232 (
    .in0        (_handshake_constant9_out0),
    .in0_valid  (_handshake_constant9_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi10_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer232_in0_ready),
    .out0       (_handshake_buffer232_out0),
    .out0_valid (_handshake_buffer232_out0_valid)
  );
  handshake_constant_c10_out_ui64 handshake_constant10 (
  //.ctrl       (_handshake_buffer58_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer58_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer233_in0_ready),
    .ctrl_ready (_handshake_constant10_ctrl_ready),
    .out0       (_handshake_constant10_out0),
    .out0_valid (_handshake_constant10_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer233 (
    .in0        (_handshake_constant10_out0),
    .in0_valid  (_handshake_constant10_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi9_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer233_in0_ready),
    .out0       (_handshake_buffer233_out0),
    .out0_valid (_handshake_buffer233_out0_valid)
  );
  handshake_constant_c9_out_ui64 handshake_constant11 (
  //.ctrl       (_handshake_buffer57_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer57_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer234_in0_ready),
    .ctrl_ready (_handshake_constant11_ctrl_ready),
    .out0       (_handshake_constant11_out0),
    .out0_valid (_handshake_constant11_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer234 (
    .in0        (_handshake_constant11_out0),
    .in0_valid  (_handshake_constant11_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi8_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer234_in0_ready),
    .out0       (_handshake_buffer234_out0),
    .out0_valid (_handshake_buffer234_out0_valid)
  );
  handshake_constant_c8_out_ui64 handshake_constant12 (
  //.ctrl       (_handshake_buffer56_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer56_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer235_in0_ready),
    .ctrl_ready (_handshake_constant12_ctrl_ready),
    .out0       (_handshake_constant12_out0),
    .out0_valid (_handshake_constant12_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer235 (
    .in0        (_handshake_constant12_out0),
    .in0_valid  (_handshake_constant12_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi7_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer235_in0_ready),
    .out0       (_handshake_buffer235_out0),
    .out0_valid (_handshake_buffer235_out0_valid)
  );
  handshake_constant_c7_out_ui64 handshake_constant13 (
  //.ctrl       (_handshake_buffer55_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer55_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer236_in0_ready),
    .ctrl_ready (_handshake_constant13_ctrl_ready),
    .out0       (_handshake_constant13_out0),
    .out0_valid (_handshake_constant13_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer236 (
    .in0        (_handshake_constant13_out0),
    .in0_valid  (_handshake_constant13_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi6_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer236_in0_ready),
    .out0       (_handshake_buffer236_out0),
    .out0_valid (_handshake_buffer236_out0_valid)
  );
  handshake_constant_c6_out_ui64 handshake_constant14 (
  //.ctrl       (_handshake_buffer54_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer54_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer237_in0_ready),
    .ctrl_ready (_handshake_constant14_ctrl_ready),
    .out0       (_handshake_constant14_out0),
    .out0_valid (_handshake_constant14_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer237 (
    .in0        (_handshake_constant14_out0),
    .in0_valid  (_handshake_constant14_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi5_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer237_in0_ready),
    .out0       (_handshake_buffer237_out0),
    .out0_valid (_handshake_buffer237_out0_valid)
  );
  handshake_constant_c5_out_ui64 handshake_constant15 (
  //.ctrl       (_handshake_buffer53_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer53_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer238_in0_ready),
    .ctrl_ready (_handshake_constant15_ctrl_ready),
    .out0       (_handshake_constant15_out0),
    .out0_valid (_handshake_constant15_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer238 (
    .in0        (_handshake_constant15_out0),
    .in0_valid  (_handshake_constant15_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi4_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer238_in0_ready),
    .out0       (_handshake_buffer238_out0),
    .out0_valid (_handshake_buffer238_out0_valid)
  );
  handshake_constant_c4_out_ui64 handshake_constant16 (
  //.ctrl       (_handshake_buffer52_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer52_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer239_in0_ready),
    .ctrl_ready (_handshake_constant16_ctrl_ready),
    .out0       (_handshake_constant16_out0),
    .out0_valid (_handshake_constant16_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer239 (
    .in0        (_handshake_constant16_out0),
    .in0_valid  (_handshake_constant16_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi3_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer239_in0_ready),
    .out0       (_handshake_buffer239_out0),
    .out0_valid (_handshake_buffer239_out0_valid)
  );
  handshake_constant_c3_out_ui64 handshake_constant17 (
  //.ctrl       (_handshake_buffer51_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer51_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer240_in0_ready),
    .ctrl_ready (_handshake_constant17_ctrl_ready),
    .out0       (_handshake_constant17_out0),
    .out0_valid (_handshake_constant17_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer240 (
    .in0        (_handshake_constant17_out0),
    .in0_valid  (_handshake_constant17_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi2_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer240_in0_ready),
    .out0       (_handshake_buffer240_out0),
    .out0_valid (_handshake_buffer240_out0_valid)
  );
  handshake_constant_c2_out_ui64 handshake_constant18 (
  //.ctrl       (_handshake_buffer50_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer50_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer241_in0_ready),
    .ctrl_ready (_handshake_constant18_ctrl_ready),
    .out0       (_handshake_constant18_out0),
    .out0_valid (_handshake_constant18_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer241 (
    .in0        (_handshake_constant18_out0),
    .in0_valid  (_handshake_constant18_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer241_in0_ready),
    .out0       (_handshake_buffer241_out0),
    .out0_valid (_handshake_buffer241_out0_valid)
  );
  handshake_constant_c1_out_ui64 handshake_constant19 (
  //.ctrl       (_handshake_buffer49_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer49_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer242_in0_ready),
    .ctrl_ready (_handshake_constant19_ctrl_ready),
    .out0       (_handshake_constant19_out0),
    .out0_valid (_handshake_constant19_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer242 (
    .in0        (_handshake_constant19_out0),
    .in0_valid  (_handshake_constant19_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer242_in0_ready),
    .out0       (_handshake_buffer242_out0),
    .out0_valid (_handshake_buffer242_out0_valid)
  );
  handshake_constant_c0_out_ui64 handshake_constant20 (
  //.ctrl       (_handshake_buffer48_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer48_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer243_in0_ready),
    .ctrl_ready (_handshake_constant20_ctrl_ready),
    .out0       (_handshake_constant20_out0),
    .out0_valid (_handshake_constant20_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer243 (
    .in0        (_handshake_constant20_out0),
    .in0_valid  (_handshake_constant20_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork16_in0_ready),
    .in0_ready  (_handshake_buffer243_in0_ready),
    .out0       (_handshake_buffer243_out0),
    .out0_valid (_handshake_buffer243_out0_valid)
  );
  handshake_fork_in_ui64_out_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64_ui64 handshake_fork16 (
    .in0         (_handshake_buffer243_out0),
    .in0_valid   (_handshake_buffer243_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer260_in0_ready),
    .out1_ready  (_handshake_buffer259_in0_ready),
    .out2_ready  (_handshake_buffer258_in0_ready),
    .out3_ready  (_handshake_buffer257_in0_ready),
    .out4_ready  (_handshake_buffer256_in0_ready),
    .out5_ready  (_handshake_buffer255_in0_ready),
    .out6_ready  (_handshake_buffer254_in0_ready),
    .out7_ready  (_handshake_buffer253_in0_ready),
    .out8_ready  (_handshake_buffer252_in0_ready),
    .out9_ready  (_handshake_buffer251_in0_ready),
    .out10_ready (_handshake_buffer250_in0_ready),
    .out11_ready (_handshake_buffer249_in0_ready),
    .out12_ready (_handshake_buffer248_in0_ready),
    .out13_ready (_handshake_buffer247_in0_ready),
    .out14_ready (_handshake_buffer246_in0_ready),
    .out15_ready (_handshake_buffer245_in0_ready),
    .out16_ready (_handshake_buffer244_in0_ready),
    .in0_ready   (_handshake_fork16_in0_ready),
    .out0        (_handshake_fork16_out0),
    .out0_valid  (_handshake_fork16_out0_valid),
    .out1        (_handshake_fork16_out1),
    .out1_valid  (_handshake_fork16_out1_valid),
    .out2        (_handshake_fork16_out2),
    .out2_valid  (_handshake_fork16_out2_valid),
    .out3        (_handshake_fork16_out3),
    .out3_valid  (_handshake_fork16_out3_valid),
    .out4        (_handshake_fork16_out4),
    .out4_valid  (_handshake_fork16_out4_valid),
    .out5        (_handshake_fork16_out5),
    .out5_valid  (_handshake_fork16_out5_valid),
    .out6        (_handshake_fork16_out6),
    .out6_valid  (_handshake_fork16_out6_valid),
    .out7        (_handshake_fork16_out7),
    .out7_valid  (_handshake_fork16_out7_valid),
    .out8        (_handshake_fork16_out8),
    .out8_valid  (_handshake_fork16_out8_valid),
    .out9        (_handshake_fork16_out9),
    .out9_valid  (_handshake_fork16_out9_valid),
    .out10       (_handshake_fork16_out10),
    .out10_valid (_handshake_fork16_out10_valid),
    .out11       (_handshake_fork16_out11),
    .out11_valid (_handshake_fork16_out11_valid),
    .out12       (_handshake_fork16_out12),
    .out12_valid (_handshake_fork16_out12_valid),
    .out13       (_handshake_fork16_out13),
    .out13_valid (_handshake_fork16_out13_valid),
    .out14       (_handshake_fork16_out14),
    .out14_valid (_handshake_fork16_out14_valid),
    .out15       (_handshake_fork16_out15),
    .out15_valid (_handshake_fork16_out15_valid),
    .out16       (_handshake_fork16_out16),
    .out16_valid (_handshake_fork16_out16_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer244 (
    .in0        (_handshake_fork16_out16),
    .in0_valid  (_handshake_fork16_out16_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli15_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer244_in0_ready),
    .out0       (_handshake_buffer244_out0),
    .out0_valid (_handshake_buffer244_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer245 (
    .in0        (_handshake_fork16_out15),
    .in0_valid  (_handshake_fork16_out15_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli14_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer245_in0_ready),
    .out0       (_handshake_buffer245_out0),
    .out0_valid (_handshake_buffer245_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer246 (
    .in0        (_handshake_fork16_out14),
    .in0_valid  (_handshake_fork16_out14_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli13_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer246_in0_ready),
    .out0       (_handshake_buffer246_out0),
    .out0_valid (_handshake_buffer246_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer247 (
    .in0        (_handshake_fork16_out13),
    .in0_valid  (_handshake_fork16_out13_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli12_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer247_in0_ready),
    .out0       (_handshake_buffer247_out0),
    .out0_valid (_handshake_buffer247_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer248 (
    .in0        (_handshake_fork16_out12),
    .in0_valid  (_handshake_fork16_out12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli11_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer248_in0_ready),
    .out0       (_handshake_buffer248_out0),
    .out0_valid (_handshake_buffer248_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer249 (
    .in0        (_handshake_fork16_out11),
    .in0_valid  (_handshake_fork16_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli10_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer249_in0_ready),
    .out0       (_handshake_buffer249_out0),
    .out0_valid (_handshake_buffer249_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer250 (
    .in0        (_handshake_fork16_out10),
    .in0_valid  (_handshake_fork16_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli9_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer250_in0_ready),
    .out0       (_handshake_buffer250_out0),
    .out0_valid (_handshake_buffer250_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer251 (
    .in0        (_handshake_fork16_out9),
    .in0_valid  (_handshake_fork16_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli8_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer251_in0_ready),
    .out0       (_handshake_buffer251_out0),
    .out0_valid (_handshake_buffer251_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer252 (
    .in0        (_handshake_fork16_out8),
    .in0_valid  (_handshake_fork16_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli7_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer252_in0_ready),
    .out0       (_handshake_buffer252_out0),
    .out0_valid (_handshake_buffer252_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer253 (
    .in0        (_handshake_fork16_out7),
    .in0_valid  (_handshake_fork16_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli6_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer253_in0_ready),
    .out0       (_handshake_buffer253_out0),
    .out0_valid (_handshake_buffer253_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer254 (
    .in0        (_handshake_fork16_out6),
    .in0_valid  (_handshake_fork16_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli5_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer254_in0_ready),
    .out0       (_handshake_buffer254_out0),
    .out0_valid (_handshake_buffer254_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer255 (
    .in0        (_handshake_fork16_out5),
    .in0_valid  (_handshake_fork16_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli4_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer255_in0_ready),
    .out0       (_handshake_buffer255_out0),
    .out0_valid (_handshake_buffer255_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer256 (
    .in0        (_handshake_fork16_out4),
    .in0_valid  (_handshake_fork16_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli3_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer256_in0_ready),
    .out0       (_handshake_buffer256_out0),
    .out0_valid (_handshake_buffer256_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer257 (
    .in0        (_handshake_fork16_out3),
    .in0_valid  (_handshake_fork16_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer257_in0_ready),
    .out0       (_handshake_buffer257_out0),
    .out0_valid (_handshake_buffer257_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer258 (
    .in0        (_handshake_fork16_out2),
    .in0_valid  (_handshake_fork16_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer258_in0_ready),
    .out0       (_handshake_buffer258_out0),
    .out0_valid (_handshake_buffer258_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer259 (
    .in0        (_handshake_fork16_out1),
    .in0_valid  (_handshake_fork16_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer259_in0_ready),
    .out0       (_handshake_buffer259_out0),
    .out0_valid (_handshake_buffer259_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer260 (
    .in0        (_handshake_fork16_out0),
    .in0_valid  (_handshake_fork16_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux11_in0_ready),
    .in0_ready  (_handshake_buffer260_in0_ready),
    .out0       (_handshake_buffer260_out0),
    .out0_valid (_handshake_buffer260_out0_valid)
  );
  handshake_constant_c804_out_ui32 handshake_constant21 (	// ../../mlir/cordic_32/full_opt.mlir:3:17
  //.ctrl       (_handshake_buffer47_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer47_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer261_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:3:17
    .ctrl_ready (_handshake_constant21_ctrl_ready),
    .out0       (_handshake_constant21_out0),
    .out0_valid (_handshake_constant21_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:3:17
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer261 (	// ../../mlir/cordic_32/full_opt.mlir:3:17
    .in0        (_handshake_constant21_out0),	// ../../mlir/cordic_32/full_opt.mlir:3:17
    .in0_valid  (_handshake_constant21_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:3:17
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store0_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer261_in0_ready),
    .out0       (_handshake_buffer261_out0),
    .out0_valid (_handshake_buffer261_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:3:17
  handshake_constant_c475_out_ui32 handshake_constant22 (	// ../../mlir/cordic_32/full_opt.mlir:4:17
  //.ctrl       (_handshake_buffer46_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer46_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer262_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:4:17
    .ctrl_ready (_handshake_constant22_ctrl_ready),
    .out0       (_handshake_constant22_out0),
    .out0_valid (_handshake_constant22_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:4:17
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer262 (	// ../../mlir/cordic_32/full_opt.mlir:4:17
    .in0        (_handshake_constant22_out0),	// ../../mlir/cordic_32/full_opt.mlir:4:17
    .in0_valid  (_handshake_constant22_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:4:17
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store1_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer262_in0_ready),
    .out0       (_handshake_buffer262_out0),
    .out0_valid (_handshake_buffer262_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:4:17
  handshake_constant_c251_out_ui32 handshake_constant23 (	// ../../mlir/cordic_32/full_opt.mlir:5:17
  //.ctrl       (_handshake_buffer45_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer45_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer263_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:5:17
    .ctrl_ready (_handshake_constant23_ctrl_ready),
    .out0       (_handshake_constant23_out0),
    .out0_valid (_handshake_constant23_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:5:17
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer263 (	// ../../mlir/cordic_32/full_opt.mlir:5:17
    .in0        (_handshake_constant23_out0),	// ../../mlir/cordic_32/full_opt.mlir:5:17
    .in0_valid  (_handshake_constant23_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:5:17
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store2_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer263_in0_ready),
    .out0       (_handshake_buffer263_out0),
    .out0_valid (_handshake_buffer263_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:5:17
  handshake_constant_c127_out_ui32 handshake_constant24 (	// ../../mlir/cordic_32/full_opt.mlir:6:17
  //.ctrl       (_handshake_buffer44_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer44_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer264_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:6:17
    .ctrl_ready (_handshake_constant24_ctrl_ready),
    .out0       (_handshake_constant24_out0),
    .out0_valid (_handshake_constant24_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:6:17
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer264 (	// ../../mlir/cordic_32/full_opt.mlir:6:17
    .in0        (_handshake_constant24_out0),	// ../../mlir/cordic_32/full_opt.mlir:6:17
    .in0_valid  (_handshake_constant24_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:6:17
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store3_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer264_in0_ready),
    .out0       (_handshake_buffer264_out0),
    .out0_valid (_handshake_buffer264_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:6:17
  handshake_constant_c64_out_ui32 handshake_constant25 (	// ../../mlir/cordic_32/full_opt.mlir:7:16
  //.ctrl       (_handshake_buffer43_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer43_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer265_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:7:16
    .ctrl_ready (_handshake_constant25_ctrl_ready),
    .out0       (_handshake_constant25_out0),
    .out0_valid (_handshake_constant25_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:7:16
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer265 (	// ../../mlir/cordic_32/full_opt.mlir:7:16
    .in0        (_handshake_constant25_out0),	// ../../mlir/cordic_32/full_opt.mlir:7:16
    .in0_valid  (_handshake_constant25_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:7:16
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store4_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer265_in0_ready),
    .out0       (_handshake_buffer265_out0),
    .out0_valid (_handshake_buffer265_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:7:16
  handshake_constant_c32_out_ui32 handshake_constant26 (	// ../../mlir/cordic_32/full_opt.mlir:8:16
  //.ctrl       (_handshake_buffer42_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer42_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer266_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:8:16
    .ctrl_ready (_handshake_constant26_ctrl_ready),
    .out0       (_handshake_constant26_out0),
    .out0_valid (_handshake_constant26_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:8:16
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer266 (	// ../../mlir/cordic_32/full_opt.mlir:8:16
    .in0        (_handshake_constant26_out0),	// ../../mlir/cordic_32/full_opt.mlir:8:16
    .in0_valid  (_handshake_constant26_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:8:16
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store5_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer266_in0_ready),
    .out0       (_handshake_buffer266_out0),
    .out0_valid (_handshake_buffer266_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:8:16
  handshake_constant_c16_out_ui32 handshake_constant27 (
  //.ctrl       (_handshake_buffer41_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer41_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer267_in0_ready),
    .ctrl_ready (_handshake_constant27_ctrl_ready),
    .out0       (_handshake_constant27_out0),
    .out0_valid (_handshake_constant27_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer267 (
    .in0        (_handshake_constant27_out0),
    .in0_valid  (_handshake_constant27_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork17_in0_ready),
    .in0_ready  (_handshake_buffer267_in0_ready),
    .out0       (_handshake_buffer267_out0),
    .out0_valid (_handshake_buffer267_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork17 (
    .in0        (_handshake_buffer267_out0),
    .in0_valid  (_handshake_buffer267_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer269_in0_ready),
    .out1_ready (_handshake_buffer268_in0_ready),
    .in0_ready  (_handshake_fork17_in0_ready),
    .out0       (_handshake_fork17_out0),
    .out0_valid (_handshake_fork17_out0_valid),
    .out1       (_handshake_fork17_out1),
    .out1_valid (_handshake_fork17_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer268 (
    .in0        (_handshake_fork17_out1),
    .in0_valid  (_handshake_fork17_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store6_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer268_in0_ready),
    .out0       (_handshake_buffer268_out0),
    .out0_valid (_handshake_buffer268_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer269 (
    .in0        (_handshake_fork17_out0),
    .in0_valid  (_handshake_fork17_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux12_in0_ready),
    .in0_ready  (_handshake_buffer269_in0_ready),
    .out0       (_handshake_buffer269_out0),
    .out0_valid (_handshake_buffer269_out0_valid)
  );
  handshake_constant_c8_out_ui32 handshake_constant28 (	// ../../mlir/cordic_32/full_opt.mlir:10:15
  //.ctrl       (_handshake_buffer40_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer40_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer270_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:10:15
    .ctrl_ready (_handshake_constant28_ctrl_ready),
    .out0       (_handshake_constant28_out0),
    .out0_valid (_handshake_constant28_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:10:15
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer270 (	// ../../mlir/cordic_32/full_opt.mlir:10:15
    .in0        (_handshake_constant28_out0),	// ../../mlir/cordic_32/full_opt.mlir:10:15
    .in0_valid  (_handshake_constant28_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:10:15
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store7_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer270_in0_ready),
    .out0       (_handshake_buffer270_out0),
    .out0_valid (_handshake_buffer270_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:10:15
  handshake_constant_c4_out_ui32 handshake_constant29 (	// ../../mlir/cordic_32/full_opt.mlir:11:15
  //.ctrl       (_handshake_buffer39_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer39_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer271_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:11:15
    .ctrl_ready (_handshake_constant29_ctrl_ready),
    .out0       (_handshake_constant29_out0),
    .out0_valid (_handshake_constant29_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:11:15
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer271 (	// ../../mlir/cordic_32/full_opt.mlir:11:15
    .in0        (_handshake_constant29_out0),	// ../../mlir/cordic_32/full_opt.mlir:11:15
    .in0_valid  (_handshake_constant29_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:11:15
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store8_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer271_in0_ready),
    .out0       (_handshake_buffer271_out0),
    .out0_valid (_handshake_buffer271_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:11:15
  handshake_constant_c2_out_ui32 handshake_constant30 (	// ../../mlir/cordic_32/full_opt.mlir:12:15
  //.ctrl       (_handshake_buffer38_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer38_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer272_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:12:15
    .ctrl_ready (_handshake_constant30_ctrl_ready),
    .out0       (_handshake_constant30_out0),
    .out0_valid (_handshake_constant30_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:12:15
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer272 (	// ../../mlir/cordic_32/full_opt.mlir:12:15
    .in0        (_handshake_constant30_out0),	// ../../mlir/cordic_32/full_opt.mlir:12:15
    .in0_valid  (_handshake_constant30_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:12:15
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store9_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer272_in0_ready),
    .out0       (_handshake_buffer272_out0),
    .out0_valid (_handshake_buffer272_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:12:15
  handshake_constant_c1_out_ui32 handshake_constant31 (
  //.ctrl       (_handshake_buffer37_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer37_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer273_in0_ready),
    .ctrl_ready (_handshake_constant31_ctrl_ready),
    .out0       (_handshake_constant31_out0),
    .out0_valid (_handshake_constant31_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer273 (
    .in0        (_handshake_constant31_out0),
    .in0_valid  (_handshake_constant31_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork18_in0_ready),
    .in0_ready  (_handshake_buffer273_in0_ready),
    .out0       (_handshake_buffer273_out0),
    .out0_valid (_handshake_buffer273_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32_ui32_ui32 handshake_fork18 (
    .in0        (_handshake_buffer273_out0),
    .in0_valid  (_handshake_buffer273_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer277_in0_ready),
    .out1_ready (_handshake_buffer276_in0_ready),
    .out2_ready (_handshake_buffer275_in0_ready),
    .out3_ready (_handshake_buffer274_in0_ready),
    .in0_ready  (_handshake_fork18_in0_ready),
    .out0       (_handshake_fork18_out0),
    .out0_valid (_handshake_fork18_out0_valid),
    .out1       (_handshake_fork18_out1),
    .out1_valid (_handshake_fork18_out1_valid),
    .out2       (_handshake_fork18_out2),
    .out2_valid (_handshake_fork18_out2_valid),
    .out3       (_handshake_fork18_out3),
    .out3_valid (_handshake_fork18_out3_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer274 (
    .in0        (_handshake_fork18_out3),
    .in0_valid  (_handshake_fork18_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store10_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer274_in0_ready),
    .out0       (_handshake_buffer274_out0),
    .out0_valid (_handshake_buffer274_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer275 (
    .in0        (_handshake_fork18_out2),
    .in0_valid  (_handshake_fork18_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux1_in0_ready),
    .in0_ready  (_handshake_buffer275_in0_ready),
    .out0       (_handshake_buffer275_out0),
    .out0_valid (_handshake_buffer275_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer276 (
    .in0        (_handshake_fork18_out1),
    .in0_valid  (_handshake_fork18_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux2_in0_ready),
    .in0_ready  (_handshake_buffer276_in0_ready),
    .out0       (_handshake_buffer276_out0),
    .out0_valid (_handshake_buffer276_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer277 (
    .in0        (_handshake_fork18_out0),
    .in0_valid  (_handshake_fork18_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux13_in0_ready),
    .in0_ready  (_handshake_buffer277_in0_ready),
    .out0       (_handshake_buffer277_out0),
    .out0_valid (_handshake_buffer277_out0_valid)
  );
  handshake_constant_c0_out_ui32 handshake_constant32 (
  //.ctrl       (_handshake_buffer36_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer36_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer278_in0_ready),
    .ctrl_ready (_handshake_constant32_ctrl_ready),
    .out0       (_handshake_constant32_out0),
    .out0_valid (_handshake_constant32_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer278 (
    .in0        (_handshake_constant32_out0),
    .in0_valid  (_handshake_constant32_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork19_in0_ready),
    .in0_ready  (_handshake_buffer278_in0_ready),
    .out0       (_handshake_buffer278_out0),
    .out0_valid (_handshake_buffer278_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32_ui32_ui32_ui32_ui32_ui32 handshake_fork19 (
    .in0        (_handshake_buffer278_out0),
    .in0_valid  (_handshake_buffer278_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer285_in0_ready),
    .out1_ready (_handshake_buffer284_in0_ready),
    .out2_ready (_handshake_buffer283_in0_ready),
    .out3_ready (_handshake_buffer282_in0_ready),
    .out4_ready (_handshake_buffer281_in0_ready),
    .out5_ready (_handshake_buffer280_in0_ready),
    .out6_ready (_handshake_buffer279_in0_ready),
    .in0_ready  (_handshake_fork19_in0_ready),
    .out0       (_handshake_fork19_out0),
    .out0_valid (_handshake_fork19_out0_valid),
    .out1       (_handshake_fork19_out1),
    .out1_valid (_handshake_fork19_out1_valid),
    .out2       (_handshake_fork19_out2),
    .out2_valid (_handshake_fork19_out2_valid),
    .out3       (_handshake_fork19_out3),
    .out3_valid (_handshake_fork19_out3_valid),
    .out4       (_handshake_fork19_out4),
    .out4_valid (_handshake_fork19_out4_valid),
    .out5       (_handshake_fork19_out5),
    .out5_valid (_handshake_fork19_out5_valid),
    .out6       (_handshake_fork19_out6),
    .out6_valid (_handshake_fork19_out6_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer279 (
    .in0        (_handshake_fork19_out6),
    .in0_valid  (_handshake_fork19_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store11_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer279_in0_ready),
    .out0       (_handshake_buffer279_out0),
    .out0_valid (_handshake_buffer279_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer280 (
    .in0        (_handshake_fork19_out5),
    .in0_valid  (_handshake_fork19_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store12_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer280_in0_ready),
    .out0       (_handshake_buffer280_out0),
    .out0_valid (_handshake_buffer280_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer281 (
    .in0        (_handshake_fork19_out4),
    .in0_valid  (_handshake_fork19_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store13_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer281_in0_ready),
    .out0       (_handshake_buffer281_out0),
    .out0_valid (_handshake_buffer281_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer282 (
    .in0        (_handshake_fork19_out3),
    .in0_valid  (_handshake_fork19_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store14_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer282_in0_ready),
    .out0       (_handshake_buffer282_out0),
    .out0_valid (_handshake_buffer282_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer283 (
    .in0        (_handshake_fork19_out2),
    .in0_valid  (_handshake_fork19_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store15_dataIn_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer283_in0_ready),
    .out0       (_handshake_buffer283_out0),
    .out0_valid (_handshake_buffer283_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer284 (
    .in0        (_handshake_fork19_out1),
    .in0_valid  (_handshake_fork19_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux4_in0_ready),
    .in0_ready  (_handshake_buffer284_in0_ready),
    .out0       (_handshake_buffer284_out0),
    .out0_valid (_handshake_buffer284_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer285 (
    .in0        (_handshake_fork19_out0),
    .in0_valid  (_handshake_fork19_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux14_in0_ready),
    .in0_ready  (_handshake_buffer285_in0_ready),
    .out0       (_handshake_buffer285_out0),
    .out0_valid (_handshake_buffer285_out0_valid)
  );
  handshake_constant_c4_out_ui64 handshake_constant33 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer35_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer35_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer286_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant33_ctrl_ready),
    .out0       (_handshake_constant33_out0),
    .out0_valid (_handshake_constant33_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer286 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant33_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant33_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer286_in0_ready),
    .out0       (_handshake_buffer286_out0),
    .out0_valid (_handshake_buffer286_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli0 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer259_out0),
    .in0_valid  (_handshake_buffer259_out0_valid),
    .in1        (_handshake_buffer286_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer286_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer287_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli0_in0_ready),
    .in1_ready  (_arith_shli0_in1_ready),
    .out0       (_arith_shli0_out0),
    .out0_valid (_arith_shli0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer287 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli0_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store0_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer287_in0_ready),
    .out0       (_handshake_buffer287_out0),
    .out0_valid (_handshake_buffer287_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store0 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer287_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer287_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer261_out0),	// ../../mlir/cordic_32/full_opt.mlir:3:17
    .dataIn_valid    (_handshake_buffer261_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:3:17
  //.ctrl            (_handshake_buffer18_out0),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid      (_handshake_buffer18_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .dataToMem_ready (_handshake_buffer289_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer288_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store0_addrIn0_ready),
    .dataIn_ready    (_handshake_store0_dataIn_ready),
    .ctrl_ready      (_handshake_store0_ctrl_ready),
    .dataToMem       (_handshake_store0_dataToMem),
    .dataToMem_valid (_handshake_store0_dataToMem_valid),
    .addrOut0        (_handshake_store0_addrOut0),
    .addrOut0_valid  (_handshake_store0_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer288 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store0_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store0_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr0_ready),
    .in0_ready  (_handshake_buffer288_in0_ready),
    .out0       (_handshake_buffer288_out0),
    .out0_valid (_handshake_buffer288_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer289 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store0_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store0_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData0_ready),
    .in0_ready  (_handshake_buffer289_in0_ready),
    .out0       (_handshake_buffer289_out0),
    .out0_valid (_handshake_buffer289_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant34 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer34_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer34_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer290_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant34_ctrl_ready),
    .out0       (_handshake_constant34_out0),
    .out0_valid (_handshake_constant34_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer290 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant34_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant34_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer290_in0_ready),
    .out0       (_handshake_buffer290_out0),
    .out0_valid (_handshake_buffer290_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli1 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer258_out0),
    .in0_valid  (_handshake_buffer258_out0_valid),
    .in1        (_handshake_buffer290_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer290_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer291_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli1_in0_ready),
    .in1_ready  (_arith_shli1_in1_ready),
    .out0       (_arith_shli1_out0),
    .out0_valid (_arith_shli1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer291 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli1_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer291_in0_ready),
    .out0       (_handshake_buffer291_out0),
    .out0_valid (_handshake_buffer291_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi0 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer291_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer291_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer242_out0),
    .in1_valid  (_handshake_buffer242_out0_valid),
    .out0_ready (_handshake_buffer292_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi0_in0_ready),
    .in1_ready  (_arith_addi0_in1_ready),
    .out0       (_arith_addi0_out0),
    .out0_valid (_arith_addi0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer292 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi0_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store1_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer292_in0_ready),
    .out0       (_handshake_buffer292_out0),
    .out0_valid (_handshake_buffer292_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_2ins_1outs_ctrl handshake_join1 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer17_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer17_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer207_out0),
    .in1_valid  (_handshake_buffer207_out0_valid),
    .out0_ready (_handshake_buffer293_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join1_in0_ready),
    .in1_ready  (_handshake_join1_in1_ready),
  //.out0       (_handshake_join1_out0),
    .out0_valid (_handshake_join1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer293 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join1_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store1_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer293_in0_ready),
  //.out0       (_handshake_buffer293_out0),
    .out0_valid (_handshake_buffer293_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store1 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer292_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer292_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer262_out0),	// ../../mlir/cordic_32/full_opt.mlir:4:17
    .dataIn_valid    (_handshake_buffer262_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:4:17
  //.ctrl            (_handshake_buffer293_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer293_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer295_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer294_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store1_addrIn0_ready),
    .dataIn_ready    (_handshake_store1_dataIn_ready),
    .ctrl_ready      (_handshake_store1_ctrl_ready),
    .dataToMem       (_handshake_store1_dataToMem),
    .dataToMem_valid (_handshake_store1_dataToMem_valid),
    .addrOut0        (_handshake_store1_addrOut0),
    .addrOut0_valid  (_handshake_store1_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer294 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store1_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store1_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr1_ready),
    .in0_ready  (_handshake_buffer294_in0_ready),
    .out0       (_handshake_buffer294_out0),
    .out0_valid (_handshake_buffer294_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer295 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store1_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store1_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData1_ready),
    .in0_ready  (_handshake_buffer295_in0_ready),
    .out0       (_handshake_buffer295_out0),
    .out0_valid (_handshake_buffer295_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant35 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer33_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer33_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer296_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant35_ctrl_ready),
    .out0       (_handshake_constant35_out0),
    .out0_valid (_handshake_constant35_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer296 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant35_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant35_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli2_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer296_in0_ready),
    .out0       (_handshake_buffer296_out0),
    .out0_valid (_handshake_buffer296_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli2 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer257_out0),
    .in0_valid  (_handshake_buffer257_out0_valid),
    .in1        (_handshake_buffer296_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer296_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer297_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli2_in0_ready),
    .in1_ready  (_arith_shli2_in1_ready),
    .out0       (_arith_shli2_out0),
    .out0_valid (_arith_shli2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer297 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli2_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer297_in0_ready),
    .out0       (_handshake_buffer297_out0),
    .out0_valid (_handshake_buffer297_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi1 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer297_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer297_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer241_out0),
    .in1_valid  (_handshake_buffer241_out0_valid),
    .out0_ready (_handshake_buffer298_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi1_in0_ready),
    .in1_ready  (_arith_addi1_in1_ready),
    .out0       (_arith_addi1_out0),
    .out0_valid (_arith_addi1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer298 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi1_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store2_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer298_in0_ready),
    .out0       (_handshake_buffer298_out0),
    .out0_valid (_handshake_buffer298_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_3ins_1outs_ctrl handshake_join2 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer16_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer16_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer208_out0),
    .in1_valid  (_handshake_buffer208_out0_valid),
  //.in2        (_handshake_buffer192_out0),
    .in2_valid  (_handshake_buffer192_out0_valid),
    .out0_ready (_handshake_buffer299_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join2_in0_ready),
    .in1_ready  (_handshake_join2_in1_ready),
    .in2_ready  (_handshake_join2_in2_ready),
  //.out0       (_handshake_join2_out0),
    .out0_valid (_handshake_join2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer299 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join2_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store2_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer299_in0_ready),
  //.out0       (_handshake_buffer299_out0),
    .out0_valid (_handshake_buffer299_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store2 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer298_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer298_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer263_out0),	// ../../mlir/cordic_32/full_opt.mlir:5:17
    .dataIn_valid    (_handshake_buffer263_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:5:17
  //.ctrl            (_handshake_buffer299_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer299_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer301_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer300_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store2_addrIn0_ready),
    .dataIn_ready    (_handshake_store2_dataIn_ready),
    .ctrl_ready      (_handshake_store2_ctrl_ready),
    .dataToMem       (_handshake_store2_dataToMem),
    .dataToMem_valid (_handshake_store2_dataToMem_valid),
    .addrOut0        (_handshake_store2_addrOut0),
    .addrOut0_valid  (_handshake_store2_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer300 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store2_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store2_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr2_ready),
    .in0_ready  (_handshake_buffer300_in0_ready),
    .out0       (_handshake_buffer300_out0),
    .out0_valid (_handshake_buffer300_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer301 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store2_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store2_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData2_ready),
    .in0_ready  (_handshake_buffer301_in0_ready),
    .out0       (_handshake_buffer301_out0),
    .out0_valid (_handshake_buffer301_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant36 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer32_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer32_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer302_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant36_ctrl_ready),
    .out0       (_handshake_constant36_out0),
    .out0_valid (_handshake_constant36_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer302 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant36_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant36_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli3_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer302_in0_ready),
    .out0       (_handshake_buffer302_out0),
    .out0_valid (_handshake_buffer302_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli3 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer256_out0),
    .in0_valid  (_handshake_buffer256_out0_valid),
    .in1        (_handshake_buffer302_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer302_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer303_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli3_in0_ready),
    .in1_ready  (_arith_shli3_in1_ready),
    .out0       (_arith_shli3_out0),
    .out0_valid (_arith_shli3_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer303 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli3_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli3_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer303_in0_ready),
    .out0       (_handshake_buffer303_out0),
    .out0_valid (_handshake_buffer303_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi2 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer303_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer303_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer240_out0),
    .in1_valid  (_handshake_buffer240_out0_valid),
    .out0_ready (_handshake_buffer304_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi2_in0_ready),
    .in1_ready  (_arith_addi2_in1_ready),
    .out0       (_arith_addi2_out0),
    .out0_valid (_arith_addi2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer304 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi2_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store3_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer304_in0_ready),
    .out0       (_handshake_buffer304_out0),
    .out0_valid (_handshake_buffer304_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_4ins_1outs_ctrl handshake_join3 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer15_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer15_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer209_out0),
    .in1_valid  (_handshake_buffer209_out0_valid),
  //.in2        (_handshake_buffer193_out0),
    .in2_valid  (_handshake_buffer193_out0_valid),
  //.in3        (_handshake_buffer178_out0),
    .in3_valid  (_handshake_buffer178_out0_valid),
    .out0_ready (_handshake_buffer305_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join3_in0_ready),
    .in1_ready  (_handshake_join3_in1_ready),
    .in2_ready  (_handshake_join3_in2_ready),
    .in3_ready  (_handshake_join3_in3_ready),
  //.out0       (_handshake_join3_out0),
    .out0_valid (_handshake_join3_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer305 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join3_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join3_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store3_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer305_in0_ready),
  //.out0       (_handshake_buffer305_out0),
    .out0_valid (_handshake_buffer305_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store3 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer304_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer304_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer264_out0),	// ../../mlir/cordic_32/full_opt.mlir:6:17
    .dataIn_valid    (_handshake_buffer264_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:6:17
  //.ctrl            (_handshake_buffer305_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer305_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer307_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer306_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store3_addrIn0_ready),
    .dataIn_ready    (_handshake_store3_dataIn_ready),
    .ctrl_ready      (_handshake_store3_ctrl_ready),
    .dataToMem       (_handshake_store3_dataToMem),
    .dataToMem_valid (_handshake_store3_dataToMem_valid),
    .addrOut0        (_handshake_store3_addrOut0),
    .addrOut0_valid  (_handshake_store3_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer306 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store3_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store3_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr3_ready),
    .in0_ready  (_handshake_buffer306_in0_ready),
    .out0       (_handshake_buffer306_out0),
    .out0_valid (_handshake_buffer306_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer307 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store3_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store3_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData3_ready),
    .in0_ready  (_handshake_buffer307_in0_ready),
    .out0       (_handshake_buffer307_out0),
    .out0_valid (_handshake_buffer307_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant37 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer31_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer31_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer308_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant37_ctrl_ready),
    .out0       (_handshake_constant37_out0),
    .out0_valid (_handshake_constant37_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer308 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant37_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant37_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli4_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer308_in0_ready),
    .out0       (_handshake_buffer308_out0),
    .out0_valid (_handshake_buffer308_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli4 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer255_out0),
    .in0_valid  (_handshake_buffer255_out0_valid),
    .in1        (_handshake_buffer308_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer308_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer309_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli4_in0_ready),
    .in1_ready  (_arith_shli4_in1_ready),
    .out0       (_arith_shli4_out0),
    .out0_valid (_arith_shli4_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer309 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli4_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli4_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi3_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer309_in0_ready),
    .out0       (_handshake_buffer309_out0),
    .out0_valid (_handshake_buffer309_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi3 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer309_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer309_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer239_out0),
    .in1_valid  (_handshake_buffer239_out0_valid),
    .out0_ready (_handshake_buffer310_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi3_in0_ready),
    .in1_ready  (_arith_addi3_in1_ready),
    .out0       (_arith_addi3_out0),
    .out0_valid (_arith_addi3_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer310 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi3_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi3_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store4_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer310_in0_ready),
    .out0       (_handshake_buffer310_out0),
    .out0_valid (_handshake_buffer310_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_5ins_1outs_ctrl handshake_join4 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer14_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer14_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer210_out0),
    .in1_valid  (_handshake_buffer210_out0_valid),
  //.in2        (_handshake_buffer194_out0),
    .in2_valid  (_handshake_buffer194_out0_valid),
  //.in3        (_handshake_buffer179_out0),
    .in3_valid  (_handshake_buffer179_out0_valid),
  //.in4        (_handshake_buffer165_out0),
    .in4_valid  (_handshake_buffer165_out0_valid),
    .out0_ready (_handshake_buffer311_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join4_in0_ready),
    .in1_ready  (_handshake_join4_in1_ready),
    .in2_ready  (_handshake_join4_in2_ready),
    .in3_ready  (_handshake_join4_in3_ready),
    .in4_ready  (_handshake_join4_in4_ready),
  //.out0       (_handshake_join4_out0),
    .out0_valid (_handshake_join4_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer311 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join4_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join4_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store4_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer311_in0_ready),
  //.out0       (_handshake_buffer311_out0),
    .out0_valid (_handshake_buffer311_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store4 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer310_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer310_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer265_out0),	// ../../mlir/cordic_32/full_opt.mlir:7:16
    .dataIn_valid    (_handshake_buffer265_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:7:16
  //.ctrl            (_handshake_buffer311_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer311_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer313_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer312_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store4_addrIn0_ready),
    .dataIn_ready    (_handshake_store4_dataIn_ready),
    .ctrl_ready      (_handshake_store4_ctrl_ready),
    .dataToMem       (_handshake_store4_dataToMem),
    .dataToMem_valid (_handshake_store4_dataToMem_valid),
    .addrOut0        (_handshake_store4_addrOut0),
    .addrOut0_valid  (_handshake_store4_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer312 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store4_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store4_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr4_ready),
    .in0_ready  (_handshake_buffer312_in0_ready),
    .out0       (_handshake_buffer312_out0),
    .out0_valid (_handshake_buffer312_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer313 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store4_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store4_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData4_ready),
    .in0_ready  (_handshake_buffer313_in0_ready),
    .out0       (_handshake_buffer313_out0),
    .out0_valid (_handshake_buffer313_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant38 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer30_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer30_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer314_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant38_ctrl_ready),
    .out0       (_handshake_constant38_out0),
    .out0_valid (_handshake_constant38_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer314 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant38_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant38_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli5_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer314_in0_ready),
    .out0       (_handshake_buffer314_out0),
    .out0_valid (_handshake_buffer314_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli5 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer254_out0),
    .in0_valid  (_handshake_buffer254_out0_valid),
    .in1        (_handshake_buffer314_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer314_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer315_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli5_in0_ready),
    .in1_ready  (_arith_shli5_in1_ready),
    .out0       (_arith_shli5_out0),
    .out0_valid (_arith_shli5_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer315 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli5_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli5_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi4_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer315_in0_ready),
    .out0       (_handshake_buffer315_out0),
    .out0_valid (_handshake_buffer315_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi4 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer315_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer315_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer238_out0),
    .in1_valid  (_handshake_buffer238_out0_valid),
    .out0_ready (_handshake_buffer316_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi4_in0_ready),
    .in1_ready  (_arith_addi4_in1_ready),
    .out0       (_arith_addi4_out0),
    .out0_valid (_arith_addi4_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer316 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi4_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi4_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store5_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer316_in0_ready),
    .out0       (_handshake_buffer316_out0),
    .out0_valid (_handshake_buffer316_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_6ins_1outs_ctrl handshake_join5 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer13_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer13_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer211_out0),
    .in1_valid  (_handshake_buffer211_out0_valid),
  //.in2        (_handshake_buffer195_out0),
    .in2_valid  (_handshake_buffer195_out0_valid),
  //.in3        (_handshake_buffer180_out0),
    .in3_valid  (_handshake_buffer180_out0_valid),
  //.in4        (_handshake_buffer166_out0),
    .in4_valid  (_handshake_buffer166_out0_valid),
  //.in5        (_handshake_buffer153_out0),
    .in5_valid  (_handshake_buffer153_out0_valid),
    .out0_ready (_handshake_buffer317_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join5_in0_ready),
    .in1_ready  (_handshake_join5_in1_ready),
    .in2_ready  (_handshake_join5_in2_ready),
    .in3_ready  (_handshake_join5_in3_ready),
    .in4_ready  (_handshake_join5_in4_ready),
    .in5_ready  (_handshake_join5_in5_ready),
  //.out0       (_handshake_join5_out0),
    .out0_valid (_handshake_join5_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer317 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join5_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join5_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store5_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer317_in0_ready),
  //.out0       (_handshake_buffer317_out0),
    .out0_valid (_handshake_buffer317_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store5 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer316_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer316_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer266_out0),	// ../../mlir/cordic_32/full_opt.mlir:8:16
    .dataIn_valid    (_handshake_buffer266_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:8:16
  //.ctrl            (_handshake_buffer317_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer317_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer319_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer318_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store5_addrIn0_ready),
    .dataIn_ready    (_handshake_store5_dataIn_ready),
    .ctrl_ready      (_handshake_store5_ctrl_ready),
    .dataToMem       (_handshake_store5_dataToMem),
    .dataToMem_valid (_handshake_store5_dataToMem_valid),
    .addrOut0        (_handshake_store5_addrOut0),
    .addrOut0_valid  (_handshake_store5_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer318 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store5_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store5_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr5_ready),
    .in0_ready  (_handshake_buffer318_in0_ready),
    .out0       (_handshake_buffer318_out0),
    .out0_valid (_handshake_buffer318_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer319 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store5_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store5_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData5_ready),
    .in0_ready  (_handshake_buffer319_in0_ready),
    .out0       (_handshake_buffer319_out0),
    .out0_valid (_handshake_buffer319_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant39 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer29_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer29_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer320_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant39_ctrl_ready),
    .out0       (_handshake_constant39_out0),
    .out0_valid (_handshake_constant39_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer320 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant39_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant39_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli6_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer320_in0_ready),
    .out0       (_handshake_buffer320_out0),
    .out0_valid (_handshake_buffer320_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli6 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer253_out0),
    .in0_valid  (_handshake_buffer253_out0_valid),
    .in1        (_handshake_buffer320_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer320_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer321_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli6_in0_ready),
    .in1_ready  (_arith_shli6_in1_ready),
    .out0       (_arith_shli6_out0),
    .out0_valid (_arith_shli6_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer321 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli6_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli6_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi5_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer321_in0_ready),
    .out0       (_handshake_buffer321_out0),
    .out0_valid (_handshake_buffer321_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi5 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer321_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer321_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer237_out0),
    .in1_valid  (_handshake_buffer237_out0_valid),
    .out0_ready (_handshake_buffer322_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi5_in0_ready),
    .in1_ready  (_arith_addi5_in1_ready),
    .out0       (_arith_addi5_out0),
    .out0_valid (_arith_addi5_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer322 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi5_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi5_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store6_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer322_in0_ready),
    .out0       (_handshake_buffer322_out0),
    .out0_valid (_handshake_buffer322_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_7ins_1outs_ctrl handshake_join6 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer12_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer12_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer212_out0),
    .in1_valid  (_handshake_buffer212_out0_valid),
  //.in2        (_handshake_buffer196_out0),
    .in2_valid  (_handshake_buffer196_out0_valid),
  //.in3        (_handshake_buffer181_out0),
    .in3_valid  (_handshake_buffer181_out0_valid),
  //.in4        (_handshake_buffer167_out0),
    .in4_valid  (_handshake_buffer167_out0_valid),
  //.in5        (_handshake_buffer154_out0),
    .in5_valid  (_handshake_buffer154_out0_valid),
  //.in6        (_handshake_buffer142_out0),
    .in6_valid  (_handshake_buffer142_out0_valid),
    .out0_ready (_handshake_buffer323_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join6_in0_ready),
    .in1_ready  (_handshake_join6_in1_ready),
    .in2_ready  (_handshake_join6_in2_ready),
    .in3_ready  (_handshake_join6_in3_ready),
    .in4_ready  (_handshake_join6_in4_ready),
    .in5_ready  (_handshake_join6_in5_ready),
    .in6_ready  (_handshake_join6_in6_ready),
  //.out0       (_handshake_join6_out0),
    .out0_valid (_handshake_join6_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer323 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join6_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join6_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store6_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer323_in0_ready),
  //.out0       (_handshake_buffer323_out0),
    .out0_valid (_handshake_buffer323_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store6 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer322_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer322_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer268_out0),
    .dataIn_valid    (_handshake_buffer268_out0_valid),
  //.ctrl            (_handshake_buffer323_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer323_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer325_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer324_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store6_addrIn0_ready),
    .dataIn_ready    (_handshake_store6_dataIn_ready),
    .ctrl_ready      (_handshake_store6_ctrl_ready),
    .dataToMem       (_handshake_store6_dataToMem),
    .dataToMem_valid (_handshake_store6_dataToMem_valid),
    .addrOut0        (_handshake_store6_addrOut0),
    .addrOut0_valid  (_handshake_store6_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer324 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store6_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store6_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr6_ready),
    .in0_ready  (_handshake_buffer324_in0_ready),
    .out0       (_handshake_buffer324_out0),
    .out0_valid (_handshake_buffer324_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer325 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store6_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store6_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData6_ready),
    .in0_ready  (_handshake_buffer325_in0_ready),
    .out0       (_handshake_buffer325_out0),
    .out0_valid (_handshake_buffer325_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant40 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer28_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer28_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer326_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant40_ctrl_ready),
    .out0       (_handshake_constant40_out0),
    .out0_valid (_handshake_constant40_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer326 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant40_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant40_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli7_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer326_in0_ready),
    .out0       (_handshake_buffer326_out0),
    .out0_valid (_handshake_buffer326_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli7 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer252_out0),
    .in0_valid  (_handshake_buffer252_out0_valid),
    .in1        (_handshake_buffer326_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer326_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer327_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli7_in0_ready),
    .in1_ready  (_arith_shli7_in1_ready),
    .out0       (_arith_shli7_out0),
    .out0_valid (_arith_shli7_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer327 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli7_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli7_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi6_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer327_in0_ready),
    .out0       (_handshake_buffer327_out0),
    .out0_valid (_handshake_buffer327_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi6 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer327_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer327_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer236_out0),
    .in1_valid  (_handshake_buffer236_out0_valid),
    .out0_ready (_handshake_buffer328_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi6_in0_ready),
    .in1_ready  (_arith_addi6_in1_ready),
    .out0       (_arith_addi6_out0),
    .out0_valid (_arith_addi6_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer328 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi6_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi6_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store7_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer328_in0_ready),
    .out0       (_handshake_buffer328_out0),
    .out0_valid (_handshake_buffer328_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_8ins_1outs_ctrl handshake_join7 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer11_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer11_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer213_out0),
    .in1_valid  (_handshake_buffer213_out0_valid),
  //.in2        (_handshake_buffer197_out0),
    .in2_valid  (_handshake_buffer197_out0_valid),
  //.in3        (_handshake_buffer182_out0),
    .in3_valid  (_handshake_buffer182_out0_valid),
  //.in4        (_handshake_buffer168_out0),
    .in4_valid  (_handshake_buffer168_out0_valid),
  //.in5        (_handshake_buffer155_out0),
    .in5_valid  (_handshake_buffer155_out0_valid),
  //.in6        (_handshake_buffer143_out0),
    .in6_valid  (_handshake_buffer143_out0_valid),
  //.in7        (_handshake_buffer132_out0),
    .in7_valid  (_handshake_buffer132_out0_valid),
    .out0_ready (_handshake_buffer329_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join7_in0_ready),
    .in1_ready  (_handshake_join7_in1_ready),
    .in2_ready  (_handshake_join7_in2_ready),
    .in3_ready  (_handshake_join7_in3_ready),
    .in4_ready  (_handshake_join7_in4_ready),
    .in5_ready  (_handshake_join7_in5_ready),
    .in6_ready  (_handshake_join7_in6_ready),
    .in7_ready  (_handshake_join7_in7_ready),
  //.out0       (_handshake_join7_out0),
    .out0_valid (_handshake_join7_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer329 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join7_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join7_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store7_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer329_in0_ready),
  //.out0       (_handshake_buffer329_out0),
    .out0_valid (_handshake_buffer329_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store7 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer328_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer328_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer270_out0),	// ../../mlir/cordic_32/full_opt.mlir:10:15
    .dataIn_valid    (_handshake_buffer270_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:10:15
  //.ctrl            (_handshake_buffer329_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer329_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer331_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer330_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store7_addrIn0_ready),
    .dataIn_ready    (_handshake_store7_dataIn_ready),
    .ctrl_ready      (_handshake_store7_ctrl_ready),
    .dataToMem       (_handshake_store7_dataToMem),
    .dataToMem_valid (_handshake_store7_dataToMem_valid),
    .addrOut0        (_handshake_store7_addrOut0),
    .addrOut0_valid  (_handshake_store7_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer330 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store7_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store7_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr7_ready),
    .in0_ready  (_handshake_buffer330_in0_ready),
    .out0       (_handshake_buffer330_out0),
    .out0_valid (_handshake_buffer330_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer331 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store7_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store7_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData7_ready),
    .in0_ready  (_handshake_buffer331_in0_ready),
    .out0       (_handshake_buffer331_out0),
    .out0_valid (_handshake_buffer331_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant41 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer27_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer27_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer332_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant41_ctrl_ready),
    .out0       (_handshake_constant41_out0),
    .out0_valid (_handshake_constant41_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer332 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant41_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant41_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli8_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer332_in0_ready),
    .out0       (_handshake_buffer332_out0),
    .out0_valid (_handshake_buffer332_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli8 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer251_out0),
    .in0_valid  (_handshake_buffer251_out0_valid),
    .in1        (_handshake_buffer332_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer332_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer333_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli8_in0_ready),
    .in1_ready  (_arith_shli8_in1_ready),
    .out0       (_arith_shli8_out0),
    .out0_valid (_arith_shli8_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer333 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli8_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli8_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi7_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer333_in0_ready),
    .out0       (_handshake_buffer333_out0),
    .out0_valid (_handshake_buffer333_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi7 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer333_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer333_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer235_out0),
    .in1_valid  (_handshake_buffer235_out0_valid),
    .out0_ready (_handshake_buffer334_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi7_in0_ready),
    .in1_ready  (_arith_addi7_in1_ready),
    .out0       (_arith_addi7_out0),
    .out0_valid (_arith_addi7_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer334 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi7_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi7_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store8_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer334_in0_ready),
    .out0       (_handshake_buffer334_out0),
    .out0_valid (_handshake_buffer334_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_9ins_1outs_ctrl handshake_join8 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer10_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer10_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer214_out0),
    .in1_valid  (_handshake_buffer214_out0_valid),
  //.in2        (_handshake_buffer198_out0),
    .in2_valid  (_handshake_buffer198_out0_valid),
  //.in3        (_handshake_buffer183_out0),
    .in3_valid  (_handshake_buffer183_out0_valid),
  //.in4        (_handshake_buffer169_out0),
    .in4_valid  (_handshake_buffer169_out0_valid),
  //.in5        (_handshake_buffer156_out0),
    .in5_valid  (_handshake_buffer156_out0_valid),
  //.in6        (_handshake_buffer144_out0),
    .in6_valid  (_handshake_buffer144_out0_valid),
  //.in7        (_handshake_buffer133_out0),
    .in7_valid  (_handshake_buffer133_out0_valid),
  //.in8        (_handshake_buffer123_out0),
    .in8_valid  (_handshake_buffer123_out0_valid),
    .out0_ready (_handshake_buffer335_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join8_in0_ready),
    .in1_ready  (_handshake_join8_in1_ready),
    .in2_ready  (_handshake_join8_in2_ready),
    .in3_ready  (_handshake_join8_in3_ready),
    .in4_ready  (_handshake_join8_in4_ready),
    .in5_ready  (_handshake_join8_in5_ready),
    .in6_ready  (_handshake_join8_in6_ready),
    .in7_ready  (_handshake_join8_in7_ready),
    .in8_ready  (_handshake_join8_in8_ready),
  //.out0       (_handshake_join8_out0),
    .out0_valid (_handshake_join8_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer335 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join8_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join8_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store8_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer335_in0_ready),
  //.out0       (_handshake_buffer335_out0),
    .out0_valid (_handshake_buffer335_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store8 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer334_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer334_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer271_out0),	// ../../mlir/cordic_32/full_opt.mlir:11:15
    .dataIn_valid    (_handshake_buffer271_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:11:15
  //.ctrl            (_handshake_buffer335_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer335_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer337_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer336_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store8_addrIn0_ready),
    .dataIn_ready    (_handshake_store8_dataIn_ready),
    .ctrl_ready      (_handshake_store8_ctrl_ready),
    .dataToMem       (_handshake_store8_dataToMem),
    .dataToMem_valid (_handshake_store8_dataToMem_valid),
    .addrOut0        (_handshake_store8_addrOut0),
    .addrOut0_valid  (_handshake_store8_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer336 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store8_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store8_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr8_ready),
    .in0_ready  (_handshake_buffer336_in0_ready),
    .out0       (_handshake_buffer336_out0),
    .out0_valid (_handshake_buffer336_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer337 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store8_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store8_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData8_ready),
    .in0_ready  (_handshake_buffer337_in0_ready),
    .out0       (_handshake_buffer337_out0),
    .out0_valid (_handshake_buffer337_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant42 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer26_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer26_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer338_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant42_ctrl_ready),
    .out0       (_handshake_constant42_out0),
    .out0_valid (_handshake_constant42_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer338 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant42_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant42_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli9_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer338_in0_ready),
    .out0       (_handshake_buffer338_out0),
    .out0_valid (_handshake_buffer338_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli9 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer250_out0),
    .in0_valid  (_handshake_buffer250_out0_valid),
    .in1        (_handshake_buffer338_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer338_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer339_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli9_in0_ready),
    .in1_ready  (_arith_shli9_in1_ready),
    .out0       (_arith_shli9_out0),
    .out0_valid (_arith_shli9_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer339 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli9_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli9_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi8_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer339_in0_ready),
    .out0       (_handshake_buffer339_out0),
    .out0_valid (_handshake_buffer339_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi8 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer339_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer339_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer234_out0),
    .in1_valid  (_handshake_buffer234_out0_valid),
    .out0_ready (_handshake_buffer340_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi8_in0_ready),
    .in1_ready  (_arith_addi8_in1_ready),
    .out0       (_arith_addi8_out0),
    .out0_valid (_arith_addi8_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer340 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi8_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi8_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store9_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer340_in0_ready),
    .out0       (_handshake_buffer340_out0),
    .out0_valid (_handshake_buffer340_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_10ins_1outs_ctrl handshake_join9 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer9_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer9_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer215_out0),
    .in1_valid  (_handshake_buffer215_out0_valid),
  //.in2        (_handshake_buffer199_out0),
    .in2_valid  (_handshake_buffer199_out0_valid),
  //.in3        (_handshake_buffer184_out0),
    .in3_valid  (_handshake_buffer184_out0_valid),
  //.in4        (_handshake_buffer170_out0),
    .in4_valid  (_handshake_buffer170_out0_valid),
  //.in5        (_handshake_buffer157_out0),
    .in5_valid  (_handshake_buffer157_out0_valid),
  //.in6        (_handshake_buffer145_out0),
    .in6_valid  (_handshake_buffer145_out0_valid),
  //.in7        (_handshake_buffer134_out0),
    .in7_valid  (_handshake_buffer134_out0_valid),
  //.in8        (_handshake_buffer124_out0),
    .in8_valid  (_handshake_buffer124_out0_valid),
  //.in9        (_handshake_buffer115_out0),
    .in9_valid  (_handshake_buffer115_out0_valid),
    .out0_ready (_handshake_buffer341_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join9_in0_ready),
    .in1_ready  (_handshake_join9_in1_ready),
    .in2_ready  (_handshake_join9_in2_ready),
    .in3_ready  (_handshake_join9_in3_ready),
    .in4_ready  (_handshake_join9_in4_ready),
    .in5_ready  (_handshake_join9_in5_ready),
    .in6_ready  (_handshake_join9_in6_ready),
    .in7_ready  (_handshake_join9_in7_ready),
    .in8_ready  (_handshake_join9_in8_ready),
    .in9_ready  (_handshake_join9_in9_ready),
  //.out0       (_handshake_join9_out0),
    .out0_valid (_handshake_join9_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer341 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join9_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join9_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store9_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer341_in0_ready),
  //.out0       (_handshake_buffer341_out0),
    .out0_valid (_handshake_buffer341_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store9 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer340_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer340_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer272_out0),	// ../../mlir/cordic_32/full_opt.mlir:12:15
    .dataIn_valid    (_handshake_buffer272_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:12:15
  //.ctrl            (_handshake_buffer341_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer341_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer343_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer342_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store9_addrIn0_ready),
    .dataIn_ready    (_handshake_store9_dataIn_ready),
    .ctrl_ready      (_handshake_store9_ctrl_ready),
    .dataToMem       (_handshake_store9_dataToMem),
    .dataToMem_valid (_handshake_store9_dataToMem_valid),
    .addrOut0        (_handshake_store9_addrOut0),
    .addrOut0_valid  (_handshake_store9_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer342 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store9_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store9_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr9_ready),
    .in0_ready  (_handshake_buffer342_in0_ready),
    .out0       (_handshake_buffer342_out0),
    .out0_valid (_handshake_buffer342_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer343 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store9_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store9_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData9_ready),
    .in0_ready  (_handshake_buffer343_in0_ready),
    .out0       (_handshake_buffer343_out0),
    .out0_valid (_handshake_buffer343_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant43 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer25_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer25_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer344_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant43_ctrl_ready),
    .out0       (_handshake_constant43_out0),
    .out0_valid (_handshake_constant43_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer344 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant43_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant43_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli10_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer344_in0_ready),
    .out0       (_handshake_buffer344_out0),
    .out0_valid (_handshake_buffer344_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli10 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer249_out0),
    .in0_valid  (_handshake_buffer249_out0_valid),
    .in1        (_handshake_buffer344_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer344_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer345_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli10_in0_ready),
    .in1_ready  (_arith_shli10_in1_ready),
    .out0       (_arith_shli10_out0),
    .out0_valid (_arith_shli10_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer345 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli10_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli10_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi9_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer345_in0_ready),
    .out0       (_handshake_buffer345_out0),
    .out0_valid (_handshake_buffer345_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi9 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer345_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer345_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer233_out0),
    .in1_valid  (_handshake_buffer233_out0_valid),
    .out0_ready (_handshake_buffer346_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi9_in0_ready),
    .in1_ready  (_arith_addi9_in1_ready),
    .out0       (_arith_addi9_out0),
    .out0_valid (_arith_addi9_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer346 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi9_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi9_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store10_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer346_in0_ready),
    .out0       (_handshake_buffer346_out0),
    .out0_valid (_handshake_buffer346_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_11ins_1outs_ctrl handshake_join10 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer8_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer8_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer216_out0),
    .in1_valid  (_handshake_buffer216_out0_valid),
  //.in2        (_handshake_buffer200_out0),
    .in2_valid  (_handshake_buffer200_out0_valid),
  //.in3        (_handshake_buffer185_out0),
    .in3_valid  (_handshake_buffer185_out0_valid),
  //.in4        (_handshake_buffer171_out0),
    .in4_valid  (_handshake_buffer171_out0_valid),
  //.in5        (_handshake_buffer158_out0),
    .in5_valid  (_handshake_buffer158_out0_valid),
  //.in6        (_handshake_buffer146_out0),
    .in6_valid  (_handshake_buffer146_out0_valid),
  //.in7        (_handshake_buffer135_out0),
    .in7_valid  (_handshake_buffer135_out0_valid),
  //.in8        (_handshake_buffer125_out0),
    .in8_valid  (_handshake_buffer125_out0_valid),
  //.in9        (_handshake_buffer116_out0),
    .in9_valid  (_handshake_buffer116_out0_valid),
  //.in10       (_handshake_buffer108_out0),
    .in10_valid (_handshake_buffer108_out0_valid),
    .out0_ready (_handshake_buffer347_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join10_in0_ready),
    .in1_ready  (_handshake_join10_in1_ready),
    .in2_ready  (_handshake_join10_in2_ready),
    .in3_ready  (_handshake_join10_in3_ready),
    .in4_ready  (_handshake_join10_in4_ready),
    .in5_ready  (_handshake_join10_in5_ready),
    .in6_ready  (_handshake_join10_in6_ready),
    .in7_ready  (_handshake_join10_in7_ready),
    .in8_ready  (_handshake_join10_in8_ready),
    .in9_ready  (_handshake_join10_in9_ready),
    .in10_ready (_handshake_join10_in10_ready),
  //.out0       (_handshake_join10_out0),
    .out0_valid (_handshake_join10_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer347 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join10_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join10_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store10_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer347_in0_ready),
  //.out0       (_handshake_buffer347_out0),
    .out0_valid (_handshake_buffer347_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store10 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer346_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer346_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer274_out0),
    .dataIn_valid    (_handshake_buffer274_out0_valid),
  //.ctrl            (_handshake_buffer347_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer347_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer349_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer348_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store10_addrIn0_ready),
    .dataIn_ready    (_handshake_store10_dataIn_ready),
    .ctrl_ready      (_handshake_store10_ctrl_ready),
    .dataToMem       (_handshake_store10_dataToMem),
    .dataToMem_valid (_handshake_store10_dataToMem_valid),
    .addrOut0        (_handshake_store10_addrOut0),
    .addrOut0_valid  (_handshake_store10_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer348 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store10_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store10_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr10_ready),
    .in0_ready  (_handshake_buffer348_in0_ready),
    .out0       (_handshake_buffer348_out0),
    .out0_valid (_handshake_buffer348_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer349 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store10_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store10_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData10_ready),
    .in0_ready  (_handshake_buffer349_in0_ready),
    .out0       (_handshake_buffer349_out0),
    .out0_valid (_handshake_buffer349_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant44 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer24_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer24_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer350_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant44_ctrl_ready),
    .out0       (_handshake_constant44_out0),
    .out0_valid (_handshake_constant44_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer350 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant44_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant44_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli11_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer350_in0_ready),
    .out0       (_handshake_buffer350_out0),
    .out0_valid (_handshake_buffer350_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli11 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer248_out0),
    .in0_valid  (_handshake_buffer248_out0_valid),
    .in1        (_handshake_buffer350_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer350_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer351_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli11_in0_ready),
    .in1_ready  (_arith_shli11_in1_ready),
    .out0       (_arith_shli11_out0),
    .out0_valid (_arith_shli11_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer351 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli11_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli11_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi10_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer351_in0_ready),
    .out0       (_handshake_buffer351_out0),
    .out0_valid (_handshake_buffer351_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi10 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer351_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer351_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer232_out0),
    .in1_valid  (_handshake_buffer232_out0_valid),
    .out0_ready (_handshake_buffer352_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi10_in0_ready),
    .in1_ready  (_arith_addi10_in1_ready),
    .out0       (_arith_addi10_out0),
    .out0_valid (_arith_addi10_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer352 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi10_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi10_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store11_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer352_in0_ready),
    .out0       (_handshake_buffer352_out0),
    .out0_valid (_handshake_buffer352_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_12ins_1outs_ctrl handshake_join11 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer7_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer7_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer217_out0),
    .in1_valid  (_handshake_buffer217_out0_valid),
  //.in2        (_handshake_buffer201_out0),
    .in2_valid  (_handshake_buffer201_out0_valid),
  //.in3        (_handshake_buffer186_out0),
    .in3_valid  (_handshake_buffer186_out0_valid),
  //.in4        (_handshake_buffer172_out0),
    .in4_valid  (_handshake_buffer172_out0_valid),
  //.in5        (_handshake_buffer159_out0),
    .in5_valid  (_handshake_buffer159_out0_valid),
  //.in6        (_handshake_buffer147_out0),
    .in6_valid  (_handshake_buffer147_out0_valid),
  //.in7        (_handshake_buffer136_out0),
    .in7_valid  (_handshake_buffer136_out0_valid),
  //.in8        (_handshake_buffer126_out0),
    .in8_valid  (_handshake_buffer126_out0_valid),
  //.in9        (_handshake_buffer117_out0),
    .in9_valid  (_handshake_buffer117_out0_valid),
  //.in10       (_handshake_buffer109_out0),
    .in10_valid (_handshake_buffer109_out0_valid),
  //.in11       (_handshake_buffer102_out0),
    .in11_valid (_handshake_buffer102_out0_valid),
    .out0_ready (_handshake_buffer353_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join11_in0_ready),
    .in1_ready  (_handshake_join11_in1_ready),
    .in2_ready  (_handshake_join11_in2_ready),
    .in3_ready  (_handshake_join11_in3_ready),
    .in4_ready  (_handshake_join11_in4_ready),
    .in5_ready  (_handshake_join11_in5_ready),
    .in6_ready  (_handshake_join11_in6_ready),
    .in7_ready  (_handshake_join11_in7_ready),
    .in8_ready  (_handshake_join11_in8_ready),
    .in9_ready  (_handshake_join11_in9_ready),
    .in10_ready (_handshake_join11_in10_ready),
    .in11_ready (_handshake_join11_in11_ready),
  //.out0       (_handshake_join11_out0),
    .out0_valid (_handshake_join11_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer353 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join11_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join11_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store11_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer353_in0_ready),
  //.out0       (_handshake_buffer353_out0),
    .out0_valid (_handshake_buffer353_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store11 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer352_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer352_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer279_out0),
    .dataIn_valid    (_handshake_buffer279_out0_valid),
  //.ctrl            (_handshake_buffer353_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer353_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer355_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer354_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store11_addrIn0_ready),
    .dataIn_ready    (_handshake_store11_dataIn_ready),
    .ctrl_ready      (_handshake_store11_ctrl_ready),
    .dataToMem       (_handshake_store11_dataToMem),
    .dataToMem_valid (_handshake_store11_dataToMem_valid),
    .addrOut0        (_handshake_store11_addrOut0),
    .addrOut0_valid  (_handshake_store11_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer354 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store11_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store11_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr11_ready),
    .in0_ready  (_handshake_buffer354_in0_ready),
    .out0       (_handshake_buffer354_out0),
    .out0_valid (_handshake_buffer354_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer355 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store11_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store11_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData11_ready),
    .in0_ready  (_handshake_buffer355_in0_ready),
    .out0       (_handshake_buffer355_out0),
    .out0_valid (_handshake_buffer355_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant45 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer23_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer23_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer356_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant45_ctrl_ready),
    .out0       (_handshake_constant45_out0),
    .out0_valid (_handshake_constant45_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer356 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant45_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant45_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli12_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer356_in0_ready),
    .out0       (_handshake_buffer356_out0),
    .out0_valid (_handshake_buffer356_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli12 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer247_out0),
    .in0_valid  (_handshake_buffer247_out0_valid),
    .in1        (_handshake_buffer356_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer356_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer357_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli12_in0_ready),
    .in1_ready  (_arith_shli12_in1_ready),
    .out0       (_arith_shli12_out0),
    .out0_valid (_arith_shli12_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer357 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli12_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli12_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi11_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer357_in0_ready),
    .out0       (_handshake_buffer357_out0),
    .out0_valid (_handshake_buffer357_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi11 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer357_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer357_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer231_out0),
    .in1_valid  (_handshake_buffer231_out0_valid),
    .out0_ready (_handshake_buffer358_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi11_in0_ready),
    .in1_ready  (_arith_addi11_in1_ready),
    .out0       (_arith_addi11_out0),
    .out0_valid (_arith_addi11_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer358 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi11_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi11_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store12_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer358_in0_ready),
    .out0       (_handshake_buffer358_out0),
    .out0_valid (_handshake_buffer358_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_13ins_1outs_ctrl handshake_join12 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer6_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer6_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer218_out0),
    .in1_valid  (_handshake_buffer218_out0_valid),
  //.in2        (_handshake_buffer202_out0),
    .in2_valid  (_handshake_buffer202_out0_valid),
  //.in3        (_handshake_buffer187_out0),
    .in3_valid  (_handshake_buffer187_out0_valid),
  //.in4        (_handshake_buffer173_out0),
    .in4_valid  (_handshake_buffer173_out0_valid),
  //.in5        (_handshake_buffer160_out0),
    .in5_valid  (_handshake_buffer160_out0_valid),
  //.in6        (_handshake_buffer148_out0),
    .in6_valid  (_handshake_buffer148_out0_valid),
  //.in7        (_handshake_buffer137_out0),
    .in7_valid  (_handshake_buffer137_out0_valid),
  //.in8        (_handshake_buffer127_out0),
    .in8_valid  (_handshake_buffer127_out0_valid),
  //.in9        (_handshake_buffer118_out0),
    .in9_valid  (_handshake_buffer118_out0_valid),
  //.in10       (_handshake_buffer110_out0),
    .in10_valid (_handshake_buffer110_out0_valid),
  //.in11       (_handshake_buffer103_out0),
    .in11_valid (_handshake_buffer103_out0_valid),
  //.in12       (_handshake_buffer97_out0),
    .in12_valid (_handshake_buffer97_out0_valid),
    .out0_ready (_handshake_buffer359_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join12_in0_ready),
    .in1_ready  (_handshake_join12_in1_ready),
    .in2_ready  (_handshake_join12_in2_ready),
    .in3_ready  (_handshake_join12_in3_ready),
    .in4_ready  (_handshake_join12_in4_ready),
    .in5_ready  (_handshake_join12_in5_ready),
    .in6_ready  (_handshake_join12_in6_ready),
    .in7_ready  (_handshake_join12_in7_ready),
    .in8_ready  (_handshake_join12_in8_ready),
    .in9_ready  (_handshake_join12_in9_ready),
    .in10_ready (_handshake_join12_in10_ready),
    .in11_ready (_handshake_join12_in11_ready),
    .in12_ready (_handshake_join12_in12_ready),
  //.out0       (_handshake_join12_out0),
    .out0_valid (_handshake_join12_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer359 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join12_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join12_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store12_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer359_in0_ready),
  //.out0       (_handshake_buffer359_out0),
    .out0_valid (_handshake_buffer359_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store12 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer358_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer358_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer280_out0),
    .dataIn_valid    (_handshake_buffer280_out0_valid),
  //.ctrl            (_handshake_buffer359_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer359_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer361_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer360_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store12_addrIn0_ready),
    .dataIn_ready    (_handshake_store12_dataIn_ready),
    .ctrl_ready      (_handshake_store12_ctrl_ready),
    .dataToMem       (_handshake_store12_dataToMem),
    .dataToMem_valid (_handshake_store12_dataToMem_valid),
    .addrOut0        (_handshake_store12_addrOut0),
    .addrOut0_valid  (_handshake_store12_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer360 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store12_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store12_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr12_ready),
    .in0_ready  (_handshake_buffer360_in0_ready),
    .out0       (_handshake_buffer360_out0),
    .out0_valid (_handshake_buffer360_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer361 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store12_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store12_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData12_ready),
    .in0_ready  (_handshake_buffer361_in0_ready),
    .out0       (_handshake_buffer361_out0),
    .out0_valid (_handshake_buffer361_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant46 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer22_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer22_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer362_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant46_ctrl_ready),
    .out0       (_handshake_constant46_out0),
    .out0_valid (_handshake_constant46_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer362 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant46_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant46_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli13_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer362_in0_ready),
    .out0       (_handshake_buffer362_out0),
    .out0_valid (_handshake_buffer362_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli13 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer246_out0),
    .in0_valid  (_handshake_buffer246_out0_valid),
    .in1        (_handshake_buffer362_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer362_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer363_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli13_in0_ready),
    .in1_ready  (_arith_shli13_in1_ready),
    .out0       (_arith_shli13_out0),
    .out0_valid (_arith_shli13_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer363 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli13_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli13_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi12_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer363_in0_ready),
    .out0       (_handshake_buffer363_out0),
    .out0_valid (_handshake_buffer363_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi12 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer363_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer363_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer230_out0),
    .in1_valid  (_handshake_buffer230_out0_valid),
    .out0_ready (_handshake_buffer364_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi12_in0_ready),
    .in1_ready  (_arith_addi12_in1_ready),
    .out0       (_arith_addi12_out0),
    .out0_valid (_arith_addi12_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer364 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi12_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi12_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store13_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer364_in0_ready),
    .out0       (_handshake_buffer364_out0),
    .out0_valid (_handshake_buffer364_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_14ins_1outs_ctrl handshake_join13 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer5_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer5_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer219_out0),
    .in1_valid  (_handshake_buffer219_out0_valid),
  //.in2        (_handshake_buffer203_out0),
    .in2_valid  (_handshake_buffer203_out0_valid),
  //.in3        (_handshake_buffer188_out0),
    .in3_valid  (_handshake_buffer188_out0_valid),
  //.in4        (_handshake_buffer174_out0),
    .in4_valid  (_handshake_buffer174_out0_valid),
  //.in5        (_handshake_buffer161_out0),
    .in5_valid  (_handshake_buffer161_out0_valid),
  //.in6        (_handshake_buffer149_out0),
    .in6_valid  (_handshake_buffer149_out0_valid),
  //.in7        (_handshake_buffer138_out0),
    .in7_valid  (_handshake_buffer138_out0_valid),
  //.in8        (_handshake_buffer128_out0),
    .in8_valid  (_handshake_buffer128_out0_valid),
  //.in9        (_handshake_buffer119_out0),
    .in9_valid  (_handshake_buffer119_out0_valid),
  //.in10       (_handshake_buffer111_out0),
    .in10_valid (_handshake_buffer111_out0_valid),
  //.in11       (_handshake_buffer104_out0),
    .in11_valid (_handshake_buffer104_out0_valid),
  //.in12       (_handshake_buffer98_out0),
    .in12_valid (_handshake_buffer98_out0_valid),
  //.in13       (_handshake_buffer93_out0),
    .in13_valid (_handshake_buffer93_out0_valid),
    .out0_ready (_handshake_buffer365_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join13_in0_ready),
    .in1_ready  (_handshake_join13_in1_ready),
    .in2_ready  (_handshake_join13_in2_ready),
    .in3_ready  (_handshake_join13_in3_ready),
    .in4_ready  (_handshake_join13_in4_ready),
    .in5_ready  (_handshake_join13_in5_ready),
    .in6_ready  (_handshake_join13_in6_ready),
    .in7_ready  (_handshake_join13_in7_ready),
    .in8_ready  (_handshake_join13_in8_ready),
    .in9_ready  (_handshake_join13_in9_ready),
    .in10_ready (_handshake_join13_in10_ready),
    .in11_ready (_handshake_join13_in11_ready),
    .in12_ready (_handshake_join13_in12_ready),
    .in13_ready (_handshake_join13_in13_ready),
  //.out0       (_handshake_join13_out0),
    .out0_valid (_handshake_join13_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer365 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join13_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join13_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store13_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer365_in0_ready),
  //.out0       (_handshake_buffer365_out0),
    .out0_valid (_handshake_buffer365_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store13 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer364_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer364_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer281_out0),
    .dataIn_valid    (_handshake_buffer281_out0_valid),
  //.ctrl            (_handshake_buffer365_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer365_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer367_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer366_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store13_addrIn0_ready),
    .dataIn_ready    (_handshake_store13_dataIn_ready),
    .ctrl_ready      (_handshake_store13_ctrl_ready),
    .dataToMem       (_handshake_store13_dataToMem),
    .dataToMem_valid (_handshake_store13_dataToMem_valid),
    .addrOut0        (_handshake_store13_addrOut0),
    .addrOut0_valid  (_handshake_store13_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer366 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store13_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store13_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr13_ready),
    .in0_ready  (_handshake_buffer366_in0_ready),
    .out0       (_handshake_buffer366_out0),
    .out0_valid (_handshake_buffer366_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer367 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store13_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store13_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData13_ready),
    .in0_ready  (_handshake_buffer367_in0_ready),
    .out0       (_handshake_buffer367_out0),
    .out0_valid (_handshake_buffer367_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant47 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer21_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer21_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer368_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant47_ctrl_ready),
    .out0       (_handshake_constant47_out0),
    .out0_valid (_handshake_constant47_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer368 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant47_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant47_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli14_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer368_in0_ready),
    .out0       (_handshake_buffer368_out0),
    .out0_valid (_handshake_buffer368_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli14 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer245_out0),
    .in0_valid  (_handshake_buffer245_out0_valid),
    .in1        (_handshake_buffer368_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer368_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer369_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli14_in0_ready),
    .in1_ready  (_arith_shli14_in1_ready),
    .out0       (_arith_shli14_out0),
    .out0_valid (_arith_shli14_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer369 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli14_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli14_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi13_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer369_in0_ready),
    .out0       (_handshake_buffer369_out0),
    .out0_valid (_handshake_buffer369_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi13 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer369_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer369_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer229_out0),
    .in1_valid  (_handshake_buffer229_out0_valid),
    .out0_ready (_handshake_buffer370_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi13_in0_ready),
    .in1_ready  (_arith_addi13_in1_ready),
    .out0       (_arith_addi13_out0),
    .out0_valid (_arith_addi13_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer370 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi13_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi13_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store14_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer370_in0_ready),
    .out0       (_handshake_buffer370_out0),
    .out0_valid (_handshake_buffer370_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_15ins_1outs_ctrl handshake_join14 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer4_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer4_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer220_out0),
    .in1_valid  (_handshake_buffer220_out0_valid),
  //.in2        (_handshake_buffer204_out0),
    .in2_valid  (_handshake_buffer204_out0_valid),
  //.in3        (_handshake_buffer189_out0),
    .in3_valid  (_handshake_buffer189_out0_valid),
  //.in4        (_handshake_buffer175_out0),
    .in4_valid  (_handshake_buffer175_out0_valid),
  //.in5        (_handshake_buffer162_out0),
    .in5_valid  (_handshake_buffer162_out0_valid),
  //.in6        (_handshake_buffer150_out0),
    .in6_valid  (_handshake_buffer150_out0_valid),
  //.in7        (_handshake_buffer139_out0),
    .in7_valid  (_handshake_buffer139_out0_valid),
  //.in8        (_handshake_buffer129_out0),
    .in8_valid  (_handshake_buffer129_out0_valid),
  //.in9        (_handshake_buffer120_out0),
    .in9_valid  (_handshake_buffer120_out0_valid),
  //.in10       (_handshake_buffer112_out0),
    .in10_valid (_handshake_buffer112_out0_valid),
  //.in11       (_handshake_buffer105_out0),
    .in11_valid (_handshake_buffer105_out0_valid),
  //.in12       (_handshake_buffer99_out0),
    .in12_valid (_handshake_buffer99_out0_valid),
  //.in13       (_handshake_buffer94_out0),
    .in13_valid (_handshake_buffer94_out0_valid),
  //.in14       (_handshake_buffer90_out0),
    .in14_valid (_handshake_buffer90_out0_valid),
    .out0_ready (_handshake_buffer371_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join14_in0_ready),
    .in1_ready  (_handshake_join14_in1_ready),
    .in2_ready  (_handshake_join14_in2_ready),
    .in3_ready  (_handshake_join14_in3_ready),
    .in4_ready  (_handshake_join14_in4_ready),
    .in5_ready  (_handshake_join14_in5_ready),
    .in6_ready  (_handshake_join14_in6_ready),
    .in7_ready  (_handshake_join14_in7_ready),
    .in8_ready  (_handshake_join14_in8_ready),
    .in9_ready  (_handshake_join14_in9_ready),
    .in10_ready (_handshake_join14_in10_ready),
    .in11_ready (_handshake_join14_in11_ready),
    .in12_ready (_handshake_join14_in12_ready),
    .in13_ready (_handshake_join14_in13_ready),
    .in14_ready (_handshake_join14_in14_ready),
  //.out0       (_handshake_join14_out0),
    .out0_valid (_handshake_join14_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer371 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join14_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join14_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store14_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer371_in0_ready),
  //.out0       (_handshake_buffer371_out0),
    .out0_valid (_handshake_buffer371_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store14 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer370_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer370_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer282_out0),
    .dataIn_valid    (_handshake_buffer282_out0_valid),
  //.ctrl            (_handshake_buffer371_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer371_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer373_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer372_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store14_addrIn0_ready),
    .dataIn_ready    (_handshake_store14_dataIn_ready),
    .ctrl_ready      (_handshake_store14_ctrl_ready),
    .dataToMem       (_handshake_store14_dataToMem),
    .dataToMem_valid (_handshake_store14_dataToMem_valid),
    .addrOut0        (_handshake_store14_addrOut0),
    .addrOut0_valid  (_handshake_store14_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer372 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store14_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store14_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr14_ready),
    .in0_ready  (_handshake_buffer372_in0_ready),
    .out0       (_handshake_buffer372_out0),
    .out0_valid (_handshake_buffer372_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer373 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store14_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store14_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData14_ready),
    .in0_ready  (_handshake_buffer373_in0_ready),
    .out0       (_handshake_buffer373_out0),
    .out0_valid (_handshake_buffer373_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_constant_c4_out_ui64 handshake_constant48 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.ctrl       (_handshake_buffer20_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .ctrl_valid (_handshake_buffer20_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .out0_ready (_handshake_buffer374_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_ready (_handshake_constant48_ctrl_ready),
    .out0       (_handshake_constant48_out0),
    .out0_valid (_handshake_constant48_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer374 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_constant48_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_constant48_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli15_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer374_in0_ready),
    .out0       (_handshake_buffer374_out0),
    .out0_valid (_handshake_buffer374_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_shli_in_ui64_ui64_out_ui64 arith_shli15 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer244_out0),
    .in0_valid  (_handshake_buffer244_out0_valid),
    .in1        (_handshake_buffer374_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1_valid  (_handshake_buffer374_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .out0_ready (_handshake_buffer375_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_shli15_in0_ready),
    .in1_ready  (_arith_shli15_in1_ready),
    .out0       (_arith_shli15_out0),
    .out0_valid (_arith_shli15_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer375 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_shli15_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_shli15_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi14_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer375_in0_ready),
    .out0       (_handshake_buffer375_out0),
    .out0_valid (_handshake_buffer375_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  arith_addi_in_ui64_ui64_out_ui64 arith_addi14 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_buffer375_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_buffer375_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in1        (_handshake_buffer228_out0),
    .in1_valid  (_handshake_buffer228_out0_valid),
    .out0_ready (_handshake_buffer376_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_arith_addi14_in0_ready),
    .in1_ready  (_arith_addi14_in1_ready),
    .out0       (_arith_addi14_out0),
    .out0_valid (_arith_addi14_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer376 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_arith_addi14_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_arith_addi14_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store15_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer376_in0_ready),
    .out0       (_handshake_buffer376_out0),
    .out0_valid (_handshake_buffer376_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_join_16ins_1outs_ctrl handshake_join15 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_buffer3_out0)	// ../../mlir/cordic_32/full_opt.mlir:2:3
    .in0_valid  (_handshake_buffer3_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:3
  //.in1        (_handshake_buffer221_out0),
    .in1_valid  (_handshake_buffer221_out0_valid),
  //.in2        (_handshake_buffer205_out0),
    .in2_valid  (_handshake_buffer205_out0_valid),
  //.in3        (_handshake_buffer190_out0),
    .in3_valid  (_handshake_buffer190_out0_valid),
  //.in4        (_handshake_buffer176_out0),
    .in4_valid  (_handshake_buffer176_out0_valid),
  //.in5        (_handshake_buffer163_out0),
    .in5_valid  (_handshake_buffer163_out0_valid),
  //.in6        (_handshake_buffer151_out0),
    .in6_valid  (_handshake_buffer151_out0_valid),
  //.in7        (_handshake_buffer140_out0),
    .in7_valid  (_handshake_buffer140_out0_valid),
  //.in8        (_handshake_buffer130_out0),
    .in8_valid  (_handshake_buffer130_out0_valid),
  //.in9        (_handshake_buffer121_out0),
    .in9_valid  (_handshake_buffer121_out0_valid),
  //.in10       (_handshake_buffer113_out0),
    .in10_valid (_handshake_buffer113_out0_valid),
  //.in11       (_handshake_buffer106_out0),
    .in11_valid (_handshake_buffer106_out0_valid),
  //.in12       (_handshake_buffer100_out0),
    .in12_valid (_handshake_buffer100_out0_valid),
  //.in13       (_handshake_buffer95_out0),
    .in13_valid (_handshake_buffer95_out0_valid),
  //.in14       (_handshake_buffer91_out0),
    .in14_valid (_handshake_buffer91_out0_valid),
  //.in15       (_handshake_buffer88_out0),
    .in15_valid (_handshake_buffer88_out0_valid),
    .out0_ready (_handshake_buffer377_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_join15_in0_ready),
    .in1_ready  (_handshake_join15_in1_ready),
    .in2_ready  (_handshake_join15_in2_ready),
    .in3_ready  (_handshake_join15_in3_ready),
    .in4_ready  (_handshake_join15_in4_ready),
    .in5_ready  (_handshake_join15_in5_ready),
    .in6_ready  (_handshake_join15_in6_ready),
    .in7_ready  (_handshake_join15_in7_ready),
    .in8_ready  (_handshake_join15_in8_ready),
    .in9_ready  (_handshake_join15_in9_ready),
    .in10_ready (_handshake_join15_in10_ready),
    .in11_ready (_handshake_join15_in11_ready),
    .in12_ready (_handshake_join15_in12_ready),
    .in13_ready (_handshake_join15_in13_ready),
    .in14_ready (_handshake_join15_in14_ready),
    .in15_ready (_handshake_join15_in15_ready),
  //.out0       (_handshake_join15_out0),
    .out0_valid (_handshake_join15_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer377 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
  //.in0        (_handshake_join15_out0)	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_join15_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_store15_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_ready  (_handshake_buffer377_in0_ready),
  //.out0       (_handshake_buffer377_out0),
    .out0_valid (_handshake_buffer377_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_store_in_ui64_ui32_out_ui32_ui64 handshake_store15 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0         (_handshake_buffer376_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_valid   (_handshake_buffer376_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataIn          (_handshake_buffer283_out0),
    .dataIn_valid    (_handshake_buffer283_out0_valid),
  //.ctrl            (_handshake_buffer377_out0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .ctrl_valid      (_handshake_buffer377_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .dataToMem_ready (_handshake_buffer379_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrOut0_ready  (_handshake_buffer378_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .addrIn0_ready   (_handshake_store15_addrIn0_ready),
    .dataIn_ready    (_handshake_store15_dataIn_ready),
    .ctrl_ready      (_handshake_store15_ctrl_ready),
    .dataToMem       (_handshake_store15_dataToMem),
    .dataToMem_valid (_handshake_store15_dataToMem_valid),
    .addrOut0        (_handshake_store15_addrOut0),
    .addrOut0_valid  (_handshake_store15_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer378 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store15_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store15_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stAddr15_ready),
    .in0_ready  (_handshake_buffer378_in0_ready),
    .out0       (_handshake_buffer378_out0),
    .out0_valid (_handshake_buffer378_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer379 (	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0        (_handshake_store15_dataToMem),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .in0_valid  (_handshake_store15_dataToMem_valid),	// ../../mlir/cordic_32/full_opt.mlir:19:22
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_stData15_ready),
    .in0_ready  (_handshake_buffer379_in0_ready),
    .out0       (_handshake_buffer379_out0),
    .out0_valid (_handshake_buffer379_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:19:22
  handshake_buffer_in_ui1_out_ui1_1slots_seq_init_0 handshake_buffer380 (
    .in0        (_handshake_fork40_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork20_in0_ready),
    .in0_ready  (_handshake_buffer380_in0_ready),
    .out0       (_handshake_buffer380_out0),
    .out0_valid (_handshake_buffer380_out0_valid)
  );
  handshake_fork_in_ui1_out_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1 handshake_fork20 (
    .in0         (_handshake_buffer380_out0),
    .in0_valid   (_handshake_buffer380_out0_valid),
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer395_in0_ready),
    .out1_ready  (_handshake_buffer394_in0_ready),
    .out2_ready  (_handshake_buffer393_in0_ready),
    .out3_ready  (_handshake_buffer392_in0_ready),
    .out4_ready  (_handshake_buffer391_in0_ready),
    .out5_ready  (_handshake_buffer390_in0_ready),
    .out6_ready  (_handshake_buffer389_in0_ready),
    .out7_ready  (_handshake_buffer388_in0_ready),
    .out8_ready  (_handshake_buffer387_in0_ready),
    .out9_ready  (_handshake_buffer386_in0_ready),
    .out10_ready (_handshake_buffer385_in0_ready),
    .out11_ready (_handshake_buffer384_in0_ready),
    .out12_ready (_handshake_buffer383_in0_ready),
    .out13_ready (_handshake_buffer382_in0_ready),
    .out14_ready (_handshake_buffer381_in0_ready),
    .in0_ready   (_handshake_fork20_in0_ready),
    .out0        (_handshake_fork20_out0),
    .out0_valid  (_handshake_fork20_out0_valid),
    .out1        (_handshake_fork20_out1),
    .out1_valid  (_handshake_fork20_out1_valid),
    .out2        (_handshake_fork20_out2),
    .out2_valid  (_handshake_fork20_out2_valid),
    .out3        (_handshake_fork20_out3),
    .out3_valid  (_handshake_fork20_out3_valid),
    .out4        (_handshake_fork20_out4),
    .out4_valid  (_handshake_fork20_out4_valid),
    .out5        (_handshake_fork20_out5),
    .out5_valid  (_handshake_fork20_out5_valid),
    .out6        (_handshake_fork20_out6),
    .out6_valid  (_handshake_fork20_out6_valid),
    .out7        (_handshake_fork20_out7),
    .out7_valid  (_handshake_fork20_out7_valid),
    .out8        (_handshake_fork20_out8),
    .out8_valid  (_handshake_fork20_out8_valid),
    .out9        (_handshake_fork20_out9),
    .out9_valid  (_handshake_fork20_out9_valid),
    .out10       (_handshake_fork20_out10),
    .out10_valid (_handshake_fork20_out10_valid),
    .out11       (_handshake_fork20_out11),
    .out11_valid (_handshake_fork20_out11_valid),
    .out12       (_handshake_fork20_out12),
    .out12_valid (_handshake_fork20_out12_valid),
    .out13       (_handshake_fork20_out13),
    .out13_valid (_handshake_fork20_out13_valid),
    .out14       (_handshake_fork20_out14),
    .out14_valid (_handshake_fork20_out14_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer381 (
    .in0        (_handshake_fork20_out14),
    .in0_valid  (_handshake_fork20_out14_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux0_select_ready),
    .in0_ready  (_handshake_buffer381_in0_ready),
    .out0       (_handshake_buffer381_out0),
    .out0_valid (_handshake_buffer381_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer382 (
    .in0        (_handshake_fork20_out13),
    .in0_valid  (_handshake_fork20_out13_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux1_select_ready),
    .in0_ready  (_handshake_buffer382_in0_ready),
    .out0       (_handshake_buffer382_out0),
    .out0_valid (_handshake_buffer382_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer383 (
    .in0        (_handshake_fork20_out12),
    .in0_valid  (_handshake_fork20_out12_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux2_select_ready),
    .in0_ready  (_handshake_buffer383_in0_ready),
    .out0       (_handshake_buffer383_out0),
    .out0_valid (_handshake_buffer383_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer384 (
    .in0        (_handshake_fork20_out11),
    .in0_valid  (_handshake_fork20_out11_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux3_select_ready),
    .in0_ready  (_handshake_buffer384_in0_ready),
    .out0       (_handshake_buffer384_out0),
    .out0_valid (_handshake_buffer384_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer385 (
    .in0        (_handshake_fork20_out10),
    .in0_valid  (_handshake_fork20_out10_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux4_select_ready),
    .in0_ready  (_handshake_buffer385_in0_ready),
    .out0       (_handshake_buffer385_out0),
    .out0_valid (_handshake_buffer385_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer386 (
    .in0        (_handshake_fork20_out9),
    .in0_valid  (_handshake_fork20_out9_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux5_select_ready),
    .in0_ready  (_handshake_buffer386_in0_ready),
    .out0       (_handshake_buffer386_out0),
    .out0_valid (_handshake_buffer386_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer387 (
    .in0        (_handshake_fork20_out8),
    .in0_valid  (_handshake_fork20_out8_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux6_select_ready),
    .in0_ready  (_handshake_buffer387_in0_ready),
    .out0       (_handshake_buffer387_out0),
    .out0_valid (_handshake_buffer387_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer388 (
    .in0        (_handshake_fork20_out7),
    .in0_valid  (_handshake_fork20_out7_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux7_select_ready),
    .in0_ready  (_handshake_buffer388_in0_ready),
    .out0       (_handshake_buffer388_out0),
    .out0_valid (_handshake_buffer388_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer389 (
    .in0        (_handshake_fork20_out6),
    .in0_valid  (_handshake_fork20_out6_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux8_select_ready),
    .in0_ready  (_handshake_buffer389_in0_ready),
    .out0       (_handshake_buffer389_out0),
    .out0_valid (_handshake_buffer389_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer390 (
    .in0        (_handshake_fork20_out5),
    .in0_valid  (_handshake_fork20_out5_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux9_select_ready),
    .in0_ready  (_handshake_buffer390_in0_ready),
    .out0       (_handshake_buffer390_out0),
    .out0_valid (_handshake_buffer390_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer391 (
    .in0        (_handshake_fork20_out4),
    .in0_valid  (_handshake_fork20_out4_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux10_select_ready),
    .in0_ready  (_handshake_buffer391_in0_ready),
    .out0       (_handshake_buffer391_out0),
    .out0_valid (_handshake_buffer391_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer392 (
    .in0        (_handshake_fork20_out3),
    .in0_valid  (_handshake_fork20_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux11_select_ready),
    .in0_ready  (_handshake_buffer392_in0_ready),
    .out0       (_handshake_buffer392_out0),
    .out0_valid (_handshake_buffer392_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer393 (
    .in0        (_handshake_fork20_out2),
    .in0_valid  (_handshake_fork20_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux12_select_ready),
    .in0_ready  (_handshake_buffer393_in0_ready),
    .out0       (_handshake_buffer393_out0),
    .out0_valid (_handshake_buffer393_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer394 (
    .in0        (_handshake_fork20_out1),
    .in0_valid  (_handshake_fork20_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux13_select_ready),
    .in0_ready  (_handshake_buffer394_in0_ready),
    .out0       (_handshake_buffer394_out0),
    .out0_valid (_handshake_buffer394_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer395 (
    .in0        (_handshake_fork20_out0),
    .in0_valid  (_handshake_fork20_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux14_select_ready),
    .in0_ready  (_handshake_buffer395_in0_ready),
    .out0       (_handshake_buffer395_out0),
    .out0_valid (_handshake_buffer395_out0_valid)
  );
  handshake_mux_in_ui1_3ins_1outs_ctrl handshake_mux0 (
    .select       (_handshake_buffer381_out0),
    .select_valid (_handshake_buffer381_out0_valid),
  //.in0          (_handshake_buffer222_out0),
    .in0_valid    (_handshake_buffer222_out0_valid),
  //.in1          (_handshake_buffer532_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer532_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer396_in0_ready),
    .select_ready (_handshake_mux0_select_ready),
    .in0_ready    (_handshake_mux0_in0_ready),
    .in1_ready    (_handshake_mux0_in1_ready),
  //.out0         (_handshake_mux0_out0),
    .out0_valid   (_handshake_mux0_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer396 (
  //.in0        (_handshake_mux0_out0)
    .in0_valid  (_handshake_mux0_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork21_in0_ready),
    .in0_ready  (_handshake_buffer396_in0_ready),
  //.out0       (_handshake_buffer396_out0),
    .out0_valid (_handshake_buffer396_out0_valid)
  );
  handshake_fork_1ins_3outs_ctrl handshake_fork21 (
  //.in0        (_handshake_buffer396_out0)
    .in0_valid  (_handshake_buffer396_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer399_in0_ready),
    .out1_ready (_handshake_buffer398_in0_ready),
    .out2_ready (_handshake_buffer397_in0_ready),
    .in0_ready  (_handshake_fork21_in0_ready),
  //.out0       (_handshake_fork21_out0),
    .out0_valid (_handshake_fork21_out0_valid),
  //.out1       (_handshake_fork21_out1),
    .out1_valid (_handshake_fork21_out1_valid),
  //.out2       (_handshake_fork21_out2),
    .out2_valid (_handshake_fork21_out2_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer397 (
  //.in0        (_handshake_fork21_out2)
    .in0_valid  (_handshake_fork21_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_constant49_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer397_in0_ready),
  //.out0       (_handshake_buffer397_out0),
    .out0_valid (_handshake_buffer397_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer398 (
  //.in0        (_handshake_fork21_out1)
    .in0_valid  (_handshake_fork21_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_join16_in0_ready),
    .in0_ready  (_handshake_buffer398_in0_ready),
  //.out0       (_handshake_buffer398_out0),
    .out0_valid (_handshake_buffer398_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer399 (
  //.in0        (_handshake_fork21_out0)
    .in0_valid  (_handshake_fork21_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_load0_ctrl_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer399_in0_ready),
  //.out0       (_handshake_buffer399_out0),
    .out0_valid (_handshake_buffer399_out0_valid)
  );
  handshake_join_2ins_1outs_ctrl handshake_join16 (
  //.in0        (_handshake_buffer398_out0)
    .in0_valid  (_handshake_buffer398_out0_valid),
  //.in1        (_handshake_buffer69_out0),
    .in1_valid  (_handshake_buffer69_out0_valid),
    .out0_ready (_handshake_buffer400_in0_ready),
    .in0_ready  (_handshake_join16_in0_ready),
    .in1_ready  (_handshake_join16_in1_ready),
  //.out0       (_handshake_join16_out0),
    .out0_valid (_handshake_join16_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer400 (
  //.in0        (_handshake_join16_out0)
    .in0_valid  (_handshake_join16_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br6_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer400_in0_ready),
  //.out0       (_handshake_buffer400_out0),
    .out0_valid (_handshake_buffer400_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux1 (
    .select       (_handshake_buffer382_out0),
    .select_valid (_handshake_buffer382_out0_valid),
    .in0          (_handshake_buffer275_out0),
    .in0_valid    (_handshake_buffer275_out0_valid),
    .in1          (_handshake_buffer516_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer516_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer401_in0_ready),
    .select_ready (_handshake_mux1_select_ready),
    .in0_ready    (_handshake_mux1_in0_ready),
    .in1_ready    (_handshake_mux1_in1_ready),
    .out0         (_handshake_mux1_out0),
    .out0_valid   (_handshake_mux1_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer401 (
    .in0        (_handshake_mux1_out0),
    .in0_valid  (_handshake_mux1_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_subi0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_ready  (_handshake_buffer401_in0_ready),
    .out0       (_handshake_buffer401_out0),
    .out0_valid (_handshake_buffer401_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux2 (
    .select       (_handshake_buffer383_out0),
    .select_valid (_handshake_buffer383_out0_valid),
    .in0          (_handshake_buffer276_out0),
    .in0_valid    (_handshake_buffer276_out0_valid),
    .in1          (_handshake_buffer517_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer517_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer402_in0_ready),
    .select_ready (_handshake_mux2_select_ready),
    .in0_ready    (_handshake_mux2_in0_ready),
    .in1_ready    (_handshake_mux2_in1_ready),
    .out0         (_handshake_mux2_out0),
    .out0_valid   (_handshake_mux2_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer402 (
    .in0        (_handshake_mux2_out0),
    .in0_valid  (_handshake_mux2_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork22_in0_ready),
    .in0_ready  (_handshake_buffer402_in0_ready),
    .out0       (_handshake_buffer402_out0),
    .out0_valid (_handshake_buffer402_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork22 (
    .in0        (_handshake_buffer402_out0),
    .in0_valid  (_handshake_buffer402_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer404_in0_ready),
    .out1_ready (_handshake_buffer403_in0_ready),
    .in0_ready  (_handshake_fork22_in0_ready),
    .out0       (_handshake_fork22_out0),
    .out0_valid (_handshake_fork22_out0_valid),
    .out1       (_handshake_fork22_out1),
    .out1_valid (_handshake_fork22_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer403 (
    .in0        (_handshake_fork22_out1),
    .in0_valid  (_handshake_fork22_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br0_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer403_in0_ready),
    .out0       (_handshake_buffer403_out0),
    .out0_valid (_handshake_buffer403_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer404 (
    .in0        (_handshake_fork22_out0),
    .in0_valid  (_handshake_fork22_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_cmpi1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_ready  (_handshake_buffer404_in0_ready),
    .out0       (_handshake_buffer404_out0),
    .out0_valid (_handshake_buffer404_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux3 (
    .select       (_handshake_buffer384_out0),
    .select_valid (_handshake_buffer384_out0_valid),
    .in0          (_handshake_buffer2_out0),	// ../../mlir/cordic_32/full_opt.mlir:2:28
    .in0_valid    (_handshake_buffer2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:28
    .in1          (_handshake_buffer530_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer530_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer405_in0_ready),
    .select_ready (_handshake_mux3_select_ready),
    .in0_ready    (_handshake_mux3_in0_ready),
    .in1_ready    (_handshake_mux3_in1_ready),
    .out0         (_handshake_mux3_out0),
    .out0_valid   (_handshake_mux3_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer405 (
    .in0        (_handshake_mux3_out0),
    .in0_valid  (_handshake_mux3_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork23_in0_ready),
    .in0_ready  (_handshake_buffer405_in0_ready),
    .out0       (_handshake_buffer405_out0),
    .out0_valid (_handshake_buffer405_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork23 (
    .in0        (_handshake_buffer405_out0),
    .in0_valid  (_handshake_buffer405_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer407_in0_ready),
    .out1_ready (_handshake_buffer406_in0_ready),
    .in0_ready  (_handshake_fork23_in0_ready),
    .out0       (_handshake_fork23_out0),
    .out0_valid (_handshake_fork23_out0_valid),
    .out1       (_handshake_fork23_out1),
    .out1_valid (_handshake_fork23_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer406 (
    .in0        (_handshake_fork23_out1),
    .in0_valid  (_handshake_fork23_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_subi2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .in0_ready  (_handshake_buffer406_in0_ready),
    .out0       (_handshake_buffer406_out0),
    .out0_valid (_handshake_buffer406_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer407 (
    .in0        (_handshake_fork23_out0),
    .in0_valid  (_handshake_fork23_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_cmpi0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0_ready  (_handshake_buffer407_in0_ready),
    .out0       (_handshake_buffer407_out0),
    .out0_valid (_handshake_buffer407_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux4 (
    .select       (_handshake_buffer385_out0),
    .select_valid (_handshake_buffer385_out0_valid),
    .in0          (_handshake_buffer284_out0),
    .in0_valid    (_handshake_buffer284_out0_valid),
    .in1          (_handshake_buffer529_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer529_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer408_in0_ready),
    .select_ready (_handshake_mux4_select_ready),
    .in0_ready    (_handshake_mux4_in0_ready),
    .in1_ready    (_handshake_mux4_in1_ready),
    .out0         (_handshake_mux4_out0),
    .out0_valid   (_handshake_mux4_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer408 (
    .in0        (_handshake_mux4_out0),
    .in0_valid  (_handshake_mux4_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork24_in0_ready),
    .in0_ready  (_handshake_buffer408_in0_ready),
    .out0       (_handshake_buffer408_out0),
    .out0_valid (_handshake_buffer408_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork24 (
    .in0        (_handshake_buffer408_out0),
    .in0_valid  (_handshake_buffer408_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer410_in0_ready),
    .out1_ready (_handshake_buffer409_in0_ready),
    .in0_ready  (_handshake_fork24_in0_ready),
    .out0       (_handshake_fork24_out0),
    .out0_valid (_handshake_fork24_out0_valid),
    .out1       (_handshake_fork24_out1),
    .out1_valid (_handshake_fork24_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer409 (
    .in0        (_handshake_fork24_out1),
    .in0_valid  (_handshake_fork24_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi15_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .in0_ready  (_handshake_buffer409_in0_ready),
    .out0       (_handshake_buffer409_out0),
    .out0_valid (_handshake_buffer409_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer410 (
    .in0        (_handshake_fork24_out0),
    .in0_valid  (_handshake_fork24_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in0_ready  (_handshake_buffer410_in0_ready),
    .out0       (_handshake_buffer410_out0),
    .out0_valid (_handshake_buffer410_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux5 (
    .select       (_handshake_buffer386_out0),
    .select_valid (_handshake_buffer386_out0_valid),
    .in0          (_handshake_buffer1_out0),	// ../../mlir/cordic_32/full_opt.mlir:2:40
    .in0_valid    (_handshake_buffer1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:2:40
    .in1          (_handshake_buffer528_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer528_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer411_in0_ready),
    .select_ready (_handshake_mux5_select_ready),
    .in0_ready    (_handshake_mux5_in0_ready),
    .in1_ready    (_handshake_mux5_in1_ready),
    .out0         (_handshake_mux5_out0),
    .out0_valid   (_handshake_mux5_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer411 (
    .in0        (_handshake_mux5_out0),
    .in0_valid  (_handshake_mux5_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork25_in0_ready),
    .in0_ready  (_handshake_buffer411_in0_ready),
    .out0       (_handshake_buffer411_out0),
    .out0_valid (_handshake_buffer411_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork25 (
    .in0        (_handshake_buffer411_out0),
    .in0_valid  (_handshake_buffer411_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer413_in0_ready),
    .out1_ready (_handshake_buffer412_in0_ready),
    .in0_ready  (_handshake_fork25_in0_ready),
    .out0       (_handshake_fork25_out0),
    .out0_valid (_handshake_fork25_out0_valid),
    .out1       (_handshake_fork25_out1),
    .out1_valid (_handshake_fork25_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer412 (
    .in0        (_handshake_fork25_out1),
    .in0_valid  (_handshake_fork25_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in0_ready  (_handshake_buffer412_in0_ready),
    .out0       (_handshake_buffer412_out0),
    .out0_valid (_handshake_buffer412_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer413 (
    .in0        (_handshake_fork25_out0),
    .in0_valid  (_handshake_fork25_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_subi1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .in0_ready  (_handshake_buffer413_in0_ready),
    .out0       (_handshake_buffer413_out0),
    .out0_valid (_handshake_buffer413_out0_valid)
  );
  handshake_mux_in_ui1_ui1_ui1_out_ui1 handshake_mux6 (
    .select       (_handshake_buffer387_out0),
    .select_valid (_handshake_buffer387_out0_valid),
    .in0          (_handshake_buffer223_out0),
    .in0_valid    (_handshake_buffer223_out0_valid),
    .in1          (_handshake_buffer518_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer518_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer414_in0_ready),
    .select_ready (_handshake_mux6_select_ready),
    .in0_ready    (_handshake_mux6_in0_ready),
    .in1_ready    (_handshake_mux6_in1_ready),
    .out0         (_handshake_mux6_out0),
    .out0_valid   (_handshake_mux6_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer414 (
    .in0        (_handshake_mux6_out0),
    .in0_valid  (_handshake_mux6_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork26_in0_ready),
    .in0_ready  (_handshake_buffer414_in0_ready),
    .out0       (_handshake_buffer414_out0),
    .out0_valid (_handshake_buffer414_out0_valid)
  );
  handshake_fork_in_ui1_out_ui1_ui1 handshake_fork26 (
    .in0        (_handshake_buffer414_out0),
    .in0_valid  (_handshake_buffer414_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer416_in0_ready),
    .out1_ready (_handshake_buffer415_in0_ready),
    .in0_ready  (_handshake_fork26_in0_ready),
    .out0       (_handshake_fork26_out0),
    .out0_valid (_handshake_fork26_out0_valid),
    .out1       (_handshake_fork26_out1),
    .out1_valid (_handshake_fork26_out1_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer415 (
    .in0        (_handshake_fork26_out1),
    .in0_valid  (_handshake_fork26_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br1_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer415_in0_ready),
    .out0       (_handshake_buffer415_out0),
    .out0_valid (_handshake_buffer415_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer416 (
    .in0        (_handshake_fork26_out0),
    .in0_valid  (_handshake_fork26_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br9_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer416_in0_ready),
    .out0       (_handshake_buffer416_out0),
    .out0_valid (_handshake_buffer416_out0_valid)
  );
  handshake_mux_in_ui1_ui1_ui1_out_ui1 handshake_mux7 (
    .select       (_handshake_buffer388_out0),
    .select_valid (_handshake_buffer388_out0_valid),
    .in0          (_handshake_buffer224_out0),
    .in0_valid    (_handshake_buffer224_out0_valid),
    .in1          (_handshake_buffer519_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer519_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer417_in0_ready),
    .select_ready (_handshake_mux7_select_ready),
    .in0_ready    (_handshake_mux7_in0_ready),
    .in1_ready    (_handshake_mux7_in1_ready),
    .out0         (_handshake_mux7_out0),
    .out0_valid   (_handshake_mux7_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer417 (
    .in0        (_handshake_mux7_out0),
    .in0_valid  (_handshake_mux7_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork27_in0_ready),
    .in0_ready  (_handshake_buffer417_in0_ready),
    .out0       (_handshake_buffer417_out0),
    .out0_valid (_handshake_buffer417_out0_valid)
  );
  handshake_fork_in_ui1_out_ui1_ui1_ui1 handshake_fork27 (
    .in0        (_handshake_buffer417_out0),
    .in0_valid  (_handshake_buffer417_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer420_in0_ready),
    .out1_ready (_handshake_buffer419_in0_ready),
    .out2_ready (_handshake_buffer418_in0_ready),
    .in0_ready  (_handshake_fork27_in0_ready),
    .out0       (_handshake_fork27_out0),
    .out0_valid (_handshake_fork27_out0_valid),
    .out1       (_handshake_fork27_out1),
    .out1_valid (_handshake_fork27_out1_valid),
    .out2       (_handshake_fork27_out2),
    .out2_valid (_handshake_fork27_out2_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer418 (
    .in0        (_handshake_fork27_out2),
    .in0_valid  (_handshake_fork27_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br2_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer418_in0_ready),
    .out0       (_handshake_buffer418_out0),
    .out0_valid (_handshake_buffer418_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer419 (
    .in0        (_handshake_fork27_out1),
    .in0_valid  (_handshake_fork27_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br10_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer419_in0_ready),
    .out0       (_handshake_buffer419_out0),
    .out0_valid (_handshake_buffer419_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer420 (
    .in0        (_handshake_fork27_out0),
    .in0_valid  (_handshake_fork27_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_xori0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_handshake_buffer420_in0_ready),
    .out0       (_handshake_buffer420_out0),
    .out0_valid (_handshake_buffer420_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux8 (
    .select       (_handshake_buffer389_out0),
    .select_valid (_handshake_buffer389_out0_valid),
    .in0          (_handshake_buffer225_out0),
    .in0_valid    (_handshake_buffer225_out0_valid),
    .in1          (_handshake_buffer520_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer520_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer421_in0_ready),
    .select_ready (_handshake_mux8_select_ready),
    .in0_ready    (_handshake_mux8_in0_ready),
    .in1_ready    (_handshake_mux8_in1_ready),
    .out0         (_handshake_mux8_out0),
    .out0_valid   (_handshake_mux8_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer421 (
    .in0        (_handshake_mux8_out0),
    .in0_valid  (_handshake_mux8_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork28_in0_ready),
    .in0_ready  (_handshake_buffer421_in0_ready),
    .out0       (_handshake_buffer421_out0),
    .out0_valid (_handshake_buffer421_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32_ui32_ui32 handshake_fork28 (
    .in0        (_handshake_buffer421_out0),
    .in0_valid  (_handshake_buffer421_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer425_in0_ready),
    .out1_ready (_handshake_buffer424_in0_ready),
    .out2_ready (_handshake_buffer423_in0_ready),
    .out3_ready (_handshake_buffer422_in0_ready),
    .in0_ready  (_handshake_fork28_in0_ready),
    .out0       (_handshake_fork28_out0),
    .out0_valid (_handshake_fork28_out0_valid),
    .out1       (_handshake_fork28_out1),
    .out1_valid (_handshake_fork28_out1_valid),
    .out2       (_handshake_fork28_out2),
    .out2_valid (_handshake_fork28_out2_valid),
    .out3       (_handshake_fork28_out3),
    .out3_valid (_handshake_fork28_out3_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer422 (
    .in0        (_handshake_fork28_out3),
    .in0_valid  (_handshake_fork28_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi4_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in0_ready  (_handshake_buffer422_in0_ready),
    .out0       (_handshake_buffer422_out0),
    .out0_valid (_handshake_buffer422_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer423 (
    .in0        (_handshake_fork28_out2),
    .in0_valid  (_handshake_fork28_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi3_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in0_ready  (_handshake_buffer423_in0_ready),
    .out0       (_handshake_buffer423_out0),
    .out0_valid (_handshake_buffer423_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer424 (
    .in0        (_handshake_fork28_out1),
    .in0_valid  (_handshake_fork28_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in0_ready  (_handshake_buffer424_in0_ready),
    .out0       (_handshake_buffer424_out0),
    .out0_valid (_handshake_buffer424_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer425 (
    .in0        (_handshake_fork28_out0),
    .in0_valid  (_handshake_fork28_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br11_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer425_in0_ready),
    .out0       (_handshake_buffer425_out0),
    .out0_valid (_handshake_buffer425_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux9 (
    .select       (_handshake_buffer390_out0),
    .select_valid (_handshake_buffer390_out0_valid),
    .in0          (_handshake_buffer226_out0),
    .in0_valid    (_handshake_buffer226_out0_valid),
    .in1          (_handshake_buffer521_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer521_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer426_in0_ready),
    .select_ready (_handshake_mux9_select_ready),
    .in0_ready    (_handshake_mux9_in0_ready),
    .in1_ready    (_handshake_mux9_in1_ready),
    .out0         (_handshake_mux9_out0),
    .out0_valid   (_handshake_mux9_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer426 (
    .in0        (_handshake_mux9_out0),
    .in0_valid  (_handshake_mux9_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork29_in0_ready),
    .in0_ready  (_handshake_buffer426_in0_ready),
    .out0       (_handshake_buffer426_out0),
    .out0_valid (_handshake_buffer426_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork29 (
    .in0        (_handshake_buffer426_out0),
    .in0_valid  (_handshake_buffer426_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer428_in0_ready),
    .out1_ready (_handshake_buffer427_in0_ready),
    .in0_ready  (_handshake_fork29_in0_ready),
    .out0       (_handshake_fork29_out0),
    .out0_valid (_handshake_fork29_out0_valid),
    .out1       (_handshake_fork29_out1),
    .out1_valid (_handshake_fork29_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer427 (
    .in0        (_handshake_fork29_out1),
    .in0_valid  (_handshake_fork29_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_select0_in2_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_ready  (_handshake_buffer427_in0_ready),
    .out0       (_handshake_buffer427_out0),
    .out0_valid (_handshake_buffer427_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer428 (
    .in0        (_handshake_fork29_out0),
    .in0_valid  (_handshake_fork29_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br12_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer428_in0_ready),
    .out0       (_handshake_buffer428_out0),
    .out0_valid (_handshake_buffer428_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux10 (
    .select       (_handshake_buffer391_out0),
    .select_valid (_handshake_buffer391_out0_valid),
    .in0          (_handshake_buffer227_out0),
    .in0_valid    (_handshake_buffer227_out0_valid),
    .in1          (_handshake_buffer522_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer522_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer429_in0_ready),
    .select_ready (_handshake_mux10_select_ready),
    .in0_ready    (_handshake_mux10_in0_ready),
    .in1_ready    (_handshake_mux10_in1_ready),
    .out0         (_handshake_mux10_out0),
    .out0_valid   (_handshake_mux10_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer429 (
    .in0        (_handshake_mux10_out0),
    .in0_valid  (_handshake_mux10_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork30_in0_ready),
    .in0_ready  (_handshake_buffer429_in0_ready),
    .out0       (_handshake_buffer429_out0),
    .out0_valid (_handshake_buffer429_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork30 (
    .in0        (_handshake_buffer429_out0),
    .in0_valid  (_handshake_buffer429_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer431_in0_ready),
    .out1_ready (_handshake_buffer430_in0_ready),
    .in0_ready  (_handshake_fork30_in0_ready),
    .out0       (_handshake_fork30_out0),
    .out0_valid (_handshake_fork30_out0_valid),
    .out1       (_handshake_fork30_out1),
    .out1_valid (_handshake_fork30_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer430 (
    .in0        (_handshake_fork30_out1),
    .in0_valid  (_handshake_fork30_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_select0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_ready  (_handshake_buffer430_in0_ready),
    .out0       (_handshake_buffer430_out0),
    .out0_valid (_handshake_buffer430_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer431 (
    .in0        (_handshake_fork30_out0),
    .in0_valid  (_handshake_fork30_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br13_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer431_in0_ready),
    .out0       (_handshake_buffer431_out0),
    .out0_valid (_handshake_buffer431_out0_valid)
  );
  handshake_mux_in_ui1_ui64_ui64_out_ui64 handshake_mux11 (
    .select       (_handshake_buffer392_out0),
    .select_valid (_handshake_buffer392_out0_valid),
    .in0          (_handshake_buffer260_out0),
    .in0_valid    (_handshake_buffer260_out0_valid),
    .in1          (_handshake_buffer523_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer523_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer432_in0_ready),
    .select_ready (_handshake_mux11_select_ready),
    .in0_ready    (_handshake_mux11_in0_ready),
    .in1_ready    (_handshake_mux11_in1_ready),
    .out0         (_handshake_mux11_out0),
    .out0_valid   (_handshake_mux11_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer432 (
    .in0        (_handshake_mux11_out0),
    .in0_valid  (_handshake_mux11_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork31_in0_ready),
    .in0_ready  (_handshake_buffer432_in0_ready),
    .out0       (_handshake_buffer432_out0),
    .out0_valid (_handshake_buffer432_out0_valid)
  );
  handshake_fork_in_ui64_out_ui64_ui64 handshake_fork31 (
    .in0        (_handshake_buffer432_out0),
    .in0_valid  (_handshake_buffer432_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer434_in0_ready),
    .out1_ready (_handshake_buffer433_in0_ready),
    .in0_ready  (_handshake_fork31_in0_ready),
    .out0       (_handshake_fork31_out0),
    .out0_valid (_handshake_fork31_out0_valid),
    .out1       (_handshake_fork31_out1),
    .out1_valid (_handshake_fork31_out1_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer433 (
    .in0        (_handshake_fork31_out1),
    .in0_valid  (_handshake_fork31_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli16_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer433_in0_ready),
    .out0       (_handshake_buffer433_out0),
    .out0_valid (_handshake_buffer433_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer434 (
    .in0        (_handshake_fork31_out0),
    .in0_valid  (_handshake_fork31_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br14_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer434_in0_ready),
    .out0       (_handshake_buffer434_out0),
    .out0_valid (_handshake_buffer434_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux12 (
    .select       (_handshake_buffer393_out0),
    .select_valid (_handshake_buffer393_out0_valid),
    .in0          (_handshake_buffer269_out0),
    .in0_valid    (_handshake_buffer269_out0_valid),
    .in1          (_handshake_buffer524_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer524_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer435_in0_ready),
    .select_ready (_handshake_mux12_select_ready),
    .in0_ready    (_handshake_mux12_in0_ready),
    .in1_ready    (_handshake_mux12_in1_ready),
    .out0         (_handshake_mux12_out0),
    .out0_valid   (_handshake_mux12_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer435 (
    .in0        (_handshake_mux12_out0),
    .in0_valid  (_handshake_mux12_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork32_in0_ready),
    .in0_ready  (_handshake_buffer435_in0_ready),
    .out0       (_handshake_buffer435_out0),
    .out0_valid (_handshake_buffer435_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork32 (
    .in0        (_handshake_buffer435_out0),
    .in0_valid  (_handshake_buffer435_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer437_in0_ready),
    .out1_ready (_handshake_buffer436_in0_ready),
    .in0_ready  (_handshake_fork32_in0_ready),
    .out0       (_handshake_fork32_out0),
    .out0_valid (_handshake_fork32_out0_valid),
    .out1       (_handshake_fork32_out1),
    .out1_valid (_handshake_fork32_out1_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer436 (
    .in0        (_handshake_fork32_out1),
    .in0_valid  (_handshake_fork32_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_cmpi1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_ready  (_handshake_buffer436_in0_ready),
    .out0       (_handshake_buffer436_out0),
    .out0_valid (_handshake_buffer436_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer437 (
    .in0        (_handshake_fork32_out0),
    .in0_valid  (_handshake_fork32_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br15_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer437_in0_ready),
    .out0       (_handshake_buffer437_out0),
    .out0_valid (_handshake_buffer437_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux13 (
    .select       (_handshake_buffer394_out0),
    .select_valid (_handshake_buffer394_out0_valid),
    .in0          (_handshake_buffer277_out0),
    .in0_valid    (_handshake_buffer277_out0_valid),
    .in1          (_handshake_buffer525_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer525_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer438_in0_ready),
    .select_ready (_handshake_mux13_select_ready),
    .in0_ready    (_handshake_mux13_in0_ready),
    .in1_ready    (_handshake_mux13_in1_ready),
    .out0         (_handshake_mux13_out0),
    .out0_valid   (_handshake_mux13_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer438 (
    .in0        (_handshake_mux13_out0),
    .in0_valid  (_handshake_mux13_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork33_in0_ready),
    .in0_ready  (_handshake_buffer438_in0_ready),
    .out0       (_handshake_buffer438_out0),
    .out0_valid (_handshake_buffer438_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32_ui32 handshake_fork33 (
    .in0        (_handshake_buffer438_out0),
    .in0_valid  (_handshake_buffer438_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer441_in0_ready),
    .out1_ready (_handshake_buffer440_in0_ready),
    .out2_ready (_handshake_buffer439_in0_ready),
    .in0_ready  (_handshake_fork33_in0_ready),
    .out0       (_handshake_fork33_out0),
    .out0_valid (_handshake_fork33_out0_valid),
    .out1       (_handshake_fork33_out1),
    .out1_valid (_handshake_fork33_out1_valid),
    .out2       (_handshake_fork33_out2),
    .out2_valid (_handshake_fork33_out2_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer439 (
    .in0        (_handshake_fork33_out2),
    .in0_valid  (_handshake_fork33_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br3_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer439_in0_ready),
    .out0       (_handshake_buffer439_out0),
    .out0_valid (_handshake_buffer439_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer440 (
    .in0        (_handshake_fork33_out1),
    .in0_valid  (_handshake_fork33_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_subi0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_ready  (_handshake_buffer440_in0_ready),
    .out0       (_handshake_buffer440_out0),
    .out0_valid (_handshake_buffer440_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer441 (
    .in0        (_handshake_fork33_out0),
    .in0_valid  (_handshake_fork33_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br16_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer441_in0_ready),
    .out0       (_handshake_buffer441_out0),
    .out0_valid (_handshake_buffer441_out0_valid)
  );
  handshake_mux_in_ui1_ui32_ui32_out_ui32 handshake_mux14 (
    .select       (_handshake_buffer395_out0),
    .select_valid (_handshake_buffer395_out0_valid),
    .in0          (_handshake_buffer285_out0),
    .in0_valid    (_handshake_buffer285_out0_valid),
    .in1          (_handshake_buffer526_out0),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in1_valid    (_handshake_buffer526_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .out0_ready   (_handshake_buffer442_in0_ready),
    .select_ready (_handshake_mux14_select_ready),
    .in0_ready    (_handshake_mux14_in0_ready),
    .in1_ready    (_handshake_mux14_in1_ready),
    .out0         (_handshake_mux14_out0),
    .out0_valid   (_handshake_mux14_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer442 (
    .in0        (_handshake_mux14_out0),
    .in0_valid  (_handshake_mux14_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork34_in0_ready),
    .in0_ready  (_handshake_buffer442_in0_ready),
    .out0       (_handshake_buffer442_out0),
    .out0_valid (_handshake_buffer442_out0_valid)
  );
  handshake_fork_in_ui32_out_ui32_ui32_ui32_ui32 handshake_fork34 (
    .in0        (_handshake_buffer442_out0),
    .in0_valid  (_handshake_buffer442_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer446_in0_ready),
    .out1_ready (_handshake_buffer445_in0_ready),
    .out2_ready (_handshake_buffer444_in0_ready),
    .out3_ready (_handshake_buffer443_in0_ready),
    .in0_ready  (_handshake_fork34_in0_ready),
    .out0       (_handshake_fork34_out0),
    .out0_valid (_handshake_fork34_out0_valid),
    .out1       (_handshake_fork34_out1),
    .out1_valid (_handshake_fork34_out1_valid),
    .out2       (_handshake_fork34_out2),
    .out2_valid (_handshake_fork34_out2_valid),
    .out3       (_handshake_fork34_out3),
    .out3_valid (_handshake_fork34_out3_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer443 (
    .in0        (_handshake_fork34_out3),
    .in0_valid  (_handshake_fork34_out3_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br5_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer443_in0_ready),
    .out0       (_handshake_buffer443_out0),
    .out0_valid (_handshake_buffer443_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer444 (
    .in0        (_handshake_fork34_out2),
    .in0_valid  (_handshake_fork34_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br4_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer444_in0_ready),
    .out0       (_handshake_buffer444_out0),
    .out0_valid (_handshake_buffer444_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer445 (
    .in0        (_handshake_fork34_out1),
    .in0_valid  (_handshake_fork34_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_cmpi0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0_ready  (_handshake_buffer445_in0_ready),
    .out0       (_handshake_buffer445_out0),
    .out0_valid (_handshake_buffer445_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer446 (
    .in0        (_handshake_fork34_out0),
    .in0_valid  (_handshake_fork34_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br17_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer446_in0_ready),
    .out0       (_handshake_buffer446_out0),
    .out0_valid (_handshake_buffer446_out0_valid)
  );
  arith_cmpi_in_ui32_ui32_out_ui1_sge arith_cmpi0 (	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0        (_handshake_buffer407_out0),
    .in0_valid  (_handshake_buffer407_out0_valid),
    .in1        (_handshake_buffer445_out0),
    .in1_valid  (_handshake_buffer445_out0_valid),
    .out0_ready (_handshake_buffer447_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0_ready  (_arith_cmpi0_in0_ready),
    .in1_ready  (_arith_cmpi0_in1_ready),
    .out0       (_arith_cmpi0_out0),
    .out0_valid (_arith_cmpi0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:35:10
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer447 (	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0        (_arith_cmpi0_out0),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0_valid  (_arith_cmpi0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_select0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_ready  (_handshake_buffer447_in0_ready),
    .out0       (_handshake_buffer447_out0),
    .out0_valid (_handshake_buffer447_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:35:10
  arith_select_in_ui1_ui32_ui32_out_ui32 arith_select0 (	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0        (_handshake_buffer447_out0),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in0_valid  (_handshake_buffer447_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:35:10
    .in1        (_handshake_buffer430_out0),
    .in1_valid  (_handshake_buffer430_out0_valid),
    .in2        (_handshake_buffer427_out0),
    .in2_valid  (_handshake_buffer427_out0_valid),
    .out0_ready (_handshake_buffer448_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_ready  (_arith_select0_in0_ready),
    .in1_ready  (_arith_select0_in1_ready),
    .in2_ready  (_arith_select0_in2_ready),
    .out0       (_arith_select0_out0),
    .out0_valid (_arith_select0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:36:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer448 (	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0        (_arith_select0_out0),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_arith_select0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork35_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_ready  (_handshake_buffer448_in0_ready),
    .out0       (_handshake_buffer448_out0),
    .out0_valid (_handshake_buffer448_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:36:5
  handshake_fork_in_ui32_out_ui32_ui32_ui32 handshake_fork35 (	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0        (_handshake_buffer448_out0),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_buffer448_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer451_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .out1_ready (_handshake_buffer450_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .out2_ready (_handshake_buffer449_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_ready  (_handshake_fork35_in0_ready),
    .out0       (_handshake_fork35_out0),
    .out0_valid (_handshake_fork35_out0_valid),
    .out1       (_handshake_fork35_out1),
    .out1_valid (_handshake_fork35_out1_valid),
    .out2       (_handshake_fork35_out2),
    .out2_valid (_handshake_fork35_out2_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:36:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer449 (	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0        (_handshake_fork35_out2),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_fork35_out2_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_muli2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0_ready  (_handshake_buffer449_in0_ready),
    .out0       (_handshake_buffer449_out0),
    .out0_valid (_handshake_buffer449_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:36:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer450 (	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0        (_handshake_fork35_out1),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_fork35_out1_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_muli1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0_ready  (_handshake_buffer450_in0_ready),
    .out0       (_handshake_buffer450_out0),
    .out0_valid (_handshake_buffer450_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:36:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer451 (	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0        (_handshake_fork35_out0),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_fork35_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_muli0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0_ready  (_handshake_buffer451_in0_ready),
    .out0       (_handshake_buffer451_out0),
    .out0_valid (_handshake_buffer451_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:36:5
  arith_subi_in_ui32_ui32_out_ui32 arith_subi0 (	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0        (_handshake_buffer401_out0),
    .in0_valid  (_handshake_buffer401_out0_valid),
    .in1        (_handshake_buffer440_out0),
    .in1_valid  (_handshake_buffer440_out0_valid),
    .out0_ready (_handshake_buffer452_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_ready  (_arith_subi0_in0_ready),
    .in1_ready  (_arith_subi0_in1_ready),
    .out0       (_arith_subi0_out0),
    .out0_valid (_arith_subi0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:43:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer452 (	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0        (_arith_subi0_out0),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_valid  (_arith_subi0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork36_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_ready  (_handshake_buffer452_in0_ready),
    .out0       (_handshake_buffer452_out0),
    .out0_valid (_handshake_buffer452_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:43:11
  handshake_fork_in_ui32_out_ui32_ui32_ui32 handshake_fork36 (	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0        (_handshake_buffer452_out0),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_valid  (_handshake_buffer452_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer455_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .out1_ready (_handshake_buffer454_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .out2_ready (_handshake_buffer453_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_ready  (_handshake_fork36_in0_ready),
    .out0       (_handshake_fork36_out0),
    .out0_valid (_handshake_fork36_out0_valid),
    .out1       (_handshake_fork36_out1),
    .out1_valid (_handshake_fork36_out1_valid),
    .out2       (_handshake_fork36_out2),
    .out2_valid (_handshake_fork36_out2_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:43:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer453 (	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0        (_handshake_fork36_out2),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_valid  (_handshake_fork36_out2_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in0_ready  (_handshake_buffer453_in0_ready),
    .out0       (_handshake_buffer453_out0),
    .out0_valid (_handshake_buffer453_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:43:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer454 (	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0        (_handshake_fork36_out1),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_valid  (_handshake_fork36_out1_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi2_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in0_ready  (_handshake_buffer454_in0_ready),
    .out0       (_handshake_buffer454_out0),
    .out0_valid (_handshake_buffer454_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:43:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer455 (	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0        (_handshake_fork36_out0),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_valid  (_handshake_fork36_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_index_cast0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .in0_ready  (_handshake_buffer455_in0_ready),
    .out0       (_handshake_buffer455_out0),
    .out0_valid (_handshake_buffer455_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:43:11
  arith_shrsi_in_ui32_ui32_out_ui32 arith_shrsi0 (	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in0        (_handshake_buffer410_out0),
    .in0_valid  (_handshake_buffer410_out0_valid),
    .in1        (_handshake_buffer453_out0),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in1_valid  (_handshake_buffer453_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .out0_ready (_handshake_buffer456_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in0_ready  (_arith_shrsi0_in0_ready),
    .in1_ready  (_arith_shrsi0_in1_ready),
    .out0       (_arith_shrsi0_out0),
    .out0_valid (_arith_shrsi0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:44:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer456 (	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in0        (_arith_shrsi0_out0),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in0_valid  (_arith_shrsi0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_muli0_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0_ready  (_handshake_buffer456_in0_ready),
    .out0       (_handshake_buffer456_out0),
    .out0_valid (_handshake_buffer456_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:44:11
  arith_muli_in_ui32_ui32_out_ui32 arith_muli0 (	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0        (_handshake_buffer451_out0),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_buffer451_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in1        (_handshake_buffer456_out0),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .in1_valid  (_handshake_buffer456_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:44:11
    .out0_ready (_handshake_buffer457_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0_ready  (_arith_muli0_in0_ready),
    .in1_ready  (_arith_muli0_in1_ready),
    .out0       (_arith_muli0_out0),
    .out0_valid (_arith_muli0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:45:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer457 (	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0        (_arith_muli0_out0),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0_valid  (_arith_muli0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in0_ready  (_handshake_buffer457_in0_ready),
    .out0       (_handshake_buffer457_out0),
    .out0_valid (_handshake_buffer457_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:45:11
  arith_shrsi_in_ui32_ui32_out_ui32 arith_shrsi1 (	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in0        (_handshake_buffer457_out0),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in0_valid  (_handshake_buffer457_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:45:11
    .in1        (_handshake_buffer424_out0),
    .in1_valid  (_handshake_buffer424_out0_valid),
    .out0_ready (_handshake_buffer458_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in0_ready  (_arith_shrsi1_in0_ready),
    .in1_ready  (_arith_shrsi1_in1_ready),
    .out0       (_arith_shrsi1_out0),
    .out0_valid (_arith_shrsi1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:46:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer458 (	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in0        (_arith_shrsi1_out0),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in0_valid  (_arith_shrsi1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_subi1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .in0_ready  (_handshake_buffer458_in0_ready),
    .out0       (_handshake_buffer458_out0),
    .out0_valid (_handshake_buffer458_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:46:11
  arith_subi_in_ui32_ui32_out_ui32 arith_subi1 (	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .in0        (_handshake_buffer413_out0),
    .in0_valid  (_handshake_buffer413_out0_valid),
    .in1        (_handshake_buffer458_out0),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .in1_valid  (_handshake_buffer458_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:46:11
    .out0_ready (_handshake_buffer459_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .in0_ready  (_arith_subi1_in0_ready),
    .in1_ready  (_arith_subi1_in1_ready),
    .out0       (_arith_subi1_out0),
    .out0_valid (_arith_subi1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:47:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer459 (	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .in0        (_arith_subi1_out0),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .in0_valid  (_arith_subi1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br18_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer459_in0_ready),
    .out0       (_handshake_buffer459_out0),
    .out0_valid (_handshake_buffer459_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:47:11
  arith_shrsi_in_ui32_ui32_out_ui32 arith_shrsi2 (	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in0        (_handshake_buffer412_out0),
    .in0_valid  (_handshake_buffer412_out0_valid),
    .in1        (_handshake_buffer454_out0),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in1_valid  (_handshake_buffer454_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .out0_ready (_handshake_buffer460_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in0_ready  (_arith_shrsi2_in0_ready),
    .in1_ready  (_arith_shrsi2_in1_ready),
    .out0       (_arith_shrsi2_out0),
    .out0_valid (_arith_shrsi2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:48:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer460 (	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in0        (_arith_shrsi2_out0),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in0_valid  (_arith_shrsi2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_muli1_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0_ready  (_handshake_buffer460_in0_ready),
    .out0       (_handshake_buffer460_out0),
    .out0_valid (_handshake_buffer460_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:48:11
  arith_muli_in_ui32_ui32_out_ui32 arith_muli1 (	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0        (_handshake_buffer450_out0),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_buffer450_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in1        (_handshake_buffer460_out0),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .in1_valid  (_handshake_buffer460_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:48:11
    .out0_ready (_handshake_buffer461_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0_ready  (_arith_muli1_in0_ready),
    .in1_ready  (_arith_muli1_in1_ready),
    .out0       (_arith_muli1_out0),
    .out0_valid (_arith_muli1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:49:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer461 (	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0        (_arith_muli1_out0),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0_valid  (_arith_muli1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi3_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in0_ready  (_handshake_buffer461_in0_ready),
    .out0       (_handshake_buffer461_out0),
    .out0_valid (_handshake_buffer461_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:49:11
  arith_shrsi_in_ui32_ui32_out_ui32 arith_shrsi3 (	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in0        (_handshake_buffer461_out0),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in0_valid  (_handshake_buffer461_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:49:11
    .in1        (_handshake_buffer423_out0),
    .in1_valid  (_handshake_buffer423_out0_valid),
    .out0_ready (_handshake_buffer462_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in0_ready  (_arith_shrsi3_in0_ready),
    .in1_ready  (_arith_shrsi3_in1_ready),
    .out0       (_arith_shrsi3_out0),
    .out0_valid (_arith_shrsi3_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:50:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer462 (	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in0        (_arith_shrsi3_out0),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in0_valid  (_arith_shrsi3_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi15_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .in0_ready  (_handshake_buffer462_in0_ready),
    .out0       (_handshake_buffer462_out0),
    .out0_valid (_handshake_buffer462_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:50:11
  arith_addi_in_ui32_ui32_out_ui32 arith_addi15 (	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .in0        (_handshake_buffer409_out0),
    .in0_valid  (_handshake_buffer409_out0_valid),
    .in1        (_handshake_buffer462_out0),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .in1_valid  (_handshake_buffer462_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:50:11
    .out0_ready (_handshake_buffer463_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .in0_ready  (_arith_addi15_in0_ready),
    .in1_ready  (_arith_addi15_in1_ready),
    .out0       (_arith_addi15_out0),
    .out0_valid (_arith_addi15_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:51:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer463 (	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .in0        (_arith_addi15_out0),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .in0_valid  (_arith_addi15_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br19_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer463_in0_ready),
    .out0       (_handshake_buffer463_out0),
    .out0_valid (_handshake_buffer463_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:51:11
  arith_index_cast_in_ui32_out_ui64 arith_index_cast0 (	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .in0        (_handshake_buffer455_out0),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .in0_valid  (_handshake_buffer455_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:43:11
    .out0_ready (_handshake_buffer464_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .in0_ready  (_arith_index_cast0_in0_ready),
    .out0       (_arith_index_cast0_out0),
    .out0_valid (_arith_index_cast0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:52:11
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer464 (	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .in0        (_arith_index_cast0_out0),	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .in0_valid  (_arith_index_cast0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi16_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer464_in0_ready),
    .out0       (_handshake_buffer464_out0),
    .out0_valid (_handshake_buffer464_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:52:11
  handshake_constant_c4_out_ui64 handshake_constant49 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
  //.ctrl       (_handshake_buffer397_out0)
    .ctrl_valid (_handshake_buffer397_out0_valid),
    .out0_ready (_handshake_buffer465_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .ctrl_ready (_handshake_constant49_ctrl_ready),
    .out0       (_handshake_constant49_out0),
    .out0_valid (_handshake_constant49_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer465 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_handshake_constant49_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_valid  (_handshake_constant49_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shli16_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer465_in0_ready),
    .out0       (_handshake_buffer465_out0),
    .out0_valid (_handshake_buffer465_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  arith_shli_in_ui64_ui64_out_ui64 arith_shli16 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_handshake_buffer433_out0),
    .in0_valid  (_handshake_buffer433_out0_valid),
    .in1        (_handshake_buffer465_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in1_valid  (_handshake_buffer465_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .out0_ready (_handshake_buffer466_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_arith_shli16_in0_ready),
    .in1_ready  (_arith_shli16_in1_ready),
    .out0       (_arith_shli16_out0),
    .out0_valid (_arith_shli16_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer466 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_arith_shli16_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_valid  (_arith_shli16_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi16_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer466_in0_ready),
    .out0       (_handshake_buffer466_out0),
    .out0_valid (_handshake_buffer466_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  arith_addi_in_ui64_ui64_out_ui64 arith_addi16 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_handshake_buffer466_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_valid  (_handshake_buffer466_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in1        (_handshake_buffer464_out0),	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .in1_valid  (_handshake_buffer464_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:52:11
    .out0_ready (_handshake_buffer467_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_arith_addi16_in0_ready),
    .in1_ready  (_arith_addi16_in1_ready),
    .out0       (_arith_addi16_out0),
    .out0_valid (_arith_addi16_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer467 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_arith_addi16_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_valid  (_arith_addi16_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_load0_addrIn0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_ready  (_handshake_buffer467_in0_ready),
    .out0       (_handshake_buffer467_out0),
    .out0_valid (_handshake_buffer467_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  handshake_load_in_ui64_ui32_out_ui32_ui64 handshake_load0 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .addrIn0           (_handshake_buffer467_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .addrIn0_valid     (_handshake_buffer467_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .dataFromMem       (_handshake_buffer86_out0),
    .dataFromMem_valid (_handshake_buffer86_out0_valid),
  //.ctrl              (_handshake_buffer399_out0),
    .ctrl_valid        (_handshake_buffer399_out0_valid),
    .dataOut_ready     (_handshake_buffer469_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .addrOut0_ready    (_handshake_buffer468_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .addrIn0_ready     (_handshake_load0_addrIn0_ready),
    .dataFromMem_ready (_handshake_load0_dataFromMem_ready),
    .ctrl_ready        (_handshake_load0_ctrl_ready),
    .dataOut           (_handshake_load0_dataOut),
    .dataOut_valid     (_handshake_load0_dataOut_valid),
    .addrOut0          (_handshake_load0_addrOut0),
    .addrOut0_valid    (_handshake_load0_addrOut0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer468 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_handshake_load0_addrOut0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_valid  (_handshake_load0_addrOut0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_memory0_ldAddr0_ready),
    .in0_ready  (_handshake_buffer468_in0_ready),
    .out0       (_handshake_buffer468_out0),
    .out0_valid (_handshake_buffer468_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer469 (	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0        (_handshake_load0_dataOut),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in0_valid  (_handshake_load0_dataOut_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_muli2_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0_ready  (_handshake_buffer469_in0_ready),
    .out0       (_handshake_buffer469_out0),
    .out0_valid (_handshake_buffer469_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:53:18
  arith_muli_in_ui32_ui32_out_ui32 arith_muli2 (	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0        (_handshake_buffer449_out0),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in0_valid  (_handshake_buffer449_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:36:5
    .in1        (_handshake_buffer469_out0),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .in1_valid  (_handshake_buffer469_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:53:18
    .out0_ready (_handshake_buffer470_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0_ready  (_arith_muli2_in0_ready),
    .in1_ready  (_arith_muli2_in1_ready),
    .out0       (_arith_muli2_out0),
    .out0_valid (_arith_muli2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:54:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer470 (	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0        (_arith_muli2_out0),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0_valid  (_arith_muli2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_shrsi4_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in0_ready  (_handshake_buffer470_in0_ready),
    .out0       (_handshake_buffer470_out0),
    .out0_valid (_handshake_buffer470_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:54:11
  arith_shrsi_in_ui32_ui32_out_ui32 arith_shrsi4 (	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in0        (_handshake_buffer470_out0),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in0_valid  (_handshake_buffer470_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:54:11
    .in1        (_handshake_buffer422_out0),
    .in1_valid  (_handshake_buffer422_out0_valid),
    .out0_ready (_handshake_buffer471_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in0_ready  (_arith_shrsi4_in0_ready),
    .in1_ready  (_arith_shrsi4_in1_ready),
    .out0       (_arith_shrsi4_out0),
    .out0_valid (_arith_shrsi4_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:55:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer471 (	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in0        (_arith_shrsi4_out0),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in0_valid  (_arith_shrsi4_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_subi2_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .in0_ready  (_handshake_buffer471_in0_ready),
    .out0       (_handshake_buffer471_out0),
    .out0_valid (_handshake_buffer471_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:55:11
  arith_subi_in_ui32_ui32_out_ui32 arith_subi2 (	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .in0        (_handshake_buffer406_out0),
    .in0_valid  (_handshake_buffer406_out0_valid),
    .in1        (_handshake_buffer471_out0),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .in1_valid  (_handshake_buffer471_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:55:11
    .out0_ready (_handshake_buffer472_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .in0_ready  (_arith_subi2_in0_ready),
    .in1_ready  (_arith_subi2_in1_ready),
    .out0       (_arith_subi2_out0),
    .out0_valid (_arith_subi2_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:56:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer472 (	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .in0        (_arith_subi2_out0),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .in0_valid  (_arith_subi2_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br20_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer472_in0_ready),
    .out0       (_handshake_buffer472_out0),
    .out0_valid (_handshake_buffer472_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:56:11
  arith_cmpi_in_ui32_ui32_out_ui1_eq arith_cmpi1 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_buffer404_out0),
    .in0_valid  (_handshake_buffer404_out0_valid),
    .in1        (_handshake_buffer436_out0),
    .in1_valid  (_handshake_buffer436_out0_valid),
    .out0_ready (_handshake_buffer473_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_ready  (_arith_cmpi1_in0_ready),
    .in1_ready  (_arith_cmpi1_in1_ready),
    .out0       (_arith_cmpi1_out0),
    .out0_valid (_arith_cmpi1_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer473 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_arith_cmpi1_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_arith_cmpi1_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork37_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_ready  (_handshake_buffer473_in0_ready),
    .out0       (_handshake_buffer473_out0),
    .out0_valid (_handshake_buffer473_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_fork_in_ui1_out_ui1_ui1_ui1_ui1_ui1_ui1_ui1 handshake_fork37 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_buffer473_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_buffer473_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer480_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .out1_ready (_handshake_buffer479_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .out2_ready (_handshake_buffer478_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .out3_ready (_handshake_buffer477_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .out4_ready (_handshake_buffer476_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .out5_ready (_handshake_buffer475_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .out6_ready (_handshake_buffer474_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_ready  (_handshake_fork37_in0_ready),
    .out0       (_handshake_fork37_out0),
    .out0_valid (_handshake_fork37_out0_valid),
    .out1       (_handshake_fork37_out1),
    .out1_valid (_handshake_fork37_out1_valid),
    .out2       (_handshake_fork37_out2),
    .out2_valid (_handshake_fork37_out2_valid),
    .out3       (_handshake_fork37_out3),
    .out3_valid (_handshake_fork37_out3_valid),
    .out4       (_handshake_fork37_out4),
    .out4_valid (_handshake_fork37_out4_valid),
    .out5       (_handshake_fork37_out5),
    .out5_valid (_handshake_fork37_out5_valid),
    .out6       (_handshake_fork37_out6),
    .out6_valid (_handshake_fork37_out6_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer474 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out6),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out6_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br0_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer474_in0_ready),
    .out0       (_handshake_buffer474_out0),
    .out0_valid (_handshake_buffer474_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer475 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out5),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out5_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br1_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer475_in0_ready),
    .out0       (_handshake_buffer475_out0),
    .out0_valid (_handshake_buffer475_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer476 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out4),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out4_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br2_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer476_in0_ready),
    .out0       (_handshake_buffer476_out0),
    .out0_valid (_handshake_buffer476_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer477 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out3),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out3_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br3_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer477_in0_ready),
    .out0       (_handshake_buffer477_out0),
    .out0_valid (_handshake_buffer477_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer478 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out2),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out2_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br4_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer478_in0_ready),
    .out0       (_handshake_buffer478_out0),
    .out0_valid (_handshake_buffer478_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer479 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out1),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out1_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br5_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer479_in0_ready),
    .out0       (_handshake_buffer479_out0),
    .out0_valid (_handshake_buffer479_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer480 (	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0        (_handshake_fork37_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .in0_valid  (_handshake_fork37_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br6_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready  (_handshake_buffer480_in0_ready),
    .out0       (_handshake_buffer480_out0),
    .out0_valid (_handshake_buffer480_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:57:11
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br0 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer474_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer474_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .data           (_handshake_buffer403_out0),
    .data_valid     (_handshake_buffer403_out0_valid),
    .outTrue_ready  (_handshake_sink0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_buffer481_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br0_cond_ready),
    .data_ready     (_handshake_cond_br0_data_ready),
    .outTrue        (_handshake_cond_br0_outTrue),
    .outTrue_valid  (_handshake_cond_br0_outTrue_valid),
    .outFalse       (_handshake_cond_br0_outFalse),
    .outFalse_valid (_handshake_cond_br0_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer481 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0        (_handshake_cond_br0_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br0_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi17_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_ready  (_handshake_buffer481_in0_ready),
    .out0       (_handshake_buffer481_out0),
    .out0_valid (_handshake_buffer481_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_sink_in_ui32 handshake_sink0 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0       (_handshake_cond_br0_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid (_handshake_cond_br0_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready (_handshake_sink0_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_cond_br_in_ui1_ui1_out_ui1_ui1 handshake_cond_br1 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer475_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer475_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .data           (_handshake_buffer415_out0),
    .data_valid     (_handshake_buffer415_out0_valid),
    .outTrue_ready  (_handshake_sink1_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_buffer482_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br1_cond_ready),
    .data_ready     (_handshake_cond_br1_data_ready),
    .outTrue        (_handshake_cond_br1_outTrue),
    .outTrue_valid  (_handshake_cond_br1_outTrue_valid),
    .outFalse       (_handshake_cond_br1_outFalse),
    .outFalse_valid (_handshake_cond_br1_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer482 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0        (_handshake_cond_br1_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br1_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux17_in0_ready),
    .in0_ready  (_handshake_buffer482_in0_ready),
    .out0       (_handshake_buffer482_out0),
    .out0_valid (_handshake_buffer482_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_sink_in_ui1 handshake_sink1 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0       (_handshake_cond_br1_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid (_handshake_cond_br1_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready (_handshake_sink1_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_cond_br_in_ui1_ui1_out_ui1_ui1 handshake_cond_br2 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer476_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer476_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .data           (_handshake_buffer418_out0),
    .data_valid     (_handshake_buffer418_out0_valid),
    .outTrue_ready  (_handshake_buffer483_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_sink2_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br2_cond_ready),
    .data_ready     (_handshake_cond_br2_data_ready),
    .outTrue        (_handshake_cond_br2_outTrue),
    .outTrue_valid  (_handshake_cond_br2_outTrue_valid),
    .outFalse       (_handshake_cond_br2_outFalse),
    .outFalse_valid (_handshake_cond_br2_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer483 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0        (_handshake_cond_br2_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br2_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux17_in1_ready),
    .in0_ready  (_handshake_buffer483_in0_ready),
    .out0       (_handshake_buffer483_out0),
    .out0_valid (_handshake_buffer483_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_sink_in_ui1 handshake_sink2 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0       (_handshake_cond_br2_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid (_handshake_cond_br2_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready (_handshake_sink2_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br3 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer477_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer477_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .data           (_handshake_buffer439_out0),
    .data_valid     (_handshake_buffer439_out0_valid),
    .outTrue_ready  (_handshake_sink3_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_buffer484_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br3_cond_ready),
    .data_ready     (_handshake_cond_br3_data_ready),
    .outTrue        (_handshake_cond_br3_outTrue),
    .outTrue_valid  (_handshake_cond_br3_outTrue_valid),
    .outFalse       (_handshake_cond_br3_outFalse),
    .outFalse_valid (_handshake_cond_br3_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer484 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0        (_handshake_cond_br3_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br3_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_addi17_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_ready  (_handshake_buffer484_in0_ready),
    .out0       (_handshake_buffer484_out0),
    .out0_valid (_handshake_buffer484_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_sink_in_ui32 handshake_sink3 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0       (_handshake_cond_br3_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid (_handshake_cond_br3_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready (_handshake_sink3_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br4 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer478_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer478_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .data           (_handshake_buffer444_out0),
    .data_valid     (_handshake_buffer444_out0_valid),
    .outTrue_ready  (_handshake_buffer485_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_sink4_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br4_cond_ready),
    .data_ready     (_handshake_cond_br4_data_ready),
    .outTrue        (_handshake_cond_br4_outTrue),
    .outTrue_valid  (_handshake_cond_br4_outTrue_valid),
    .outFalse       (_handshake_cond_br4_outFalse),
    .outFalse_valid (_handshake_cond_br4_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer485 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0        (_handshake_cond_br4_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br4_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux16_in1_ready),
    .in0_ready  (_handshake_buffer485_in0_ready),
    .out0       (_handshake_buffer485_out0),
    .out0_valid (_handshake_buffer485_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_sink_in_ui32 handshake_sink4 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0       (_handshake_cond_br4_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid (_handshake_cond_br4_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready (_handshake_sink4_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br5 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer479_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer479_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .data           (_handshake_buffer443_out0),
    .data_valid     (_handshake_buffer443_out0_valid),
    .outTrue_ready  (_handshake_buffer486_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_sink5_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br5_cond_ready),
    .data_ready     (_handshake_cond_br5_data_ready),
    .outTrue        (_handshake_cond_br5_outTrue),
    .outTrue_valid  (_handshake_cond_br5_outTrue_valid),
    .outFalse       (_handshake_cond_br5_outFalse),
    .outFalse_valid (_handshake_cond_br5_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer486 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0        (_handshake_cond_br5_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br5_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux15_in1_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_handshake_buffer486_in0_ready),
    .out0       (_handshake_buffer486_out0),
    .out0_valid (_handshake_buffer486_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_sink_in_ui32 handshake_sink5 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0       (_handshake_cond_br5_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid (_handshake_cond_br5_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_ready (_handshake_sink5_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_cond_br_in_ui1_2ins_2outs_ctrl handshake_cond_br6 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond           (_handshake_buffer480_out0),	// ../../mlir/cordic_32/full_opt.mlir:57:11
    .cond_valid     (_handshake_buffer480_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:57:11
  //.data           (_handshake_buffer400_out0),
    .data_valid     (_handshake_buffer400_out0_valid),
    .outTrue_ready  (_handshake_buffer488_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .outFalse_ready (_handshake_buffer487_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .cond_ready     (_handshake_cond_br6_cond_ready),
    .data_ready     (_handshake_cond_br6_data_ready),
  //.outTrue        (_handshake_cond_br6_outTrue),
    .outTrue_valid  (_handshake_cond_br6_outTrue_valid),
  //.outFalse       (_handshake_cond_br6_outFalse),
    .outFalse_valid (_handshake_cond_br6_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer487 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
  //.in0        (_handshake_cond_br6_outFalse)	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br6_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_control_merge0_in0_ready),
    .in0_ready  (_handshake_buffer487_in0_ready),
  //.out0       (_handshake_buffer487_out0),
    .out0_valid (_handshake_buffer487_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer488 (	// ../../mlir/cordic_32/full_opt.mlir:58:5
  //.in0        (_handshake_cond_br6_outTrue)	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_cond_br6_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_control_merge0_in1_ready),
    .in0_ready  (_handshake_buffer488_in0_ready),
  //.out0       (_handshake_buffer488_out0),
    .out0_valid (_handshake_buffer488_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:58:5
  arith_addi_in_ui32_ui32_out_ui32 arith_addi17 (	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0        (_handshake_buffer481_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid  (_handshake_buffer481_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1        (_handshake_buffer484_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1_valid  (_handshake_buffer484_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .out0_ready (_handshake_buffer489_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_ready  (_arith_addi17_in0_ready),
    .in1_ready  (_arith_addi17_in1_ready),
    .out0       (_arith_addi17_out0),
    .out0_valid (_arith_addi17_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:60:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer489 (	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0        (_arith_addi17_out0),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_valid  (_arith_addi17_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork38_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_ready  (_handshake_buffer489_in0_ready),
    .out0       (_handshake_buffer489_out0),
    .out0_valid (_handshake_buffer489_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:60:11
  handshake_fork_in_ui32_out_ui32_ui32 handshake_fork38 (	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0        (_handshake_buffer489_out0),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_valid  (_handshake_buffer489_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer491_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .out1_ready (_handshake_buffer490_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_ready  (_handshake_fork38_in0_ready),
    .out0       (_handshake_fork38_out0),
    .out0_valid (_handshake_fork38_out0_valid),
    .out1       (_handshake_fork38_out1),
    .out1_valid (_handshake_fork38_out1_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:60:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer490 (	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0        (_handshake_fork38_out1),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_valid  (_handshake_fork38_out1_valid),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux16_in0_ready),
    .in0_ready  (_handshake_buffer490_in0_ready),
    .out0       (_handshake_buffer490_out0),
    .out0_valid (_handshake_buffer490_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:60:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer491 (	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0        (_handshake_fork38_out0),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_valid  (_handshake_fork38_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux15_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_handshake_buffer491_in0_ready),
    .out0       (_handshake_buffer491_out0),
    .out0_valid (_handshake_buffer491_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:60:11
  handshake_mux_in_ui64_ui32_ui32_out_ui32 handshake_mux15 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .select       (_handshake_buffer497_out0),
    .select_valid (_handshake_buffer497_out0_valid),
    .in0          (_handshake_buffer491_out0),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_valid    (_handshake_buffer491_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in1          (_handshake_buffer486_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1_valid    (_handshake_buffer486_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .out0_ready   (_handshake_buffer492_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .select_ready (_handshake_mux15_select_ready),
    .in0_ready    (_handshake_mux15_in0_ready),
    .in1_ready    (_handshake_mux15_in1_ready),
    .out0         (_handshake_mux15_out0),
    .out0_valid   (_handshake_mux15_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer492 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_mux15_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_mux15_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br7_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer492_in0_ready),
    .out0       (_handshake_buffer492_out0),
    .out0_valid (_handshake_buffer492_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_mux_in_ui64_ui32_ui32_out_ui32 handshake_mux16 (
    .select       (_handshake_buffer498_out0),
    .select_valid (_handshake_buffer498_out0_valid),
    .in0          (_handshake_buffer490_out0),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in0_valid    (_handshake_buffer490_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:60:11
    .in1          (_handshake_buffer485_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1_valid    (_handshake_buffer485_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .out0_ready   (_handshake_buffer493_in0_ready),
    .select_ready (_handshake_mux16_select_ready),
    .in0_ready    (_handshake_mux16_in0_ready),
    .in1_ready    (_handshake_mux16_in1_ready),
    .out0         (_handshake_mux16_out0),
    .out0_valid   (_handshake_mux16_out0_valid)
  );
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer493 (
    .in0        (_handshake_mux16_out0),
    .in0_valid  (_handshake_mux16_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br8_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer493_in0_ready),
    .out0       (_handshake_buffer493_out0),
    .out0_valid (_handshake_buffer493_out0_valid)
  );
  handshake_mux_in_ui64_ui1_ui1_out_ui1 handshake_mux17 (
    .select       (_handshake_buffer499_out0),
    .select_valid (_handshake_buffer499_out0_valid),
    .in0          (_handshake_buffer482_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid    (_handshake_buffer482_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1          (_handshake_buffer483_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1_valid    (_handshake_buffer483_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .out0_ready   (_handshake_buffer494_in0_ready),
    .select_ready (_handshake_mux17_select_ready),
    .in0_ready    (_handshake_mux17_in0_ready),
    .in1_ready    (_handshake_mux17_in1_ready),
    .out0         (_handshake_mux17_out0),
    .out0_valid   (_handshake_mux17_out0_valid)
  );
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer494 (
    .in0        (_handshake_mux17_out0),
    .in0_valid  (_handshake_mux17_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_arith_xori0_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_handshake_buffer494_in0_ready),
    .out0       (_handshake_buffer494_out0),
    .out0_valid (_handshake_buffer494_out0_valid)
  );
  handshake_control_merge_out_ui64_2ins_2outs_ctrl handshake_control_merge0 (
  //.in0           (_handshake_buffer487_out0)	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in0_valid     (_handshake_buffer487_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
  //.in1           (_handshake_buffer488_out0),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .in1_valid     (_handshake_buffer488_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:58:5
    .clock         (clock),
    .reset         (reset),
    .dataOut_ready (_handshake_buffer496_in0_ready),
    .index_ready   (_handshake_buffer495_in0_ready),
    .in0_ready     (_handshake_control_merge0_in0_ready),
    .in1_ready     (_handshake_control_merge0_in1_ready),
  //.dataOut       (_handshake_control_merge0_dataOut),
    .dataOut_valid (_handshake_control_merge0_dataOut_valid),
    .index         (_handshake_control_merge0_index),
    .index_valid   (_handshake_control_merge0_index_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer495 (
    .in0        (_handshake_control_merge0_index),
    .in0_valid  (_handshake_control_merge0_index_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork39_in0_ready),
    .in0_ready  (_handshake_buffer495_in0_ready),
    .out0       (_handshake_buffer495_out0),
    .out0_valid (_handshake_buffer495_out0_valid)
  );
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer496 (
  //.in0        (_handshake_control_merge0_dataOut)
    .in0_valid  (_handshake_control_merge0_dataOut_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br21_data_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer496_in0_ready),
  //.out0       (_handshake_buffer496_out0),
    .out0_valid (_handshake_buffer496_out0_valid)
  );
  handshake_fork_in_ui64_out_ui64_ui64_ui64 handshake_fork39 (
    .in0        (_handshake_buffer495_out0),
    .in0_valid  (_handshake_buffer495_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_buffer499_in0_ready),
    .out1_ready (_handshake_buffer498_in0_ready),
    .out2_ready (_handshake_buffer497_in0_ready),
    .in0_ready  (_handshake_fork39_in0_ready),
    .out0       (_handshake_fork39_out0),
    .out0_valid (_handshake_fork39_out0_valid),
    .out1       (_handshake_fork39_out1),
    .out1_valid (_handshake_fork39_out1_valid),
    .out2       (_handshake_fork39_out2),
    .out2_valid (_handshake_fork39_out2_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer497 (
    .in0        (_handshake_fork39_out2),
    .in0_valid  (_handshake_fork39_out2_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux15_select_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_handshake_buffer497_in0_ready),
    .out0       (_handshake_buffer497_out0),
    .out0_valid (_handshake_buffer497_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer498 (
    .in0        (_handshake_fork39_out1),
    .in0_valid  (_handshake_fork39_out1_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux16_select_ready),
    .in0_ready  (_handshake_buffer498_in0_ready),
    .out0       (_handshake_buffer498_out0),
    .out0_valid (_handshake_buffer498_out0_valid)
  );
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer499 (
    .in0        (_handshake_fork39_out0),
    .in0_valid  (_handshake_fork39_out0_valid),
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux17_select_ready),
    .in0_ready  (_handshake_buffer499_in0_ready),
    .out0       (_handshake_buffer499_out0),
    .out0_valid (_handshake_buffer499_out0_valid)
  );
  arith_xori_in_ui1_ui1_out_ui1 arith_xori0 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_buffer494_out0),
    .in0_valid  (_handshake_buffer494_out0_valid),
    .in1        (_handshake_buffer420_out0),
    .in1_valid  (_handshake_buffer420_out0_valid),
    .out0_ready (_handshake_buffer500_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_arith_xori0_in0_ready),
    .in1_ready  (_arith_xori0_in1_ready),
    .out0       (_arith_xori0_out0),
    .out0_valid (_arith_xori0_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer500 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_arith_xori0_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_arith_xori0_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_fork40_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready  (_handshake_buffer500_in0_ready),
    .out0       (_handshake_buffer500_out0),
    .out0_valid (_handshake_buffer500_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_fork_in_ui1_out_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1_ui1 handshake_fork40 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0         (_handshake_buffer500_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid   (_handshake_buffer500_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock       (clock),
    .reset       (reset),
    .out0_ready  (_handshake_buffer380_in0_ready),
    .out1_ready  (_handshake_buffer515_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out2_ready  (_handshake_buffer514_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out3_ready  (_handshake_buffer513_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out4_ready  (_handshake_buffer512_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out5_ready  (_handshake_buffer511_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out6_ready  (_handshake_buffer510_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out7_ready  (_handshake_buffer509_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out8_ready  (_handshake_buffer508_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out9_ready  (_handshake_buffer507_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out10_ready (_handshake_buffer506_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out11_ready (_handshake_buffer505_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out12_ready (_handshake_buffer504_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out13_ready (_handshake_buffer503_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out14_ready (_handshake_buffer502_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .out15_ready (_handshake_buffer501_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_ready   (_handshake_fork40_in0_ready),
    .out0        (_handshake_fork40_out0),
    .out0_valid  (_handshake_fork40_out0_valid),
    .out1        (_handshake_fork40_out1),
    .out1_valid  (_handshake_fork40_out1_valid),
    .out2        (_handshake_fork40_out2),
    .out2_valid  (_handshake_fork40_out2_valid),
    .out3        (_handshake_fork40_out3),
    .out3_valid  (_handshake_fork40_out3_valid),
    .out4        (_handshake_fork40_out4),
    .out4_valid  (_handshake_fork40_out4_valid),
    .out5        (_handshake_fork40_out5),
    .out5_valid  (_handshake_fork40_out5_valid),
    .out6        (_handshake_fork40_out6),
    .out6_valid  (_handshake_fork40_out6_valid),
    .out7        (_handshake_fork40_out7),
    .out7_valid  (_handshake_fork40_out7_valid),
    .out8        (_handshake_fork40_out8),
    .out8_valid  (_handshake_fork40_out8_valid),
    .out9        (_handshake_fork40_out9),
    .out9_valid  (_handshake_fork40_out9_valid),
    .out10       (_handshake_fork40_out10),
    .out10_valid (_handshake_fork40_out10_valid),
    .out11       (_handshake_fork40_out11),
    .out11_valid (_handshake_fork40_out11_valid),
    .out12       (_handshake_fork40_out12),
    .out12_valid (_handshake_fork40_out12_valid),
    .out13       (_handshake_fork40_out13),
    .out13_valid (_handshake_fork40_out13_valid),
    .out14       (_handshake_fork40_out14),
    .out14_valid (_handshake_fork40_out14_valid),
    .out15       (_handshake_fork40_out15),
    .out15_valid (_handshake_fork40_out15_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer501 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out15),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out15_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br7_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer501_in0_ready),
    .out0       (_handshake_buffer501_out0),
    .out0_valid (_handshake_buffer501_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer502 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out14),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out14_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br8_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer502_in0_ready),
    .out0       (_handshake_buffer502_out0),
    .out0_valid (_handshake_buffer502_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer503 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out13),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out13_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br9_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer503_in0_ready),
    .out0       (_handshake_buffer503_out0),
    .out0_valid (_handshake_buffer503_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer504 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out12),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out12_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br10_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer504_in0_ready),
    .out0       (_handshake_buffer504_out0),
    .out0_valid (_handshake_buffer504_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer505 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out11),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out11_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br11_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer505_in0_ready),
    .out0       (_handshake_buffer505_out0),
    .out0_valid (_handshake_buffer505_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer506 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out10),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out10_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br12_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer506_in0_ready),
    .out0       (_handshake_buffer506_out0),
    .out0_valid (_handshake_buffer506_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer507 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out9),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out9_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br13_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer507_in0_ready),
    .out0       (_handshake_buffer507_out0),
    .out0_valid (_handshake_buffer507_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer508 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out8),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out8_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br14_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer508_in0_ready),
    .out0       (_handshake_buffer508_out0),
    .out0_valid (_handshake_buffer508_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer509 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out7),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out7_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br15_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer509_in0_ready),
    .out0       (_handshake_buffer509_out0),
    .out0_valid (_handshake_buffer509_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer510 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out6),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out6_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br16_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer510_in0_ready),
    .out0       (_handshake_buffer510_out0),
    .out0_valid (_handshake_buffer510_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer511 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out5),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out5_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br17_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer511_in0_ready),
    .out0       (_handshake_buffer511_out0),
    .out0_valid (_handshake_buffer511_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer512 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out4),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out4_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br18_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer512_in0_ready),
    .out0       (_handshake_buffer512_out0),
    .out0_valid (_handshake_buffer512_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer513 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out3),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out3_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br19_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer513_in0_ready),
    .out0       (_handshake_buffer513_out0),
    .out0_valid (_handshake_buffer513_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer514 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out2),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out2_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br20_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer514_in0_ready),
    .out0       (_handshake_buffer514_out0),
    .out0_valid (_handshake_buffer514_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer515 (	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0        (_handshake_fork40_out1),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .in0_valid  (_handshake_fork40_out1_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_cond_br21_cond_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready  (_handshake_buffer515_in0_ready),
    .out0       (_handshake_buffer515_out0),
    .out0_valid (_handshake_buffer515_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:63:11
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br7 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer501_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer501_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer492_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data_valid     (_handshake_buffer492_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .outTrue_ready  (_handshake_buffer516_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink6_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br7_cond_ready),
    .data_ready     (_handshake_cond_br7_data_ready),
    .outTrue        (_handshake_cond_br7_outTrue),
    .outTrue_valid  (_handshake_cond_br7_outTrue_valid),
    .outFalse       (_handshake_cond_br7_outFalse),
    .outFalse_valid (_handshake_cond_br7_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer516 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br7_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br7_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux1_in1_ready),
    .in0_ready  (_handshake_buffer516_in0_ready),
    .out0       (_handshake_buffer516_out0),
    .out0_valid (_handshake_buffer516_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink6 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br7_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br7_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink6_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br8 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer502_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer502_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer493_out0),
    .data_valid     (_handshake_buffer493_out0_valid),
    .outTrue_ready  (_handshake_buffer517_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink7_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br8_cond_ready),
    .data_ready     (_handshake_cond_br8_data_ready),
    .outTrue        (_handshake_cond_br8_outTrue),
    .outTrue_valid  (_handshake_cond_br8_outTrue_valid),
    .outFalse       (_handshake_cond_br8_outFalse),
    .outFalse_valid (_handshake_cond_br8_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer517 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br8_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br8_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux2_in1_ready),
    .in0_ready  (_handshake_buffer517_in0_ready),
    .out0       (_handshake_buffer517_out0),
    .out0_valid (_handshake_buffer517_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink7 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br8_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br8_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink7_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui1_out_ui1_ui1 handshake_cond_br9 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer503_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer503_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer416_out0),
    .data_valid     (_handshake_buffer416_out0_valid),
    .outTrue_ready  (_handshake_buffer518_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink8_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br9_cond_ready),
    .data_ready     (_handshake_cond_br9_data_ready),
    .outTrue        (_handshake_cond_br9_outTrue),
    .outTrue_valid  (_handshake_cond_br9_outTrue_valid),
    .outFalse       (_handshake_cond_br9_outFalse),
    .outFalse_valid (_handshake_cond_br9_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer518 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br9_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br9_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux6_in1_ready),
    .in0_ready  (_handshake_buffer518_in0_ready),
    .out0       (_handshake_buffer518_out0),
    .out0_valid (_handshake_buffer518_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui1 handshake_sink8 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br9_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br9_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink8_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui1_out_ui1_ui1 handshake_cond_br10 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer504_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer504_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer419_out0),
    .data_valid     (_handshake_buffer419_out0_valid),
    .outTrue_ready  (_handshake_buffer519_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink9_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br10_cond_ready),
    .data_ready     (_handshake_cond_br10_data_ready),
    .outTrue        (_handshake_cond_br10_outTrue),
    .outTrue_valid  (_handshake_cond_br10_outTrue_valid),
    .outFalse       (_handshake_cond_br10_outFalse),
    .outFalse_valid (_handshake_cond_br10_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui1_out_ui1_1slots_seq handshake_buffer519 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br10_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br10_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux7_in1_ready),
    .in0_ready  (_handshake_buffer519_in0_ready),
    .out0       (_handshake_buffer519_out0),
    .out0_valid (_handshake_buffer519_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui1 handshake_sink9 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br10_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br10_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink9_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br11 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer505_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer505_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer425_out0),
    .data_valid     (_handshake_buffer425_out0_valid),
    .outTrue_ready  (_handshake_buffer520_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink10_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br11_cond_ready),
    .data_ready     (_handshake_cond_br11_data_ready),
    .outTrue        (_handshake_cond_br11_outTrue),
    .outTrue_valid  (_handshake_cond_br11_outTrue_valid),
    .outFalse       (_handshake_cond_br11_outFalse),
    .outFalse_valid (_handshake_cond_br11_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer520 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br11_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br11_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux8_in1_ready),
    .in0_ready  (_handshake_buffer520_in0_ready),
    .out0       (_handshake_buffer520_out0),
    .out0_valid (_handshake_buffer520_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink10 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br11_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br11_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink10_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br12 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer506_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer506_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer428_out0),
    .data_valid     (_handshake_buffer428_out0_valid),
    .outTrue_ready  (_handshake_buffer521_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink11_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br12_cond_ready),
    .data_ready     (_handshake_cond_br12_data_ready),
    .outTrue        (_handshake_cond_br12_outTrue),
    .outTrue_valid  (_handshake_cond_br12_outTrue_valid),
    .outFalse       (_handshake_cond_br12_outFalse),
    .outFalse_valid (_handshake_cond_br12_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer521 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br12_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br12_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux9_in1_ready),
    .in0_ready  (_handshake_buffer521_in0_ready),
    .out0       (_handshake_buffer521_out0),
    .out0_valid (_handshake_buffer521_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink11 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br12_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br12_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink11_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br13 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer507_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer507_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer431_out0),
    .data_valid     (_handshake_buffer431_out0_valid),
    .outTrue_ready  (_handshake_buffer522_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink12_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br13_cond_ready),
    .data_ready     (_handshake_cond_br13_data_ready),
    .outTrue        (_handshake_cond_br13_outTrue),
    .outTrue_valid  (_handshake_cond_br13_outTrue_valid),
    .outFalse       (_handshake_cond_br13_outFalse),
    .outFalse_valid (_handshake_cond_br13_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer522 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br13_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br13_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux10_in1_ready),
    .in0_ready  (_handshake_buffer522_in0_ready),
    .out0       (_handshake_buffer522_out0),
    .out0_valid (_handshake_buffer522_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink12 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br13_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br13_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink12_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui64_out_ui64_ui64 handshake_cond_br14 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer508_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer508_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer434_out0),
    .data_valid     (_handshake_buffer434_out0_valid),
    .outTrue_ready  (_handshake_buffer523_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink13_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br14_cond_ready),
    .data_ready     (_handshake_cond_br14_data_ready),
    .outTrue        (_handshake_cond_br14_outTrue),
    .outTrue_valid  (_handshake_cond_br14_outTrue_valid),
    .outFalse       (_handshake_cond_br14_outFalse),
    .outFalse_valid (_handshake_cond_br14_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui64_out_ui64_1slots_seq handshake_buffer523 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br14_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br14_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux11_in1_ready),
    .in0_ready  (_handshake_buffer523_in0_ready),
    .out0       (_handshake_buffer523_out0),
    .out0_valid (_handshake_buffer523_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui64 handshake_sink13 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br14_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br14_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink13_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br15 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer509_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer509_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer437_out0),
    .data_valid     (_handshake_buffer437_out0_valid),
    .outTrue_ready  (_handshake_buffer524_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink14_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br15_cond_ready),
    .data_ready     (_handshake_cond_br15_data_ready),
    .outTrue        (_handshake_cond_br15_outTrue),
    .outTrue_valid  (_handshake_cond_br15_outTrue_valid),
    .outFalse       (_handshake_cond_br15_outFalse),
    .outFalse_valid (_handshake_cond_br15_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer524 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br15_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br15_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux12_in1_ready),
    .in0_ready  (_handshake_buffer524_in0_ready),
    .out0       (_handshake_buffer524_out0),
    .out0_valid (_handshake_buffer524_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink14 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br15_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br15_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink14_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br16 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer510_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer510_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer441_out0),
    .data_valid     (_handshake_buffer441_out0_valid),
    .outTrue_ready  (_handshake_buffer525_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink15_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br16_cond_ready),
    .data_ready     (_handshake_cond_br16_data_ready),
    .outTrue        (_handshake_cond_br16_outTrue),
    .outTrue_valid  (_handshake_cond_br16_outTrue_valid),
    .outFalse       (_handshake_cond_br16_outFalse),
    .outFalse_valid (_handshake_cond_br16_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer525 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br16_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br16_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux13_in1_ready),
    .in0_ready  (_handshake_buffer525_in0_ready),
    .out0       (_handshake_buffer525_out0),
    .out0_valid (_handshake_buffer525_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink15 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br16_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br16_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink15_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br17 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer511_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer511_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer446_out0),
    .data_valid     (_handshake_buffer446_out0_valid),
    .outTrue_ready  (_handshake_buffer526_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink16_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br17_cond_ready),
    .data_ready     (_handshake_cond_br17_data_ready),
    .outTrue        (_handshake_cond_br17_outTrue),
    .outTrue_valid  (_handshake_cond_br17_outTrue_valid),
    .outFalse       (_handshake_cond_br17_outFalse),
    .outFalse_valid (_handshake_cond_br17_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer526 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br17_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br17_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux14_in1_ready),
    .in0_ready  (_handshake_buffer526_in0_ready),
    .out0       (_handshake_buffer526_out0),
    .out0_valid (_handshake_buffer526_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink16 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br17_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br17_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink16_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br18 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer512_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer512_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer459_out0),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .data_valid     (_handshake_buffer459_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:47:11
    .outTrue_ready  (_handshake_buffer528_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_buffer527_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br18_cond_ready),
    .data_ready     (_handshake_cond_br18_data_ready),
    .outTrue        (_handshake_cond_br18_outTrue),
    .outTrue_valid  (_handshake_cond_br18_outTrue_valid),
    .outFalse       (_handshake_cond_br18_outFalse),
    .outFalse_valid (_handshake_cond_br18_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer527 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br18_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br18_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (out0_ready),
    .in0_ready  (_handshake_buffer527_in0_ready),
    .out0       (out0),
    .out0_valid (out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer528 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br18_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br18_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux5_in1_ready),
    .in0_ready  (_handshake_buffer528_in0_ready),
    .out0       (_handshake_buffer528_out0),
    .out0_valid (_handshake_buffer528_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br19 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer513_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer513_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer463_out0),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .data_valid     (_handshake_buffer463_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:51:11
    .outTrue_ready  (_handshake_buffer529_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink17_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br19_cond_ready),
    .data_ready     (_handshake_cond_br19_data_ready),
    .outTrue        (_handshake_cond_br19_outTrue),
    .outTrue_valid  (_handshake_cond_br19_outTrue_valid),
    .outFalse       (_handshake_cond_br19_outFalse),
    .outFalse_valid (_handshake_cond_br19_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer529 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br19_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br19_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux4_in1_ready),
    .in0_ready  (_handshake_buffer529_in0_ready),
    .out0       (_handshake_buffer529_out0),
    .out0_valid (_handshake_buffer529_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink17 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br19_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br19_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink17_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_ui32_out_ui32_ui32 handshake_cond_br20 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer514_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer514_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .data           (_handshake_buffer472_out0),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .data_valid     (_handshake_buffer472_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:56:11
    .outTrue_ready  (_handshake_buffer530_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_sink18_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br20_cond_ready),
    .data_ready     (_handshake_cond_br20_data_ready),
    .outTrue        (_handshake_cond_br20_outTrue),
    .outTrue_valid  (_handshake_cond_br20_outTrue_valid),
    .outFalse       (_handshake_cond_br20_outFalse),
    .outFalse_valid (_handshake_cond_br20_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_in_ui32_out_ui32_1slots_seq handshake_buffer530 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0        (_handshake_cond_br20_outTrue),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br20_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux3_in1_ready),
    .in0_ready  (_handshake_buffer530_in0_ready),
    .out0       (_handshake_buffer530_out0),
    .out0_valid (_handshake_buffer530_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_sink_in_ui32 handshake_sink18 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0       (_handshake_cond_br20_outFalse),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid (_handshake_cond_br20_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_ready (_handshake_sink18_in0_ready)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_cond_br_in_ui1_2ins_2outs_ctrl handshake_cond_br21 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond           (_handshake_buffer515_out0),	// ../../mlir/cordic_32/full_opt.mlir:63:11
    .cond_valid     (_handshake_buffer515_out0_valid),	// ../../mlir/cordic_32/full_opt.mlir:63:11
  //.data           (_handshake_buffer496_out0),
    .data_valid     (_handshake_buffer496_out0_valid),
    .outTrue_ready  (_handshake_buffer532_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .outFalse_ready (_handshake_buffer531_in0_ready),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .cond_ready     (_handshake_cond_br21_cond_ready),
    .data_ready     (_handshake_cond_br21_data_ready),
  //.outTrue        (_handshake_cond_br21_outTrue),
    .outTrue_valid  (_handshake_cond_br21_outTrue_valid),
  //.outFalse       (_handshake_cond_br21_outFalse),
    .outFalse_valid (_handshake_cond_br21_outFalse_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer531 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
  //.in0        (_handshake_cond_br21_outFalse)	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br21_outFalse_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (out1_ready),
    .in0_ready  (_handshake_buffer531_in0_ready),
  //.out0       (out1),
    .out0_valid (out1_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
  handshake_buffer_1slots_seq_1ins_1outs_ctrl handshake_buffer532 (	// ../../mlir/cordic_32/full_opt.mlir:64:5
  //.in0        (_handshake_cond_br21_outTrue)	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .in0_valid  (_handshake_cond_br21_outTrue_valid),	// ../../mlir/cordic_32/full_opt.mlir:64:5
    .clock      (clock),
    .reset      (reset),
    .out0_ready (_handshake_mux0_in1_ready),
    .in0_ready  (_handshake_buffer532_in0_ready),
  //.out0       (_handshake_buffer532_out0),
    .out0_valid (_handshake_buffer532_out0_valid)
  );	// ../../mlir/cordic_32/full_opt.mlir:64:5
endmodule

