<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Xilinx - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XpkWJQpAEJkAAtNHtiYAAACY","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Xilinx","wgTitle":"Xilinx","wgCurRevisionId":951287100,"wgRevisionId":951287100,"wgArticleId":816732,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Xilinx","wgRelevantArticleId":816732,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,
"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFMode":"stable","wgMFAmc":!1,"wgMFAmcOutreachActive":!1,"wgMFAmcOutreachUserEligible":!1,"wgMFLazyLoadImages":!0,"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgMFIsPageContentModelEditable":!0,"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q1046482","wgCentralAuthMobileDomain":!0,"wgEditSubmitButtonLabelPublish":!0,"wgMinervaPermissions":{"watch":!0,"talk":!1},"wgMinervaFeatures":{"beta":!1,"mobileOptionsLink":!0,"categories":!1,"pageIssues":!0,"talkAtTop":!1,"historyInPageActions":!1,"overflowSubmenu":!1,"tabsOnSpecials":!1,"personalMenu":!1,"mainMenuExpanded":!1,"simplifiedTalk":!0},"wgMinervaDownloadNamespaces":[0]};RLSTATE={"site.styles":"ready","noscript":
"ready","user.styles":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.minerva.base.styles":"ready","skins.minerva.content.styles":"ready","skins.minerva.content.styles.images":"ready","mediawiki.hlist":"ready","mediawiki.ui.icon":"ready","mediawiki.ui.button":"ready","skins.minerva.icons.wikimedia":"ready","skins.minerva.mainMenu.icons":"ready","skins.minerva.mainMenu.styles":"ready","mobile.init.styles":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["site","mediawiki.page.startup","skins.minerva.options","skins.minerva.scripts","ext.gadget.switcher","ext.centralauth.centralautologin","ext.popups","mobile.init","ext.relatedArticles.readMore.bootstrap","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","mw.externalguidance.init","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.wikimediaBadges%7Cmediawiki.hlist%7Cmediawiki.ui.button%2Cicon%7Cmobile.init.styles%7Cskins.minerva.base.styles%7Cskins.minerva.content.styles%7Cskins.minerva.content.styles.images%7Cskins.minerva.icons.wikimedia%7Cskins.minerva.mainMenu.icons%2Cstyles&amp;only=styles&amp;skin=minerva"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=minerva&amp;target=mobile"></script>
<meta name="generator" content="MediaWiki 1.35.0-wmf.28"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta name="theme-color" content="#eaecf0"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/d/d9/XilinxInc-lobby.jpg"/>
<meta name="viewport" content="initial-scale=1.0, user-scalable=yes, minimum-scale=0.25, maximum-scale=5.0, width=device-width"/>
<link rel="manifest" href="/w/api.php?action=webapp-manifest"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Xilinx&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Xilinx&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Xilinx"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Xilinx rootpage-Xilinx stable issues-group-B skin-minerva action-view">
<div id="mw-mf-viewport">
	<div id="mw-mf-page-center">
		<a class="mw-mf-page-center__mask" href="#"></a>
		<header class="header-container header-chrome">
			<form class="header" action="/w/index.php" method="get">
				<nav class="navigation-drawer toggle-list view-border-box">
					<input type="checkbox" id="main-menu-input" class="toggle-list__checkbox" role="button" aria-labelledby="mw-mf-main-menu-button">
					<label for="main-menu-input" id="mw-mf-main-menu-button"
						class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-menu-base20 mw-ui-icon-flush-left toggle-list__toggle"
						title="Open main menu" data-event-name="ui.mainmenu">Open main menu</label>
					<div id="mw-mf-page-left" class="menu toggle-list__list view-border-box">
	<ul id="p-navigation">
			<li class="">
			    <a href="/wiki/Main_Page" class="mw-ui-icon mw-ui-icon-before mw-ui-icon-minerva-home" data-event-name="menu.home"><span>Home</span></a>
			</li>
			<li class="">
			    <a href="/wiki/Special:Random#/random" class="mw-ui-icon mw-ui-icon-before mw-ui-icon-minerva-die " data-event-name="menu.random"><span>Random</span></a>
			</li>
			<li class="jsonly">
			    <a href="/wiki/Special:Nearby" class="mw-ui-icon mw-ui-icon-before mw-ui-icon-minerva-mapPin nearby" data-event-name="menu.nearby"><span>Nearby</span></a>
			</li>
	</ul>
	<ul id="p-personal">
			<li class="">
			    <a href="/w/index.php?title=Special:UserLogin&amp;returnto=Xilinx" class="menu__item--login mw-ui-icon mw-ui-icon-before mw-ui-icon-minerva-logIn " data-event-name="menu.login"><span>Log in</span></a>
			</li>
	</ul>
	<ul id="pt-preferences">
			<li class="jsonly">
			    <a href="/w/index.php?title=Special:MobileOptions&amp;returnto=Xilinx" class="menu__item--settings mw-ui-icon mw-ui-icon-before mw-ui-icon-minerva-settings " data-event-name="menu.settings"><span>Settings</span></a>
			</li>
	</ul>
	<ul class="hlist">
			<li class="">
			    <a href="/wiki/Wikipedia:About" class="" data-event-name=""><span>About Wikipedia</span></a>
			</li>
			<li class="">
			    <a href="/wiki/Wikipedia:General_disclaimer" class="" data-event-name=""><span>Disclaimers</span></a>
			</li>
	</ul>
</div>

					<label class="main-menu-mask" for="main-menu-input"></label>
				</nav>
				<div class="branding-box">
					<a href="/wiki/Main_Page">
						<span><img src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" width="116" height="18" alt="Wikipedia"/></span>
						
					</a>
				</div>
				<div class="search-box">
					<input class="search mw-ui-background-icon-search skin-minerva-search-trigger" type="search" name="search" id="searchInput"
						autocomplete="off" placeholder="Search Wikipedia" aria-label="Search Wikipedia"
						value="">
				</div>
				<nav class="minerva-user-navigation" aria-label="User navigation">
					<div><button id="searchIcon" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-search-base20 skin-minerva-search-trigger" type="submit">Search</button></div>
					
				</nav>
			</form>
		</header>
		<main id="content" class="mw-body">
			<div class="banner-container">
			<div id="siteNotice"></div>
			</div>
			
			<div class="pre-content heading-holder">
				<div class="page-heading">
					<h1 id="section_0">Xilinx</h1>
					<div class="tagline"></div>
				</div>
				<nav class="page-actions-menu">
	<ul id="page-actions" class="page-actions-menu__list">
		<li id="language-selector" class="page-actions-menu__list-item">
				<a id="" href="/wiki/Special:MobileLanguages/Xilinx" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-language-base20 mw-ui-icon-with-label-desktop language-selector"
					data-mw="interface"
					data-event-name="menu.languages" role="button" title="Language">Language</a>
		</li>
		<li id="page-actions-watch" class="page-actions-menu__list-item">
				<a id="ca-watch" href="/w/index.php?title=Special:UserLogin&amp;returnto=Xilinx" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-star-base20 mw-ui-icon-with-label-desktop watch-this-article mw-watchlink menu__item--page-actions-watch"
					data-mw="interface"
					data-event-name="menu.watch" role="button" title="Watch">Watch</a>
		</li>
		<li id="page-actions-edit" class="page-actions-menu__list-item">
				<a id="ca-edit" href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=0" class="edit-page menu__item--page-actions-edit mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 mw-ui-icon-with-label-desktop"
					data-mw="interface"
					data-event-name="menu.edit" role="button" title="Edit the lead section of this page">Edit</a>
		</li>
	</ul>
</nav>
<!-- version 1.0.2 (change every time you update a partial) -->

				
				
				<div class="minerva__subtitle"></div>
			</div>
			
			<div id="bodyContent" class="content"><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><script>function mfTempOpenSection(id){var block=document.getElementById("mf-section-"+id);block.className+=" open-block";block.previousSibling.className+=" open-block";}</script><div class="mw-parser-output"><section class="mf-section-0" id="mf-section-0"><table class="box-Lead_too_short plainlinks metadata ambox ambox-content ambox-lead_too_short" role="presentation"><tbody><tr><td class="mbox-text"><div class="mbox-text-span">This article's <b><a href="/wiki/Wikipedia:Manual_of_Style/Lead_section" title="Wikipedia:Manual of Style/Lead section">lead section</a> does not adequately <a href="/wiki/Wikipedia:Summary_style" title="Wikipedia:Summary style">summarize</a> key points of its contents</b>.<span class="hide-when-compact"> Please consider expanding the lead to <a href="/wiki/Wikipedia:Manual_of_Style/Lead_section#Provide_an_accessible_overview" title="Wikipedia:Manual of Style/Lead section">provide an accessible overview</a> of all important aspects of the article. Please discuss this issue on the article's <a href="/wiki/Talk:Xilinx" title="Talk:Xilinx">talk page</a>.</span>  <small class="date-container"><i>(<span class="date">March 2020</span>)</i></small></div></td></tr></tbody></table><p><b>Xilinx</b>, Inc. (<span class="rt-commentedText nowrap"><span class="IPA nopopups noexcerpt"><a href="/wiki/Help:IPA/English" title="Help:IPA/English">/<span style="border-bottom:1px dotted"><span title="/ˈ/: primary stress follows">ˈ</span><span title="'z' in 'zoom'">z</span><span title="/aɪ/: 'i' in 'tide'">aɪ</span><span title="'l' in 'lie'">l</span><span title="/ɪ/: 'i' in 'kit'">ɪ</span><span title="/ŋ/: 'ng' in 'sing'">ŋ</span><span title="'k' in 'kind'">k</span><span title="'s' in 'sigh'">s</span></span>/</a></span></span> <a href="/wiki/Help:Pronunciation_respelling_key" title="Help:Pronunciation respelling key"><i title="English pronunciation respelling"><span style="font-size:90%">ZY</span>-links</i></a>) is an American <a href="/wiki/Technology_company" title="Technology company">technology company</a> that is primarily a supplier of <a href="/wiki/Programmable_logic_device" title="Programmable logic device">programmable logic devices</a>. 
</p><table class="infobox vcard" style="width:22em"><caption class="fn org">Xilinx, Inc.</caption><tbody><tr><td colspan="2" class="logo" style="text-align:center"><a href="/wiki/File:Xilinx_logo_2008.svg" class="image" title="Xilinx logo"><img alt="Xilinx logo" src="//upload.wikimedia.org/wikipedia/commons/thumb/1/17/Xilinx_logo_2008.svg/200px-Xilinx_logo_2008.svg.png" decoding="async" width="200" height="39" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/17/Xilinx_logo_2008.svg/300px-Xilinx_logo_2008.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/17/Xilinx_logo_2008.svg/400px-Xilinx_logo_2008.svg.png 2x" data-file-width="114" data-file-height="22"></a></td></tr><tr><td colspan="2" class="logo" style="text-align:center"><a href="/wiki/File:XilinxInc-lobby.jpg" class="image"><img alt="XilinxInc-lobby.jpg" src="//upload.wikimedia.org/wikipedia/commons/d/d9/XilinxInc-lobby.jpg" decoding="async" width="300" height="169" data-file-width="268" data-file-height="151"></a><div>Xilinx headquarters in the United States</div></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><div style="padding:0.1em 0;line-height:1.2em;"><a href="/wiki/List_of_legal_entity_types_by_country" title="List of legal entity types by country">Type</a></div></th><td class="category" style="line-height: 1.35em;"><a href="/wiki/Public_company" title="Public company">Public</a></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><a href="/wiki/Ticker_symbol" title="Ticker symbol">Traded as</a></th><td style="line-height: 1.35em;"><a href="/wiki/NASDAQ" class="mw-redirect" title="NASDAQ">NASDAQ</a>: <a rel="nofollow" class="external text" href="https://www.nasdaq.com/symbol/xlnx">XLNX</a><br><a href="/wiki/NASDAQ-100" title="NASDAQ-100">NASDAQ-100 Component</a><br><a href="/wiki/S%26P_500" class="mw-redirect" title="S&amp;P 500">S&amp;P 500 Component</a></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><a href="/wiki/International_Securities_Identification_Number" title="International Securities Identification Number">ISIN</a></th><td style="line-height: 1.35em;"><span class="plainlinks nourlexpansion"><a class="external text" href="https://tools.wmflabs.org/isin/?language=en&amp;isin=US9839191015">US9839191015 </a><a href="https://www.wikidata.org/wiki/Q1046482?uselang=en#P946" title="Edit this on Wikidata"><img alt="Edit this on Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" style="vertical-align: text-top" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20"></a></span></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Industry</th><td class="category" style="line-height: 1.35em;"><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuits</a></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Founded</th><td style="line-height: 1.35em;">1984<span class="noprint">; 36 years ago</span><span style="display:none"> (<span class="bday dtstart published updated">1984</span>)</span><sup id="cite_ref-Xilinx-Inc-Jun-1996-10-K_1-0" class="reference"><a href="#cite_note-Xilinx-Inc-Jun-1996-10-K-1">[1]</a></sup></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Founder</th><td class="agent" style="line-height: 1.35em;">Jim Barnett<br><a href="/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a><br><a href="/wiki/Bernie_Vonderschmitt" class="mw-redirect" title="Bernie Vonderschmitt">Bernie Vonderschmitt</a></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Headquarters</th><td class="label" style="line-height: 1.35em;"><a href="/wiki/San_Jose,_California" title="San Jose, California">San Jose</a>, <a href="/wiki/California" title="California">California</a>, U.S.</td></tr><tr><th scope="row" style="padding-right: 0.5em;"><div style="padding:0.1em 0;line-height:1.2em;">Area served</div></th><td style="line-height: 1.35em;">Worldwide</td></tr><tr><th scope="row" style="padding-right: 0.5em;"><div style="padding:0.1em 0;line-height:1.2em;">Key people</div></th><td class="agent" style="line-height: 1.35em;">Dennis Segers <small>(<a href="/wiki/Chairman" class="mw-redirect" title="Chairman">chairman</a> of the <a href="/wiki/Board_of_directors" title="Board of directors">board</a>)</small><br>Victor Peng <small>(<a href="/wiki/President_(corporate_title)" title="President (corporate title)">president</a>, <a href="/wiki/Chief_Executive_Officer" class="mw-redirect" title="Chief Executive Officer">CEO</a>)</small><br>Lorenzo A. Flores <small>(<a href="/wiki/Executive_vice_president" class="mw-redirect" title="Executive vice president">executive vice president</a>)</small><br>Brice Hill <small>(<a href="/wiki/Chief_Financial_Officer" class="mw-redirect" title="Chief Financial Officer">CFO</a>)</small><sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup><br>Ivo Bolsens <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, <a href="/wiki/Chief_Technology_Officer" class="mw-redirect" title="Chief Technology Officer">CTO</a>)</small><br>Kevin Cooney <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, <a href="/wiki/Chief_Information_Officer" class="mw-redirect" title="Chief Information Officer">CIO</a>)</small><br>Emre Onder <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, corporate strategy and marketing)</small><br>Catia Hagopian <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, general counsel)</small><br>Vincent L. Tong <small>(<a href="/wiki/Executive_vice_president" class="mw-redirect" title="Executive vice president">executive vice president</a>, global operations and quality)</small><br>Liam Madden <small>(<a href="/wiki/Executive_vice_president" class="mw-redirect" title="Executive vice president">executive vice president</a>, hardware and systems product development)</small><br>Matt Poirier <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, corporate development and investor relations)</small><br>Salil Raje <small>(<a href="/wiki/Executive_vice_president" class="mw-redirect" title="Executive vice president">executive vice president</a>, software and IP products)</small><br>Marilyn Stiborek Meyer <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, global human resources)</small><br>Mark Wadlington <small>(<a href="/wiki/Senior_vice_president" class="mw-redirect" title="Senior vice president">senior vice president</a>, global sales)</small></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Products</th><td style="line-height: 1.35em;"><a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGAs</a>, <a href="/wiki/CPLD" class="mw-redirect" title="CPLD">CPLDs</a></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Revenue</th><td style="line-height: 1.35em;"><div class="plainlist"><ul><li><span class="nowrap"><img alt="Increase" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/11px-Increase2.svg.png" decoding="async" title="Increase" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/17px-Increase2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/22px-Increase2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 3.06 billion (2019) <sup id="cite_ref-Annual_Income_Statement_3-0" class="reference"><a href="#cite_note-Annual_Income_Statement-3">[3]</a></sup><sup id="cite_ref-xbrlus_1_4-0" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 2.213 billion (2016)<sup id="cite_ref-xbrlus_1_4-1" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li></ul></div></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><div style="padding:0.1em 0;line-height:1.2em;"><a href="/wiki/Earnings_before_interest_and_taxes" title="Earnings before interest and taxes">Operating income</a></div></th><td style="line-height: 1.35em;"><div class="plainlist"><ul><li><span class="nowrap"><img alt="Increase" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/11px-Increase2.svg.png" decoding="async" title="Increase" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/17px-Increase2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/22px-Increase2.svg.png 2x" data-file-width="300" data-file-height="300"> US$745.054 million (2018)<sup id="cite_ref-Annual_Income_Statement_3-1" class="reference"><a href="#cite_note-Annual_Income_Statement-3">[3]</a></sup><sup id="cite_ref-xbrlus_1_4-2" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 669.881 million (2016)<sup id="cite_ref-xbrlus_1_4-3" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li></ul></div></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><div style="padding:0.1em 0;line-height:1.2em;"><a href="/wiki/Net_income" title="Net income">Net income</a></div></th><td style="line-height: 1.35em;"><div class="plainlist"><ul><li><span class="nowrap"><img alt="Increase" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/11px-Increase2.svg.png" decoding="async" title="Increase" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/17px-Increase2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/b0/Increase2.svg/22px-Increase2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 622.512 million (2017) <sup id="cite_ref-xbrlus_1_4-4" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 550.867 million (2016)<sup id="cite_ref-xbrlus_1_4-5" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li></ul></div></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><span class="nowrap"><a href="/wiki/Asset" title="Asset">Total assets</a></span></th><td style="line-height: 1.35em;"><div class="plainlist"><ul><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$  4.740 billion (2017) <sup id="cite_ref-xbrlus_1_4-6" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 4.819 billion (2016)<sup id="cite_ref-xbrlus_1_4-7" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li></ul></div></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><span class="nowrap"><a href="/wiki/Equity_(finance)" title="Equity (finance)">Total equity</a></span></th><td style="line-height: 1.35em;"><div class="plainlist"><ul><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 2.507 billion (2017) <sup id="cite_ref-xbrlus_1_4-8" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li><li><span class="nowrap"><img alt="Decrease" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/11px-Decrease2.svg.png" decoding="async" title="Decrease" width="11" height="11" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/17px-Decrease2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Decrease2.svg/22px-Decrease2.svg.png 2x" data-file-width="300" data-file-height="300"> US$ 2.589 billion (2016)<sup id="cite_ref-xbrlus_1_4-9" class="reference"><a href="#cite_note-xbrlus_1-4">[4]</a></sup></span></li></ul></div></td></tr><tr><th scope="row" style="padding-right: 0.5em;"><div style="padding:0.1em 0;line-height:1.2em;">Number of employees</div></th><td style="line-height: 1.35em;">4,014 - <small>(June 2018)</small></td></tr><tr><th scope="row" style="padding-right: 0.5em;">Website</th><td style="line-height: 1.35em;"><a rel="nofollow" class="external text" href="http://www.xilinx.com">www.xilinx.com</a></td></tr></tbody></table><p>The company invented the <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate array</a> (FPGA) and is the <a href="/wiki/Semiconductor" title="Semiconductor">semiconductor</a> <a href="/wiki/Company" title="Company">company</a> that created the first <a href="/wiki/Fabless_manufacturing" title="Fabless manufacturing">fabless manufacturing</a> model.<sup id="cite_ref-two_5-0" class="reference"><a href="#cite_note-two-5">[5]</a></sup><sup id="cite_ref-six_6-0" class="reference"><a href="#cite_note-six-6">[6]</a></sup><sup id="cite_ref-eleven_7-0" class="reference"><a href="#cite_note-eleven-7">[7]</a></sup></p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none"><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul><li class="toclevel-1 tocsection-1"><a href="#Company_overview"><span class="tocnumber">1</span> <span class="toctext">Company overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#History"><span class="tocnumber">2</span> <span class="toctext">History</span></a>
<ul><li class="toclevel-2 tocsection-3"><a href="#Early_history"><span class="tocnumber">2.1</span> <span class="toctext">Early history</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Expansion"><span class="tocnumber">2.2</span> <span class="toctext">Expansion</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Recent_history"><span class="tocnumber">2.3</span> <span class="toctext">Recent history</span></a></li>
</ul></li>
<li class="toclevel-1 tocsection-6"><a href="#Technology"><span class="tocnumber">3</span> <span class="toctext">Technology</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Family_lines_of_products"><span class="tocnumber">4</span> <span class="toctext">Family lines of products</span></a>
<ul><li class="toclevel-2 tocsection-8"><a href="#Virtex_family"><span class="tocnumber">4.1</span> <span class="toctext">Virtex family</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Kintex"><span class="tocnumber">4.2</span> <span class="toctext">Kintex</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Artix"><span class="tocnumber">4.3</span> <span class="toctext">Artix</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Zynq"><span class="tocnumber">4.4</span> <span class="toctext">Zynq</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Spartan_family"><span class="tocnumber">4.5</span> <span class="toctext">Spartan family</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#EasyPath"><span class="tocnumber">4.6</span> <span class="toctext">EasyPath</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Versal"><span class="tocnumber">4.7</span> <span class="toctext">Versal</span></a></li>
</ul></li>
<li class="toclevel-1 tocsection-15"><a href="#Recognition"><span class="tocnumber">5</span> <span class="toctext">Recognition</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#References"><span class="tocnumber">7</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#External_links"><span class="tocnumber">8</span> <span class="toctext">External links</span></a></li>
</ul></div>

</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(1)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="Company_overview">Company overview</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=1" title="Edit section: Company overview" data-section="1" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-1 collapsible-block" id="mf-section-1">
<p>Xilinx was founded in <a href="/wiki/Silicon_Valley" title="Silicon Valley">Silicon Valley</a> in 1984 and headquartered in <a href="/wiki/San_Jose,_California" title="San Jose, California">San Jose</a>, USA, with additional offices in <a href="/wiki/Longmont" class="mw-redirect" title="Longmont">Longmont</a>, USA; <a href="/wiki/Dublin" title="Dublin">Dublin</a>, Ireland; <a href="/wiki/Singapore" title="Singapore">Singapore</a>; <a href="/wiki/Hyderabad" title="Hyderabad">Hyderabad</a>, India; <a href="/wiki/Beijing" title="Beijing">Beijing</a>, China; <a href="/wiki/Shanghai" title="Shanghai">Shanghai</a>, China; <a href="/wiki/Brisbane" title="Brisbane">Brisbane</a>, Australia and <a href="/wiki/Tokyo" title="Tokyo">Tokyo</a>, Japan.<sup id="cite_ref-four_8-0" class="reference"><a href="#cite_note-four-8">[8]</a></sup><sup id="cite_ref-9" class="reference"><a href="#cite_note-9">[9]</a></sup></p><p>According to Bill Carter, a fellow at Xilinx, the choice of the name Xilinx refers to the chemical symbol for <a href="/wiki/Silicon" title="Silicon">silicon</a> Si. The 'X's at each end represent programmable logic blocks. The "linx" represents programmable links that connect the logic blocks together.<sup id="cite_ref-three_10-0" class="reference"><a href="#cite_note-three-10">[10]</a></sup></p><p>Xilinx sells a broad range of FPGAs, <a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">complex programmable logic devices</a> (CPLDs), design tools, intellectual property and reference designs.<sup id="cite_ref-two_5-1" class="reference"><a href="#cite_note-two-5">[5]</a></sup> Xilinx customers represent just over half of the entire programmable logic market, at 51%.<sup id="cite_ref-two_5-2" class="reference"><a href="#cite_note-two-5">[5]</a></sup><sup id="cite_ref-six_6-1" class="reference"><a href="#cite_note-six-6">[6]</a></sup><sup id="cite_ref-twentythree_11-0" class="reference"><a href="#cite_note-twentythree-11">[11]</a></sup> <a href="/wiki/Altera" title="Altera">Altera</a> (now <a href="/wiki/Intel" title="Intel">Intel</a>) is Xilinx's strongest competitor with 34% of the market. Other key players in this market are <a href="/wiki/Actel" title="Actel">Actel</a> (now <a href="/wiki/Microsemi" title="Microsemi">Microsemi</a>), and <a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice Semiconductor</a>.<sup id="cite_ref-eleven_7-1" class="reference"><a href="#cite_note-eleven-7">[7]</a></sup></p>
</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(2)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="History">History</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=2" title="Edit section: History" data-section="2" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-2 collapsible-block" id="mf-section-2">
<h3 class="in-block"><span class="mw-headline" id="Early_history">Early history</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=3" title="Edit section: Early history" data-section="3" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p><a href="/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a>, <a href="/wiki/Bernard_Vonderschmitt" class="mw-redirect" title="Bernard Vonderschmitt">Bernard Vonderschmitt</a>, and James V Barnett II — all former employees of <a href="/wiki/Zilog" title="Zilog">Zilog</a>, an <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> and solid-state device manufacturer — co-founded Xilinx in 1984 with headquarters in <a href="/wiki/San_Jose,_California" title="San Jose, California">San Jose</a>, USA.<sup id="cite_ref-four_8-1" class="reference"><a href="#cite_note-four-8">[8]</a></sup><sup id="cite_ref-three_10-1" class="reference"><a href="#cite_note-three-10">[10]</a></sup></p><p>While working for <a href="/wiki/Zilog" title="Zilog">Zilog</a>, Freeman wanted to create chips that acted like a blank tape, allowing users to program the technology themselves.<sup id="cite_ref-three_10-2" class="reference"><a href="#cite_note-three-10">[10]</a></sup> "The concept required lots of <a href="/wiki/Transistors" class="mw-redirect" title="Transistors">transistors</a> and, at that time, transistors were considered extremely precious—people thought that Ross's idea was pretty far out", said Xilinx Fellow Bill Carter, hired in 1984 to design ICs as Xilinx's eighth employee.<sup id="cite_ref-three_10-3" class="reference"><a href="#cite_note-three-10">[10]</a></sup></p><p>It was at the time more profitable to manufacture generic circuits in massive volumes<sup id="cite_ref-four_8-2" class="reference"><a href="#cite_note-four-8">[8]</a></sup> than specialized circuits for specific markets.<sup id="cite_ref-four_8-3" class="reference"><a href="#cite_note-four-8">[8]</a></sup> <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a> promised to make specialized circuits profitable.
</p><p>Freeman could not convince Zilog to invest in the FPGA to chase a market then estimated at $100 million,<sup id="cite_ref-four_8-4" class="reference"><a href="#cite_note-four-8">[8]</a></sup> so he and Barnett left to team up with Vonderschmitt, a former colleague. Together, they raised $4.5 million in <a href="/wiki/Venture_capital" title="Venture capital">venture</a> <a href="/wiki/Funding" title="Funding">funding</a> to design the first commercially viable FPGA.<sup id="cite_ref-four_8-5" class="reference"><a href="#cite_note-four-8">[8]</a></sup> They incorporated the company in 1984 and began selling its first product by 1985.<sup id="cite_ref-four_8-6" class="reference"><a href="#cite_note-four-8">[8]</a></sup></p><p>By late 1987, the company had raised more than $18 million in <a href="/wiki/Venture_capital" title="Venture capital">venture capital</a> (equivalent to $40.51 million in 2019) and was making nearly $14 million a year.<sup id="cite_ref-four_8-7" class="reference"><a href="#cite_note-four-8">[8]</a></sup><sup id="cite_ref-twelve_12-0" class="reference"><a href="#cite_note-twelve-12">[12]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Expansion">Expansion</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=4" title="Edit section: Expansion" data-section="4" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>From 1988 to 1990, the company's revenue grew each year, from $30 million to $100 million.<sup id="cite_ref-four_8-8" class="reference"><a href="#cite_note-four-8">[8]</a></sup> During this time, the company which had been providing funding to Xilinx, Monolithic Memories Inc. (MMI), was purchased by <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a>.<sup id="cite_ref-four_8-9" class="reference"><a href="#cite_note-four-8">[8]</a></sup> As a result, Xilinx dissolved the deal with MMI and went public on the <a href="/wiki/NASDAQ" class="mw-redirect" title="NASDAQ">NASDAQ</a> in 1989.<sup id="cite_ref-four_8-10" class="reference"><a href="#cite_note-four-8">[8]</a></sup> The company also moved to a 144,000-square-foot (13,400 m<sup>2</sup>) plant in San Jose, California, to handle increasingly large orders from <a href="/wiki/Hewlett-Packard" title="Hewlett-Packard">HP</a>, <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a>, <a href="/wiki/IBM" title="IBM">IBM</a> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>.<sup id="cite_ref-four_8-11" class="reference"><a href="#cite_note-four-8">[8]</a></sup></p><p>Other FPGA makers emerged in the mid-1990s.<sup id="cite_ref-four_8-12" class="reference"><a href="#cite_note-four-8">[8]</a></sup> By 1995, the company reached $550 million in revenue.<sup id="cite_ref-four_8-13" class="reference"><a href="#cite_note-four-8">[8]</a></sup> Over the years, Xilinx expanded operations to <a href="/wiki/India" title="India">India</a>, <a href="/wiki/Asia" title="Asia">Asia</a> and <a href="/wiki/Europe" title="Europe">Europe</a>.<sup id="cite_ref-five_13-0" class="reference"><a href="#cite_note-five-13">[13]</a></sup><sup id="cite_ref-eight_14-0" class="reference"><a href="#cite_note-eight-14">[14]</a></sup><sup id="cite_ref-nine_15-0" class="reference"><a href="#cite_note-nine-15">[15]</a></sup><sup id="cite_ref-ten_16-0" class="reference"><a href="#cite_note-ten-16">[16]</a></sup></p><p>Xilinx's sales rose to $2.53 billion by the end of its fiscal year 2018.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">[17]</a></sup> Moshe Gavrielov – an <a href="/wiki/Electronic_design_automation" title="Electronic design automation">EDA</a> and <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> industry veteran who was appointed president and CEO in early 2008 – introduced targeted design platforms that combine FPGAs with <a href="/wiki/Software" title="Software">software</a>, IP cores, boards and kits to address focused target applications.<sup id="cite_ref-embedded_18-0" class="reference"><a href="#cite_note-embedded-18">[18]</a></sup> These targeted design platforms are an alternative to costly application-specific integrated circuits (<a href="/wiki/ASICs" class="mw-redirect" title="ASICs">ASICs</a>) and application-specific standard products (ASSPs).<sup id="cite_ref-twentyeight_19-0" class="reference"><a href="#cite_note-twentyeight-19">[19]</a></sup><sup id="cite_ref-twentynine_20-0" class="reference"><a href="#cite_note-twentynine-20">[20]</a></sup><sup id="cite_ref-21" class="reference"><a href="#cite_note-21">[21]</a></sup></p><p>On January 4, 2018, Victor Peng, the company's COO, replaced Gavrielov as CEO.<sup id="cite_ref-XilinxPressRelease08Jan2018_22-0" class="reference"><a href="#cite_note-XilinxPressRelease08Jan2018-22">[22]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Recent_history">Recent history</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=5" title="Edit section: Recent history" data-section="5" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>In 2011, the company introduced the <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex-7</a> 2000T, the first product based on 2.5D stacked silicon (based on <a href="/wiki/Interposer" title="Interposer">silicon interposer</a> technology) to deliver larger FPGAs than could be built using standard monolithic silicon.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">[23]</a></sup> Xilinx then adapted the technology to combine formerly separate components in a single chip, first combining an FPGA with transceivers based on heterogeneous process technology to boost bandwidth capacity while using less power.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">[24]</a></sup></p><p>According to former Xilinx CEO Moshe Gavrielov, the addition of a heterogeneous communications device, combined with the introduction of new software tools and the Zynq-7000 line of 28 nm SoC devices that combine an <a href="/wiki/ARM_core" class="mw-redirect" title="ARM core">ARM core</a> with an FPGA, are part of shifting its position from a programmable logic device supplier to one delivering “all things programmable”.<sup id="cite_ref-ElectronicProductNews15May2012_25-0" class="reference"><a href="#cite_note-ElectronicProductNews15May2012-25">[25]</a></sup></p><p>In addition to Zynq-7000, Xilinx product lines include the <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a>, Kintex and Artix series, each including configurations and models optimized for different applications.<sup id="cite_ref-thirtythree_26-0" class="reference"><a href="#cite_note-thirtythree-26">[26]</a></sup> In April 2012, the company introduced the <a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Vivado Design Suite</a> - a next-generation <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a>-strength design environment for advanced electronic system designs.<sup id="cite_ref-EETimes25Apr2012_27-0" class="reference"><a href="#cite_note-EETimes25Apr2012-27">[27]</a></sup> In May, 2014, the company shipped the first of the next generation FPGAs: the 20 <a href="/wiki/Nanometre" title="Nanometre">nm</a> UltraScale.<sup id="cite_ref-XCellDaily_28-0" class="reference"><a href="#cite_note-XCellDaily-28">[28]</a></sup></p><p>In September 2017, <a href="/wiki/Amazon_(company)" title="Amazon (company)">Amazon.com</a> and Xilinx started a campaign for FPGA adoption. This campaign enables <a href="/wiki/Amazon_Web_Services" title="Amazon Web Services">AWS</a> Marketplace's <a href="/wiki/Amazon_Machine_Image" title="Amazon Machine Image">Amazon Machine Images</a> (AMIs) with associated Amazon FPGA Instances created by partners.  The two companies have released new software development tools to simplify the creation of the acceleration IP.  AWS has built the tools to create and manage the machine images created and sold by partners.<sup id="cite_ref-FBS13Dec2016_29-0" class="reference"><a href="#cite_note-FBS13Dec2016-29">[29]</a></sup><sup id="cite_ref-FBS27Sep2017_30-0" class="reference"><a href="#cite_note-FBS27Sep2017-30">[30]</a></sup></p><p>In July 2018, Xilinx acquired DeepPhi Technology, a Chinese machine learning startup.<sup id="cite_ref-:4_31-0" class="reference"><a href="#cite_note-:4-31">[31]</a></sup> Since its founding in 2016, DeepPhi has used Xilinx's FPGAs for its machine learning projects.<sup id="cite_ref-:4_31-1" class="reference"><a href="#cite_note-:4-31">[31]</a></sup><sup id="cite_ref-32" class="reference"><a href="#cite_note-32">[32]</a></sup> In October 2018, the Xilinx Virtex UltraScale+ FPGAs and NGCodec's H.265 video encoder were used to enable China's first cloud-based high-efficiency video coding (<a href="/wiki/High_Efficiency_Video_Coding" title="High Efficiency Video Coding">HEVC</a>) solution.<sup id="cite_ref-33" class="reference"><a href="#cite_note-33">[33]</a></sup> The combination enables video streaming with the same visual quality as that using GPUs, but at 35%-45% lower bitrate.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">[34]</a></sup></p><p>In November 2018, the company's Zynq UltraScale+ family of multiprocessor system-on-chips was certified by the Exida Functional Safety Certification Authority to <a href="/wiki/Safety_integrity_level" title="Safety integrity level">Safety Integrity Level</a> (SIL) 3 HFT1 of the <a href="/wiki/IEC_61508" title="IEC 61508">IEC 61508</a> specification.<sup id="cite_ref-:2_35-0" class="reference"><a href="#cite_note-:2-35">[35]</a></sup><sup id="cite_ref-36" class="reference"><a href="#cite_note-36">[36]</a></sup>  With this certification, developers are able to use the <a href="/wiki/Multi-processor_system-on-chip" title="Multi-processor system-on-chip">MPSoC</a> platform in <a href="/wiki/Artificial_intelligence" title="Artificial intelligence">AI</a>-based safety-critical applications of up to SIL 3, in industrial 4.0 platforms of automotive, aerospace, and AI systems.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">[37]</a></sup><sup id="cite_ref-38" class="reference"><a href="#cite_note-38">[38]</a></sup> In January 2019, ZF Friedrichshafen AG (ZF) worked with Xilinx's Zynq® to power its ProAI automotive control unit, which is used to enable automated driving applications.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">[39]</a></sup><sup id="cite_ref-40" class="reference"><a href="#cite_note-40">[40]</a></sup><sup id="cite_ref-41" class="reference"><a href="#cite_note-41">[41]</a></sup>  Xilinx's platform overlooks the aggregation, pre-processing, and distribution of real-time data, and accelerates the AI processing of the unit.<sup id="cite_ref-:2_35-1" class="reference"><a href="#cite_note-:2-35">[35]</a></sup><sup id="cite_ref-42" class="reference"><a href="#cite_note-42">[42]</a></sup></p><p>In November 2018, Xilinx migrated its defense-grade XQ UltraScale+ products to TSMC's 16nm <a href="/wiki/FinFET" title="FinFET">FinFET</a> Process.<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">[43]</a></sup><sup id="cite_ref-44" class="reference"><a href="#cite_note-44">[44]</a></sup><sup id="cite_ref-45" class="reference"><a href="#cite_note-45">[45]</a></sup>  The products included the industry's first Defense-grade heterogeneous multi-processor SoC devices, and encompassed the XQ Zynq UltraScale+ MPSoCs and RFSoCs as well as XQ UltraScale+ Kintex and Virtex FPGAs.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">[46]</a></sup><sup id="cite_ref-47" class="reference"><a href="#cite_note-47">[47]</a></sup> That same month the company expanded its Alveo data center accelerator cards portfolio with the Alveo U280.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">[48]</a></sup>  The initial Alveo line included the U200 and U250, which featured 16nm UltraScale+ Virtex FPGAs and DDR4 SDRAM.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">[49]</a></sup> Those two cards were launched in October 2018 at the Xilinx Developer Forum.<sup id="cite_ref-:3_50-0" class="reference"><a href="#cite_note-:3-50">[50]</a></sup>  At the Forum, Victor Peng, CEO of semiconductor design at Xilinx, and AMD CTO Mark Papermaster, used eight Alveo U250 cards and two AMD Epyc 7551 server CPUs to set a new world record for inference throughput at 30,000 images per second.<sup id="cite_ref-:3_50-1" class="reference"><a href="#cite_note-:3-50">[50]</a></sup></p><p>In November 2018, Xilinx announced that <a href="/wiki/Dell_EMC" title="Dell EMC">Dell EMC</a> was the first server vendor to qualify its Alveo U200 accelerator card, used to accelerate key HPC and other workloads with select Dell EMC PowerEdge servers.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">[51]</a></sup> The U280 included support for <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">high-bandwidth memory</a> (HBM2) and high-performance server interconnect.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">[52]</a></sup> In August 2019, Xilinx launched the Alveo U50, a low profile adaptable accelerator with PCIe Gen4 support.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">[53]</a></sup><sup id="cite_ref-54" class="reference"><a href="#cite_note-54">[54]</a></sup></p><p>In January 2019 <a href="/wiki/K%26L_Gates" title="K&amp;L Gates">K&amp;L Gates</a>, a law firm representing Xilinx sent a <a href="/wiki/DMCA" class="mw-redirect" title="DMCA">DMCA</a> <a href="/wiki/Cease_and_desist" title="Cease and desist">cease and desist</a> letter to an <a href="/wiki/Electrical_engineering" title="Electrical engineering">EE</a> <a href="/wiki/YouTube" title="YouTube">YouTuber</a> claiming <a href="/wiki/Trademark_infringement" title="Trademark infringement">trademark infringement</a> for featuring the Xilinx logo next to <a href="/wiki/Altera" title="Altera">Altera</a>'s in an educational video.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">[55]</a></sup><sup id="cite_ref-56" class="reference"><a href="#cite_note-56">[56]</a></sup> Xilinx refused to reply until a video outlining the legal threat was published, after which they sent an apology e-mail.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">[57]</a></sup></p><p>In January 2019, Baidu announced that its new edge acceleration computing product, EdgeBoard, was powered by Xilinx.<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">[58]</a></sup><sup id="cite_ref-59" class="reference"><a href="#cite_note-59">[59]</a></sup> Edgeboard is a part of the Baidu Brain AI Hardware Platform Initiative, which encompasses Baidu's open computing services, and hardware and software products for its edge AI applications.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">[60]</a></sup> Edgeboard is based on the Xilinx Zynq® UltraScale+™ MPSoC, which uses real-time processors together with programmable logic.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">[61]</a></sup><sup id="cite_ref-62" class="reference"><a href="#cite_note-62">[62]</a></sup>  The Xilinx-based Edgeboard can be used to develop products like smart-video security surveillance solutions, advanced-driver-assistance systems, and next-generation robots.<sup id="cite_ref-63" class="reference"><a href="#cite_note-63">[63]</a></sup><sup id="cite_ref-64" class="reference"><a href="#cite_note-64">[64]</a></sup></p><p>In February 2019, the company announced two new generations of its Zynq UltraScale+ RF system on chip (RFSoC) portfolio.<sup id="cite_ref-65" class="reference"><a href="#cite_note-65">[65]</a></sup> The device covers the entire sub-6 GHz spectrum, which is necessary for <a href="/wiki/5G" title="5G">5G</a>, and the updates included: an extended millimeter wave interface, up to 20% power reduction in the RF data converter subsystem compared to the base portfolio, and support of <a href="/wiki/5G_NR" title="5G NR">5G New Radio</a>.<sup id="cite_ref-66" class="reference"><a href="#cite_note-66">[66]</a></sup> The second generation release covered up to 5 GHz, while the third went up to 6 GHz.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">[67]</a></sup> As of February, the portfolio was the only adaptable radio platform single chip that had been designed to address the industry's 5G network needs.<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">[68]</a></sup> The second announcement revealed that Xilinx and <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> performed the world's first 5G New Radio (NR) commercial deployment in <a href="/wiki/South_Korea" title="South Korea">South Korea</a>.<sup id="cite_ref-:0_69-0" class="reference"><a href="#cite_note-:0-69">[69]</a></sup><sup id="cite_ref-:1_70-0" class="reference"><a href="#cite_note-:1-70">[70]</a></sup> The two companies developed and deployed 5G Massive Multiple-input, Multiple-output (m-MIMO) and millimeter wave (mmWave) products using Xilinx's UltraScale+™ platform.<sup id="cite_ref-:0_69-1" class="reference"><a href="#cite_note-:0-69">[69]</a></sup> The capabilities are essential for 5G commercialization.<sup id="cite_ref-:1_70-1" class="reference"><a href="#cite_note-:1-70">[70]</a></sup> The companies also announced collaboration on Samsung's Versal adaptable compute acceleration platform (ACAP) products that will deliver 5G services.<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">[71]</a></sup> In February 2019, Xilinx introduced a HDMI 2.1 IP subsystem core, which enabled the company's devices to transmit, receive, and process up to 8K (7680 x 4320 pixels) UHD video in media players, cameras, monitors, LED walls, projectors, and kernel-based virtual machines.<sup id="cite_ref-72" class="reference"><a href="#cite_note-72">[72]</a></sup><sup id="cite_ref-73" class="reference"><a href="#cite_note-73">[73]</a></sup></p><p>In April 2019, Xilinx announced it entered into a definitive agreement to acquire Solarflare Communications, Inc.<sup id="cite_ref-electronics360.globalspec.com_74-0" class="reference"><a href="#cite_note-electronics360.globalspec.com-74">[74]</a></sup><sup id="cite_ref-Xilinx_to_Acquire_Solarflare_75-0" class="reference"><a href="#cite_note-Xilinx_to_Acquire_Solarflare-75">[75]</a></sup> Xilinx became a strategic investor in Solarflare in 2017.<sup id="cite_ref-Xilinx_to_Acquire_Solarflare_75-1" class="reference"><a href="#cite_note-Xilinx_to_Acquire_Solarflare-75">[75]</a></sup><sup id="cite_ref-76" class="reference"><a href="#cite_note-76">[76]</a></sup>  The companies have been collaborating since then on advanced networking technology, and in March 2019 demonstrated their first joint solution<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Use_plain_English#Buzzwords" title="Wikipedia:Use plain English"><span title="The material near this tag may use buzzwords designed solely to impress you or obscure meaning. (July 2019)">buzzword</span></a></i>]</sup>: a single-chip FPGA-based 100G smartNIC. The acquisition will enable Xilinx to combine its FPGA, MPSoC and ACAP solutions<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Use_plain_English#Buzzwords" title="Wikipedia:Use plain English"><span title="The material near this tag may use buzzwords designed solely to impress you or obscure meaning. (July 2019)">buzzword</span></a></i>]</sup> with Solarflare's NIC technology and Onload application acceleration software to enable new converged SmartNIC solutions.<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Use_plain_English#Buzzwords" title="Wikipedia:Use plain English"><span title="The material near this tag may use buzzwords designed solely to impress you or obscure meaning. (July 2019)">buzzword</span></a></i>]</sup><sup id="cite_ref-77" class="reference"><a href="#cite_note-77">[77]</a></sup><sup id="cite_ref-electronics360.globalspec.com_74-1" class="reference"><a href="#cite_note-electronics360.globalspec.com-74">[74]</a></sup><sup id="cite_ref-78" class="reference"><a href="#cite_note-78">[78]</a></sup> In August 2019, Xilinx announced that the company would be adding the world's largest FPGA - the Virtex Ultrascale+ VU19P, to the 16 nm Virtex Ultrascale+ family. The VU19P contains 35 billion transistors.<sup id="cite_ref-79" class="reference"><a href="#cite_note-79">[79]</a></sup><sup id="cite_ref-80" class="reference"><a href="#cite_note-80">[80]</a></sup><sup id="cite_ref-81" class="reference"><a href="#cite_note-81">[81]</a></sup></p><p>In June 2019, Xilinx announced that it was shipping its first Versal chips.<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">[82]</a></sup> Using ACAP, the chips’ hardware and software can be programmed to run almost any kind of AI software.<sup id="cite_ref-83" class="reference"><a href="#cite_note-83">[83]</a></sup><sup id="cite_ref-84" class="reference"><a href="#cite_note-84">[84]</a></sup> On October 1, 2019, Xilinx announced the launch of Vitis, a unified software platform that helps developers take advantage of hardware adaptability.<sup id="cite_ref-85" class="reference"><a href="#cite_note-85">[85]</a></sup><sup id="cite_ref-86" class="reference"><a href="#cite_note-86">[86]</a></sup><sup id="cite_ref-87" class="reference"><a href="#cite_note-87">[87]</a></sup></p><p>In 2019, Xilinx exceeded $3 billion in annual revenues for the first time, announcing revenues of $3.06 billion, up 24% from the prior fiscal year.<sup id="cite_ref-88" class="reference"><a href="#cite_note-88">[88]</a></sup><sup id="cite_ref-89" class="reference"><a href="#cite_note-89">[89]</a></sup> Revenues were $828 million for the fourth quarter of fiscal year 2019, up 4% from the prior quarter and up 30% year over year.<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">[90]</a></sup>  Xilinx's Communications sector represented 41% of the revenue; the industrial, aerospace, and defense sectors represented 27%; the Data Center and Test, Measurement &amp; Emulation (TME) sectors accounted for 18%; and the automotive, broadcast, and consumer markets contributed 14%.<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">[91]</a></sup></p>
</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(3)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="Technology">Technology</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=6" title="Edit section: Technology" data-section="6" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-3 collapsible-block" id="mf-section-3">
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Xilinx_Spartan-3E_(XC3S500E).jpg" class="image"><noscript><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/4e/Xilinx_Spartan-3E_%28XC3S500E%29.jpg/220px-Xilinx_Spartan-3E_%28XC3S500E%29.jpg" decoding="async" width="220" height="220" class="thumbimage" data-file-width="600" data-file-height="600"></noscript><span class="lazy-image-placeholder" style="width: 220px;height: 220px;" data-src="//upload.wikimedia.org/wikipedia/commons/thumb/4/4e/Xilinx_Spartan-3E_%28XC3S500E%29.jpg/220px-Xilinx_Spartan-3E_%28XC3S500E%29.jpg" data-alt="" data-width="220" data-height="220" data-class="thumbimage"> </span></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Xilinx_Spartan-3E_(XC3S500E).jpg" class="internal" title="Enlarge"></a></div>The Spartan-3 platform was the industry's first 90nm FPGA, delivering more functionality and bandwidth per dollar than was previously possible.</div></div></div><table class="box-Overly_detailed plainlinks metadata ambox ambox-style ambox-overly_detailed" role="presentation"><tbody><tr><td class="mbox-text"><div class="mbox-text-span">This Section <b>may contain an excessive amount of intricate detail that may interest only a particular audience</b>.<span class="hide-when-compact"> Please help by <a href="/wiki/Wikipedia:Content_forking#Article_spinoffs:_.22Summary_style.22_meta-articles_and_summary_sections" title="Wikipedia:Content forking">spinning off</a> or <a href="/wiki/Wikipedia:Handling_trivia#Recommendations_for_handling_trivia" title="Wikipedia:Handling trivia">relocating</a> any relevant information, and removing excessive detail that may be against <a href="/wiki/Wikipedia:What_Wikipedia_is_not" title="Wikipedia:What Wikipedia is not">Wikipedia's inclusion policy</a>.</span>  <small class="date-container"><i>(<span class="date">March 2020</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table><p>Xilinx designs, develops and markets programmable logic products, including integrated circuits (ICs), software design tools, predefined system functions delivered as intellectual property (IP) cores, design services, customer training, field engineering and technical support.<sup id="cite_ref-two_5-3" class="reference"><a href="#cite_note-two-5">[5]</a></sup> Xilinx sells both FPGAs and CPLDs for electronic equipment manufacturers in end markets such as <a href="/wiki/Communications" class="mw-redirect" title="Communications">communications</a>, <a href="/wiki/Industry" title="Industry">industrial</a>, <a href="/wiki/Consumer" title="Consumer">consumer</a>, <a href="/wiki/Automotive" class="mw-redirect" title="Automotive">automotive</a> and <a href="/wiki/Data_processing" title="Data processing">data processing</a>.<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">[92]</a></sup><sup id="cite_ref-93" class="reference"><a href="#cite_note-93">[93]</a></sup><sup id="cite_ref-94" class="reference"><a href="#cite_note-94">[94]</a></sup><sup id="cite_ref-95" class="reference"><a href="#cite_note-95">[95]</a></sup><sup id="cite_ref-96" class="reference"><a href="#cite_note-96">[96]</a></sup><sup id="cite_ref-97" class="reference"><a href="#cite_note-97">[97]</a></sup><sup id="cite_ref-98" class="reference"><a href="#cite_note-98">[98]</a></sup></p><p>Xilinx's FPGAs have been used for the <a href="/wiki/A_Large_Ion_Collider_Experiment" class="mw-redirect" title="A Large Ion Collider Experiment">ALICE</a> (A Large Ion Collider Experiment) at the <a href="/wiki/CERN" title="CERN">CERN</a> European laboratory on the <a href="/wiki/France" title="France">French</a>-<a href="/wiki/Switzerland" title="Switzerland">Swiss</a> border to map and disentangle the trajectories of thousands of <a href="/wiki/Subatomic_particles" class="mw-redirect" title="Subatomic particles">subatomic particles</a>.<sup id="cite_ref-99" class="reference"><a href="#cite_note-99">[99]</a></sup> Xilinx has also engaged in a partnership with the <a href="/wiki/United_States_Air_Force" title="United States Air Force">United States Air Force</a> Research Laboratory's Space Vehicles Directorate to develop FPGAs to withstand the damaging effects of radiation in space, which are 1,000 times less sensitive to space radiation than the commercial equivalent, for deployment in new satellites.<sup id="cite_ref-Kleiman_100-0" class="reference"><a href="#cite_note-Kleiman-100">[100]</a></sup> Xilinx FPGAs can run a regular embedded OS (such as <a href="/wiki/Linux" title="Linux">Linux</a> or <a href="/wiki/VxWorks" title="VxWorks">vxWorks</a>) and can implement processor peripherals in programmable logic.<sup id="cite_ref-two_5-4" class="reference"><a href="#cite_note-two-5">[5]</a></sup> The Virtex-II Pro, Virtex-4, Virtex-5, and Virtex-6 FPGA families, which include up to two embedded IBM PowerPC cores, are targeted to the needs of <a href="/wiki/System-on-chip" class="mw-redirect" title="System-on-chip">system-on-chip</a> (SoC) designers.<sup id="cite_ref-101" class="reference"><a href="#cite_note-101">[101]</a></sup><sup id="cite_ref-eweekly_102-0" class="reference"><a href="#cite_note-eweekly-102">[102]</a></sup><sup id="cite_ref-103" class="reference"><a href="#cite_note-103">[103]</a></sup></p><p>Xilinx's IP cores include IP for simple functions (<a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> encoders, counters, etc.), for domain specific cores (<a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a>, <a href="/wiki/Fast_Fourier_transform" title="Fast Fourier transform">FFT</a> and <a href="/wiki/Free_ideal_ring" title="Free ideal ring">FIR</a> cores) to complex systems (multi-gigabit networking cores, the MicroBlaze soft microprocessor and the compact Picoblaze microcontroller).<sup id="cite_ref-two_5-5" class="reference"><a href="#cite_note-two-5">[5]</a></sup> Xilinx also creates custom cores for a fee.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2019)">citation needed</span></a></i>]</sup></p><p>The main design toolkit Xilinx provides engineers is the <a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Vivado Design Suite</a>, an integrated design environment (IDE) with a system-to-IC level tools built on a shared scalable data model and a common debug environment. Vivado includes electronic system level (ESL) design tools for synthesizing and verifying C-based algorithmic IP; standards based packaging of both algorithmic and RTL IP for reuse; standards based IP stitching and systems integration of all types of system building blocks; and the verification of blocks and systems.<sup id="cite_ref-104" class="reference"><a href="#cite_note-104">[104]</a></sup> A free version WebPACK Edition of Vivado provides designers with a limited version of the design environment.<sup id="cite_ref-105" class="reference"><a href="#cite_note-105">[105]</a></sup></p><p>Xilinx's Embedded Developer's Kit (EDK) supports the embedded <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> 405 and 440 cores (in Virtex-II Pro and some Virtex-4 and -5 chips) and the <a href="/wiki/Microblaze" class="mw-redirect" title="Microblaze">Microblaze</a> core. Xilinx's System Generator for DSP implements DSP designs on Xilinx FPGAs. A freeware version of its EDA software called ISE WebPACK is used with some of its non-high-performance chips. Xilinx is the only (as of 2007) FPGA vendor to distribute a native Linux freeware synthesis toolchain.<sup id="cite_ref-cheung_106-0" class="reference"><a href="#cite_note-cheung-106">[106]</a></sup></p><p>Xilinx announced the architecture for a new <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a>-based platform for embedded systems designers, that combines the software programmability of an embedded processor with the hardware flexibility of an FPGA.<sup id="cite_ref-EETimesApril28_107-0" class="reference"><a href="#cite_note-EETimesApril28-107">[107]</a></sup><sup id="cite_ref-FPGABlogApril27_108-0" class="reference"><a href="#cite_note-FPGABlogApril27-108">[108]</a></sup><sup id="cite_ref-EETimesApril27_109-0" class="reference"><a href="#cite_note-EETimesApril27-109">[109]</a></sup><sup id="cite_ref-DesignReuseMay3_110-0" class="reference"><a href="#cite_note-DesignReuseMay3-110">[110]</a></sup> The new architecture abstracts much of the hardware burden away from the embedded software developers' point of view, giving them an unprecedented level of control in the development process.<sup id="cite_ref-EETimesApril28_107-1" class="reference"><a href="#cite_note-EETimesApril28-107">[107]</a></sup><sup id="cite_ref-FPGABlogApril27_108-1" class="reference"><a href="#cite_note-FPGABlogApril27-108">[108]</a></sup><sup id="cite_ref-EETimesApril27_109-1" class="reference"><a href="#cite_note-EETimesApril27-109">[109]</a></sup><sup id="cite_ref-DesignReuseMay3_110-1" class="reference"><a href="#cite_note-DesignReuseMay3-110">[110]</a></sup> With this platform, software developers can leverage their existing system code based on ARM technology and utilize vast off-the-shelf open-source and commercially available software component libraries.<sup id="cite_ref-EETimesApril28_107-2" class="reference"><a href="#cite_note-EETimesApril28-107">[107]</a></sup><sup id="cite_ref-FPGABlogApril27_108-2" class="reference"><a href="#cite_note-FPGABlogApril27-108">[108]</a></sup><sup id="cite_ref-EETimesApril27_109-2" class="reference"><a href="#cite_note-EETimesApril27-109">[109]</a></sup><sup id="cite_ref-DesignReuseMay3_110-2" class="reference"><a href="#cite_note-DesignReuseMay3-110">[110]</a></sup> Because the system boots an OS at reset, software development can get under way quickly within familiar development and debug environments using tools such as ARM's RealView development suite and related third-party tools, Eclipse-based IDEs, GNU, the Xilinx Software Development Kit and others.<sup id="cite_ref-EETimesApril28_107-3" class="reference"><a href="#cite_note-EETimesApril28-107">[107]</a></sup><sup id="cite_ref-FPGABlogApril27_108-3" class="reference"><a href="#cite_note-FPGABlogApril27-108">[108]</a></sup><sup id="cite_ref-EETimesApril27_109-3" class="reference"><a href="#cite_note-EETimesApril27-109">[109]</a></sup><sup id="cite_ref-DesignReuseMay3_110-3" class="reference"><a href="#cite_note-DesignReuseMay3-110">[110]</a></sup> In early 2011, Xilinx began shipping a new device family based on this architecture.  The Zynq-7000 SoC platform immerses ARM multi-cores, programmable logic fabric, DSP data paths, memories and I/O functions in a dense and configurable mesh of interconnect.<sup id="cite_ref-EETimesMarch1_111-0" class="reference"><a href="#cite_note-EETimesMarch1-111">[111]</a></sup><sup id="cite_ref-EmbeddedWorldMarch1_112-0" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-112">[112]</a></sup> The platform targets embedded designers working on market applications that require multi-functionality and real-time responsiveness, such as automotive driver assistance, intelligent video surveillance, industrial automation, aerospace and defense, and next-generation wireless.<sup id="cite_ref-EETimesApril28_107-4" class="reference"><a href="#cite_note-EETimesApril28-107">[107]</a></sup><sup id="cite_ref-FPGABlogApril27_108-4" class="reference"><a href="#cite_note-FPGABlogApril27-108">[108]</a></sup><sup id="cite_ref-EETimesApril27_109-4" class="reference"><a href="#cite_note-EETimesApril27-109">[109]</a></sup><sup id="cite_ref-DesignReuseMay3_110-4" class="reference"><a href="#cite_note-DesignReuseMay3-110">[110]</a></sup></p><p>Following the introduction of its 28 nm 7-series FPGAs, Xilinx revealed that several of the highest-density parts in those FPGA product lines will be constructed using multiple dies in one package, employing technology developed for 3D construction and stacked-die assemblies.<sup id="cite_ref-ednEurope_113-0" class="reference"><a href="#cite_note-ednEurope-113">[113]</a></sup><sup id="cite_ref-lawrence_114-0" class="reference"><a href="#cite_note-lawrence-114">[114]</a></sup> The company's stacked silicon interconnect (SSI) technology stacks several (three or four) active FPGA dies side-by-side  on a silicon <a href="/wiki/Interposer" title="Interposer">interposer</a> – a single piece of silicon that carries passive interconnect. The individual FPGA dies are conventional, and are flip-chip mounted by microbumps on to the interposer. The interposer provides direct interconnect between the FPGA dies, with no need for transceiver technologies such as high-speed SERDES.<sup id="cite_ref-ednEurope_113-1" class="reference"><a href="#cite_note-ednEurope-113">[113]</a></sup><sup id="cite_ref-lawrence_114-1" class="reference"><a href="#cite_note-lawrence-114">[114]</a></sup><sup id="cite_ref-115" class="reference"><a href="#cite_note-115">[115]</a></sup> In October 2011, Xilinx shipped the first FPGA to use the new technology, the Virtex-7 2000T FPGA, which includes 6.8 billion transistors and 20 million ASIC gates.<sup id="cite_ref-don1025_116-0" class="reference"><a href="#cite_note-don1025-116">[116]</a></sup><sup id="cite_ref-clive1025_117-0" class="reference"><a href="#cite_note-clive1025-117">[117]</a></sup><sup id="cite_ref-david1025_118-0" class="reference"><a href="#cite_note-david1025-118">[118]</a></sup><sup id="cite_ref-scieng1026_119-0" class="reference"><a href="#cite_note-scieng1026-119">[119]</a></sup> The following spring, Xilinx used 3D technology to ship the Virtex-7 HT, the industry's first heterogeneous FPGAs, which combine high bandwidth FPGAs with a maximum of sixteen 28 Gbit/s and seventy-two 13.1 Gbit/s transceivers to reduce power and size requirements for key Nx100G and 400G line card applications and functions.<sup id="cite_ref-120" class="reference"><a href="#cite_note-120">[120]</a></sup><sup id="cite_ref-121" class="reference"><a href="#cite_note-121">[121]</a></sup></p><p>In January 2011, Xilinx acquired design tool firm AutoESL Design Technologies and added System C high-level design for its 6- and 7-series FPGA families.<sup id="cite_ref-EETimesJan31_122-0" class="reference"><a href="#cite_note-EETimesJan31-122">[122]</a></sup> The addition of AutoESL tools extended the design community for FPGAs to designers more accustomed to designing at a higher level of abstraction using C, C++ and System C.<sup id="cite_ref-ElectronicsWeelyJan31_123-0" class="reference"><a href="#cite_note-ElectronicsWeelyJan31-123">[123]</a></sup></p><p>In April 2012, Xilinx introduced a revised version of its toolset for programmable systems, called <a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Vivado Design Suite</a>. This IP and system-centric design software supports newer high capacity devices, and speeds the design of programmable logic and I/O.<sup id="cite_ref-124" class="reference"><a href="#cite_note-124">[124]</a></sup> Vivado provides faster integration and implementation for programmable systems into devices with 3D stacked silicon interconnect technology, ARM processing systems, analog mixed signal (AMS), and many semiconductor intellectual property (IP) cores.<sup id="cite_ref-EDN15Jun2012_125-0" class="reference"><a href="#cite_note-EDN15Jun2012-125">[125]</a></sup></p><p>In July 2019, Xilinx acquired NGCodec, developers of <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a> <a href="/wiki/Hardware_acceleration" title="Hardware acceleration">accelerated</a> video encoders for <a href="/wiki/Video_hosting_service" class="mw-redirect" title="Video hosting service">video streaming</a>, <a href="/wiki/Cloud_gaming" title="Cloud gaming">cloud gaming</a> and cloud <a href="/wiki/Mixed_reality" title="Mixed reality">mixed reality</a> services. NGCodec video encoders include support for <a href="/wiki/H.264/MPEG-4_AVC" class="mw-redirect" title="H.264/MPEG-4 AVC">H.264/AVC</a>, <a href="/wiki/HEVC" class="mw-redirect" title="HEVC">H.265/HEVC</a>, <a href="/wiki/VP9" title="VP9">VP9</a> and <a href="/wiki/AV1" title="AV1">AV1</a>, with planned future support for <a href="/wiki/Versatile_Video_Coding" title="Versatile Video Coding">H.266/VVC</a> and <a href="/w/index.php?title=AV2&amp;action=edit&amp;redlink=1" class="new" title="AV2 (page does not exist)">AV2</a>.<sup id="cite_ref-126" class="reference"><a href="#cite_note-126">[126]</a></sup><sup id="cite_ref-127" class="reference"><a href="#cite_note-127">[127]</a></sup></p>
</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(4)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="Family_lines_of_products">Family lines of products</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=7" title="Edit section: Family lines of products" data-section="7" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-4 collapsible-block" id="mf-section-4">
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg" class="image"><noscript><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/b/bc/ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg/220px-ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg" decoding="async" width="220" height="220" class="thumbimage" data-file-width="2824" data-file-height="2824"></noscript><span class="lazy-image-placeholder" style="width: 220px;height: 220px;" data-src="//upload.wikimedia.org/wikipedia/commons/thumb/b/bc/ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg/220px-ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg" data-alt="" data-width="220" data-height="220" data-class="thumbimage"> </span></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:ZyXEL_ZyAIR_B-2000_-_Xilinx_XC9536XL-8842.jpg" class="internal" title="Enlarge"></a></div>CPLD Xilinx XC9536XL</div></div></div>
<p>Before 2010, Xilinx offered two main FPGA families: the high-performance <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a> series and the high-volume Spartan series, with a cheaper EasyPath option for ramping to volume production.<sup id="cite_ref-thirtythree_26-1" class="reference"><a href="#cite_note-thirtythree-26">[26]</a></sup> The company also provides two <a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a> lines: the CoolRunner and the 9500 series. Each model series has been released in multiple generations since its launch.<sup id="cite_ref-Brown_128-0" class="reference"><a href="#cite_note-Brown-128">[128]</a></sup> With the introduction of its 28nm FPGAs in June 2010, Xilinx replaced the high-volume Spartan family with the Kintex family and the low-cost Artix family.<sup id="cite_ref-EET_129-0" class="reference"><a href="#cite_note-EET-129">[129]</a></sup><sup id="cite_ref-Morris_130-0" class="reference"><a href="#cite_note-Morris-130">[130]</a></sup></p><p>Xilinx's newer FPGA products use a <a href="/wiki/High-%CE%BA_dielectric" title="High-κ dielectric">High-K Metal Gate</a> (HKMG) process, which reduces static power consumption while increasing logic capacity.<sup id="cite_ref-harris_131-0" class="reference"><a href="#cite_note-harris-131">[131]</a></sup> In 28 nm devices, static power accounts for much and sometimes most of the total power dissipation. Virtex-6 and Spartan-6 FPGA families are said to consume 50 percent less power, and have up to twice the logic capacity compared to the previous generation of Xilinx FPGAs.<sup id="cite_ref-eweekly_102-1" class="reference"><a href="#cite_note-eweekly-102">[102]</a></sup><sup id="cite_ref-eetimes_132-0" class="reference"><a href="#cite_note-eetimes-132">[132]</a></sup><sup id="cite_ref-EDN_133-0" class="reference"><a href="#cite_note-EDN-133">[133]</a></sup></p><p>In June 2010, Xilinx introduced the Xilinx 7 series: the Virtex-7, Kintex-7, and Artix-7 families, promising improvements in system power, performance, capacity, and price. These new FPGA families are manufactured using <a href="/wiki/TSMC" title="TSMC">TSMC</a>'s 28 nm HKMG process.<sup id="cite_ref-xilinx7_134-0" class="reference"><a href="#cite_note-xilinx7-134">[134]</a></sup> The 28 nm series 7 devices feature a 50 percent power reduction compared to the company's 40 nm devices and offer capacity of up to 2 million logic cells.<sup id="cite_ref-EET_129-1" class="reference"><a href="#cite_note-EET-129">[129]</a></sup> Less than one year after announcing the 7 series 28 nm FPGAs, Xilinx shipped the world's first 28 nm FPGA device, the Kintex-7.<sup id="cite_ref-135" class="reference"><a href="#cite_note-135">[135]</a></sup><sup id="cite_ref-136" class="reference"><a href="#cite_note-136">[136]</a></sup> In March 2011, Xilinx introduced the Zynq-7000 family, which integrates a complete <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a> MPCore processor-based system on a 28 nm FPGA for system architects and embedded software developers.<sup id="cite_ref-EETimesMarch1_111-1" class="reference"><a href="#cite_note-EETimesMarch1-111">[111]</a></sup><sup id="cite_ref-EmbeddedWorldMarch1_112-1" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-112">[112]</a></sup>   In May 2017, Xilinx expanded the 7 Series with the production of the Spartan-7 family.<sup id="cite_ref-spartan7announce_137-0" class="reference"><a href="#cite_note-spartan7announce-137">[137]</a></sup><sup id="cite_ref-spartan7prod_138-0" class="reference"><a href="#cite_note-spartan7prod-138">[138]</a></sup></p><p>In Dec, 2013, Xilinx introduced the UltraScale series: Virtex UltraScale and Kintex UltraScale families. These new FPGA families are manufactured by <a href="/wiki/TSMC" title="TSMC">TSMC</a> in its 20 nm planar process.<sup id="cite_ref-TSMC_139-0" class="reference"><a href="#cite_note-TSMC-139">[139]</a></sup> At the same time it announced an UltraScale SoC architecture, called Zynq UltraScale+ <a href="/wiki/MPSoC" class="mw-redirect" title="MPSoC">MPSoC</a>, in TSMC 16 nm FinFET process.<sup id="cite_ref-TSMC_16_140-0" class="reference"><a href="#cite_note-TSMC_16-140">[140]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Virtex_family">Virtex family</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=8" title="Edit section: Virtex family" data-section="8" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex (FPGA)</a></div>
<p>The <a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a> series of FPGAs have integrated features that include FIFO and ECC logic, DSP blocks, PCI-Express controllers, Ethernet MAC blocks, and high-speed transceivers. In addition to FPGA logic, the Virtex series includes embedded fixed function hardware for commonly used functions such as multipliers, memories, serial transceivers and microprocessor cores.<sup id="cite_ref-Virtex1_141-0" class="reference"><a href="#cite_note-Virtex1-141">[141]</a></sup> These capabilities are used in applications such as wired and wireless infrastructure equipment, advanced medical equipment, test and measurement, and defense systems.<sup id="cite_ref-Virtex2_142-0" class="reference"><a href="#cite_note-Virtex2-142">[142]</a></sup></p><p>The Virtex 7 family, is based on a 28 nm design and is reported to deliver a two-fold system performance improvement at 50 percent lower power compared to previous generation Virtex-6 devices. In addition, Virtex-7 doubles the memory bandwidth compared to previous generation Virtex FPGAs with 1866 Mbit/s memory interfacing performance and over two million logic cells.<sup id="cite_ref-EET_129-2" class="reference"><a href="#cite_note-EET-129">[129]</a></sup><sup id="cite_ref-Morris_130-1" class="reference"><a href="#cite_note-Morris-130">[130]</a></sup></p><p>In 2011, Xilinx began shipping sample quantities of the Virtex-7 2000T "3D FPGA", which combines four smaller FPGAs into a single package by placing them on a special silicon interconnection pad (called an interposer) to deliver 6.8 billion transistors in a single large chip. The interposer provides 10,000 data pathways between the individual FPGAs – roughly 10 to 100 times more than would usually be available on a board – to create a single FPGA.<sup id="cite_ref-don1025_116-1" class="reference"><a href="#cite_note-don1025-116">[116]</a></sup><sup id="cite_ref-clive1025_117-1" class="reference"><a href="#cite_note-clive1025-117">[117]</a></sup><sup id="cite_ref-david1025_118-1" class="reference"><a href="#cite_note-david1025-118">[118]</a></sup> In 2012, using the same 3D technology, Xilinx introduced initial shipments of their Virtex-7 H580T FPGA, a heterogeneous device, so called because it comprises two FPGA dies and one 8-channel 28Gbit/s transceiver die in the same package.<sup id="cite_ref-ElectronicProductNews15May2012_25-1" class="reference"><a href="#cite_note-ElectronicProductNews15May2012-25">[25]</a></sup></p><p>The Virtex-6 family is built on a 40 nm process for compute-intensive electronic systems, and the company claims it consumes 15 percent less power and has 15 percent improved performance over competing 40 nm FPGAs.<sup id="cite_ref-143" class="reference"><a href="#cite_note-143">[143]</a></sup></p><p>The Virtex-5 LX and the LXT are intended for logic-intensive applications, and the Virtex-5 SXT is for DSP applications.<sup id="cite_ref-144" class="reference"><a href="#cite_note-144">[144]</a></sup> With the Virtex-5, Xilinx changed the logic fabric from four-input LUTs to  six-input LUTs. With the increasing complexity of combinational logic functions required by SoC designs, the percentage of combinational paths requiring multiple four-input LUTs had become a performance and routing bottleneck. The six-input LUT represented a tradeoff between better handling of increasingly complex combinational functions, at the expense of a reduction in the absolute number of LUTs per device. The Virtex-5 series is a 65 nm design <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">fabricated</a> in 1.0 V, triple-oxide process technology.<sup id="cite_ref-Virtex3_145-0" class="reference"><a href="#cite_note-Virtex3-145">[145]</a></sup></p><p>Legacy Virtex devices (Virtex, Virtex-II, Virtex-II Pro, Virtex 4) are still available, but are not recommended for use in new designs.
</p>
<h3 class="in-block"><span class="mw-headline" id="Kintex">Kintex</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=9" title="Edit section: Kintex" data-section="9" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>The Kintex-7 family is the first Xilinx mid-range FPGA family that the company claims delivers Virtex-6 family performance at less than half the price while consuming 50 percent less power. The Kintex family includes high-performance 12.5 Gbit/s or lower-cost optimized 6.5 Gbit/s serial connectivity, memory, and logic performance required for applications such as high volume 10G optical wired communication equipment, and provides a balance of signal processing performance, power consumption and cost to support the deployment of Long Term Evolution (LTE) wireless networks.<sup id="cite_ref-EET_129-3" class="reference"><a href="#cite_note-EET-129">[129]</a></sup><sup id="cite_ref-Morris_130-2" class="reference"><a href="#cite_note-Morris-130">[130]</a></sup></p><p>In August 2018, SK Telecom deployed Xilinx Kintex UltraScale FPGAs as their artificial intelligence accelerators at their data centers in South Korea.<sup id="cite_ref-kintex_146-0" class="reference"><a href="#cite_note-kintex-146">[146]</a></sup> The FPGAs run SKT's automatic speech-recognition application to accelerate Nugu, SKT's voice-activated assistant.<sup id="cite_ref-kintex_146-1" class="reference"><a href="#cite_note-kintex-146">[146]</a></sup><sup id="cite_ref-147" class="reference"><a href="#cite_note-147">[147]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Artix">Artix</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=10" title="Edit section: Artix" data-section="10" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>The  Artix-7 family delivers 50 percent lower power and 35 percent lower cost compared to the Spartan-6 family and is based on the unified Virtex-series architecture. The Artix family is designed to address the small form factor and low-power performance requirements of battery-powered portable ultrasound equipment, commercial digital camera lens control, and military avionics and communications equipment.<sup id="cite_ref-EET_129-4" class="reference"><a href="#cite_note-EET-129">[129]</a></sup><sup id="cite_ref-Morris_130-3" class="reference"><a href="#cite_note-Morris-130">[130]</a></sup>  With the introduction of the Spartan-7 family in 2017, which lack high-bandwidth transceivers, the Artix-7's was clarified as being the "transceiver optimized" member.<sup id="cite_ref-costOptimizedPortfolio2017_148-0" class="reference"><a href="#cite_note-costOptimizedPortfolio2017-148">[148]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Zynq">Zynq</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=11" title="Edit section: Zynq" data-section="11" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>The Zynq-7000 family of <a href="/wiki/System_on_a_chip" title="System on a chip">SoCs</a> addresses high-end embedded-system applications, such as video surveillance, automotive-driver assistance, next-generation wireless, and factory automation.<sup id="cite_ref-EETimesMarch1_111-2" class="reference"><a href="#cite_note-EETimesMarch1-111">[111]</a></sup><sup id="cite_ref-EmbeddedWorldMarch1_112-2" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-112">[112]</a></sup><sup id="cite_ref-EDNMarch1_149-0" class="reference"><a href="#cite_note-EDNMarch1-149">[149]</a></sup>
Zynq-7000 integrate a complete <a href="/wiki/ARM_Cortex-A9" title="ARM Cortex-A9">ARM Cortex-A9</a> MPCore-processor-based 28 nm system. The Zynq architecture differs from previous marriages of programmable logic and embedded processors by moving from an FPGA-centric platform to a processor-centric model.<sup id="cite_ref-EETimesMarch1_111-3" class="reference"><a href="#cite_note-EETimesMarch1-111">[111]</a></sup><sup id="cite_ref-EmbeddedWorldMarch1_112-3" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-112">[112]</a></sup><sup id="cite_ref-EDNMarch1_149-1" class="reference"><a href="#cite_note-EDNMarch1-149">[149]</a></sup> For software developers, Zynq-7000 appear the same as a standard, fully featured ARM processor-based system-on-chip (SOC), booting immediately at power-up and capable of running a variety of operating systems independently of the programmable logic.<sup id="cite_ref-EETimesMarch1_111-4" class="reference"><a href="#cite_note-EETimesMarch1-111">[111]</a></sup><sup id="cite_ref-EmbeddedWorldMarch1_112-4" class="reference"><a href="#cite_note-EmbeddedWorldMarch1-112">[112]</a></sup><sup id="cite_ref-EDNMarch1_149-2" class="reference"><a href="#cite_note-EDNMarch1-149">[149]</a></sup> In 2013, Xilinx introduced the Zynq-7100, which integrates <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a> (DSP) to meet emerging programmable systems integration requirements of wireless, broadcast, medical and military applications.<sup id="cite_ref-150" class="reference"><a href="#cite_note-150">[150]</a></sup></p><p>The new Zynq-7000 product family posed a key challenge for system designers, because Xilinx ISE design software had not been developed to handle the capacity and complexity of designing with an FPGA with an ARM core.<sup id="cite_ref-EETimes25Apr2012_27-1" class="reference"><a href="#cite_note-EETimes25Apr2012-27">[27]</a></sup><sup id="cite_ref-EDN15Jun2012_125-1" class="reference"><a href="#cite_note-EDN15Jun2012-125">[125]</a></sup> Xilinx's new <a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Vivado Design Suite</a> addressed this issue, because the software was developed for higher capacity FPGAs, and it included <a href="/wiki/High_level_synthesis" class="mw-redirect" title="High level synthesis">high level synthesis</a> (HLS) functionality that allows engineers to compile the co-processors from a <a href="/wiki/C_(programming_language)" title="C (programming language)">C</a>-based description.<sup id="cite_ref-EETimes25Apr2012_27-2" class="reference"><a href="#cite_note-EETimes25Apr2012-27">[27]</a></sup><sup id="cite_ref-EDN15Jun2012_125-2" class="reference"><a href="#cite_note-EDN15Jun2012-125">[125]</a></sup></p><p>The <a href="/wiki/AXIOM_(camera)" title="AXIOM (camera)">AXIOM</a>,<sup id="cite_ref-151" class="reference"><a href="#cite_note-151">[151]</a></sup> the world's first <a href="/wiki/Digital_cinema_camera" class="mw-redirect" title="Digital cinema camera">digital cinema camera</a> that is <a href="/wiki/Open_source_hardware" class="mw-redirect" title="Open source hardware">open source hardware</a>, contains a Zynq-7000.<sup id="cite_ref-152" class="reference"><a href="#cite_note-152">[152]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Spartan_family">Spartan family</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=12" title="Edit section: Spartan family" data-section="12" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Fritz!Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg" class="image"><noscript><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/79/Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg/220px-Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg" decoding="async" width="220" height="220" class="thumbimage" data-file-width="1804" data-file-height="1804"></noscript><span class="lazy-image-placeholder" style="width: 220px;height: 220px;" data-src="//upload.wikimedia.org/wikipedia/commons/thumb/7/79/Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg/220px-Fritz%21Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg" data-alt="" data-width="220" data-height="220" data-class="thumbimage"> </span></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Fritz!Box_Fon_WLAN_7270_-_Xilinx_3S250E-3338.jpg" class="internal" title="Enlarge"></a></div>Xilinx 3S250, Spartan-3E FPGA Family</div></div></div>
<p>The Spartan series targets low cost, high-volume applications with a low-power footprint e.g. <a href="/wiki/Displays" class="mw-redirect" title="Displays">displays</a>, <a href="/wiki/Set-top_boxes" class="mw-redirect" title="Set-top boxes">set-top boxes</a>, <a href="/wiki/Wireless_router" title="Wireless router">wireless routers</a> and other applications.<sup id="cite_ref-spartan_153-0" class="reference"><a href="#cite_note-spartan-153">[153]</a></sup></p><p>The Spartan-6 family is built on a 45-nanometer [nm], 9-metal layer, dual-oxide process technology.<sup id="cite_ref-eetimes_132-1" class="reference"><a href="#cite_note-eetimes-132">[132]</a></sup><sup id="cite_ref-spartanrelease_154-0" class="reference"><a href="#cite_note-spartanrelease-154">[154]</a></sup> The Spartan-6 was marketed in 2009 as a low-cost option for automotive, wireless communications, flat-panel display and video surveillance applications.<sup id="cite_ref-spartanrelease_154-1" class="reference"><a href="#cite_note-spartanrelease-154">[154]</a></sup></p><p>The Spartan-7 family, built on the same 28 nm process used in the other 7-Series FPGAs, was announced in 2015,<sup id="cite_ref-spartan7announce_137-1" class="reference"><a href="#cite_note-spartan7announce-137">[137]</a></sup> and became available in 2017.<sup id="cite_ref-spartan7prod_138-1" class="reference"><a href="#cite_note-spartan7prod-138">[138]</a></sup>  Unlike the Artix-7 family and the "LXT" members of the Spartan-6 family, the Spartan-7 FPGAs lack high-bandwidth transceivers.<sup id="cite_ref-costOptimizedPortfolio2017_148-1" class="reference"><a href="#cite_note-costOptimizedPortfolio2017-148">[148]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="EasyPath">EasyPath</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=13" title="Edit section: EasyPath" data-section="13" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>Because EasyPath devices are identical to the FPGAs that customers are already using, the parts can be produced faster and more reliably from the time they are ordered compared to similar competing programs.<sup id="cite_ref-thirtyone_155-0" class="reference"><a href="#cite_note-thirtyone-155">[155]</a></sup></p>
<h3 class="in-block"><span class="mw-headline" id="Versal">Versal</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=14" title="Edit section: Versal" data-section="14" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h3>
<p>Versal is Xilinx's next generation 7 nm architecture that targets <a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous computing</a> needs in datacenter acceleration applications, in <a href="/wiki/Artificial_Intelligence" class="mw-redirect" title="Artificial Intelligence">Artificial Intelligence</a> acceleration at the <a href="/wiki/Edge_computing" title="Edge computing">Edge</a>, <a href="/wiki/Internet_of_Things" class="mw-redirect" title="Internet of Things">Internet of Things</a> (IoT) applications and <a href="/wiki/Embedded_computing" class="mw-redirect" title="Embedded computing">Embedded computing</a>, addressing both traditional markets and emerging fields.  The Everest program focuses on the Versal Adaptive Compute Acceleration Platform (ACAP), a product category combining the flexibility of traditional FPGAs with a collection of heterogeneous compute engines and memories. It is an adaptive and integrated multi-core heterogeneous compute platform configurable at the hardware level. Xilinx's goal was to reduce the barriers to adoption of FPGAs for accelerated compute-intensive datacenter workloads.<sup id="cite_ref-FBS26Mar2018_156-0" class="reference"><a href="#cite_note-FBS26Mar2018-156">[156]</a></sup></p><p>The core of ACAP contains a new generation of FPGA fabric with distributed memory and hardware-programmable <a href="/wiki/Digital_signal_processing" title="Digital signal processing">DSP</a> blocks, a traditional multicore ARM <a href="/wiki/System_on_chip" class="mw-redirect" title="System on chip">SoC</a>, and other specialized compute engines<sup id="cite_ref-VB20190618_157-0" class="reference"><a href="#cite_note-VB20190618-157">[157]</a></sup> (aka <a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a>, <a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a>), all connected through a flexible <a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on Chip</a> (NoC). An ACAP is suitable for a wide range of applications in, for instance, <a href="/wiki/Big_data" title="Big data">Big data</a> and <a href="/wiki/Machine_learning" title="Machine learning">Machine Learning (ML)</a>, including video transcoding, database, data compression, search, <a href="/wiki/Inference#Inference_engines" title="Inference">AI inferencing</a>, <a href="/wiki/Machine_vision" title="Machine vision">Machine vision</a>, <a href="/wiki/Computer_vision" title="Computer vision">Computer vision</a>, <a href="/wiki/Vehicular_automation" title="Vehicular automation">Autonomous vehicles</a>, genomics, computational storage and network acceleration.<sup id="cite_ref-VB20190618_157-1" class="reference"><a href="#cite_note-VB20190618-157">[157]</a></sup> The breadth and depth of heterogeneous compute capabilities integrated onto this flexible family of densely-packed chips may well become essential tools in future efforts to achieve DARPA's "Third Wave" of AI.<sup id="cite_ref-DARPA20170215_158-0" class="reference"><a href="#cite_note-DARPA20170215-158">[158]</a></sup></p><p>On April 15, 2020 it was announced that Xilinx had won a significant deal to supply its Versal chips to <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a> for 5G networking equipment.<sup id="cite_ref-159" class="reference"><a href="#cite_note-159">[159]</a></sup></p>
</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(5)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="Recognition">Recognition</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=15" title="Edit section: Recognition" data-section="15" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-5 collapsible-block" id="mf-section-5">
<p>Xilinx joined the Fortune ranks of the "100 Best Companies to Work For" in 2001 as No. 14, rose to No. 6 in 2002 and rose again to No. 4 in 2003.<sup id="cite_ref-160" class="reference"><a href="#cite_note-160">[160]</a></sup></p><p>In December 2008, the Global Semiconductor Alliance named Xilinx the Most Respected Public Semiconductor Company with $500 million to $10 billion in annual sales.<sup id="cite_ref-161" class="reference"><a href="#cite_note-161">[161]</a></sup></p>
</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(6)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=16" title="Edit section: See also" data-section="16" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-6 collapsible-block" id="mf-section-6">
<style data-mw-deduplicate="TemplateStyles:r936637989">.mw-parser-output .portal{border:solid #aaa 1px;padding:0}.mw-parser-output .portal.tleft{margin:0.5em 1em 0.5em 0}.mw-parser-output .portal.tright{margin:0.5em 0 0.5em 1em}.mw-parser-output .portal>ul{display:table;box-sizing:border-box;padding:0.1em;max-width:175px;background:#f9f9f9;font-size:85%;line-height:110%;font-style:italic;font-weight:bold}.mw-parser-output .portal>ul>li{display:table-row}.mw-parser-output .portal>ul>li>span:first-child{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portal>ul>li>span:last-child{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}</style><div role="navigation" aria-label="Portals" class="noprint portal plainlist tright">
<ul><li><span><noscript><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/28px-Industry5.svg.png" decoding="async" width="28" height="28" class="noviewer" data-file-width="512" data-file-height="512"></noscript><span class="lazy-image-placeholder" style="width: 28px;height: 28px;" data-src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/28px-Industry5.svg.png" data-alt="" data-width="28" data-height="28" data-srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/42px-Industry5.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/Industry5.svg/56px-Industry5.svg.png 2x" data-class="noviewer"> </span></span><span><a href="/wiki/Portal:Companies" title="Portal:Companies">Companies portal</a></span></li>
<li><span><noscript><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/da/SF_From_Marin_Highlands3.jpg/32px-SF_From_Marin_Highlands3.jpg" decoding="async" width="32" height="23" class="noviewer thumbborder" data-file-width="2672" data-file-height="1885"></noscript><span class="lazy-image-placeholder" style="width: 32px;height: 23px;" data-src="//upload.wikimedia.org/wikipedia/commons/thumb/d/da/SF_From_Marin_Highlands3.jpg/32px-SF_From_Marin_Highlands3.jpg" data-alt="" data-width="32" data-height="23" data-class="noviewer thumbborder"> </span></span><span><a href="/wiki/Portal:San_Francisco_Bay_Area" title="Portal:San Francisco Bay Area">San Francisco Bay Area portal</a></span></li></ul></div>
<ul><li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/High_speed_serial_link" title="High speed serial link">High speed serial link</a></li>
<li><a href="/wiki/List_of_Xilinx_FPGAs" title="List of Xilinx FPGAs">List of Xilinx FPGAs</a></li></ul></section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(7)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="References">References</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=17" title="Edit section: References" data-section="17" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-7 collapsible-block" id="mf-section-7">
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap mw-references-columns"><ol class="references"><li id="cite_note-Xilinx-Inc-Jun-1996-10-K-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-Xilinx-Inc-Jun-1996-10-K_1-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://edgar.secdatabase.com/2283/101287096000076/filing-main.htm">"Xilinx Inc, Form DEF 14A, Filing Date Jun 24, 1996"</a>. secdatabase.com<span class="reference-accessdate">. Retrieved <span class="nowrap">May 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+Inc%2C+Form+DEF+14A%2C+Filing+Date+Jun+24%2C+1996&amp;rft.pub=secdatabase.com&amp;rft_id=http%3A%2F%2Fedgar.secdatabase.com%2F2283%2F101287096000076%2Ffiling-main.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.cfo.com/people/2020/04/cfos-on-the-move-week-ending-april-10/">"CFOs On the Move"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 April</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CFOs+On+the+Move&amp;rft_id=https%3A%2F%2Fwww.cfo.com%2Fpeople%2F2020%2F04%2Fcfos-on-the-move-week-ending-april-10%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-Annual_Income_Statement-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-Annual_Income_Statement_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Annual_Income_Statement_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.nasdaq.com/symbol/xlnx/financials?query=income-statement">"Annual Income Statement"</a>. <i>Nasdaq</i><span class="reference-accessdate">. Retrieved <span class="nowrap">6 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Nasdaq&amp;rft.atitle=Annual+Income+Statement&amp;rft_id=https%3A%2F%2Fwww.nasdaq.com%2Fsymbol%2Fxlnx%2Ffinancials%3Fquery%3Dincome-statement&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-xbrlus_1-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-xbrlus_1_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-xbrlus_1_4-9"><sup><i><b>j</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.sec.gov/Archives/edgar/data/743988/000074398817000046/xlnx41201710k.htm">"Xilinx, Inc. - Form 10-K - For the Fiscal Year Ended April 1, 2017"</a> <span class="cs1-format">(XBRL)</span>. United States Securities and Exchange Commission. May 15, 2017.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx%2C+Inc.+-+Form+10-K+-+For+the+Fiscal+Year+Ended+April+1%2C+2017&amp;rft.pub=United+States+Securities+and+Exchange+Commission&amp;rft.date=2017-05-15&amp;rft_id=https%3A%2F%2Fwww.sec.gov%2FArchives%2Fedgar%2Fdata%2F743988%2F000074398817000046%2Fxlnx41201710k.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-two-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-two_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-two_5-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-two_5-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-two_5-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-two_5-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-two_5-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xilinx.com/">"Xilinx"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">August 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-six-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-six_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-six_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Jonathan Cassell, iSuppli. "<a rel="nofollow" class="external text" href="http://www.isuppli.com/MarketWatchDetail.aspx?ID=314">A Forgettable Year for Memory Chip Makers: iSuppli releases preliminary 2008 semiconductor rankings</a>." December 1, 2008. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-eleven-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-eleven_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eleven_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">John Edwards, EDN. "<a rel="nofollow" class="external text" href="https://archive.is/20120728124831/http://www.edn.com/article/CA6339519.html">No room for Second Place</a>." June 1, 2006. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-four-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-four_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-four_8-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-four_8-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-four_8-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-four_8-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-four_8-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-four_8-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-four_8-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-four_8-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-four_8-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-four_8-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-four_8-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-four_8-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-four_8-13"><sup><i><b>n</b></i></sup></a></span> <span class="reference-text">Funding Universe. "<a rel="nofollow" class="external text" href="http://www.fundinguniverse.com/company-histories/Xilinx-Inc-Company-History.html">Xilinx, Inc.</a>" Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text">Cai Yan, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4070772/Xilinx-testing-out-China-training-program">Xilinx testing out China training program</a>." Mar 27, 2007. Retrieved Dec 19, 2012.</span>
</li>
<li id="cite_note-three-10"><span class="mw-cite-backlink">^ <a href="#cite_ref-three_10-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-three_10-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-three_10-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-three_10-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://press.xilinx.com/phoenix.zhtml?c=212763&amp;p=irol-newsArticle_print&amp;ID=1255523">Xilinx MediaRoom - Press Releases</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title=" Dead link since August 2018">permanent dead link</span></a></i>]</span></sup>. Press.xilinx.com. Retrieved on 2013-11-20.</span>
</li>
<li id="cite_note-twentythree-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-twentythree_11-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://media.corporate-ir.net/media_files/irol/21/212763/Q309/xlnxfactsheetQ3FY09.pdf">Xilinx Fact Sheet</a></span>
</li>
<li id="cite_note-twelve-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-twelve_12-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.westegg.com/inflation/infl.cgi">The Inflation Calculator</a>. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-five-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-five_13-0">^</a></b></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="http://www.xilinx.com/prs_rls/2006/xil_corp/06116_china.htm">Xilinx Underscores Commitment to China</a> <a rel="nofollow" class="external text" href="https://archive.is/20130209195736/http://www.xilinx.com/prs_rls/2006/xil_corp/06116_china.htm">Archived</a> 2013-02-09 at <a href="/wiki/Archive.today" title="Archive.today">Archive.today</a>." November 1, 2006. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-eight-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-eight_14-0">^</a></b></span> <span class="reference-text"><a href="/wiki/EE_Times" title="EE Times">EE Times</a> Asia. "<a rel="nofollow" class="external text" href="http://www.eetasia.com/ART_8800381997_499485_NT_efffb30f.HTM">Xilinx investing $40 million in Singapore operations</a>." November 16, 2005. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-nine-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-nine_15-0">^</a></b></span> <span class="reference-text">Pradeep Chakraborty. "<a rel="nofollow" class="external text" href="http://www.ciol.com/Semicon/SemiSpeak/Interviews/India-a-high-growth-area-for-Xilinx/8808108812/0/">India a high growth area for Xilinx</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090303091216/http://www.ciol.com/Semicon/SemiSpeak/Interviews/India-a-high-growth-area-for-Xilinx/8808108812/0/">Archived</a> 2009-03-03 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." August 8, 2008. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-ten-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-ten_16-0">^</a></b></span> <span class="reference-text">EDB Singapore. "<a rel="nofollow" class="external text" href="http://www.edb.gov.sg/edb/sg/en_uk/index/news/articles/xilinx__inc__strengthens.html">Xilinx, Inc. strengthens presence in Singapore to stay ahead of competition</a>." December 1, 2007. Retrieved January 15, 2009.</span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text">Xilinx Earnings Report. "<a rel="nofollow" class="external autonumber" href="http://investor.xilinx.com/releasedetail.cfm?ReleaseID=1065046">[1]</a>." April 25, 2018. Retrieved April 25, 2018.</span>
</li>
<li id="cite_note-embedded-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-embedded_18-0">^</a></b></span> <span class="reference-text">Embedded Technology Journal, “<a rel="nofollow" class="external text" href="http://www.techfocusmedia.net/embeddedtechnologyjournal/ondemand/20091015_01_xilinx/">Introducing the Xilinx Targeted Design Platform: Fulfilling the Programmable Imperative</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110724092503/http://www.techfocusmedia.net/embeddedtechnologyjournal/ondemand/20091015_01_xilinx/">Archived</a> 2011-07-24 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” Retrieved June 10, 2010.</span>
</li>
<li id="cite_note-twentyeight-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-twentyeight_19-0">^</a></b></span> <span class="reference-text">Lou Sosa, Electronic Design. "<a rel="nofollow" class="external text" href="http://electronicdesign.com/Articles/ArticleID/19017/19017.html">PLDs Present The Key To Xilinx's Success</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090302010121/http://electronicdesign.com/Articles/ArticleID/19017/19017.html">Archived</a> 2009-03-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." June 12, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-twentynine-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-twentynine_20-0">^</a></b></span> <span class="reference-text">Mike Santarini, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/blog/1480000148/post/60019806.html">Congratulations on the Xilinx CEO gig, Moshe!</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080516040230/http://www.edn.com/blog/1480000148/post/60019806.html">Archived</a> 2008-05-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." January 8, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text">Ron Wilson, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/blog/1690000169/post/1320019732.html">Moshe Gavrielov Looks into the Future of Xilinx and the FPGA Industry</a> <a rel="nofollow" class="external text" href="https://archive.is/20120728230208/http://www.edn.com/blog/1690000169/post/1320019732.html">Archived</a> 2012-07-28 at <a href="/wiki/Archive.today" title="Archive.today">Archive.today</a>." January 7, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-XilinxPressRelease08Jan2018-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-XilinxPressRelease08Jan2018_22-0">^</a></b></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2018/xilinx-appoints-victor-peng-as-president-and-chief-executive-officer.html">Xilinx Appoints Victor Peng as President and Chief Executive Officer</a>." Jan 8, 2018</span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text">PR Newswire "<a rel="nofollow" class="external text" href="https://www.prnewswire.com/news-releases/xilinx-ships-worlds-highest-capacity-fpga-and-shatters-industry-record-for-number-of-transistors-by-2x-132515558.html">Xilinx ships world's highest capacity FPGA and shatters industry record for number of transistors by 2x</a>" October 2011.  Retrieved May 1st, 2018</span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text">Clive Maxfield, <a href="/wiki/EETimes" class="mw-redirect" title="EETimes">EETimes</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4374071/Xilinx-ships-the-world-s-first-heterogeneous-3D-FPGA">Xilinx ships the world’s first heterogeneous 3D FPGA</a>." May 30, 2012. Retrieved June 12, 2012.</span>
</li>
<li id="cite_note-ElectronicProductNews15May2012-25"><span class="mw-cite-backlink">^ <a href="#cite_ref-ElectronicProductNews15May2012_25-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ElectronicProductNews15May2012_25-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Electronic Product News. "<a rel="nofollow" class="external text" href="http://www.epn-online.com/page/new188150/with-moshe-gavrielov-president-ceo-xilinx.html">Interview with Moshe Gavrielov, president, CEO, Xilinx</a>." May 15, 2012. Retrieved June 12, 2012.</span>
</li>
<li id="cite_note-thirtythree-26"><span class="mw-cite-backlink">^ <a href="#cite_ref-thirtythree_26-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-thirtythree_26-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">DSP-FPGA.com. <a rel="nofollow" class="external text" href="http://www.dsp-fpga.com/products/search/index.php?q=xilinx+fpga&amp;op=cn&amp;max=40">Xilinx FPGA Products</a>.” April 2010. Retrieved June 10, 2010.</span>
</li>
<li id="cite_note-EETimes25Apr2012-27"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimes25Apr2012_27-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimes25Apr2012_27-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimes25Apr2012_27-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Brian Bailey, EE Times. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software">Second generation for FPGA software</a>." Apr 25, 2012. Retrieved Dec 21, 2012.</span>
</li>
<li id="cite_note-XCellDaily-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-XCellDaily_28-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://forums.xilinx.com/t5/Xcell-Daily-Blog/Xilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters/ba-p/458488">"Xilinx ships first 20nm Virtex UltraScale FPGA – W... - Xilinx User Community Forums"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">August 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+ships+first+20nm+Virtex+UltraScale+FPGA+%E2%80%93+W...+-+Xilinx+User+Community+Forums&amp;rft_id=http%3A%2F%2Fforums.xilinx.com%2Ft5%2FXcell-Daily-Blog%2FXilinx-ships-first-20nm-Virtex-UltraScale-FPGA-Why-this-matters%2Fba-p%2F458488&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-FBS13Dec2016-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-FBS13Dec2016_29-0">^</a></b></span> <span class="reference-text">Karl Freund , <a href="/wiki/Forbes_(magazine)" class="mw-redirect" title="Forbes (magazine)">Forbes (magazine)</a>. "<a rel="nofollow" class="external text" href="https://www.forbes.com/sites/moorinsights/2016/12/13/amazons-xilinx-fpga-cloud-why-this-may-be-a-significant-milestone/#39772bfe370d">Amazon's Xilinx FPGA Cloud: Why This May Be A Significant Milestone</a>." December 13, 2016. Retrieved April  26, 2018.</span>
</li>
<li id="cite_note-FBS27Sep2017-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-FBS27Sep2017_30-0">^</a></b></span> <span class="reference-text">Karl Freund , <a href="/wiki/Forbes_(magazine)" class="mw-redirect" title="Forbes (magazine)">Forbes (magazine)</a>. "<a rel="nofollow" class="external text" href="https://www.forbes.com/sites/moorinsights/2017/09/27/amazon-and-xilinx-deliver-new-fpga-solutions/#e1f32802370a">Amazon And Xilinx Deliver New FPGA Solutions</a>." September 27, 2017. Retrieved April  26, 2018.</span>
</li>
<li id="cite_note-:4-31"><span class="mw-cite-backlink">^ <a href="#cite_ref-:4_31-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:4_31-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13098/xilinx-acquires-deepphi-tech-ml-startup">"Xilinx Acquires DEEPhi Tech ML Startup"</a>. <i>AnandTech</i>. 19 July 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Xilinx+Acquires+DEEPhi+Tech+ML+Startup&amp;rft.date=2018-07-19&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13098%2Fxilinx-acquires-deepphi-tech-ml-startup&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.scientific-computing.com/news/xilinx-acquires-deephi-tech">"Xilinx acquires DeePhi Tech"</a>. <i>Scientific Computing World</i>. 19 July 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Scientific+Computing+World&amp;rft.atitle=Xilinx+acquires+DeePhi+Tech&amp;rft.date=2018-07-19&amp;rft_id=https%3A%2F%2Fwww.scientific-computing.com%2Fnews%2Fxilinx-acquires-deephi-tech&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.design-reuse.com/news/44920/xilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html">"Xilinx and Huawei Announce the First FPGA Cloud-based Real-time Video Streaming Solution in China"</a>. <i>Design And Reuse</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-11-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Design+And+Reuse&amp;rft.atitle=Xilinx+and+Huawei+Announce+the+First+FPGA+Cloud-based+Real-time+Video+Streaming+Solution+in+China&amp;rft_id=https%3A%2F%2Fwww.design-reuse.com%2Fnews%2F44920%2Fxilinx-huawei-fpga-cloud-based-real-time-video-streaming-china.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.algodone.com/from-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization/">"From NGCodec to Huawei, SALT is the bridge to a new era of hardware monetization"</a>. <i>Algodone</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-02-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Algodone&amp;rft.atitle=From+NGCodec+to+Huawei%2C+SALT+is+the+bridge+to+a+new+era+of+hardware+monetization&amp;rft_id=https%3A%2F%2Fwww.algodone.com%2Ffrom-ngcodec-to-huawei-salt-is-the-bridge-to-a-new-era-of-hardware-monetization%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-:2-35"><span class="mw-cite-backlink">^ <a href="#cite_ref-:2_35-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:2_35-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html">"Xilinx Platform to Run AI Driven ZF Automotive Control Unit"</a>. <i>finance.yahoo.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=finance.yahoo.com&amp;rft.atitle=Xilinx+Platform+to+Run+AI+Driven+ZF+Automotive+Control+Unit&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fxilinx-platform-run-ai-driven-123712409.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.smart2zero.com/news/zynq-ultrascale-family-now-offers-61508-certified-functional-safety">"Zynq UltraScale+ family now offers 61508-certified functional safety"</a>. <i>Smart2.0</i>. 2018-11-20<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Smart2.0&amp;rft.atitle=Zynq+UltraScale%2B+family+now+offers+61508-certified+functional+safety&amp;rft.date=2018-11-20&amp;rft_id=https%3A%2F%2Fwww.smart2zero.com%2Fnews%2Fzynq-ultrascale-family-now-offers-61508-certified-functional-safety&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/xilinxs-zynq-mpsoc-platform-secures-121112160.html">"Xilinx's Zynq MPSoC Platform Secures Exida Certification"</a>. <i>finance.yahoo.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=finance.yahoo.com&amp;rft.atitle=Xilinx%27s+Zynq+MPSoC+Platform+Secures+Exida+Certification&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fxilinxs-zynq-mpsoc-platform-secures-121112160.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eenewsembedded.com/news/xilinx-zynq-ultrascale-products-assessed-sil-3">"Xilinx Zynq Ultrascale+ products assessed to SIL 3"</a>. <i>eeNews Embedded</i>. 2018-11-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Embedded&amp;rft.atitle=Xilinx+Zynq+Ultrascale%2B+products+assessed+to+SIL+3&amp;rft.date=2018-11-21&amp;rft_id=https%3A%2F%2Fwww.eenewsembedded.com%2Fnews%2Fxilinx-zynq-ultrascale-products-assessed-sil-3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://finance.yahoo.com/news/xilinx-platform-run-ai-driven-123712409.html">"Xilinx Platform to Run AI Driven ZF Automotive Control Unit"</a>. <i>finance.yahoo.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=finance.yahoo.com&amp;rft.atitle=Xilinx+Platform+to+Run+AI+Driven+ZF+Automotive+Control+Unit&amp;rft_id=https%3A%2F%2Ffinance.yahoo.com%2Fnews%2Fxilinx-platform-run-ai-driven-123712409.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://evertiq.com/design/45374">"Evertiq - Xilinx partners with ZF on autonomous driving development"</a>. <i>evertiq.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=evertiq.com&amp;rft.atitle=Evertiq+-+Xilinx+partners+with+ZF+on+autonomous+driving+development&amp;rft_id=https%3A%2F%2Fevertiq.com%2Fdesign%2F45374&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.roadtraffic-technology.com/news/xilinx-zf-automated-driving/">"Xilinx and ZF partner to jointly power automated driving"</a>. <i>Verdict Traffic</i>. 2019-01-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Verdict+Traffic&amp;rft.atitle=Xilinx+and+ZF+partner+to+jointly+power+automated+driving&amp;rft.date=2019-01-08&amp;rft_id=https%3A%2F%2Fwww.roadtraffic-technology.com%2Fnews%2Fxilinx-zf-automated-driving%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.mwee.com/news/xilinx-and-zf-collaborate-automated-driving">"Xilinx and ZF to collaborate on automated driving"</a>. <i>www.mwee.com</i>. 2019-01-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.mwee.com&amp;rft.atitle=Xilinx+and+ZF+to+collaborate+on+automated+driving&amp;rft.date=2019-01-07&amp;rft_id=https%3A%2F%2Fwww.mwee.com%2Fnews%2Fxilinx-and-zf-collaborate-automated-driving&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eenewsanalog.com/news/xilinx-introduces-16nm-defense-grade-ultrascale-portfolio">"Xilinx introduces 16nm Defense-Grade UltraScale+ Portfolio"</a>. <i>eeNews Analog</i>. 2018-11-16<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Analog&amp;rft.atitle=Xilinx+introduces+16nm+Defense-Grade+UltraScale%2B+Portfolio&amp;rft.date=2018-11-16&amp;rft_id=https%3A%2F%2Fwww.eenewsanalog.com%2Fnews%2Fxilinx-introduces-16nm-defense-grade-ultrascale-portfolio&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.chipestimate.com/Xilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200/Xilinx/news/46736">"Xilinx Advances State-of-the-Art in Integrated and Adaptable Solutions for Aerospace and Defense with Introduction of 16nm Defense-Grade UltraScale+ Portfolio"</a>. <i>www.chipestimate.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.chipestimate.com&amp;rft.atitle=Xilinx+Advances+State-of-the-Art+in+Integrated+and+Adaptable+Solutions+for+Aerospace+and+Defense+with+Introduction+of+16nm+Defense-Grade+UltraScale%2B+Portfolio&amp;rft_id=https%3A%2F%2Fwww.chipestimate.com%2FXilinx-Advances-State-of-the-Art-in-Integrated-and-Adaptable-1542787200%2FXilinx%2Fnews%2F46736&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><cite class="citation web">Manners, David (2018-11-16). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/542989-2018-11/">"16nm for def-stan Ultra-Scale SoCs"</a>. <i>Electronics Weekly</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=16nm+for+def-stan+Ultra-Scale+SoCs&amp;rft.date=2018-11-16&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2F542989-2018-11%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://aerospacedefence.electronicspecifier.com/components-1/adaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio">"Adaptable Solutions with 16nm defence-grade UltraScale+ portfolio"</a>. <i>aerospacedefence.electronicspecifier.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=aerospacedefence.electronicspecifier.com&amp;rft.atitle=Adaptable+Solutions+with+16nm+defence-grade+UltraScale%2B+portfolio&amp;rft_id=https%3A%2F%2Faerospacedefence.electronicspecifier.com%2Fcomponents-1%2Fadaptable-solutions-with-16nm-defence-grade-ultrascale-portfolio&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><cite class="citation web">Team, CnW (2018-11-17). <a rel="nofollow" class="external text" href="https://chipsnwafers.electronicsforu.com/2018/11/17/highly-integrated-chips-suit-next-gen-aerospace-defense/">"Highly-integrated Chips Enable Next-Gen Aerospace and Defense Apps"</a>. <i>ChipsNWafers</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ChipsNWafers&amp;rft.atitle=Highly-integrated+Chips+Enable+Next-Gen+Aerospace+and+Defense+Apps&amp;rft.date=2018-11-17&amp;rft.aulast=Team&amp;rft.aufirst=CnW&amp;rft_id=https%3A%2F%2Fchipsnwafers.electronicsforu.com%2F2018%2F11%2F17%2Fhighly-integrated-chips-suit-next-gen-aerospace-defense%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.electronicdesign.com/industrial-automation/xilinx-s-compact-fpga-card-heads-edge">"Xilinx's Compact FPGA Card Heads to the Edge"</a>. <i>Electronic Design</i>. 2019-08-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronic+Design&amp;rft.atitle=Xilinx%E2%80%99s+Compact+FPGA+Card+Heads+to+the+Edge&amp;rft.date=2019-08-07&amp;rft_id=https%3A%2F%2Fwww.electronicdesign.com%2Findustrial-automation%2Fxilinx-s-compact-fpga-card-heads-edge&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.linleygroup.com/newsletters/newsletter_detail.php?num=5978&amp;year=2019&amp;tag=3">"Linley Group Newsletter"</a>. <i>The Linley Group</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Linley+Group&amp;rft.atitle=Linley+Group+Newsletter&amp;rft_id=https%3A%2F%2Fwww.linleygroup.com%2Fnewsletters%2Fnewsletter_detail.php%3Fnum%3D5978%26year%3D2019%26tag%3D3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-:3-50"><span class="mw-cite-backlink">^ <a href="#cite_ref-:3_50-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:3_50-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.datacenterdynamics.com/news/xilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center/">"Xilinx unveils Versal ACAP chip and Alveo accelerators for the data center"</a>. <i>www.datacenterdynamics.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.datacenterdynamics.com&amp;rft.atitle=Xilinx+unveils+Versal+ACAP+chip+and+Alveo+accelerators+for+the+data+center&amp;rft_id=https%3A%2F%2Fwww.datacenterdynamics.com%2Fnews%2Fxilinx-unveils-versal-acap-chip-and-alveo-accelerators-data-center%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/">"Xilinx Announces New Alveo U280 HBM2 Accelerator Card"</a>. <i>HPCwire</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+Announces+New+Alveo+U280+HBM2+Accelerator+Card&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-announces-new-alveo-u280-hbm2-accelerator-card%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://mashup.servers-maintenance.com/2018/11/15/xilinx-announces-new-alveo-u280-hbm2-accelerator-card/">"Xilinx Announces New Alveo U280 HBM2 Accelerator Card"</a>. <i>Servers Maintenance Mashup</i>. 2018-11-15<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Servers+Maintenance+Mashup&amp;rft.atitle=Xilinx+Announces+New+Alveo+U280+HBM2+Accelerator+Card&amp;rft.date=2018-11-15&amp;rft_id=https%3A%2F%2Fmashup.servers-maintenance.com%2F2018%2F11%2F15%2Fxilinx-announces-new-alveo-u280-hbm2-accelerator-card%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><cite class="citation web">Dignan, Larry. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/xilinx-launches-alveo-u50-data-center-accelerator-card/">"Xilinx launches Alveo U50 data center accelerator card"</a>. <i>ZDNet</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Xilinx+launches+Alveo+U50+data+center+accelerator+card&amp;rft.aulast=Dignan&amp;rft.aufirst=Larry&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fxilinx-launches-alveo-u50-data-center-accelerator-card%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><cite class="citation web">Components, Arne Verheyde 2019-08-07T14:56:02Z. <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/xilinx-alveo-u50-accelerator-card-pcie-4-hbm,40111.html">"Xilinx One-Ups Intel With PCIe 4.0 Alveo U50 Data Center Card"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-23</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Xilinx+One-Ups+Intel+With+PCIe+4.0+Alveo+U50+Data+Center+Card&amp;rft.aulast=Components&amp;rft.aufirst=Arne+Verheyde+2019-08-07T14%3A56%3A02Z&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fxilinx-alveo-u50-accelerator-card-pcie-4-hbm%2C40111.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eevblog.com/forum/chat/xilinx-sends-lawyers-after-online-educators/">"Xilinx sends lawyers after online educators"</a>. EEVblog Electronics Community Forum. 8 January 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+sends+lawyers+after+online+educators&amp;rft.pub=EEVblog+Electronics+Community+Forum&amp;rft.date=2019-01-08&amp;rft_id=https%3A%2F%2Fwww.eevblog.com%2Fforum%2Fchat%2Fxilinx-sends-lawyers-after-online-educators%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://news.ycombinator.com/item?id=18937001">"Xilinx sends lawyers after an engineer teaching FPGA programming"</a>. Hacker News. 18 January 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+sends+lawyers+after+an+engineer+teaching+FPGA+programming&amp;rft.pub=Hacker+News&amp;rft.date=2019-01-18&amp;rft_id=https%3A%2F%2Fnews.ycombinator.com%2Fitem%3Fid%3D18937001&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=swVuqG9-H0E">"Xilinx sends lawyers after an engineer teaching FPGA programming"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+sends+lawyers+after+an+engineer+teaching+FPGA+programming&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DswVuqG9-H0E&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology">"EdgeBoard artificial intelligence device from Baidu based on Xilinx technology"</a>. <i>Vision Systems Design</i>. 2019-01-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Vision+Systems+Design&amp;rft.atitle=EdgeBoard+artificial+intelligence+device+from+Baidu+based+on+Xilinx+technology&amp;rft.date=2019-01-17&amp;rft_id=https%3A%2F%2Fwww.vision-systems.com%2Fboards-software%2Farticle%2F16748248%2Fedgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><cite class="citation web">Manners, David (2019-01-17). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/xilinx-power-baidu-brain-2019-01/">"Xilinx to power Baidu brain"</a>. <i>Electronics Weekly</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+to+power+Baidu+brain&amp;rft.date=2019-01-17&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fxilinx-power-baidu-brain-2019-01%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eenewspower.com/news/xilinx-enable-baidu-brain-edge-ai-applications">"Xilinx to enable Baidu Brain edge AI applications"</a>. <i>eeNews Power</i>. 2019-01-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Power&amp;rft.atitle=Xilinx+to+enable+Baidu+Brain+edge+AI+applications&amp;rft.date=2019-01-18&amp;rft_id=https%3A%2F%2Fwww.eenewspower.com%2Fnews%2Fxilinx-enable-baidu-brain-edge-ai-applications&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.vision-systems.com/boards-software/article/16748248/edgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology">"EdgeBoard artificial intelligence device from Baidu based on Xilinx technology"</a>. <i>Vision Systems Design</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Vision+Systems+Design&amp;rft.atitle=EdgeBoard+artificial+intelligence+device+from+Baidu+based+on+Xilinx+technology&amp;rft_id=https%3A%2F%2Fwww.vision-systems.com%2Fboards-software%2Farticle%2F16748248%2Fedgeboard-artificial-intelligence-device-from-baidu-based-on-xilinx-technology&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://techstockobserver.com/xilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx/">"Xilinx Technology (NASDAQ:XLNX) Announces That The Baidu Brain Edge AI Platform Will Get Powered By Xilinx"</a>. <i>Tech Stock Observer</i>. 2019-01-23<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+Stock+Observer&amp;rft.atitle=Xilinx+Technology+%28NASDAQ%3AXLNX%29+Announces+That+The+Baidu+Brain+Edge+AI+Platform+Will+Get+Powered+By+Xilinx&amp;rft.date=2019-01-23&amp;rft_id=https%3A%2F%2Ftechstockobserver.com%2Fxilinx-technology-nasdaqxlnx-announces-that-the-baidu-brain-edge-ai-platform-will-get-powered-by-xilinx%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><cite class="citation web">Atwell, Cabe. <a rel="nofollow" class="external text" href="https://blog.hackster.io/baidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb">"Baidu Announces Xilinx-Based EdgeBoard for AI Applications"</a>. <i>Hackster.io</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hackster.io&amp;rft.atitle=Baidu+Announces+Xilinx-Based+EdgeBoard+for+AI+Applications&amp;rft.aulast=Atwell&amp;rft.aufirst=Cabe&amp;rft_id=https%3A%2F%2Fblog.hackster.io%2Fbaidu-announces-xilinx-based-edgeboard-for-ai-applications-31f32d4456cb&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.4rfv.com/N3R6PHXBVW7J/579/xilinx-technology-to-power-baidu-brain-edge-ai-applications.htm">"Xilinx Technology to Power Baidu Brain Edge AI Applications : Xilinx : International Broadcast News"</a>. <i>www.4rfv.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.4rfv.com&amp;rft.atitle=Xilinx+Technology+to+Power+Baidu+Brain+Edge+AI+Applications+%3A+Xilinx+%3A+International+Broadcast+News&amp;rft_id=https%3A%2F%2Fwww.4rfv.com%2FN3R6PHXBVW7J%2F579%2Fxilinx-technology-to-power-baidu-brain-edge-ai-applications.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>HPCwire</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-%243-Billion-Fiscal-2019">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>EDACafe</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDACafe&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.edacafe.com%2Fnbc%2Farticles%2F1%2F1666597%2FXilinx-Reports-Record-Revenues-Exceeding-%243-Billion-Fiscal-2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13988/xilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave">"Xilinx Announce New RFSoCs for 5G, Covering Sub-6 GHz and mmWave"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Xilinx+Announce+New+RFSoCs+for+5G%2C+Covering+Sub-6+GHz+and+mmWave&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13988%2Fxilinx-announce-new-rfsocs-for-5g-covering-sub6-ghz-and-mmwave&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://techstockobserver.com/xilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g/">"Xilinx, Inc.'s (NASDAQ:XLNX) New Innovative Zynq UltraScale+ RFSoC Portfolio Includes Full Sub-6 GHz Spectrum That Supports 5G"</a>. <i>Tech Stock Observer</i>. 2019-02-28<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-10</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tech+Stock+Observer&amp;rft.atitle=Xilinx%2C+Inc.%E2%80%99s+%28NASDAQ%3AXLNX%29+New+Innovative+Zynq+UltraScale%2B+RFSoC+Portfolio+Includes+Full+Sub-6+GHz+Spectrum+That+Supports+5G&amp;rft.date=2019-02-28&amp;rft_id=https%3A%2F%2Ftechstockobserver.com%2Fxilinx-inc-s-nasdaqxlnx-new-innovative-zynq-ultrascale-rfsoc-portfolio-includes-full-sub-6-ghz-spectrum-that-supports-5g%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-:0-69"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_69-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_69-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.fiercewireless.com/wireless/xilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea">"Xilinx and Samsung enable a 5G NR commercial deployment in South Korea"</a>. <i>FierceWireless</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=FierceWireless&amp;rft.atitle=Xilinx+and+Samsung+enable+a+5G+NR+commercial+deployment+in+South+Korea&amp;rft_id=https%3A%2F%2Fwww.fiercewireless.com%2Fwireless%2Fxilinx-and-samsung-enable-a-5g-nr-commercial-deployment-south-korea&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-:1-70"><span class="mw-cite-backlink">^ <a href="#cite_ref-:1_70-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:1_70-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">King, Tierney (2019-02-25). <a rel="nofollow" class="external text" href="https://www.ecnmag.com/news/2019/02/xilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment">"Xilinx and Samsung Join Forces and Enable 5G New Radio Commercial Deployment"</a>. <i>Electronic Component News</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronic+Component+News&amp;rft.atitle=Xilinx+and+Samsung+Join+Forces+and+Enable+5G+New+Radio+Commercial+Deployment&amp;rft.date=2019-02-25&amp;rft.aulast=King&amp;rft.aufirst=Tierney&amp;rft_id=https%3A%2F%2Fwww.ecnmag.com%2Fnews%2F2019%2F02%2Fxilinx-and-samsung-join-forces-and-enable-5g-new-radio-commercial-deployment&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><cite class="citation web">Sharma, Ray. <a rel="nofollow" class="external text" href="https://www.thefastmode.com/technology-solutions/14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions">"Xilinx, Samsung to Develop and Deploy 5G Massive MIMO and mmWave Solutions"</a>. <i>www.thefastmode.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.thefastmode.com&amp;rft.atitle=Xilinx%2C+Samsung+to+Develop+and+Deploy+5G+Massive+MIMO+and+mmWave+Solutions&amp;rft.aulast=Sharma&amp;rft.aufirst=Ray&amp;rft_id=https%3A%2F%2Fwww.thefastmode.com%2Ftechnology-solutions%2F14349-xilinx-samsung-to-develop-and-deploy-5g-massive-mimo-and-mmwave-solutions&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eenewsanalog.com/news/xilinx-introduces-hdmi-21-ip-subsystem">"Xilinx introduces HDMI 2.1 IP subsystem"</a>. <i>eeNews Analog</i>. 2019-02-05<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=eeNews+Analog&amp;rft.atitle=Xilinx+introduces+HDMI+2.1+IP+subsystem&amp;rft.date=2019-02-05&amp;rft_id=https%3A%2F%2Fwww.eenewsanalog.com%2Fnews%2Fxilinx-introduces-hdmi-21-ip-subsystem&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.digitalsignagetoday.com/news/xilinx-unveils-hdmi-21-ip-subsystem-for-8k-video/">"Xilinx unveils HDMI 2.1 IP subsystem for 8K video"</a>. <i>www.digitalsignagetoday.com</i>. 2019-02-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.digitalsignagetoday.com&amp;rft.atitle=Xilinx+unveils+HDMI+2.1+IP+subsystem+for+8K+video&amp;rft.date=2019-02-11&amp;rft_id=https%3A%2F%2Fwww.digitalsignagetoday.com%2Fnews%2Fxilinx-unveils-hdmi-21-ip-subsystem-for-8k-video%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-electronics360.globalspec.com-74"><span class="mw-cite-backlink">^ <a href="#cite_ref-electronics360.globalspec.com_74-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-electronics360.globalspec.com_74-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://electronics360.globalspec.com/article/13677/xilinx-to-buy-network-interface-card-vendor-solarflare">"Xilinx to buy network interface card vendor Solarflare"</a>. <i>Electronics 360</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+360&amp;rft.atitle=Xilinx+to+buy+network+interface+card+vendor+Solarflare&amp;rft_id=https%3A%2F%2Felectronics360.globalspec.com%2Farticle%2F13677%2Fxilinx-to-buy-network-interface-card-vendor-solarflare&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-Xilinx_to_Acquire_Solarflare-75"><span class="mw-cite-backlink">^ <a href="#cite_ref-Xilinx_to_Acquire_Solarflare_75-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Xilinx_to_Acquire_Solarflare_75-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/">"Xilinx to Acquire Solarflare"</a>. <i>HPCwire</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+to+Acquire+Solarflare&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-to-acquire-solarflare%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><cite class="citation web">Manners, David (2019-04-25). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/xilinx-buys-solarflare-2019-04/">"Xilinx buys Solarflare"</a>. <i>Electronics Weekly</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+buys+Solarflare&amp;rft.date=2019-04-25&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fxilinx-buys-solarflare-2019-04%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-to-acquire-solarflare/">"Xilinx to Acquire Solarflare"</a>. <i>HPCwire</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-06-04</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+to+Acquire+Solarflare&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-to-acquire-solarflare%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><cite class="citation web">McGrath, Dylan. <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1334613#">"Xilinx to Buy Networking Technology Firm Solarflare"</a>. <i>EE Times</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Xilinx+to+Buy+Networking+Technology+Firm+Solarflare&amp;rft.aulast=McGrath&amp;rft.aufirst=Dylan&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1334613%23&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><cite class="citation web">Manners, David (2019-08-22). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/xilinx-claims-worlds-largest-fpga-2019-08/">"Xilinx claims world's largest FPGA"</a>. <i>Electronics Weekly</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Xilinx+claims+world%E2%80%99s+largest+FPGA&amp;rft.date=2019-08-22&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fxilinx-claims-worlds-largest-fpga-2019-08%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><cite class="citation web">Cutress, Dr Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14798/xilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells">"Xilinx Announces World Largest FPGA: Virtex Ultrascale+ VU19P with 9m Cells"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Xilinx+Announces+World+Largest+FPGA%3A+Virtex+Ultrascale%2B+VU19P+with+9m+Cells&amp;rft.aulast=Cutress&amp;rft.aufirst=Dr+Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14798%2Fxilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.allaboutcircuits.com/news/xilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p/">"Xilinx Claims Title of "World's Largest FPGA" with New VU19P"</a>. <i>www.allaboutcircuits.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-09-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.allaboutcircuits.com&amp;rft.atitle=Xilinx+Claims+Title+of+%E2%80%9CWorld%E2%80%99s+Largest+FPGA%E2%80%9D+with+New+VU19P&amp;rft_id=https%3A%2F%2Fwww.allaboutcircuits.com%2Fnews%2Fxilinx-claims-title-of-worlds-largest-fpga-with-new-vu19p%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><cite class="citation web">Takashi, Dean (2019-06-18). <a rel="nofollow" class="external text" href="https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">"Xilinx ships first Versal ACAP chips that adapt to AI programs"</a>. <i>Venture Beat</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-02-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Venture+Beat&amp;rft.atitle=Xilinx+ships+first+Versal+ACAP+chips+that+adapt+to+AI+programs&amp;rft.date=2019-06-18&amp;rft.aulast=Takashi&amp;rft.aufirst=Dean&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2019%2F06%2F18%2Fxilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">"Xilinx ships first Versal ACAP chips that adapt to AI programs"</a>. <i>VentureBeat</i>. 2019-06-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-03-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VentureBeat&amp;rft.atitle=Xilinx+ships+first+Versal+ACAP+chips+that+adapt+to+AI+programs&amp;rft.date=2019-06-18&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2019%2F06%2F18%2Fxilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><cite class="citation web">Dignan, Larry. <a rel="nofollow" class="external text" href="https://www.zdnet.com/article/xilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform/">"Xilinx ships its Versal AI Core, Versal Prime, key parts of its adaptive compute acceleration platform"</a>. <i>ZDNet</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-03-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet&amp;rft.atitle=Xilinx+ships+its+Versal+AI+Core%2C+Versal+Prime%2C+key+parts+of+its+adaptive+compute+acceleration+platform&amp;rft.aulast=Dignan&amp;rft.aufirst=Larry&amp;rft_id=https%3A%2F%2Fwww.zdnet.com%2Farticle%2Fxilinx-ships-its-versal-ai-core-versal-prime-key-parts-of-its-adaptive-compute-acceleration-platform%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text"><cite class="citation web">Altavilla, Dave. <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/davealtavilla/2019/10/01/xilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines/">"Xilinx Unveils Vitis, Breakthrough Open-Source Design Software For Adaptable Processing Engines"</a>. <i>Forbes</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=Xilinx+Unveils+Vitis%2C+Breakthrough+Open-Source+Design+Software+For+Adaptable+Processing+Engines&amp;rft.aulast=Altavilla&amp;rft.aufirst=Dave&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Fdavealtavilla%2F2019%2F10%2F01%2Fxilinx-unveils-vitis-disruptive-open-source-design-software-tools-for-adaptable-processing-engines%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.semiaccurate.com/2019/10/07/xilinx-updates-their-tool-suite-with-vitis/">"Xilinx updates their tool suite with Vitis"</a>. <i>SemiAccurate</i>. 2019-10-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SemiAccurate&amp;rft.atitle=Xilinx+updates+their+tool+suite+with+Vitis&amp;rft.date=2019-10-07&amp;rft_id=https%3A%2F%2Fwww.semiaccurate.com%2F2019%2F10%2F07%2Fxilinx-updates-their-tool-suite-with-vitis%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.convergedigest.com/2019/10/xilinx-intros-unified-software-platform.html">"Xilinx intros Unified Software Platform for developers"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-10-29</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Xilinx+intros+Unified+Software+Platform+for+developers&amp;rft_id=https%3A%2F%2Fwww.convergedigest.com%2F2019%2F10%2Fxilinx-intros-unified-software-platform.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/off-the-wire/xilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019/">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>HPCwire</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCwire&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2Foff-the-wire%2Fxilinx-reports-record-revenues-exceeding-3-billion-for-fiscal-2019%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.edacafe.com/nbc/articles/1/1666597/Xilinx-Reports-Record-Revenues-Exceeding-%243-Billion-Fiscal-2019">"Xilinx Reports Record Revenues Exceeding $3 Billion For Fiscal 2019"</a>. <i>EDACafe</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EDACafe&amp;rft.atitle=Xilinx+Reports+Record+Revenues+Exceeding+%243+Billion+For+Fiscal+2019&amp;rft_id=https%3A%2F%2Fwww.edacafe.com%2Fnbc%2Farticles%2F1%2F1666597%2FXilinx-Reports-Record-Revenues-Exceeding-%243-Billion-Fiscal-2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><cite class="citation web">Abazovic, Fuad. <a rel="nofollow" class="external text" href="https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019">"Xilinx made $3.06 billion in 2019"</a>. <i>www.fudzilla.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.fudzilla.com&amp;rft.atitle=Xilinx+made+%243.06+billion+in+2019&amp;rft.aulast=Abazovic&amp;rft.aufirst=Fuad&amp;rft_id=https%3A%2F%2Fwww.fudzilla.com%2Fnews%2Fmemory-and-storage%2F48606-xilinx-thrived-to-3-06b-in-fy2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><cite class="citation web">Abazovic, Fuad. <a rel="nofollow" class="external text" href="https://www.fudzilla.com/news/memory-and-storage/48606-xilinx-thrived-to-3-06b-in-fy2019">"Xilinx made $3.06 billion in 2019"</a>. <i>www.fudzilla.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-05-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.fudzilla.com&amp;rft.atitle=Xilinx+made+%243.06+billion+in+2019&amp;rft.aulast=Abazovic&amp;rft.aufirst=Fuad&amp;rft_id=https%3A%2F%2Fwww.fudzilla.com%2Fnews%2Fmemory-and-storage%2F48606-xilinx-thrived-to-3-06b-in-fy2019&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p20-26_66_F_XiASIM1.pdf">Building Automotive Driver Assistance System Algorithms with Xilinx FPGA platforms</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150948/http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p20-26_66_F_XiASIM1.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October, 2008. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p22-26_65_XIAD.pdf">Taking Designs to New Heights with Space-Grade Virtex-4QV FPGAs</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150956/http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p22-26_65_XIAD.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." July, 2008. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://cde.cerosmedia.com/1R4975d4df9f378012.cde">A Flexible Platform for Satellite-Based High-Performance Computing</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090202064610/http://cde.cerosmedia.com/1R4975d4df9f378012.cde">Archived</a> 2009-02-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>". January 2009 p 22. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://cde.cerosmedia.com/1R4975d4df9f378012.cde">Virtex-5 Powers Reconfigurable Rugged PC</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090202064610/http://cde.cerosmedia.com/1R4975d4df9f378012.cde">Archived</a> 2009-02-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." January 2009 p28. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p18-21_65_F_ASIM.pdf">Exploring and Prototyping Designs for Biomedical Applications</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150949/http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p18-21_65_F_ASIM.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." July 2008. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p28-32_66_F_XiAISM2.pdf">Security Video Analytics on Xilinx Spartan-3A DSP</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150947/http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p28-32_66_F_XiAISM2.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 2008. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p34-39_66_F_XiWild.pdf">A/V Monitoring System Rides Virtex-5</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150958/http://www.xilinx.com/publications/xcellonline/xcell_66/xc_pdf/p34-39_66_F_XiWild.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." October 2008. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text">Xcell Journal, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p28_31_65_F_XiWild.pdf">CERN Scientists Use Virtex-4 FPGAs for Big Bang Research</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150946/http://www.xilinx.com/publications/xcellonline/xcell_65/xc_pdf/p28_31_65_F_XiWild.pdf">Archived</a> March 27, 2009, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." July 2008. Retrieved January 28, 2009.</span>
</li>
<li id="cite_note-Kleiman-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-Kleiman_100-0">^</a></b></span> <span class="reference-text">By Michael Kleinman, US Airforce News. “<a rel="nofollow" class="external text" href="https://archive.is/20121212212426/http://www.af.mil/news/story.asp?storyID=123222935">New computer chip cuts costs, adds efficiency to space systems.</a>” September 21, 2010. Retrieved September 23, 2010.</span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/data_sheets/ds083.pdf">Virtex-II Pro Datasheet</a></span>
</li>
<li id="cite_note-eweekly-102"><span class="mw-cite-backlink">^ <a href="#cite_ref-eweekly_102-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eweekly_102-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/data_sheets/ds112.pdf">Virtex-4 Family Overview</a></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text">Richard Wilson, ElectronicsWeekly.com, "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/2009/02/02/45377/xilinx-repositions-fpgas-with-soc-move.htm">Xilinx repositions FPGAs with SoC move</a>." February 2, 2009. Retrieved on February 2, 2009.</span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text">EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/electronics-products/other/4375467/The-Vivado-Design-Suite-accelerates-programmable-systems-integration-by-up-to-4X">The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X</a>." Jun 15, 2012. Retrieved Jun 25, 2013.</span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text">Clive Maxfield, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4403821/WebPACK-edition-of-Xilinx-Vivado-Design-Suite-now-available">WebPACK edition of Xilinx Vivado Design Suite now available</a>." Dec 20, 2012. Retrieved Jun 25, 2013.</span>
</li>
<li id="cite_note-cheung-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-cheung_106-0">^</a></b></span> <span class="reference-text">Ken Cheung, EDA Geek. “<a rel="nofollow" class="external text" href="http://edageek.com/2007/03/26/xilinx-edk/">Xilinx Rolls Out Embedded Development Kit 9.li</a>.” March 26, 2007. Retrieved June 10, 2010.</span>
</li>
<li id="cite_note-EETimesApril28-107"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimesApril28_107-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimesApril28_107-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimesApril28_107-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EETimesApril28_107-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EETimesApril28_107-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Toni McConnel, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/processors/4115537/ESC--Xilinx-Extensible-Processing-Platform-combines-best-of-serial-and-parallel-processing">Xilinx Extensible Processing Platform combines best of serial and parallel processing</a>." April 28, 2010. Retrieved February 14, 2011.</span>
</li>
<li id="cite_note-FPGABlogApril27-108"><span class="mw-cite-backlink">^ <a href="#cite_ref-FPGABlogApril27_108-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_108-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_108-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_108-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-FPGABlogApril27_108-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Ken Cheung, FPGA Blog. "<a rel="nofollow" class="external text" href="http://fpgablog.com/posts/arm-cortex-mpcore/">Xilinx Extensible Processing Platform for Embedded Systems</a>." April 27, 2010. Retrieved February 14, 2011.</span>
</li>
<li id="cite_note-EETimesApril27-109"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimesApril27_109-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimesApril27_109-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimesApril27_109-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EETimesApril27_109-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EETimesApril27_109-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Rich Nass, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/processors/4115523/Xilinx-puts-ARM-core-into-its-FPGAs">Xilinx puts ARM core into its FPGAs</a>." April 27, 2010. Retrieved February 14, 2011.</span>
</li>
<li id="cite_note-DesignReuseMay3-110"><span class="mw-cite-backlink">^ <a href="#cite_ref-DesignReuseMay3_110-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_110-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_110-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_110-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-DesignReuseMay3_110-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Steve Leibson, Design-Reuse. "<a rel="nofollow" class="external text" href="http://www.design-reuse.com/industryexpertblogs/23302/xilinx-arm-based-extensible-processing-platform.html">Xilinx redefines the high-end microcontroller with its ARM-based Extensible Processing Platform - Part 1</a>." May 3, 2010. Retrieved February 15, 2011.</span>
</li>
<li id="cite_note-EETimesMarch1-111"><span class="mw-cite-backlink">^ <a href="#cite_ref-EETimesMarch1_111-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_111-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_111-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_111-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EETimesMarch1_111-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Colin Holland, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4213637/Xilinx-provides-first-product-details-for-EPP-ARM-based-devices">Xilinx provides details on ARM-based devices</a>." March 1, 2011. Retrieved March 1, 2011.</span>
</li>
<li id="cite_note-EmbeddedWorldMarch1-112"><span class="mw-cite-backlink">^ <a href="#cite_ref-EmbeddedWorldMarch1_112-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_112-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_112-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_112-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EmbeddedWorldMarch1_112-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text">Laura Hopperton, Newelectronics. "<a rel="nofollow" class="external text" href="http://www.newelectronics.co.uk/electronics-news/embedded-world-xilinx-introduces-industrys-first-extensible-processing-platform/31861/">Embedded world: Xilinx introduces 'industry's first' extensible processing platform</a>." March 1, 2011. Retrieved March 1, 2011.</span>
</li>
<li id="cite_note-ednEurope-113"><span class="mw-cite-backlink">^ <a href="#cite_ref-ednEurope_113-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ednEurope_113-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">EDN Europe. "<a rel="nofollow" class="external text" href="http://www.edn-europe.com/xilinxadoptsstackeddie3dpackaging+article+4461+Europe.html">Xilinx adopts stacked-die 3D packaging</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110219182606/http://www.edn-europe.com/xilinxadoptsstackeddie3dpackaging+article+4461+Europe.html">Archived</a> February 19, 2011, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." November 1, 2010. Retrieved May 12, 2011.</span>
</li>
<li id="cite_note-lawrence-114"><span class="mw-cite-backlink">^ <a href="#cite_ref-lawrence_114-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lawrence_114-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Lawrence Latif, The Inquirer. "<a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1811460/fpga-manufacturer-claims-beat-moores-law">FPGA manufacturer claims to beat Moore's Law</a>." October 27, 2010. Retrieved May 12, 2011.</span>
</li>
<li id="cite_note-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-115">^</a></b></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-blogs/other/4210170/Xilinx-multi-FPGA-provides-mega-boost-re-capacity--performance--and-power-efficiency-">Xilinx multi-FPGA provides mega-boost re capacity, performance, and power efficiency!</a>." October 27, 2010. Retrieved May 12, 2011.</span>
</li>
<li id="cite_note-don1025-116"><span class="mw-cite-backlink">^ <a href="#cite_ref-don1025_116-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-don1025_116-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Don Clark, The Wall Street Journal. "<a rel="nofollow" class="external text" href="https://blogs.wsj.com/digits/2011/10/25/xilinx-says-four-chips-act-like-one-giant/?KEYWORDS=Xilinx">Xilinx Says Four Chips Act Like One Giant</a>." October 25, 2011. Retrieved November 18, 2011.</span>
</li>
<li id="cite_note-clive1025-117"><span class="mw-cite-backlink">^ <a href="#cite_ref-clive1025_117-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-clive1025_117-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4230048/Xilinx-announces-world-s-highest-capacity-FPGA">Xilinx tips world’s highest capacity FPGA</a>." October 25, 2011. Retrieved November 18, 2011.</span>
</li>
<li id="cite_note-david1025-118"><span class="mw-cite-backlink">^ <a href="#cite_ref-david1025_118-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-david1025_118-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">David Manners, Electronics Weekly. "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/25/10/2011/52110/xilinx-launches-20m-asic-gate-stacked-silicon-fpga.htm">Xilinx launches 20m ASIC gate stacked silicon FPGA</a>." October 25, 2011. Retrieved November 18, 2011.</span>
</li>
<li id="cite_note-scieng1026-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-scieng1026_119-0">^</a></b></span> <span class="reference-text">Tim Pietruck, SciEngines GmbH. "<a rel="nofollow" class="external autonumber" href="http://www.sciengines.com/company/news-a-events.html">[2]</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111218192558/http://www.sciengines.com/company/news-a-events.html">Archived</a> 2011-12-18 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." December 21, 2011 - RIVYERA-V7 2000T FPGA computer with the newest and largest Xilinx Virtex-7</span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text">Tiernan Ray, Barrons. "<a rel="nofollow" class="external text" href="http://blogs.barrons.com/techtraderdaily/2012/05/30/xilinx-3-d-chip-a-route-to-more-complex-semiconductors./">Xilinx: 3-D Chip a Route to More Complex Semiconductors</a>." May 30, 2012. Retrieved Jan 9, 2013.</span>
</li>
<li id="cite_note-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-121">^</a></b></span> <span class="reference-text">Loring Wirbel, EDN. "<a rel="nofollow" class="external text" href="http://www.fpgagurus.edn.com/blog/fpga-gurus-blog/xilinx-virtex-7-ht-devices-use-3d-stacking-high-end-communication-edge">Xilinx Virtex-7 HT devices use 3D stacking for a high-end communication edge</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130116054218/http://www.fpgagurus.edn.com/blog/fpga-gurus-blog/xilinx-virtex-7-ht-devices-use-3d-stacking-high-end-communication-edge">Archived</a> 2013-01-16 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 30, 2012. Retrieved Jan 9, 2013.</span>
</li>
<li id="cite_note-EETimesJan31-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-EETimesJan31_122-0">^</a></b></span> <span class="reference-text">Dylan McGrath, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-news/4212668/Xilinx-buys-high-level-synthesis-EDA-vendor">Xilinx buys high-level synthesis EDA vendor</a>." January 31, 2011. Retrieved February 15, 2011.</span>
</li>
<li id="cite_note-ElectronicsWeelyJan31-123"><span class="mw-cite-backlink"><b><a href="#cite_ref-ElectronicsWeelyJan31_123-0">^</a></b></span> <span class="reference-text">Richard Wilson, ElectronicsWeekly.com. "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/2011/01/31/50386/xilinx-acquires-esl-firm-to-make-fpgas-easier-to-use.htm">Xilinx acquires ESL firm to make FPGAs easier to use</a>." January 31, 2011. Retrieved February 15, 2011.</span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text">Brian Bailey, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/ip-eda-products/4371701/Second-generation-for-FPGA-software">Second generation for FPGA software</a>." Apr 25, 2012. Retrieved Jan 3, 2013.</span>
</li>
<li id="cite_note-EDN15Jun2012-125"><span class="mw-cite-backlink">^ <a href="#cite_ref-EDN15Jun2012_125-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EDN15Jun2012_125-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EDN15Jun2012_125-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/electronics-products/other/4375467/The-Vivado-Design-Suite-accelerates-programmable-systems-integration-by-up-to-4X">The Vivado Design Suite accelerates programmable systems integration and implementation by up to 4X</a>." Jun 15, 2012. Retrieved Jan 3, 2013.</span>
</li>
<li id="cite_note-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-126">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://forums.xilinx.com/t5/Xilinx-Xclusive-Blog/Buffer-Be-Gone-Xilinx-Acquires-NGCodec-to-Deliver-High-Quality/ba-p/990357">"Buffer Be Gone! Xilinx Acquires NGCodec to Deliver High-Quality, Efficient Cloud Video Encoding"</a>. <i>forums.xilinx.com</i>. 2019-07-01<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=forums.xilinx.com&amp;rft.atitle=Buffer+Be+Gone%21+Xilinx+Acquires+NGCodec+to+Deliver+High-Quality%2C+Efficient+Cloud+Video+Encoding&amp;rft.date=2019-07-01&amp;rft_id=https%3A%2F%2Fforums.xilinx.com%2Ft5%2FXilinx-Xclusive-Blog%2FBuffer-Be-Gone-Xilinx-Acquires-NGCodec-to-Deliver-High-Quality%2Fba-p%2F990357&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-127"><span class="mw-cite-backlink"><b><a href="#cite_ref-127">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://ngcodec.com/">"NGCodec"</a>. <i>NGCodec</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2019-07-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NGCodec&amp;rft.atitle=NGCodec&amp;rft_id=https%3A%2F%2Fngcodec.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-Brown-128"><span class="mw-cite-backlink"><b><a href="#cite_ref-Brown_128-0">^</a></b></span> <span class="reference-text">Stephen Brown and Johnathan Rose, University of Toronto. “<a rel="nofollow" class="external text" href="http://www.eecg.toronto.edu/~jayar/pubs/brown/survey.pdf">Architecture of FPGAs and CPLDs: A Tutorial</a>.” Retrieved June 10, 2010.</span>
</li>
<li id="cite_note-EET-129"><span class="mw-cite-backlink">^ <a href="#cite_ref-EET_129-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EET_129-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EET_129-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-EET_129-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-EET_129-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><a href="/wiki/EE_Times" title="EE Times">EE Times</a>. “<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/fpga-pld-products/4200530/Xilinx-to-offer-three-classes-of-FPGAs-at-28-nm">Xilinx to offer three classes of FPGAs at 28-nm</a>.” June 21, 2010. Retrieved September 23, 2010.</span>
</li>
<li id="cite_note-Morris-130"><span class="mw-cite-backlink">^ <a href="#cite_ref-Morris_130-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Morris_130-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Morris_130-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Morris_130-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">Kevin Morris, FPGA Journal. “<a rel="nofollow" class="external text" href="http://www.techfocusmedia.net/fpgajournal/feature_articles/20100622-virtex/">Veni! Vidi! Virtex! (and Kintex and Artix Too)</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101123043600/http://www.techfocusmedia.net/fpgajournal/feature_articles/20100622-virtex/">Archived</a> November 23, 2010, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” June 21, 2010. Retrieved September 23, 2010.</span>
</li>
<li id="cite_note-harris-131"><span class="mw-cite-backlink"><b><a href="#cite_ref-harris_131-0">^</a></b></span> <span class="reference-text">Daniel Harris, Electronic Design. “<a rel="nofollow" class="external text" href="http://electronicdesign.com/article/digital/if-only-the-original-spartans-could-have-thrived-o.aspx">If Only the Original Spartans Could Have Thrived On So Little Power</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111205015520/http://electronicdesign.com/article/digital/if-only-the-original-spartans-could-have-thrived-o.aspx">Archived</a> 2011-12-05 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>.” February 27, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-eetimes-132"><span class="mw-cite-backlink">^ <a href="#cite_ref-eetimes_132-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eetimes_132-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Peter Clarke, <a href="/wiki/EE_Times" title="EE Times">EE Times</a>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=213000271">Xilinx launches Spartan-6, Virtex-6 FPGAs</a>." February 2, 2009. Retrieved February 2, 2009</span>
</li>
<li id="cite_note-EDN-133"><span class="mw-cite-backlink"><b><a href="#cite_ref-EDN_133-0">^</a></b></span> <span class="reference-text">Ron Wilson, EDN, "<a rel="nofollow" class="external text" href="http://www.edn.com/article/CA6633947.html">Xilinx FPGA introductions hint at new realities</a> <a rel="nofollow" class="external text" href="https://archive.is/20130122084337/http://www.edn.com/article/CA6633947.html">Archived</a> 2013-01-22 at <a href="/wiki/Archive.today" title="Archive.today">Archive.today</a>." February 2, 2009. Retrieved on February 2, 2009.</span>
</li>
<li id="cite_note-xilinx7-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-xilinx7_134-0">^</a></b></span> <span class="reference-text">Brent Przybus, Xilinx, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/white_papers/wp373_V7_K7_A7_Devices.pdf">Xilinx Redefines Power, Performance, and Design Productivity with Three New 28 nm FPGA Families: Virtex-7, Kintex-7, and Artix-7 Devices</a>." June 21, 2010. Retrieved on June 22, 2010.</span>
</li>
<li id="cite_note-135"><span class="mw-cite-backlink"><b><a href="#cite_ref-135">^</a></b></span> <span class="reference-text">Convergedigest. "<a rel="nofollow" class="external text" href="http://www.convergedigest.com/Silicon/siliconarticle.asp?ID=32793&amp;ctgy=%27%20target">Xilinx Ships First 28nm FPGA</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title=" Dead link since August 2018">permanent dead link</span></a></i>]</span></sup>." Mar 18, 2011. Retrieved May 11, 2012.</span>
</li>
<li id="cite_note-136"><span class="mw-cite-backlink"><b><a href="#cite_ref-136">^</a></b></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4214345/Xilinx-ships-first-28nm-Kintex-7-FPGAs">Xilinx ships first 28nm Kintex-7 FPGAs</a>." March 21, 2011. Retrieved May 11, 2012.</span>
</li>
<li id="cite_note-spartan7announce-137"><span class="mw-cite-backlink">^ <a href="#cite_ref-spartan7announce_137-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-spartan7announce_137-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2015/xilinx-announces-the-spartan-7-fpga-family.html">Xilinx Announces the Spartan-7 FPGA Family</a>." November 19, 2015.</span>
</li>
<li id="cite_note-spartan7prod-138"><span class="mw-cite-backlink">^ <a href="#cite_ref-spartan7prod_138-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-spartan7prod_138-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2017/xilinx-spartan-7-fpgas-now-in-production.html">Xilinx Spartan-7 FPGAs Now in Production</a>." May 09, 2017.</span>
</li>
<li id="cite_note-TSMC-139"><span class="mw-cite-backlink"><b><a href="#cite_ref-TSMC_139-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20140707070659/http://www.xilinx.com/publications/prod_mktg/Xilinx-UltraScale-Backgrounder.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/prod_mktg/Xilinx-UltraScale-Backgrounder.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2014-07-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-13</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fpublications%2Fprod_mktg%2FXilinx-UltraScale-Backgrounder.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-TSMC_16-140"><span class="mw-cite-backlink"><b><a href="#cite_ref-TSMC_16_140-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xilinx.com/products/technology/ultrascale-mpsoc/index.htm">"UltraScale MPSoC Architecture"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">August 16,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=UltraScale+MPSoC+Architecture&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fproducts%2Ftechnology%2Fultrascale-mpsoc%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-Virtex1-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-Virtex1_141-0">^</a></b></span> <span class="reference-text">Ron Wilson, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/article/459148-Xilinx_FPGA_introductions_hint_at_new_realities.php">Xilinx FPGA introductions hint at new realities</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110525031230/http://www.edn.com/article/459148-Xilinx_FPGA_introductions_hint_at_new_realities.php">Archived</a> May 25, 2011, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 2, 2009 Retrieved June 10, 2010.</span>
</li>
<li id="cite_note-Virtex2-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-Virtex2_142-0">^</a></b></span> <span class="reference-text">Design &amp; Reuse. "<a rel="nofollow" class="external text" href="http://www.design-reuse.com/news/19988/xilinx-virtex-6-fpga.html">New Xilinx Virtex-6 FPGA Family Designed to Satisfy Insatiable Demand for Higher Bandwidth and Lower Power Systems</a>." February 2, 2009. Retrieved June 10, 2010.</span>
</li>
<li id="cite_note-143"><span class="mw-cite-backlink"><b><a href="#cite_ref-143">^</a></b></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="http://press.xilinx.com/phoenix.zhtml?c=212763&amp;p=irol-newsArticle&amp;ID=1250609">New Xilinx Virtex-6 FPGA Family Designed to Satisfy Insatiable Demand for Higher Bandwidth and Lower Power Systems</a>." February 2, 2009. Retrieved February 2, 2009.</span>
</li>
<li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text">DSP DesignLine. "<a rel="nofollow" class="external text" href="http://www.industrialcontroldesignline.com/products/208404026'">Analysis: Xilinx debuts Virtex-5 FXT, expands SXT</a>." June 13, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-Virtex3-145"><span class="mw-cite-backlink"><b><a href="#cite_ref-Virtex3_145-0">^</a></b></span> <span class="reference-text">National Instruments. "<a rel="nofollow" class="external text" href="http://zone.ni.com/devzone/cda/tut/p/id/7440#toc1">Advantages of the Xilinx Virtex-5 FPGA</a>." June 17, 2009. Retrieved June 29, 2010.</span>
</li>
<li id="cite_note-kintex-146"><span class="mw-cite-backlink">^ <a href="#cite_ref-kintex_146-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-kintex_146-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://medium.com/@fudo.abazovic/sk-telecom-deploys-xilinx-fpgas-for-ai-d5abea8916b4">"SK Telecom deploys Xilinx FPGAs for AI"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SK+Telecom+deploys+Xilinx+FPGAs+for+AI&amp;rft_id=https%3A%2F%2Fmedium.com%2F%40fudo.abazovic%2Fsk-telecom-deploys-xilinx-fpgas-for-ai-d5abea8916b4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-147"><span class="mw-cite-backlink"><b><a href="#cite_ref-147">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.datacenterdynamics.com/news/sk-telecom-deploys-xilinx-fpgas-in-its-data-center/">"SSK Telecom deploys Xilinx FPGAs in its data center"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SSK+Telecom+deploys+Xilinx+FPGAs+in+its+data+center&amp;rft_id=https%3A%2F%2Fwww.datacenterdynamics.com%2Fnews%2Fsk-telecom-deploys-xilinx-fpgas-in-its-data-center%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-costOptimizedPortfolio2017-148"><span class="mw-cite-backlink">^ <a href="#cite_ref-costOptimizedPortfolio2017_148-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-costOptimizedPortfolio2017_148-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Website. "<a rel="nofollow" class="external text" href="https://www.xilinx.com/products/silicon-devices/cost-optimized-portfolio.html">Cost-Optimized Portfolio</a>." Retrieved July 5, 2017.</span>
</li>
<li id="cite_note-EDNMarch1-149"><span class="mw-cite-backlink">^ <a href="#cite_ref-EDNMarch1_149-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-EDNMarch1_149-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-EDNMarch1_149-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">Mike Demler, EDN. "<a rel="nofollow" class="external text" href="http://www.edn.com/article/517141-Xilinx_integrates_dual_ARM_Cortex_A9_MPCore_with_28_nm_low_power_programmable_logic.php">Xilinx integrates dual ARM Cortex-A9 MPCore with 28-nm, low-power programmable logic</a> <a rel="nofollow" class="external text" href="https://archive.is/20130122011606/http://www.edn.com/article/517141-Xilinx_integrates_dual_ARM_Cortex_A9_MPCore_with_28_nm_low_power_programmable_logic.php">Archived</a> 2013-01-22 at <a href="/wiki/Archive.today" title="Archive.today">Archive.today</a>." March 1, 2011. Retrieved March 1, 2011.</span>
</li>
<li id="cite_note-150"><span class="mw-cite-backlink"><b><a href="#cite_ref-150">^</a></b></span> <span class="reference-text">Clive Maxfield, EETimes. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/electronic-product-reviews/fpga-pld-products/4410302/Xilinx-unveils-new-Zynq-7100-All-Programmable-SoCs">Xilinx unveils new Zynq-7100 All Programmable SoCs</a>." Mar 20, 2013. Retrieved Jun 3, 2013.</span>
</li>
<li id="cite_note-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-151">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.apertus.org/alpha_prototype">"Axiom Alpha"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Axiom+Alpha&amp;rft_id=https%3A%2F%2Fwww.apertus.org%2Falpha_prototype&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-152"><span class="mw-cite-backlink"><b><a href="#cite_ref-152">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://forums.xilinx.com/t5/Xcell-Daily-Blog/Zynq-based-Axiom-Alpha-open-4K-cine-camera-proto-debuts-in/ba-p/430066">"Zynq-based Axiom Alpha open 4K cine camera proto debuts in Vienna hackerspace"</a>. 2014-03-20.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Zynq-based+Axiom+Alpha+open+4K+cine+camera+proto+debuts+in+Vienna+hackerspace&amp;rft.date=2014-03-20&amp;rft_id=http%3A%2F%2Fforums.xilinx.com%2Ft5%2FXcell-Daily-Blog%2FZynq-based-Axiom-Alpha-open-4K-cine-camera-proto-debuts-in%2Fba-p%2F430066&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AXilinx" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"></span>
</li>
<li id="cite_note-spartan-153"><span class="mw-cite-backlink"><b><a href="#cite_ref-spartan_153-0">^</a></b></span> <span class="reference-text">Daniel Harris, Electronic Design. "<a rel="nofollow" class="external text" href="http://electronicdesign.com/Articles/Index.cfm?AD=1&amp;ArticleID=18342">If only the original spartans could have thrived on so little power</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090302010210/http://electronicdesign.com/Articles/Index.cfm?AD=1&amp;ArticleID=18342">Archived</a> 2009-03-02 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." February 27, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-spartanrelease-154"><span class="mw-cite-backlink">^ <a href="#cite_ref-spartanrelease_154-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-spartanrelease_154-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Company Release. "<a rel="nofollow" class="external text" href="http://news.prnewswire.com/ViewContent.aspx?ACCT=109&amp;STORY=/www/story/02-02-2009/0004964201&amp;EDATE">The low-cost Spartan-6 FPGA family delivers an optimal balance of low risk, low cost, low power, and high performance</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">[<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title=" Dead link since October 2017">dead link</span></a></i>]</span></sup>." February 2, 2009.</span>
</li>
<li id="cite_note-thirtyone-155"><span class="mw-cite-backlink"><b><a href="#cite_ref-thirtyone_155-0">^</a></b></span> <span class="reference-text">Kevin Morris, FPGA Journal. "<a rel="nofollow" class="external text" href="http://www.fpgajournal.com/articles_2008/pdf/20080527_easypath.pdf">Not Bad Die: Xilinx EasyPath Explained</a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20090327150947/http://www.fpgajournal.com/articles_2008/pdf/20080527_easypath.pdf">Archived</a> 2009-03-27 at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a>." May 27, 2008. Retrieved January 20, 2008.</span>
</li>
<li id="cite_note-FBS26Mar2018-156"><span class="mw-cite-backlink"><b><a href="#cite_ref-FBS26Mar2018_156-0">^</a></b></span> <span class="reference-text">Karl Freund , <a href="/wiki/Forbes_(magazine)" class="mw-redirect" title="Forbes (magazine)">Forbes (magazine)</a>. "<a rel="nofollow" class="external text" href="https://www.forbes.com/sites/moorinsights/2018/03/26/xilinx-everest-enabling-fpga-acceleration-with-acap/#5b2a9b6b342e">Xilinx Everest: Enabling FPGA Acceleration With ACAP</a>." March 26, 2018. Retrieved April  26, 2018.</span>
</li>
<li id="cite_note-VB20190618-157"><span class="mw-cite-backlink">^ <a href="#cite_ref-VB20190618_157-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VB20190618_157-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">. "<a rel="nofollow" class="external text" href="https://venturebeat.com/2019/06/18/xilinx-ships-first-versal-acap-chips-that-adapt-to-ai-programs/">Xilinx ships first Versal ACAP chips that adapt to AI programs</a>." June 18, 2019. Retrieved Feb  26, 2020.</span>
</li>
<li id="cite_note-DARPA20170215-158"><span class="mw-cite-backlink"><b><a href="#cite_ref-DARPA20170215_158-0">^</a></b></span> <span class="reference-text">. "<a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=-O01G3tSYpU/">A DARPA Perspective on Artificial Intelligence</a>." Feb 15, 2017. Retrieved Feb 26, 2020.</span>
</li>
<li id="cite_note-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-159">^</a></b></span> <span class="reference-text"> "<a rel="nofollow" class="external text" href="https://www.platformexecutive.com/news/mobile-telecoms-infrastructure/samsung-to-tap-xilinx-chips-for-5g-network-equipment/">Samsung to tap Xilinx chips for 5G network equipment</a>." Apr 16, 2020. Retrieved April 16, 2020.</span>
</li>
<li id="cite_note-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-160">^</a></b></span> <span class="reference-text">Best Places to Work Institute, Best Companies List. "<a rel="nofollow" class="external text" href="http://www.greatplacetowork.com/what_we_do/lists-us-bestusa-2001.htm">Fortune 100 Best</a>." Retrieved June 17, 2010.</span>
</li>
<li id="cite_note-161"><span class="mw-cite-backlink"><b><a href="#cite_ref-161">^</a></b></span> <span class="reference-text">Global Semiconductor Alliance. "<a rel="nofollow" class="external text" href="https://archive.is/20120730035708/http://press.xilinx.com/phoenix.zhtml?c=212763&amp;p=irol-newsArticle&amp;ID=1236213&amp;highlight">Global Semiconductor Alliance Announces Its 2008 Award Recipients</a>." December 15, 2008. Retrieved June 29, 2010.</span>
</li>
</ol></div></div>
</section><h2 class="section-heading" onclick="javascript:mfTempOpenSection(8)"><div class="mw-ui-icon mw-ui-icon-element indicator mw-ui-icon-small mw-ui-icon-flush-left"></div><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><a href="/w/index.php?title=Xilinx&amp;action=edit&amp;section=18" title="Edit section: External links" data-section="18" class="mw-ui-icon mw-ui-icon-element mw-ui-icon-wikimedia-edit-base20 edit-page mw-ui-icon-flush-right">Edit</a></span></h2><section class="mf-section-8 collapsible-block" id="mf-section-8">
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000"><tbody><tr>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="https://commons.wikimedia.org/wiki/Category:Xilinx" class="extiw" title="commons:Category:Xilinx"><span style="">Xilinx</span></a></b></i>.</td></tr></tbody></table><ul><li><a rel="nofollow" class="external text" href="http://www.xilinx.com/">Xilinx official website</a></li>
<li>Business data for Xilinx: <div class="hlist hlist-separated inline"><ul><li><a rel="nofollow" class="external text" href="https://www.google.com/finance?q=XLNX">Google Finance</a></li><li><a rel="nofollow" class="external text" href="https://finance.yahoo.com/q?s=XLNX">Yahoo! Finance</a></li><li><a rel="nofollow" class="external text" href="https://www.bloomberg.com/quote/XLNX:US">Bloomberg</a></li><li><a rel="nofollow" class="external text" href="https://www.sec.gov/cgi-bin/browse-edgar?action=getcompany&amp;CIK=XLNX">SEC filings</a></li></ul></div></li></ul>





</section></div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1&amp;mobile=1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div><div class="printfooter">
Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Xilinx&amp;oldid=951287100">https://en.wikipedia.org/w/index.php?title=Xilinx&amp;oldid=951287100</a>"</div>
</div>
			<div class="post-content" id="page-secondary-actions">
			
			</div>
		</main>
		<footer class="minerva-footer">
		<div class="last-modified-bar">
	<div class="post-content last-modified-bar__content">
		<span class="last-modified-bar__icon mw-ui-icon mw-ui-icon-mw-ui-icon-small mw-ui-icon-wikimedia-history-base20 "></span>
		<a class="last-modified-bar__text" href="/wiki/Special:History/Xilinx"
				data-user-name="131.93.139.174"
				data-user-gender="unknown"
				data-timestamp="1587039648">
				<span>Last edited on 16 April 2020, at 12:20</span>
		</a>
		<span class="mw-ui-icon mw-ui-icon-small mw-ui-icon-mf-expand-gray mf-mw-ui-icon-rotate-anti-clockwise indicator"></span>
	</div>
</div>

		<div class="post-content footer-content">
			<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

			<h2><img src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" width="116" height="18" alt="Wikipedia"/></h2>
			<div class="license">Content is available under <a class="external" rel="nofollow" href="https://creativecommons.org/licenses/by-sa/3.0/">CC BY-SA 3.0</a> unless otherwise noted.</div>
			<ul class="footer-places hlist hlist-separated">
				<li id="footer-places-terms-use"><a href="//m.wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a></li><li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy</a></li><li id="footer-places-desktop-toggle"><a id="mw-mf-display-toggle" href="//en.wikipedia.org/w/index.php?title=Xilinx&amp;mobileaction=toggle_view_desktop">Desktop</a></li>
			</ul>
		</div>
		</footer>
	</div>
</div>
<div class="mw-notification-area" data-mw="interface"></div>
<!-- v:8.3.0 -->

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.332","walltime":"1.629","ppvisitednodes":{"value":7767,"limit":1000000},"postexpandincludesize":{"value":215145,"limit":2097152},"templateargumentsize":{"value":12656,"limit":2097152},"expansiondepth":{"value":21,"limit":40},"expensivefunctioncount":{"value":11,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":298379,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1407.227      1 -total"," 44.79%  630.356      1 Template:Reflist"," 31.21%  439.256     74 Template:Cite_web"," 15.06%  211.944      1 Template:Infobox_company"," 13.69%  192.621      1 Template:Infobox","  5.37%   75.548      1 Template:Br_separated_entries","  5.18%   72.896      7 Template:Wikidata","  4.65%   65.396      1 Template:Lead_too_short","  4.60%   64.695      7 Template:Fix","  3.71%   52.254      3 Template:Solution-inline"]},"scribunto":{"limitreport-timeusage":{"value":"0.626","limit":"10.000"},"limitreport-memusage":{"value":12216659,"limit":52428800}},"cachereport":{"origin":"mw1355","timestamp":"20200416122444","ttl":86400,"transientcontent":true}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Xilinx","url":"https:\/\/en.wikipedia.org\/wiki\/Xilinx","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1046482","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1046482","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2004-07-13T16:54:13Z","dateModified":"2020-04-16T12:20:48Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/d\/d9\/XilinxInc-lobby.jpg","headline":"American company"}</script><script>(window.NORLQ=window.NORLQ||[]).push(function(){var ns,i,p,img;ns=document.getElementsByTagName('noscript');for(i=0;i<ns.length;i++){p=ns[i].nextSibling;if(p&&p.className&&p.className.indexOf('lazy-image-placeholder')>-1){img=document.createElement('img');img.setAttribute('src',p.getAttribute('data-src'));img.setAttribute('width',p.getAttribute('data-width'));img.setAttribute('height',p.getAttribute('data-height'));img.setAttribute('alt',p.getAttribute('data-alt'));p.parentNode.replaceChild(img,p);}}});</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":134,"wgHostname":"mw1395"});});</script>		</body>
		</html>
		