
Running_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08060000  08060000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003670  08060188  08060188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080637f8  080637f8  000137f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08063874  08063874  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08063874  08063874  00013874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0806387c  0806387c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0806387c  0806387c  0001387c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08063880  08063880  00013880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08063884  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08063890  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08063890  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6a8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dcc  00000000  00000000  0002c6e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0002e4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f8  00000000  00000000  0002ee70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e4c  00000000  00000000  0002f768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b4ca  00000000  00000000  000555b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8757  00000000  00000000  00060a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001491d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002628  00000000  00000000  00149228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08060188 <__do_global_dtors_aux>:
 8060188:	b510      	push	{r4, lr}
 806018a:	4c05      	ldr	r4, [pc, #20]	; (80601a0 <__do_global_dtors_aux+0x18>)
 806018c:	7823      	ldrb	r3, [r4, #0]
 806018e:	b933      	cbnz	r3, 806019e <__do_global_dtors_aux+0x16>
 8060190:	4b04      	ldr	r3, [pc, #16]	; (80601a4 <__do_global_dtors_aux+0x1c>)
 8060192:	b113      	cbz	r3, 806019a <__do_global_dtors_aux+0x12>
 8060194:	4804      	ldr	r0, [pc, #16]	; (80601a8 <__do_global_dtors_aux+0x20>)
 8060196:	f3af 8000 	nop.w
 806019a:	2301      	movs	r3, #1
 806019c:	7023      	strb	r3, [r4, #0]
 806019e:	bd10      	pop	{r4, pc}
 80601a0:	2000000c 	.word	0x2000000c
 80601a4:	00000000 	.word	0x00000000
 80601a8:	080637e0 	.word	0x080637e0

080601ac <frame_dummy>:
 80601ac:	b508      	push	{r3, lr}
 80601ae:	4b03      	ldr	r3, [pc, #12]	; (80601bc <frame_dummy+0x10>)
 80601b0:	b11b      	cbz	r3, 80601ba <frame_dummy+0xe>
 80601b2:	4903      	ldr	r1, [pc, #12]	; (80601c0 <frame_dummy+0x14>)
 80601b4:	4803      	ldr	r0, [pc, #12]	; (80601c4 <frame_dummy+0x18>)
 80601b6:	f3af 8000 	nop.w
 80601ba:	bd08      	pop	{r3, pc}
 80601bc:	00000000 	.word	0x00000000
 80601c0:	20000010 	.word	0x20000010
 80601c4:	080637e0 	.word	0x080637e0

080601c8 <strlen>:
 80601c8:	4603      	mov	r3, r0
 80601ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80601ce:	2a00      	cmp	r2, #0
 80601d0:	d1fb      	bne.n	80601ca <strlen+0x2>
 80601d2:	1a18      	subs	r0, r3, r0
 80601d4:	3801      	subs	r0, #1
 80601d6:	4770      	bx	lr

080601d8 <__aeabi_uldivmod>:
 80601d8:	b953      	cbnz	r3, 80601f0 <__aeabi_uldivmod+0x18>
 80601da:	b94a      	cbnz	r2, 80601f0 <__aeabi_uldivmod+0x18>
 80601dc:	2900      	cmp	r1, #0
 80601de:	bf08      	it	eq
 80601e0:	2800      	cmpeq	r0, #0
 80601e2:	bf1c      	itt	ne
 80601e4:	f04f 31ff 	movne.w	r1, #4294967295
 80601e8:	f04f 30ff 	movne.w	r0, #4294967295
 80601ec:	f000 b96e 	b.w	80604cc <__aeabi_idiv0>
 80601f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80601f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80601f8:	f000 f806 	bl	8060208 <__udivmoddi4>
 80601fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8060200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8060204:	b004      	add	sp, #16
 8060206:	4770      	bx	lr

08060208 <__udivmoddi4>:
 8060208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 806020c:	9d08      	ldr	r5, [sp, #32]
 806020e:	4604      	mov	r4, r0
 8060210:	468c      	mov	ip, r1
 8060212:	2b00      	cmp	r3, #0
 8060214:	f040 8083 	bne.w	806031e <__udivmoddi4+0x116>
 8060218:	428a      	cmp	r2, r1
 806021a:	4617      	mov	r7, r2
 806021c:	d947      	bls.n	80602ae <__udivmoddi4+0xa6>
 806021e:	fab2 f282 	clz	r2, r2
 8060222:	b142      	cbz	r2, 8060236 <__udivmoddi4+0x2e>
 8060224:	f1c2 0020 	rsb	r0, r2, #32
 8060228:	fa24 f000 	lsr.w	r0, r4, r0
 806022c:	4091      	lsls	r1, r2
 806022e:	4097      	lsls	r7, r2
 8060230:	ea40 0c01 	orr.w	ip, r0, r1
 8060234:	4094      	lsls	r4, r2
 8060236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 806023a:	0c23      	lsrs	r3, r4, #16
 806023c:	fbbc f6f8 	udiv	r6, ip, r8
 8060240:	fa1f fe87 	uxth.w	lr, r7
 8060244:	fb08 c116 	mls	r1, r8, r6, ip
 8060248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 806024c:	fb06 f10e 	mul.w	r1, r6, lr
 8060250:	4299      	cmp	r1, r3
 8060252:	d909      	bls.n	8060268 <__udivmoddi4+0x60>
 8060254:	18fb      	adds	r3, r7, r3
 8060256:	f106 30ff 	add.w	r0, r6, #4294967295
 806025a:	f080 8119 	bcs.w	8060490 <__udivmoddi4+0x288>
 806025e:	4299      	cmp	r1, r3
 8060260:	f240 8116 	bls.w	8060490 <__udivmoddi4+0x288>
 8060264:	3e02      	subs	r6, #2
 8060266:	443b      	add	r3, r7
 8060268:	1a5b      	subs	r3, r3, r1
 806026a:	b2a4      	uxth	r4, r4
 806026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8060270:	fb08 3310 	mls	r3, r8, r0, r3
 8060274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8060278:	fb00 fe0e 	mul.w	lr, r0, lr
 806027c:	45a6      	cmp	lr, r4
 806027e:	d909      	bls.n	8060294 <__udivmoddi4+0x8c>
 8060280:	193c      	adds	r4, r7, r4
 8060282:	f100 33ff 	add.w	r3, r0, #4294967295
 8060286:	f080 8105 	bcs.w	8060494 <__udivmoddi4+0x28c>
 806028a:	45a6      	cmp	lr, r4
 806028c:	f240 8102 	bls.w	8060494 <__udivmoddi4+0x28c>
 8060290:	3802      	subs	r0, #2
 8060292:	443c      	add	r4, r7
 8060294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8060298:	eba4 040e 	sub.w	r4, r4, lr
 806029c:	2600      	movs	r6, #0
 806029e:	b11d      	cbz	r5, 80602a8 <__udivmoddi4+0xa0>
 80602a0:	40d4      	lsrs	r4, r2
 80602a2:	2300      	movs	r3, #0
 80602a4:	e9c5 4300 	strd	r4, r3, [r5]
 80602a8:	4631      	mov	r1, r6
 80602aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80602ae:	b902      	cbnz	r2, 80602b2 <__udivmoddi4+0xaa>
 80602b0:	deff      	udf	#255	; 0xff
 80602b2:	fab2 f282 	clz	r2, r2
 80602b6:	2a00      	cmp	r2, #0
 80602b8:	d150      	bne.n	806035c <__udivmoddi4+0x154>
 80602ba:	1bcb      	subs	r3, r1, r7
 80602bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80602c0:	fa1f f887 	uxth.w	r8, r7
 80602c4:	2601      	movs	r6, #1
 80602c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80602ca:	0c21      	lsrs	r1, r4, #16
 80602cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80602d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80602d4:	fb08 f30c 	mul.w	r3, r8, ip
 80602d8:	428b      	cmp	r3, r1
 80602da:	d907      	bls.n	80602ec <__udivmoddi4+0xe4>
 80602dc:	1879      	adds	r1, r7, r1
 80602de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80602e2:	d202      	bcs.n	80602ea <__udivmoddi4+0xe2>
 80602e4:	428b      	cmp	r3, r1
 80602e6:	f200 80e9 	bhi.w	80604bc <__udivmoddi4+0x2b4>
 80602ea:	4684      	mov	ip, r0
 80602ec:	1ac9      	subs	r1, r1, r3
 80602ee:	b2a3      	uxth	r3, r4
 80602f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80602f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80602f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80602fc:	fb08 f800 	mul.w	r8, r8, r0
 8060300:	45a0      	cmp	r8, r4
 8060302:	d907      	bls.n	8060314 <__udivmoddi4+0x10c>
 8060304:	193c      	adds	r4, r7, r4
 8060306:	f100 33ff 	add.w	r3, r0, #4294967295
 806030a:	d202      	bcs.n	8060312 <__udivmoddi4+0x10a>
 806030c:	45a0      	cmp	r8, r4
 806030e:	f200 80d9 	bhi.w	80604c4 <__udivmoddi4+0x2bc>
 8060312:	4618      	mov	r0, r3
 8060314:	eba4 0408 	sub.w	r4, r4, r8
 8060318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 806031c:	e7bf      	b.n	806029e <__udivmoddi4+0x96>
 806031e:	428b      	cmp	r3, r1
 8060320:	d909      	bls.n	8060336 <__udivmoddi4+0x12e>
 8060322:	2d00      	cmp	r5, #0
 8060324:	f000 80b1 	beq.w	806048a <__udivmoddi4+0x282>
 8060328:	2600      	movs	r6, #0
 806032a:	e9c5 0100 	strd	r0, r1, [r5]
 806032e:	4630      	mov	r0, r6
 8060330:	4631      	mov	r1, r6
 8060332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8060336:	fab3 f683 	clz	r6, r3
 806033a:	2e00      	cmp	r6, #0
 806033c:	d14a      	bne.n	80603d4 <__udivmoddi4+0x1cc>
 806033e:	428b      	cmp	r3, r1
 8060340:	d302      	bcc.n	8060348 <__udivmoddi4+0x140>
 8060342:	4282      	cmp	r2, r0
 8060344:	f200 80b8 	bhi.w	80604b8 <__udivmoddi4+0x2b0>
 8060348:	1a84      	subs	r4, r0, r2
 806034a:	eb61 0103 	sbc.w	r1, r1, r3
 806034e:	2001      	movs	r0, #1
 8060350:	468c      	mov	ip, r1
 8060352:	2d00      	cmp	r5, #0
 8060354:	d0a8      	beq.n	80602a8 <__udivmoddi4+0xa0>
 8060356:	e9c5 4c00 	strd	r4, ip, [r5]
 806035a:	e7a5      	b.n	80602a8 <__udivmoddi4+0xa0>
 806035c:	f1c2 0320 	rsb	r3, r2, #32
 8060360:	fa20 f603 	lsr.w	r6, r0, r3
 8060364:	4097      	lsls	r7, r2
 8060366:	fa01 f002 	lsl.w	r0, r1, r2
 806036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 806036e:	40d9      	lsrs	r1, r3
 8060370:	4330      	orrs	r0, r6
 8060372:	0c03      	lsrs	r3, r0, #16
 8060374:	fbb1 f6fe 	udiv	r6, r1, lr
 8060378:	fa1f f887 	uxth.w	r8, r7
 806037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8060380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8060384:	fb06 f108 	mul.w	r1, r6, r8
 8060388:	4299      	cmp	r1, r3
 806038a:	fa04 f402 	lsl.w	r4, r4, r2
 806038e:	d909      	bls.n	80603a4 <__udivmoddi4+0x19c>
 8060390:	18fb      	adds	r3, r7, r3
 8060392:	f106 3cff 	add.w	ip, r6, #4294967295
 8060396:	f080 808d 	bcs.w	80604b4 <__udivmoddi4+0x2ac>
 806039a:	4299      	cmp	r1, r3
 806039c:	f240 808a 	bls.w	80604b4 <__udivmoddi4+0x2ac>
 80603a0:	3e02      	subs	r6, #2
 80603a2:	443b      	add	r3, r7
 80603a4:	1a5b      	subs	r3, r3, r1
 80603a6:	b281      	uxth	r1, r0
 80603a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80603ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80603b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80603b4:	fb00 f308 	mul.w	r3, r0, r8
 80603b8:	428b      	cmp	r3, r1
 80603ba:	d907      	bls.n	80603cc <__udivmoddi4+0x1c4>
 80603bc:	1879      	adds	r1, r7, r1
 80603be:	f100 3cff 	add.w	ip, r0, #4294967295
 80603c2:	d273      	bcs.n	80604ac <__udivmoddi4+0x2a4>
 80603c4:	428b      	cmp	r3, r1
 80603c6:	d971      	bls.n	80604ac <__udivmoddi4+0x2a4>
 80603c8:	3802      	subs	r0, #2
 80603ca:	4439      	add	r1, r7
 80603cc:	1acb      	subs	r3, r1, r3
 80603ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80603d2:	e778      	b.n	80602c6 <__udivmoddi4+0xbe>
 80603d4:	f1c6 0c20 	rsb	ip, r6, #32
 80603d8:	fa03 f406 	lsl.w	r4, r3, r6
 80603dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80603e0:	431c      	orrs	r4, r3
 80603e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80603e6:	fa01 f306 	lsl.w	r3, r1, r6
 80603ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80603ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80603f2:	431f      	orrs	r7, r3
 80603f4:	0c3b      	lsrs	r3, r7, #16
 80603f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80603fa:	fa1f f884 	uxth.w	r8, r4
 80603fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8060402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8060406:	fb09 fa08 	mul.w	sl, r9, r8
 806040a:	458a      	cmp	sl, r1
 806040c:	fa02 f206 	lsl.w	r2, r2, r6
 8060410:	fa00 f306 	lsl.w	r3, r0, r6
 8060414:	d908      	bls.n	8060428 <__udivmoddi4+0x220>
 8060416:	1861      	adds	r1, r4, r1
 8060418:	f109 30ff 	add.w	r0, r9, #4294967295
 806041c:	d248      	bcs.n	80604b0 <__udivmoddi4+0x2a8>
 806041e:	458a      	cmp	sl, r1
 8060420:	d946      	bls.n	80604b0 <__udivmoddi4+0x2a8>
 8060422:	f1a9 0902 	sub.w	r9, r9, #2
 8060426:	4421      	add	r1, r4
 8060428:	eba1 010a 	sub.w	r1, r1, sl
 806042c:	b2bf      	uxth	r7, r7
 806042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8060432:	fb0e 1110 	mls	r1, lr, r0, r1
 8060436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 806043a:	fb00 f808 	mul.w	r8, r0, r8
 806043e:	45b8      	cmp	r8, r7
 8060440:	d907      	bls.n	8060452 <__udivmoddi4+0x24a>
 8060442:	19e7      	adds	r7, r4, r7
 8060444:	f100 31ff 	add.w	r1, r0, #4294967295
 8060448:	d22e      	bcs.n	80604a8 <__udivmoddi4+0x2a0>
 806044a:	45b8      	cmp	r8, r7
 806044c:	d92c      	bls.n	80604a8 <__udivmoddi4+0x2a0>
 806044e:	3802      	subs	r0, #2
 8060450:	4427      	add	r7, r4
 8060452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8060456:	eba7 0708 	sub.w	r7, r7, r8
 806045a:	fba0 8902 	umull	r8, r9, r0, r2
 806045e:	454f      	cmp	r7, r9
 8060460:	46c6      	mov	lr, r8
 8060462:	4649      	mov	r1, r9
 8060464:	d31a      	bcc.n	806049c <__udivmoddi4+0x294>
 8060466:	d017      	beq.n	8060498 <__udivmoddi4+0x290>
 8060468:	b15d      	cbz	r5, 8060482 <__udivmoddi4+0x27a>
 806046a:	ebb3 020e 	subs.w	r2, r3, lr
 806046e:	eb67 0701 	sbc.w	r7, r7, r1
 8060472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8060476:	40f2      	lsrs	r2, r6
 8060478:	ea4c 0202 	orr.w	r2, ip, r2
 806047c:	40f7      	lsrs	r7, r6
 806047e:	e9c5 2700 	strd	r2, r7, [r5]
 8060482:	2600      	movs	r6, #0
 8060484:	4631      	mov	r1, r6
 8060486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 806048a:	462e      	mov	r6, r5
 806048c:	4628      	mov	r0, r5
 806048e:	e70b      	b.n	80602a8 <__udivmoddi4+0xa0>
 8060490:	4606      	mov	r6, r0
 8060492:	e6e9      	b.n	8060268 <__udivmoddi4+0x60>
 8060494:	4618      	mov	r0, r3
 8060496:	e6fd      	b.n	8060294 <__udivmoddi4+0x8c>
 8060498:	4543      	cmp	r3, r8
 806049a:	d2e5      	bcs.n	8060468 <__udivmoddi4+0x260>
 806049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80604a0:	eb69 0104 	sbc.w	r1, r9, r4
 80604a4:	3801      	subs	r0, #1
 80604a6:	e7df      	b.n	8060468 <__udivmoddi4+0x260>
 80604a8:	4608      	mov	r0, r1
 80604aa:	e7d2      	b.n	8060452 <__udivmoddi4+0x24a>
 80604ac:	4660      	mov	r0, ip
 80604ae:	e78d      	b.n	80603cc <__udivmoddi4+0x1c4>
 80604b0:	4681      	mov	r9, r0
 80604b2:	e7b9      	b.n	8060428 <__udivmoddi4+0x220>
 80604b4:	4666      	mov	r6, ip
 80604b6:	e775      	b.n	80603a4 <__udivmoddi4+0x19c>
 80604b8:	4630      	mov	r0, r6
 80604ba:	e74a      	b.n	8060352 <__udivmoddi4+0x14a>
 80604bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80604c0:	4439      	add	r1, r7
 80604c2:	e713      	b.n	80602ec <__udivmoddi4+0xe4>
 80604c4:	3802      	subs	r0, #2
 80604c6:	443c      	add	r4, r7
 80604c8:	e724      	b.n	8060314 <__udivmoddi4+0x10c>
 80604ca:	bf00      	nop

080604cc <__aeabi_idiv0>:
 80604cc:	4770      	bx	lr
 80604ce:	bf00      	nop

080604d0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80604d0:	b580      	push	{r7, lr}
 80604d2:	b08a      	sub	sp, #40	; 0x28
 80604d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80604d6:	f107 0314 	add.w	r3, r7, #20
 80604da:	2200      	movs	r2, #0
 80604dc:	601a      	str	r2, [r3, #0]
 80604de:	605a      	str	r2, [r3, #4]
 80604e0:	609a      	str	r2, [r3, #8]
 80604e2:	60da      	str	r2, [r3, #12]
 80604e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80604e6:	4b51      	ldr	r3, [pc, #324]	; (806062c <MX_GPIO_Init+0x15c>)
 80604e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80604ea:	4a50      	ldr	r2, [pc, #320]	; (806062c <MX_GPIO_Init+0x15c>)
 80604ec:	f043 0304 	orr.w	r3, r3, #4
 80604f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80604f2:	4b4e      	ldr	r3, [pc, #312]	; (806062c <MX_GPIO_Init+0x15c>)
 80604f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80604f6:	f003 0304 	and.w	r3, r3, #4
 80604fa:	613b      	str	r3, [r7, #16]
 80604fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80604fe:	4b4b      	ldr	r3, [pc, #300]	; (806062c <MX_GPIO_Init+0x15c>)
 8060500:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8060502:	4a4a      	ldr	r2, [pc, #296]	; (806062c <MX_GPIO_Init+0x15c>)
 8060504:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8060508:	64d3      	str	r3, [r2, #76]	; 0x4c
 806050a:	4b48      	ldr	r3, [pc, #288]	; (806062c <MX_GPIO_Init+0x15c>)
 806050c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 806050e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8060512:	60fb      	str	r3, [r7, #12]
 8060514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8060516:	4b45      	ldr	r3, [pc, #276]	; (806062c <MX_GPIO_Init+0x15c>)
 8060518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 806051a:	4a44      	ldr	r2, [pc, #272]	; (806062c <MX_GPIO_Init+0x15c>)
 806051c:	f043 0301 	orr.w	r3, r3, #1
 8060520:	64d3      	str	r3, [r2, #76]	; 0x4c
 8060522:	4b42      	ldr	r3, [pc, #264]	; (806062c <MX_GPIO_Init+0x15c>)
 8060524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8060526:	f003 0301 	and.w	r3, r3, #1
 806052a:	60bb      	str	r3, [r7, #8]
 806052c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 806052e:	4b3f      	ldr	r3, [pc, #252]	; (806062c <MX_GPIO_Init+0x15c>)
 8060530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8060532:	4a3e      	ldr	r2, [pc, #248]	; (806062c <MX_GPIO_Init+0x15c>)
 8060534:	f043 0302 	orr.w	r3, r3, #2
 8060538:	64d3      	str	r3, [r2, #76]	; 0x4c
 806053a:	4b3c      	ldr	r3, [pc, #240]	; (806062c <MX_GPIO_Init+0x15c>)
 806053c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 806053e:	f003 0302 	and.w	r3, r3, #2
 8060542:	607b      	str	r3, [r7, #4]
 8060544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8060546:	4b39      	ldr	r3, [pc, #228]	; (806062c <MX_GPIO_Init+0x15c>)
 8060548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 806054a:	4a38      	ldr	r2, [pc, #224]	; (806062c <MX_GPIO_Init+0x15c>)
 806054c:	f043 0308 	orr.w	r3, r3, #8
 8060550:	64d3      	str	r3, [r2, #76]	; 0x4c
 8060552:	4b36      	ldr	r3, [pc, #216]	; (806062c <MX_GPIO_Init+0x15c>)
 8060554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8060556:	f003 0308 	and.w	r3, r3, #8
 806055a:	603b      	str	r3, [r7, #0]
 806055c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 806055e:	2200      	movs	r2, #0
 8060560:	2120      	movs	r1, #32
 8060562:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8060566:	f000 fe8d 	bl	8061284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = user_btn_Pin;
 806056a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 806056e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8060570:	2300      	movs	r3, #0
 8060572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8060574:	2301      	movs	r3, #1
 8060576:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(user_btn_GPIO_Port, &GPIO_InitStruct);
 8060578:	f107 0314 	add.w	r3, r7, #20
 806057c:	4619      	mov	r1, r3
 806057e:	482c      	ldr	r0, [pc, #176]	; (8060630 <MX_GPIO_Init+0x160>)
 8060580:	f000 fcd6 	bl	8060f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8060584:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8060588:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 806058a:	2303      	movs	r3, #3
 806058c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 806058e:	2300      	movs	r3, #0
 8060590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8060592:	f107 0314 	add.w	r3, r7, #20
 8060596:	4619      	mov	r1, r3
 8060598:	4825      	ldr	r0, [pc, #148]	; (8060630 <MX_GPIO_Init+0x160>)
 806059a:	f000 fcc9 	bl	8060f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 806059e:	2303      	movs	r3, #3
 80605a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80605a2:	2303      	movs	r3, #3
 80605a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80605a6:	2300      	movs	r3, #0
 80605a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80605aa:	f107 0314 	add.w	r3, r7, #20
 80605ae:	4619      	mov	r1, r3
 80605b0:	4820      	ldr	r0, [pc, #128]	; (8060634 <MX_GPIO_Init+0x164>)
 80605b2:	f000 fcbd 	bl	8060f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 80605b6:	f649 73d3 	movw	r3, #40915	; 0x9fd3
 80605ba:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80605bc:	2303      	movs	r3, #3
 80605be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80605c0:	2300      	movs	r3, #0
 80605c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80605c4:	f107 0314 	add.w	r3, r7, #20
 80605c8:	4619      	mov	r1, r3
 80605ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80605ce:	f000 fcaf 	bl	8060f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = user_led_Pin;
 80605d2:	2320      	movs	r3, #32
 80605d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80605d6:	2301      	movs	r3, #1
 80605d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80605da:	2300      	movs	r3, #0
 80605dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80605de:	2303      	movs	r3, #3
 80605e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 80605e2:	f107 0314 	add.w	r3, r7, #20
 80605e6:	4619      	mov	r1, r3
 80605e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80605ec:	f000 fca0 	bl	8060f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB3 PB4 PB5
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80605f0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80605f4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80605f6:	2303      	movs	r3, #3
 80605f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80605fa:	2300      	movs	r3, #0
 80605fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80605fe:	f107 0314 	add.w	r3, r7, #20
 8060602:	4619      	mov	r1, r3
 8060604:	480c      	ldr	r0, [pc, #48]	; (8060638 <MX_GPIO_Init+0x168>)
 8060606:	f000 fc93 	bl	8060f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 806060a:	2304      	movs	r3, #4
 806060c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 806060e:	2303      	movs	r3, #3
 8060610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8060612:	2300      	movs	r3, #0
 8060614:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8060616:	f107 0314 	add.w	r3, r7, #20
 806061a:	4619      	mov	r1, r3
 806061c:	4807      	ldr	r0, [pc, #28]	; (806063c <MX_GPIO_Init+0x16c>)
 806061e:	f000 fc87 	bl	8060f30 <HAL_GPIO_Init>

}
 8060622:	bf00      	nop
 8060624:	3728      	adds	r7, #40	; 0x28
 8060626:	46bd      	mov	sp, r7
 8060628:	bd80      	pop	{r7, pc}
 806062a:	bf00      	nop
 806062c:	40021000 	.word	0x40021000
 8060630:	48000800 	.word	0x48000800
 8060634:	48001c00 	.word	0x48001c00
 8060638:	48000400 	.word	0x48000400
 806063c:	48000c00 	.word	0x48000c00

08060640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8060640:	b5b0      	push	{r4, r5, r7, lr}
 8060642:	b08e      	sub	sp, #56	; 0x38
 8060644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR = (uint32_t)0x08060000 ;
 8060646:	4b18      	ldr	r3, [pc, #96]	; (80606a8 <main+0x68>)
 8060648:	4a18      	ldr	r2, [pc, #96]	; (80606ac <main+0x6c>)
 806064a:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 806064c:	f000 fa40 	bl	8060ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8060650:	f000 f832 	bl	80606b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8060654:	f7ff ff3c 	bl	80604d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8060658:	f000 f95c 	bl	8060914 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 806065c:	f000 f92a 	bl	80608b4 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  char info[ 50 ] = "\nThis is Running Firmware" ;
 8060660:	4b13      	ldr	r3, [pc, #76]	; (80606b0 <main+0x70>)
 8060662:	1d3c      	adds	r4, r7, #4
 8060664:	461d      	mov	r5, r3
 8060666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8060668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 806066a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 806066e:	c403      	stmia	r4!, {r0, r1}
 8060670:	8022      	strh	r2, [r4, #0]
 8060672:	f107 031e 	add.w	r3, r7, #30
 8060676:	2200      	movs	r2, #0
 8060678:	601a      	str	r2, [r3, #0]
 806067a:	605a      	str	r2, [r3, #4]
 806067c:	609a      	str	r2, [r3, #8]
 806067e:	60da      	str	r2, [r3, #12]
 8060680:	611a      	str	r2, [r3, #16]
 8060682:	615a      	str	r2, [r3, #20]
	  HAL_UART_Transmit( &huart2, (uint8_t*)info, strlen( info ), 2000 ) ;
 8060684:	1d3b      	adds	r3, r7, #4
 8060686:	4618      	mov	r0, r3
 8060688:	f7ff fd9e 	bl	80601c8 <strlen>
 806068c:	4603      	mov	r3, r0
 806068e:	b29a      	uxth	r2, r3
 8060690:	1d39      	adds	r1, r7, #4
 8060692:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8060696:	4807      	ldr	r0, [pc, #28]	; (80606b4 <main+0x74>)
 8060698:	f002 f966 	bl	8062968 <HAL_UART_Transmit>
	  HAL_Delay( 1000 ) ;
 806069c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80606a0:	f000 fa92 	bl	8060bc8 <HAL_Delay>
  {
 80606a4:	e7dc      	b.n	8060660 <main+0x20>
 80606a6:	bf00      	nop
 80606a8:	e000ed00 	.word	0xe000ed00
 80606ac:	08060000 	.word	0x08060000
 80606b0:	080637f8 	.word	0x080637f8
 80606b4:	200000ac 	.word	0x200000ac

080606b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80606b8:	b580      	push	{r7, lr}
 80606ba:	b0b8      	sub	sp, #224	; 0xe0
 80606bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80606be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80606c2:	2244      	movs	r2, #68	; 0x44
 80606c4:	2100      	movs	r1, #0
 80606c6:	4618      	mov	r0, r3
 80606c8:	f003 f882 	bl	80637d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80606cc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80606d0:	2200      	movs	r2, #0
 80606d2:	601a      	str	r2, [r3, #0]
 80606d4:	605a      	str	r2, [r3, #4]
 80606d6:	609a      	str	r2, [r3, #8]
 80606d8:	60da      	str	r2, [r3, #12]
 80606da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80606dc:	463b      	mov	r3, r7
 80606de:	2288      	movs	r2, #136	; 0x88
 80606e0:	2100      	movs	r1, #0
 80606e2:	4618      	mov	r0, r3
 80606e4:	f003 f874 	bl	80637d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80606e8:	2302      	movs	r3, #2
 80606ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80606ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80606f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80606f6:	2310      	movs	r3, #16
 80606f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80606fc:	2300      	movs	r3, #0
 80606fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8060702:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8060706:	4618      	mov	r0, r3
 8060708:	f000 fe38 	bl	806137c <HAL_RCC_OscConfig>
 806070c:	4603      	mov	r3, r0
 806070e:	2b00      	cmp	r3, #0
 8060710:	d001      	beq.n	8060716 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8060712:	f000 f836 	bl	8060782 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8060716:	230f      	movs	r3, #15
 8060718:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 806071c:	2301      	movs	r3, #1
 806071e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8060722:	2300      	movs	r3, #0
 8060724:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8060728:	2300      	movs	r3, #0
 806072a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 806072e:	2300      	movs	r3, #0
 8060730:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8060734:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8060738:	2100      	movs	r1, #0
 806073a:	4618      	mov	r0, r3
 806073c:	f001 fa04 	bl	8061b48 <HAL_RCC_ClockConfig>
 8060740:	4603      	mov	r3, r0
 8060742:	2b00      	cmp	r3, #0
 8060744:	d001      	beq.n	806074a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8060746:	f000 f81c 	bl	8060782 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 806074a:	2303      	movs	r3, #3
 806074c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 806074e:	2300      	movs	r3, #0
 8060750:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8060752:	2300      	movs	r3, #0
 8060754:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8060756:	463b      	mov	r3, r7
 8060758:	4618      	mov	r0, r3
 806075a:	f001 fbfb 	bl	8061f54 <HAL_RCCEx_PeriphCLKConfig>
 806075e:	4603      	mov	r3, r0
 8060760:	2b00      	cmp	r3, #0
 8060762:	d001      	beq.n	8060768 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8060764:	f000 f80d 	bl	8060782 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8060768:	f44f 7000 	mov.w	r0, #512	; 0x200
 806076c:	f000 fdb0 	bl	80612d0 <HAL_PWREx_ControlVoltageScaling>
 8060770:	4603      	mov	r3, r0
 8060772:	2b00      	cmp	r3, #0
 8060774:	d001      	beq.n	806077a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8060776:	f000 f804 	bl	8060782 <Error_Handler>
  }
}
 806077a:	bf00      	nop
 806077c:	37e0      	adds	r7, #224	; 0xe0
 806077e:	46bd      	mov	sp, r7
 8060780:	bd80      	pop	{r7, pc}

08060782 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8060782:	b480      	push	{r7}
 8060784:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8060786:	b672      	cpsid	i
}
 8060788:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 806078a:	e7fe      	b.n	806078a <Error_Handler+0x8>

0806078c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 806078c:	b480      	push	{r7}
 806078e:	b083      	sub	sp, #12
 8060790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8060792:	4b0f      	ldr	r3, [pc, #60]	; (80607d0 <HAL_MspInit+0x44>)
 8060794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8060796:	4a0e      	ldr	r2, [pc, #56]	; (80607d0 <HAL_MspInit+0x44>)
 8060798:	f043 0301 	orr.w	r3, r3, #1
 806079c:	6613      	str	r3, [r2, #96]	; 0x60
 806079e:	4b0c      	ldr	r3, [pc, #48]	; (80607d0 <HAL_MspInit+0x44>)
 80607a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80607a2:	f003 0301 	and.w	r3, r3, #1
 80607a6:	607b      	str	r3, [r7, #4]
 80607a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80607aa:	4b09      	ldr	r3, [pc, #36]	; (80607d0 <HAL_MspInit+0x44>)
 80607ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80607ae:	4a08      	ldr	r2, [pc, #32]	; (80607d0 <HAL_MspInit+0x44>)
 80607b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80607b4:	6593      	str	r3, [r2, #88]	; 0x58
 80607b6:	4b06      	ldr	r3, [pc, #24]	; (80607d0 <HAL_MspInit+0x44>)
 80607b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80607ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80607be:	603b      	str	r3, [r7, #0]
 80607c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80607c2:	bf00      	nop
 80607c4:	370c      	adds	r7, #12
 80607c6:	46bd      	mov	sp, r7
 80607c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80607cc:	4770      	bx	lr
 80607ce:	bf00      	nop
 80607d0:	40021000 	.word	0x40021000

080607d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80607d4:	b480      	push	{r7}
 80607d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80607d8:	e7fe      	b.n	80607d8 <NMI_Handler+0x4>

080607da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80607da:	b480      	push	{r7}
 80607dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80607de:	e7fe      	b.n	80607de <HardFault_Handler+0x4>

080607e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80607e0:	b480      	push	{r7}
 80607e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80607e4:	e7fe      	b.n	80607e4 <MemManage_Handler+0x4>

080607e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80607e6:	b480      	push	{r7}
 80607e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80607ea:	e7fe      	b.n	80607ea <BusFault_Handler+0x4>

080607ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80607ec:	b480      	push	{r7}
 80607ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80607f0:	e7fe      	b.n	80607f0 <UsageFault_Handler+0x4>

080607f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80607f2:	b480      	push	{r7}
 80607f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80607f6:	bf00      	nop
 80607f8:	46bd      	mov	sp, r7
 80607fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80607fe:	4770      	bx	lr

08060800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8060800:	b480      	push	{r7}
 8060802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8060804:	bf00      	nop
 8060806:	46bd      	mov	sp, r7
 8060808:	f85d 7b04 	ldr.w	r7, [sp], #4
 806080c:	4770      	bx	lr

0806080e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 806080e:	b480      	push	{r7}
 8060810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8060812:	bf00      	nop
 8060814:	46bd      	mov	sp, r7
 8060816:	f85d 7b04 	ldr.w	r7, [sp], #4
 806081a:	4770      	bx	lr

0806081c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 806081c:	b580      	push	{r7, lr}
 806081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8060820:	f000 f9b2 	bl	8060b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8060824:	bf00      	nop
 8060826:	bd80      	pop	{r7, pc}

08060828 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8060828:	b580      	push	{r7, lr}
 806082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 806082c:	4802      	ldr	r0, [pc, #8]	; (8060838 <USART1_IRQHandler+0x10>)
 806082e:	f002 f92f 	bl	8062a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8060832:	bf00      	nop
 8060834:	bd80      	pop	{r7, pc}
 8060836:	bf00      	nop
 8060838:	20000028 	.word	0x20000028

0806083c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 806083c:	b580      	push	{r7, lr}
 806083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8060840:	4802      	ldr	r0, [pc, #8]	; (806084c <USART2_IRQHandler+0x10>)
 8060842:	f002 f925 	bl	8062a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8060846:	bf00      	nop
 8060848:	bd80      	pop	{r7, pc}
 806084a:	bf00      	nop
 806084c:	200000ac 	.word	0x200000ac

08060850 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8060850:	b480      	push	{r7}
 8060852:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8060854:	4b15      	ldr	r3, [pc, #84]	; (80608ac <SystemInit+0x5c>)
 8060856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806085a:	4a14      	ldr	r2, [pc, #80]	; (80608ac <SystemInit+0x5c>)
 806085c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8060860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8060864:	4b12      	ldr	r3, [pc, #72]	; (80608b0 <SystemInit+0x60>)
 8060866:	681b      	ldr	r3, [r3, #0]
 8060868:	4a11      	ldr	r2, [pc, #68]	; (80608b0 <SystemInit+0x60>)
 806086a:	f043 0301 	orr.w	r3, r3, #1
 806086e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8060870:	4b0f      	ldr	r3, [pc, #60]	; (80608b0 <SystemInit+0x60>)
 8060872:	2200      	movs	r2, #0
 8060874:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8060876:	4b0e      	ldr	r3, [pc, #56]	; (80608b0 <SystemInit+0x60>)
 8060878:	681b      	ldr	r3, [r3, #0]
 806087a:	4a0d      	ldr	r2, [pc, #52]	; (80608b0 <SystemInit+0x60>)
 806087c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8060880:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8060884:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8060886:	4b0a      	ldr	r3, [pc, #40]	; (80608b0 <SystemInit+0x60>)
 8060888:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 806088c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 806088e:	4b08      	ldr	r3, [pc, #32]	; (80608b0 <SystemInit+0x60>)
 8060890:	681b      	ldr	r3, [r3, #0]
 8060892:	4a07      	ldr	r2, [pc, #28]	; (80608b0 <SystemInit+0x60>)
 8060894:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8060898:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 806089a:	4b05      	ldr	r3, [pc, #20]	; (80608b0 <SystemInit+0x60>)
 806089c:	2200      	movs	r2, #0
 806089e:	619a      	str	r2, [r3, #24]
}
 80608a0:	bf00      	nop
 80608a2:	46bd      	mov	sp, r7
 80608a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80608a8:	4770      	bx	lr
 80608aa:	bf00      	nop
 80608ac:	e000ed00 	.word	0xe000ed00
 80608b0:	40021000 	.word	0x40021000

080608b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80608b4:	b580      	push	{r7, lr}
 80608b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80608b8:	4b14      	ldr	r3, [pc, #80]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608ba:	4a15      	ldr	r2, [pc, #84]	; (8060910 <MX_USART1_UART_Init+0x5c>)
 80608bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80608be:	4b13      	ldr	r3, [pc, #76]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80608c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80608c6:	4b11      	ldr	r3, [pc, #68]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608c8:	2200      	movs	r2, #0
 80608ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80608cc:	4b0f      	ldr	r3, [pc, #60]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608ce:	2200      	movs	r2, #0
 80608d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80608d2:	4b0e      	ldr	r3, [pc, #56]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608d4:	2200      	movs	r2, #0
 80608d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80608d8:	4b0c      	ldr	r3, [pc, #48]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608da:	220c      	movs	r2, #12
 80608dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80608de:	4b0b      	ldr	r3, [pc, #44]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608e0:	2200      	movs	r2, #0
 80608e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80608e4:	4b09      	ldr	r3, [pc, #36]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608e6:	2200      	movs	r2, #0
 80608e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80608ea:	4b08      	ldr	r3, [pc, #32]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608ec:	2200      	movs	r2, #0
 80608ee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80608f0:	4b06      	ldr	r3, [pc, #24]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608f2:	2200      	movs	r2, #0
 80608f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80608f6:	4805      	ldr	r0, [pc, #20]	; (806090c <MX_USART1_UART_Init+0x58>)
 80608f8:	f001 ffe8 	bl	80628cc <HAL_UART_Init>
 80608fc:	4603      	mov	r3, r0
 80608fe:	2b00      	cmp	r3, #0
 8060900:	d001      	beq.n	8060906 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8060902:	f7ff ff3e 	bl	8060782 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8060906:	bf00      	nop
 8060908:	bd80      	pop	{r7, pc}
 806090a:	bf00      	nop
 806090c:	20000028 	.word	0x20000028
 8060910:	40013800 	.word	0x40013800

08060914 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8060914:	b580      	push	{r7, lr}
 8060916:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8060918:	4b14      	ldr	r3, [pc, #80]	; (806096c <MX_USART2_UART_Init+0x58>)
 806091a:	4a15      	ldr	r2, [pc, #84]	; (8060970 <MX_USART2_UART_Init+0x5c>)
 806091c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 806091e:	4b13      	ldr	r3, [pc, #76]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060920:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8060924:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8060926:	4b11      	ldr	r3, [pc, #68]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060928:	2200      	movs	r2, #0
 806092a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 806092c:	4b0f      	ldr	r3, [pc, #60]	; (806096c <MX_USART2_UART_Init+0x58>)
 806092e:	2200      	movs	r2, #0
 8060930:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8060932:	4b0e      	ldr	r3, [pc, #56]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060934:	2200      	movs	r2, #0
 8060936:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8060938:	4b0c      	ldr	r3, [pc, #48]	; (806096c <MX_USART2_UART_Init+0x58>)
 806093a:	220c      	movs	r2, #12
 806093c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 806093e:	4b0b      	ldr	r3, [pc, #44]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060940:	2200      	movs	r2, #0
 8060942:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8060944:	4b09      	ldr	r3, [pc, #36]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060946:	2200      	movs	r2, #0
 8060948:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 806094a:	4b08      	ldr	r3, [pc, #32]	; (806096c <MX_USART2_UART_Init+0x58>)
 806094c:	2200      	movs	r2, #0
 806094e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8060950:	4b06      	ldr	r3, [pc, #24]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060952:	2200      	movs	r2, #0
 8060954:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8060956:	4805      	ldr	r0, [pc, #20]	; (806096c <MX_USART2_UART_Init+0x58>)
 8060958:	f001 ffb8 	bl	80628cc <HAL_UART_Init>
 806095c:	4603      	mov	r3, r0
 806095e:	2b00      	cmp	r3, #0
 8060960:	d001      	beq.n	8060966 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8060962:	f7ff ff0e 	bl	8060782 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8060966:	bf00      	nop
 8060968:	bd80      	pop	{r7, pc}
 806096a:	bf00      	nop
 806096c:	200000ac 	.word	0x200000ac
 8060970:	40004400 	.word	0x40004400

08060974 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8060974:	b580      	push	{r7, lr}
 8060976:	b08c      	sub	sp, #48	; 0x30
 8060978:	af00      	add	r7, sp, #0
 806097a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 806097c:	f107 031c 	add.w	r3, r7, #28
 8060980:	2200      	movs	r2, #0
 8060982:	601a      	str	r2, [r3, #0]
 8060984:	605a      	str	r2, [r3, #4]
 8060986:	609a      	str	r2, [r3, #8]
 8060988:	60da      	str	r2, [r3, #12]
 806098a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 806098c:	687b      	ldr	r3, [r7, #4]
 806098e:	681b      	ldr	r3, [r3, #0]
 8060990:	4a36      	ldr	r2, [pc, #216]	; (8060a6c <HAL_UART_MspInit+0xf8>)
 8060992:	4293      	cmp	r3, r2
 8060994:	d130      	bne.n	80609f8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8060996:	4b36      	ldr	r3, [pc, #216]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 806099a:	4a35      	ldr	r2, [pc, #212]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 806099c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80609a0:	6613      	str	r3, [r2, #96]	; 0x60
 80609a2:	4b33      	ldr	r3, [pc, #204]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 80609a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80609a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80609aa:	61bb      	str	r3, [r7, #24]
 80609ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80609ae:	4b30      	ldr	r3, [pc, #192]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 80609b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80609b2:	4a2f      	ldr	r2, [pc, #188]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 80609b4:	f043 0302 	orr.w	r3, r3, #2
 80609b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80609ba:	4b2d      	ldr	r3, [pc, #180]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 80609bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80609be:	f003 0302 	and.w	r3, r3, #2
 80609c2:	617b      	str	r3, [r7, #20]
 80609c4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM7600_TX_Pin|SIM7600_RX_Pin;
 80609c6:	23c0      	movs	r3, #192	; 0xc0
 80609c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80609ca:	2302      	movs	r3, #2
 80609cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80609ce:	2300      	movs	r3, #0
 80609d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80609d2:	2303      	movs	r3, #3
 80609d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80609d6:	2307      	movs	r3, #7
 80609d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80609da:	f107 031c 	add.w	r3, r7, #28
 80609de:	4619      	mov	r1, r3
 80609e0:	4824      	ldr	r0, [pc, #144]	; (8060a74 <HAL_UART_MspInit+0x100>)
 80609e2:	f000 faa5 	bl	8060f30 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80609e6:	2200      	movs	r2, #0
 80609e8:	2100      	movs	r1, #0
 80609ea:	2025      	movs	r0, #37	; 0x25
 80609ec:	f000 f9eb 	bl	8060dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80609f0:	2025      	movs	r0, #37	; 0x25
 80609f2:	f000 fa04 	bl	8060dfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80609f6:	e035      	b.n	8060a64 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 80609f8:	687b      	ldr	r3, [r7, #4]
 80609fa:	681b      	ldr	r3, [r3, #0]
 80609fc:	4a1e      	ldr	r2, [pc, #120]	; (8060a78 <HAL_UART_MspInit+0x104>)
 80609fe:	4293      	cmp	r3, r2
 8060a00:	d130      	bne.n	8060a64 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8060a02:	4b1b      	ldr	r3, [pc, #108]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8060a06:	4a1a      	ldr	r2, [pc, #104]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8060a0c:	6593      	str	r3, [r2, #88]	; 0x58
 8060a0e:	4b18      	ldr	r3, [pc, #96]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8060a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8060a16:	613b      	str	r3, [r7, #16]
 8060a18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8060a1a:	4b15      	ldr	r3, [pc, #84]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8060a1e:	4a14      	ldr	r2, [pc, #80]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060a20:	f043 0301 	orr.w	r3, r3, #1
 8060a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8060a26:	4b12      	ldr	r3, [pc, #72]	; (8060a70 <HAL_UART_MspInit+0xfc>)
 8060a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8060a2a:	f003 0301 	and.w	r3, r3, #1
 8060a2e:	60fb      	str	r3, [r7, #12]
 8060a30:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TERMINAL_TX_Pin|TERMINAL_RX_Pin;
 8060a32:	230c      	movs	r3, #12
 8060a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8060a36:	2302      	movs	r3, #2
 8060a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8060a3a:	2300      	movs	r3, #0
 8060a3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8060a3e:	2303      	movs	r3, #3
 8060a40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8060a42:	2307      	movs	r3, #7
 8060a44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8060a46:	f107 031c 	add.w	r3, r7, #28
 8060a4a:	4619      	mov	r1, r3
 8060a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8060a50:	f000 fa6e 	bl	8060f30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8060a54:	2200      	movs	r2, #0
 8060a56:	2100      	movs	r1, #0
 8060a58:	2026      	movs	r0, #38	; 0x26
 8060a5a:	f000 f9b4 	bl	8060dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8060a5e:	2026      	movs	r0, #38	; 0x26
 8060a60:	f000 f9cd 	bl	8060dfe <HAL_NVIC_EnableIRQ>
}
 8060a64:	bf00      	nop
 8060a66:	3730      	adds	r7, #48	; 0x30
 8060a68:	46bd      	mov	sp, r7
 8060a6a:	bd80      	pop	{r7, pc}
 8060a6c:	40013800 	.word	0x40013800
 8060a70:	40021000 	.word	0x40021000
 8060a74:	48000400 	.word	0x48000400
 8060a78:	40004400 	.word	0x40004400

08060a7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8060a7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8060ab4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8060a80:	f7ff fee6 	bl	8060850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8060a84:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8060a86:	e003      	b.n	8060a90 <LoopCopyDataInit>

08060a88 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8060a88:	4b0b      	ldr	r3, [pc, #44]	; (8060ab8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8060a8a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8060a8c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8060a8e:	3104      	adds	r1, #4

08060a90 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8060a90:	480a      	ldr	r0, [pc, #40]	; (8060abc <LoopForever+0xa>)
	ldr	r3, =_edata
 8060a92:	4b0b      	ldr	r3, [pc, #44]	; (8060ac0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8060a94:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8060a96:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8060a98:	d3f6      	bcc.n	8060a88 <CopyDataInit>
	ldr	r2, =_sbss
 8060a9a:	4a0a      	ldr	r2, [pc, #40]	; (8060ac4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8060a9c:	e002      	b.n	8060aa4 <LoopFillZerobss>

08060a9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8060a9e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8060aa0:	f842 3b04 	str.w	r3, [r2], #4

08060aa4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8060aa4:	4b08      	ldr	r3, [pc, #32]	; (8060ac8 <LoopForever+0x16>)
	cmp	r2, r3
 8060aa6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8060aa8:	d3f9      	bcc.n	8060a9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8060aaa:	f002 fe6d 	bl	8063788 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8060aae:	f7ff fdc7 	bl	8060640 <main>

08060ab2 <LoopForever>:

LoopForever:
    b LoopForever
 8060ab2:	e7fe      	b.n	8060ab2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8060ab4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8060ab8:	08063884 	.word	0x08063884
	ldr	r0, =_sdata
 8060abc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8060ac0:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8060ac4:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8060ac8:	20000134 	.word	0x20000134

08060acc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8060acc:	e7fe      	b.n	8060acc <ADC1_2_IRQHandler>
	...

08060ad0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8060ad0:	b580      	push	{r7, lr}
 8060ad2:	b082      	sub	sp, #8
 8060ad4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8060ad6:	2300      	movs	r3, #0
 8060ad8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8060ada:	4b0c      	ldr	r3, [pc, #48]	; (8060b0c <HAL_Init+0x3c>)
 8060adc:	681b      	ldr	r3, [r3, #0]
 8060ade:	4a0b      	ldr	r2, [pc, #44]	; (8060b0c <HAL_Init+0x3c>)
 8060ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8060ae4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8060ae6:	2003      	movs	r0, #3
 8060ae8:	f000 f962 	bl	8060db0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8060aec:	2000      	movs	r0, #0
 8060aee:	f000 f80f 	bl	8060b10 <HAL_InitTick>
 8060af2:	4603      	mov	r3, r0
 8060af4:	2b00      	cmp	r3, #0
 8060af6:	d002      	beq.n	8060afe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8060af8:	2301      	movs	r3, #1
 8060afa:	71fb      	strb	r3, [r7, #7]
 8060afc:	e001      	b.n	8060b02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8060afe:	f7ff fe45 	bl	806078c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8060b02:	79fb      	ldrb	r3, [r7, #7]
}
 8060b04:	4618      	mov	r0, r3
 8060b06:	3708      	adds	r7, #8
 8060b08:	46bd      	mov	sp, r7
 8060b0a:	bd80      	pop	{r7, pc}
 8060b0c:	40022000 	.word	0x40022000

08060b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8060b10:	b580      	push	{r7, lr}
 8060b12:	b084      	sub	sp, #16
 8060b14:	af00      	add	r7, sp, #0
 8060b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8060b18:	2300      	movs	r3, #0
 8060b1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8060b1c:	4b17      	ldr	r3, [pc, #92]	; (8060b7c <HAL_InitTick+0x6c>)
 8060b1e:	781b      	ldrb	r3, [r3, #0]
 8060b20:	2b00      	cmp	r3, #0
 8060b22:	d023      	beq.n	8060b6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8060b24:	4b16      	ldr	r3, [pc, #88]	; (8060b80 <HAL_InitTick+0x70>)
 8060b26:	681a      	ldr	r2, [r3, #0]
 8060b28:	4b14      	ldr	r3, [pc, #80]	; (8060b7c <HAL_InitTick+0x6c>)
 8060b2a:	781b      	ldrb	r3, [r3, #0]
 8060b2c:	4619      	mov	r1, r3
 8060b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8060b32:	fbb3 f3f1 	udiv	r3, r3, r1
 8060b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8060b3a:	4618      	mov	r0, r3
 8060b3c:	f000 f96d 	bl	8060e1a <HAL_SYSTICK_Config>
 8060b40:	4603      	mov	r3, r0
 8060b42:	2b00      	cmp	r3, #0
 8060b44:	d10f      	bne.n	8060b66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8060b46:	687b      	ldr	r3, [r7, #4]
 8060b48:	2b0f      	cmp	r3, #15
 8060b4a:	d809      	bhi.n	8060b60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8060b4c:	2200      	movs	r2, #0
 8060b4e:	6879      	ldr	r1, [r7, #4]
 8060b50:	f04f 30ff 	mov.w	r0, #4294967295
 8060b54:	f000 f937 	bl	8060dc6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8060b58:	4a0a      	ldr	r2, [pc, #40]	; (8060b84 <HAL_InitTick+0x74>)
 8060b5a:	687b      	ldr	r3, [r7, #4]
 8060b5c:	6013      	str	r3, [r2, #0]
 8060b5e:	e007      	b.n	8060b70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8060b60:	2301      	movs	r3, #1
 8060b62:	73fb      	strb	r3, [r7, #15]
 8060b64:	e004      	b.n	8060b70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8060b66:	2301      	movs	r3, #1
 8060b68:	73fb      	strb	r3, [r7, #15]
 8060b6a:	e001      	b.n	8060b70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8060b6c:	2301      	movs	r3, #1
 8060b6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8060b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8060b72:	4618      	mov	r0, r3
 8060b74:	3710      	adds	r7, #16
 8060b76:	46bd      	mov	sp, r7
 8060b78:	bd80      	pop	{r7, pc}
 8060b7a:	bf00      	nop
 8060b7c:	20000008 	.word	0x20000008
 8060b80:	20000000 	.word	0x20000000
 8060b84:	20000004 	.word	0x20000004

08060b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8060b88:	b480      	push	{r7}
 8060b8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8060b8c:	4b06      	ldr	r3, [pc, #24]	; (8060ba8 <HAL_IncTick+0x20>)
 8060b8e:	781b      	ldrb	r3, [r3, #0]
 8060b90:	461a      	mov	r2, r3
 8060b92:	4b06      	ldr	r3, [pc, #24]	; (8060bac <HAL_IncTick+0x24>)
 8060b94:	681b      	ldr	r3, [r3, #0]
 8060b96:	4413      	add	r3, r2
 8060b98:	4a04      	ldr	r2, [pc, #16]	; (8060bac <HAL_IncTick+0x24>)
 8060b9a:	6013      	str	r3, [r2, #0]
}
 8060b9c:	bf00      	nop
 8060b9e:	46bd      	mov	sp, r7
 8060ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060ba4:	4770      	bx	lr
 8060ba6:	bf00      	nop
 8060ba8:	20000008 	.word	0x20000008
 8060bac:	20000130 	.word	0x20000130

08060bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8060bb0:	b480      	push	{r7}
 8060bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8060bb4:	4b03      	ldr	r3, [pc, #12]	; (8060bc4 <HAL_GetTick+0x14>)
 8060bb6:	681b      	ldr	r3, [r3, #0]
}
 8060bb8:	4618      	mov	r0, r3
 8060bba:	46bd      	mov	sp, r7
 8060bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060bc0:	4770      	bx	lr
 8060bc2:	bf00      	nop
 8060bc4:	20000130 	.word	0x20000130

08060bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8060bc8:	b580      	push	{r7, lr}
 8060bca:	b084      	sub	sp, #16
 8060bcc:	af00      	add	r7, sp, #0
 8060bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8060bd0:	f7ff ffee 	bl	8060bb0 <HAL_GetTick>
 8060bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8060bd6:	687b      	ldr	r3, [r7, #4]
 8060bd8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8060bda:	68fb      	ldr	r3, [r7, #12]
 8060bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8060be0:	d005      	beq.n	8060bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8060be2:	4b0a      	ldr	r3, [pc, #40]	; (8060c0c <HAL_Delay+0x44>)
 8060be4:	781b      	ldrb	r3, [r3, #0]
 8060be6:	461a      	mov	r2, r3
 8060be8:	68fb      	ldr	r3, [r7, #12]
 8060bea:	4413      	add	r3, r2
 8060bec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8060bee:	bf00      	nop
 8060bf0:	f7ff ffde 	bl	8060bb0 <HAL_GetTick>
 8060bf4:	4602      	mov	r2, r0
 8060bf6:	68bb      	ldr	r3, [r7, #8]
 8060bf8:	1ad3      	subs	r3, r2, r3
 8060bfa:	68fa      	ldr	r2, [r7, #12]
 8060bfc:	429a      	cmp	r2, r3
 8060bfe:	d8f7      	bhi.n	8060bf0 <HAL_Delay+0x28>
  {
  }
}
 8060c00:	bf00      	nop
 8060c02:	bf00      	nop
 8060c04:	3710      	adds	r7, #16
 8060c06:	46bd      	mov	sp, r7
 8060c08:	bd80      	pop	{r7, pc}
 8060c0a:	bf00      	nop
 8060c0c:	20000008 	.word	0x20000008

08060c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8060c10:	b480      	push	{r7}
 8060c12:	b085      	sub	sp, #20
 8060c14:	af00      	add	r7, sp, #0
 8060c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8060c18:	687b      	ldr	r3, [r7, #4]
 8060c1a:	f003 0307 	and.w	r3, r3, #7
 8060c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8060c20:	4b0c      	ldr	r3, [pc, #48]	; (8060c54 <__NVIC_SetPriorityGrouping+0x44>)
 8060c22:	68db      	ldr	r3, [r3, #12]
 8060c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8060c26:	68ba      	ldr	r2, [r7, #8]
 8060c28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8060c2c:	4013      	ands	r3, r2
 8060c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8060c30:	68fb      	ldr	r3, [r7, #12]
 8060c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8060c34:	68bb      	ldr	r3, [r7, #8]
 8060c36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8060c38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8060c3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8060c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8060c42:	4a04      	ldr	r2, [pc, #16]	; (8060c54 <__NVIC_SetPriorityGrouping+0x44>)
 8060c44:	68bb      	ldr	r3, [r7, #8]
 8060c46:	60d3      	str	r3, [r2, #12]
}
 8060c48:	bf00      	nop
 8060c4a:	3714      	adds	r7, #20
 8060c4c:	46bd      	mov	sp, r7
 8060c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060c52:	4770      	bx	lr
 8060c54:	e000ed00 	.word	0xe000ed00

08060c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8060c58:	b480      	push	{r7}
 8060c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8060c5c:	4b04      	ldr	r3, [pc, #16]	; (8060c70 <__NVIC_GetPriorityGrouping+0x18>)
 8060c5e:	68db      	ldr	r3, [r3, #12]
 8060c60:	0a1b      	lsrs	r3, r3, #8
 8060c62:	f003 0307 	and.w	r3, r3, #7
}
 8060c66:	4618      	mov	r0, r3
 8060c68:	46bd      	mov	sp, r7
 8060c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060c6e:	4770      	bx	lr
 8060c70:	e000ed00 	.word	0xe000ed00

08060c74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8060c74:	b480      	push	{r7}
 8060c76:	b083      	sub	sp, #12
 8060c78:	af00      	add	r7, sp, #0
 8060c7a:	4603      	mov	r3, r0
 8060c7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8060c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8060c82:	2b00      	cmp	r3, #0
 8060c84:	db0b      	blt.n	8060c9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8060c86:	79fb      	ldrb	r3, [r7, #7]
 8060c88:	f003 021f 	and.w	r2, r3, #31
 8060c8c:	4907      	ldr	r1, [pc, #28]	; (8060cac <__NVIC_EnableIRQ+0x38>)
 8060c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8060c92:	095b      	lsrs	r3, r3, #5
 8060c94:	2001      	movs	r0, #1
 8060c96:	fa00 f202 	lsl.w	r2, r0, r2
 8060c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8060c9e:	bf00      	nop
 8060ca0:	370c      	adds	r7, #12
 8060ca2:	46bd      	mov	sp, r7
 8060ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060ca8:	4770      	bx	lr
 8060caa:	bf00      	nop
 8060cac:	e000e100 	.word	0xe000e100

08060cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8060cb0:	b480      	push	{r7}
 8060cb2:	b083      	sub	sp, #12
 8060cb4:	af00      	add	r7, sp, #0
 8060cb6:	4603      	mov	r3, r0
 8060cb8:	6039      	str	r1, [r7, #0]
 8060cba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8060cbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8060cc0:	2b00      	cmp	r3, #0
 8060cc2:	db0a      	blt.n	8060cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8060cc4:	683b      	ldr	r3, [r7, #0]
 8060cc6:	b2da      	uxtb	r2, r3
 8060cc8:	490c      	ldr	r1, [pc, #48]	; (8060cfc <__NVIC_SetPriority+0x4c>)
 8060cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8060cce:	0112      	lsls	r2, r2, #4
 8060cd0:	b2d2      	uxtb	r2, r2
 8060cd2:	440b      	add	r3, r1
 8060cd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8060cd8:	e00a      	b.n	8060cf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8060cda:	683b      	ldr	r3, [r7, #0]
 8060cdc:	b2da      	uxtb	r2, r3
 8060cde:	4908      	ldr	r1, [pc, #32]	; (8060d00 <__NVIC_SetPriority+0x50>)
 8060ce0:	79fb      	ldrb	r3, [r7, #7]
 8060ce2:	f003 030f 	and.w	r3, r3, #15
 8060ce6:	3b04      	subs	r3, #4
 8060ce8:	0112      	lsls	r2, r2, #4
 8060cea:	b2d2      	uxtb	r2, r2
 8060cec:	440b      	add	r3, r1
 8060cee:	761a      	strb	r2, [r3, #24]
}
 8060cf0:	bf00      	nop
 8060cf2:	370c      	adds	r7, #12
 8060cf4:	46bd      	mov	sp, r7
 8060cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060cfa:	4770      	bx	lr
 8060cfc:	e000e100 	.word	0xe000e100
 8060d00:	e000ed00 	.word	0xe000ed00

08060d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8060d04:	b480      	push	{r7}
 8060d06:	b089      	sub	sp, #36	; 0x24
 8060d08:	af00      	add	r7, sp, #0
 8060d0a:	60f8      	str	r0, [r7, #12]
 8060d0c:	60b9      	str	r1, [r7, #8]
 8060d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8060d10:	68fb      	ldr	r3, [r7, #12]
 8060d12:	f003 0307 	and.w	r3, r3, #7
 8060d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8060d18:	69fb      	ldr	r3, [r7, #28]
 8060d1a:	f1c3 0307 	rsb	r3, r3, #7
 8060d1e:	2b04      	cmp	r3, #4
 8060d20:	bf28      	it	cs
 8060d22:	2304      	movcs	r3, #4
 8060d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8060d26:	69fb      	ldr	r3, [r7, #28]
 8060d28:	3304      	adds	r3, #4
 8060d2a:	2b06      	cmp	r3, #6
 8060d2c:	d902      	bls.n	8060d34 <NVIC_EncodePriority+0x30>
 8060d2e:	69fb      	ldr	r3, [r7, #28]
 8060d30:	3b03      	subs	r3, #3
 8060d32:	e000      	b.n	8060d36 <NVIC_EncodePriority+0x32>
 8060d34:	2300      	movs	r3, #0
 8060d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8060d38:	f04f 32ff 	mov.w	r2, #4294967295
 8060d3c:	69bb      	ldr	r3, [r7, #24]
 8060d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8060d42:	43da      	mvns	r2, r3
 8060d44:	68bb      	ldr	r3, [r7, #8]
 8060d46:	401a      	ands	r2, r3
 8060d48:	697b      	ldr	r3, [r7, #20]
 8060d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8060d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8060d50:	697b      	ldr	r3, [r7, #20]
 8060d52:	fa01 f303 	lsl.w	r3, r1, r3
 8060d56:	43d9      	mvns	r1, r3
 8060d58:	687b      	ldr	r3, [r7, #4]
 8060d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8060d5c:	4313      	orrs	r3, r2
         );
}
 8060d5e:	4618      	mov	r0, r3
 8060d60:	3724      	adds	r7, #36	; 0x24
 8060d62:	46bd      	mov	sp, r7
 8060d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060d68:	4770      	bx	lr
	...

08060d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8060d6c:	b580      	push	{r7, lr}
 8060d6e:	b082      	sub	sp, #8
 8060d70:	af00      	add	r7, sp, #0
 8060d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8060d74:	687b      	ldr	r3, [r7, #4]
 8060d76:	3b01      	subs	r3, #1
 8060d78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8060d7c:	d301      	bcc.n	8060d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8060d7e:	2301      	movs	r3, #1
 8060d80:	e00f      	b.n	8060da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8060d82:	4a0a      	ldr	r2, [pc, #40]	; (8060dac <SysTick_Config+0x40>)
 8060d84:	687b      	ldr	r3, [r7, #4]
 8060d86:	3b01      	subs	r3, #1
 8060d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8060d8a:	210f      	movs	r1, #15
 8060d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8060d90:	f7ff ff8e 	bl	8060cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8060d94:	4b05      	ldr	r3, [pc, #20]	; (8060dac <SysTick_Config+0x40>)
 8060d96:	2200      	movs	r2, #0
 8060d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8060d9a:	4b04      	ldr	r3, [pc, #16]	; (8060dac <SysTick_Config+0x40>)
 8060d9c:	2207      	movs	r2, #7
 8060d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8060da0:	2300      	movs	r3, #0
}
 8060da2:	4618      	mov	r0, r3
 8060da4:	3708      	adds	r7, #8
 8060da6:	46bd      	mov	sp, r7
 8060da8:	bd80      	pop	{r7, pc}
 8060daa:	bf00      	nop
 8060dac:	e000e010 	.word	0xe000e010

08060db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8060db0:	b580      	push	{r7, lr}
 8060db2:	b082      	sub	sp, #8
 8060db4:	af00      	add	r7, sp, #0
 8060db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8060db8:	6878      	ldr	r0, [r7, #4]
 8060dba:	f7ff ff29 	bl	8060c10 <__NVIC_SetPriorityGrouping>
}
 8060dbe:	bf00      	nop
 8060dc0:	3708      	adds	r7, #8
 8060dc2:	46bd      	mov	sp, r7
 8060dc4:	bd80      	pop	{r7, pc}

08060dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8060dc6:	b580      	push	{r7, lr}
 8060dc8:	b086      	sub	sp, #24
 8060dca:	af00      	add	r7, sp, #0
 8060dcc:	4603      	mov	r3, r0
 8060dce:	60b9      	str	r1, [r7, #8]
 8060dd0:	607a      	str	r2, [r7, #4]
 8060dd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8060dd4:	2300      	movs	r3, #0
 8060dd6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8060dd8:	f7ff ff3e 	bl	8060c58 <__NVIC_GetPriorityGrouping>
 8060ddc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8060dde:	687a      	ldr	r2, [r7, #4]
 8060de0:	68b9      	ldr	r1, [r7, #8]
 8060de2:	6978      	ldr	r0, [r7, #20]
 8060de4:	f7ff ff8e 	bl	8060d04 <NVIC_EncodePriority>
 8060de8:	4602      	mov	r2, r0
 8060dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8060dee:	4611      	mov	r1, r2
 8060df0:	4618      	mov	r0, r3
 8060df2:	f7ff ff5d 	bl	8060cb0 <__NVIC_SetPriority>
}
 8060df6:	bf00      	nop
 8060df8:	3718      	adds	r7, #24
 8060dfa:	46bd      	mov	sp, r7
 8060dfc:	bd80      	pop	{r7, pc}

08060dfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8060dfe:	b580      	push	{r7, lr}
 8060e00:	b082      	sub	sp, #8
 8060e02:	af00      	add	r7, sp, #0
 8060e04:	4603      	mov	r3, r0
 8060e06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8060e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8060e0c:	4618      	mov	r0, r3
 8060e0e:	f7ff ff31 	bl	8060c74 <__NVIC_EnableIRQ>
}
 8060e12:	bf00      	nop
 8060e14:	3708      	adds	r7, #8
 8060e16:	46bd      	mov	sp, r7
 8060e18:	bd80      	pop	{r7, pc}

08060e1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8060e1a:	b580      	push	{r7, lr}
 8060e1c:	b082      	sub	sp, #8
 8060e1e:	af00      	add	r7, sp, #0
 8060e20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8060e22:	6878      	ldr	r0, [r7, #4]
 8060e24:	f7ff ffa2 	bl	8060d6c <SysTick_Config>
 8060e28:	4603      	mov	r3, r0
}
 8060e2a:	4618      	mov	r0, r3
 8060e2c:	3708      	adds	r7, #8
 8060e2e:	46bd      	mov	sp, r7
 8060e30:	bd80      	pop	{r7, pc}

08060e32 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8060e32:	b480      	push	{r7}
 8060e34:	b085      	sub	sp, #20
 8060e36:	af00      	add	r7, sp, #0
 8060e38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8060e3a:	2300      	movs	r3, #0
 8060e3c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8060e3e:	687b      	ldr	r3, [r7, #4]
 8060e40:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8060e44:	b2db      	uxtb	r3, r3
 8060e46:	2b02      	cmp	r3, #2
 8060e48:	d008      	beq.n	8060e5c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8060e4a:	687b      	ldr	r3, [r7, #4]
 8060e4c:	2204      	movs	r2, #4
 8060e4e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8060e50:	687b      	ldr	r3, [r7, #4]
 8060e52:	2200      	movs	r2, #0
 8060e54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8060e58:	2301      	movs	r3, #1
 8060e5a:	e022      	b.n	8060ea2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8060e5c:	687b      	ldr	r3, [r7, #4]
 8060e5e:	681b      	ldr	r3, [r3, #0]
 8060e60:	681a      	ldr	r2, [r3, #0]
 8060e62:	687b      	ldr	r3, [r7, #4]
 8060e64:	681b      	ldr	r3, [r3, #0]
 8060e66:	f022 020e 	bic.w	r2, r2, #14
 8060e6a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8060e6c:	687b      	ldr	r3, [r7, #4]
 8060e6e:	681b      	ldr	r3, [r3, #0]
 8060e70:	681a      	ldr	r2, [r3, #0]
 8060e72:	687b      	ldr	r3, [r7, #4]
 8060e74:	681b      	ldr	r3, [r3, #0]
 8060e76:	f022 0201 	bic.w	r2, r2, #1
 8060e7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8060e7c:	687b      	ldr	r3, [r7, #4]
 8060e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8060e80:	f003 021c 	and.w	r2, r3, #28
 8060e84:	687b      	ldr	r3, [r7, #4]
 8060e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8060e88:	2101      	movs	r1, #1
 8060e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8060e8e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8060e90:	687b      	ldr	r3, [r7, #4]
 8060e92:	2201      	movs	r2, #1
 8060e94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8060e98:	687b      	ldr	r3, [r7, #4]
 8060e9a:	2200      	movs	r2, #0
 8060e9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8060ea0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8060ea2:	4618      	mov	r0, r3
 8060ea4:	3714      	adds	r7, #20
 8060ea6:	46bd      	mov	sp, r7
 8060ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8060eac:	4770      	bx	lr

08060eae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8060eae:	b580      	push	{r7, lr}
 8060eb0:	b084      	sub	sp, #16
 8060eb2:	af00      	add	r7, sp, #0
 8060eb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8060eb6:	2300      	movs	r3, #0
 8060eb8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8060eba:	687b      	ldr	r3, [r7, #4]
 8060ebc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8060ec0:	b2db      	uxtb	r3, r3
 8060ec2:	2b02      	cmp	r3, #2
 8060ec4:	d005      	beq.n	8060ed2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8060ec6:	687b      	ldr	r3, [r7, #4]
 8060ec8:	2204      	movs	r2, #4
 8060eca:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8060ecc:	2301      	movs	r3, #1
 8060ece:	73fb      	strb	r3, [r7, #15]
 8060ed0:	e029      	b.n	8060f26 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8060ed2:	687b      	ldr	r3, [r7, #4]
 8060ed4:	681b      	ldr	r3, [r3, #0]
 8060ed6:	681a      	ldr	r2, [r3, #0]
 8060ed8:	687b      	ldr	r3, [r7, #4]
 8060eda:	681b      	ldr	r3, [r3, #0]
 8060edc:	f022 020e 	bic.w	r2, r2, #14
 8060ee0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8060ee2:	687b      	ldr	r3, [r7, #4]
 8060ee4:	681b      	ldr	r3, [r3, #0]
 8060ee6:	681a      	ldr	r2, [r3, #0]
 8060ee8:	687b      	ldr	r3, [r7, #4]
 8060eea:	681b      	ldr	r3, [r3, #0]
 8060eec:	f022 0201 	bic.w	r2, r2, #1
 8060ef0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8060ef2:	687b      	ldr	r3, [r7, #4]
 8060ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8060ef6:	f003 021c 	and.w	r2, r3, #28
 8060efa:	687b      	ldr	r3, [r7, #4]
 8060efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8060efe:	2101      	movs	r1, #1
 8060f00:	fa01 f202 	lsl.w	r2, r1, r2
 8060f04:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8060f06:	687b      	ldr	r3, [r7, #4]
 8060f08:	2201      	movs	r2, #1
 8060f0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8060f0e:	687b      	ldr	r3, [r7, #4]
 8060f10:	2200      	movs	r2, #0
 8060f12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8060f16:	687b      	ldr	r3, [r7, #4]
 8060f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8060f1a:	2b00      	cmp	r3, #0
 8060f1c:	d003      	beq.n	8060f26 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8060f1e:	687b      	ldr	r3, [r7, #4]
 8060f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8060f22:	6878      	ldr	r0, [r7, #4]
 8060f24:	4798      	blx	r3
    }
  }
  return status;
 8060f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8060f28:	4618      	mov	r0, r3
 8060f2a:	3710      	adds	r7, #16
 8060f2c:	46bd      	mov	sp, r7
 8060f2e:	bd80      	pop	{r7, pc}

08060f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8060f30:	b480      	push	{r7}
 8060f32:	b087      	sub	sp, #28
 8060f34:	af00      	add	r7, sp, #0
 8060f36:	6078      	str	r0, [r7, #4]
 8060f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8060f3a:	2300      	movs	r3, #0
 8060f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8060f3e:	e17f      	b.n	8061240 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8060f40:	683b      	ldr	r3, [r7, #0]
 8060f42:	681a      	ldr	r2, [r3, #0]
 8060f44:	2101      	movs	r1, #1
 8060f46:	697b      	ldr	r3, [r7, #20]
 8060f48:	fa01 f303 	lsl.w	r3, r1, r3
 8060f4c:	4013      	ands	r3, r2
 8060f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8060f50:	68fb      	ldr	r3, [r7, #12]
 8060f52:	2b00      	cmp	r3, #0
 8060f54:	f000 8171 	beq.w	806123a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8060f58:	683b      	ldr	r3, [r7, #0]
 8060f5a:	685b      	ldr	r3, [r3, #4]
 8060f5c:	2b01      	cmp	r3, #1
 8060f5e:	d00b      	beq.n	8060f78 <HAL_GPIO_Init+0x48>
 8060f60:	683b      	ldr	r3, [r7, #0]
 8060f62:	685b      	ldr	r3, [r3, #4]
 8060f64:	2b02      	cmp	r3, #2
 8060f66:	d007      	beq.n	8060f78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8060f68:	683b      	ldr	r3, [r7, #0]
 8060f6a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8060f6c:	2b11      	cmp	r3, #17
 8060f6e:	d003      	beq.n	8060f78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8060f70:	683b      	ldr	r3, [r7, #0]
 8060f72:	685b      	ldr	r3, [r3, #4]
 8060f74:	2b12      	cmp	r3, #18
 8060f76:	d130      	bne.n	8060fda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8060f78:	687b      	ldr	r3, [r7, #4]
 8060f7a:	689b      	ldr	r3, [r3, #8]
 8060f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8060f7e:	697b      	ldr	r3, [r7, #20]
 8060f80:	005b      	lsls	r3, r3, #1
 8060f82:	2203      	movs	r2, #3
 8060f84:	fa02 f303 	lsl.w	r3, r2, r3
 8060f88:	43db      	mvns	r3, r3
 8060f8a:	693a      	ldr	r2, [r7, #16]
 8060f8c:	4013      	ands	r3, r2
 8060f8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8060f90:	683b      	ldr	r3, [r7, #0]
 8060f92:	68da      	ldr	r2, [r3, #12]
 8060f94:	697b      	ldr	r3, [r7, #20]
 8060f96:	005b      	lsls	r3, r3, #1
 8060f98:	fa02 f303 	lsl.w	r3, r2, r3
 8060f9c:	693a      	ldr	r2, [r7, #16]
 8060f9e:	4313      	orrs	r3, r2
 8060fa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8060fa2:	687b      	ldr	r3, [r7, #4]
 8060fa4:	693a      	ldr	r2, [r7, #16]
 8060fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8060fa8:	687b      	ldr	r3, [r7, #4]
 8060faa:	685b      	ldr	r3, [r3, #4]
 8060fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8060fae:	2201      	movs	r2, #1
 8060fb0:	697b      	ldr	r3, [r7, #20]
 8060fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8060fb6:	43db      	mvns	r3, r3
 8060fb8:	693a      	ldr	r2, [r7, #16]
 8060fba:	4013      	ands	r3, r2
 8060fbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8060fbe:	683b      	ldr	r3, [r7, #0]
 8060fc0:	685b      	ldr	r3, [r3, #4]
 8060fc2:	091b      	lsrs	r3, r3, #4
 8060fc4:	f003 0201 	and.w	r2, r3, #1
 8060fc8:	697b      	ldr	r3, [r7, #20]
 8060fca:	fa02 f303 	lsl.w	r3, r2, r3
 8060fce:	693a      	ldr	r2, [r7, #16]
 8060fd0:	4313      	orrs	r3, r2
 8060fd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8060fd4:	687b      	ldr	r3, [r7, #4]
 8060fd6:	693a      	ldr	r2, [r7, #16]
 8060fd8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8060fda:	683b      	ldr	r3, [r7, #0]
 8060fdc:	685b      	ldr	r3, [r3, #4]
 8060fde:	f003 0303 	and.w	r3, r3, #3
 8060fe2:	2b03      	cmp	r3, #3
 8060fe4:	d118      	bne.n	8061018 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8060fe6:	687b      	ldr	r3, [r7, #4]
 8060fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8060fea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8060fec:	2201      	movs	r2, #1
 8060fee:	697b      	ldr	r3, [r7, #20]
 8060ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8060ff4:	43db      	mvns	r3, r3
 8060ff6:	693a      	ldr	r2, [r7, #16]
 8060ff8:	4013      	ands	r3, r2
 8060ffa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8060ffc:	683b      	ldr	r3, [r7, #0]
 8060ffe:	685b      	ldr	r3, [r3, #4]
 8061000:	08db      	lsrs	r3, r3, #3
 8061002:	f003 0201 	and.w	r2, r3, #1
 8061006:	697b      	ldr	r3, [r7, #20]
 8061008:	fa02 f303 	lsl.w	r3, r2, r3
 806100c:	693a      	ldr	r2, [r7, #16]
 806100e:	4313      	orrs	r3, r2
 8061010:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8061012:	687b      	ldr	r3, [r7, #4]
 8061014:	693a      	ldr	r2, [r7, #16]
 8061016:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8061018:	687b      	ldr	r3, [r7, #4]
 806101a:	68db      	ldr	r3, [r3, #12]
 806101c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 806101e:	697b      	ldr	r3, [r7, #20]
 8061020:	005b      	lsls	r3, r3, #1
 8061022:	2203      	movs	r2, #3
 8061024:	fa02 f303 	lsl.w	r3, r2, r3
 8061028:	43db      	mvns	r3, r3
 806102a:	693a      	ldr	r2, [r7, #16]
 806102c:	4013      	ands	r3, r2
 806102e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8061030:	683b      	ldr	r3, [r7, #0]
 8061032:	689a      	ldr	r2, [r3, #8]
 8061034:	697b      	ldr	r3, [r7, #20]
 8061036:	005b      	lsls	r3, r3, #1
 8061038:	fa02 f303 	lsl.w	r3, r2, r3
 806103c:	693a      	ldr	r2, [r7, #16]
 806103e:	4313      	orrs	r3, r2
 8061040:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8061042:	687b      	ldr	r3, [r7, #4]
 8061044:	693a      	ldr	r2, [r7, #16]
 8061046:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8061048:	683b      	ldr	r3, [r7, #0]
 806104a:	685b      	ldr	r3, [r3, #4]
 806104c:	2b02      	cmp	r3, #2
 806104e:	d003      	beq.n	8061058 <HAL_GPIO_Init+0x128>
 8061050:	683b      	ldr	r3, [r7, #0]
 8061052:	685b      	ldr	r3, [r3, #4]
 8061054:	2b12      	cmp	r3, #18
 8061056:	d123      	bne.n	80610a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8061058:	697b      	ldr	r3, [r7, #20]
 806105a:	08da      	lsrs	r2, r3, #3
 806105c:	687b      	ldr	r3, [r7, #4]
 806105e:	3208      	adds	r2, #8
 8061060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8061064:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8061066:	697b      	ldr	r3, [r7, #20]
 8061068:	f003 0307 	and.w	r3, r3, #7
 806106c:	009b      	lsls	r3, r3, #2
 806106e:	220f      	movs	r2, #15
 8061070:	fa02 f303 	lsl.w	r3, r2, r3
 8061074:	43db      	mvns	r3, r3
 8061076:	693a      	ldr	r2, [r7, #16]
 8061078:	4013      	ands	r3, r2
 806107a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 806107c:	683b      	ldr	r3, [r7, #0]
 806107e:	691a      	ldr	r2, [r3, #16]
 8061080:	697b      	ldr	r3, [r7, #20]
 8061082:	f003 0307 	and.w	r3, r3, #7
 8061086:	009b      	lsls	r3, r3, #2
 8061088:	fa02 f303 	lsl.w	r3, r2, r3
 806108c:	693a      	ldr	r2, [r7, #16]
 806108e:	4313      	orrs	r3, r2
 8061090:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8061092:	697b      	ldr	r3, [r7, #20]
 8061094:	08da      	lsrs	r2, r3, #3
 8061096:	687b      	ldr	r3, [r7, #4]
 8061098:	3208      	adds	r2, #8
 806109a:	6939      	ldr	r1, [r7, #16]
 806109c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80610a0:	687b      	ldr	r3, [r7, #4]
 80610a2:	681b      	ldr	r3, [r3, #0]
 80610a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80610a6:	697b      	ldr	r3, [r7, #20]
 80610a8:	005b      	lsls	r3, r3, #1
 80610aa:	2203      	movs	r2, #3
 80610ac:	fa02 f303 	lsl.w	r3, r2, r3
 80610b0:	43db      	mvns	r3, r3
 80610b2:	693a      	ldr	r2, [r7, #16]
 80610b4:	4013      	ands	r3, r2
 80610b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80610b8:	683b      	ldr	r3, [r7, #0]
 80610ba:	685b      	ldr	r3, [r3, #4]
 80610bc:	f003 0203 	and.w	r2, r3, #3
 80610c0:	697b      	ldr	r3, [r7, #20]
 80610c2:	005b      	lsls	r3, r3, #1
 80610c4:	fa02 f303 	lsl.w	r3, r2, r3
 80610c8:	693a      	ldr	r2, [r7, #16]
 80610ca:	4313      	orrs	r3, r2
 80610cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80610ce:	687b      	ldr	r3, [r7, #4]
 80610d0:	693a      	ldr	r2, [r7, #16]
 80610d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80610d4:	683b      	ldr	r3, [r7, #0]
 80610d6:	685b      	ldr	r3, [r3, #4]
 80610d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80610dc:	2b00      	cmp	r3, #0
 80610de:	f000 80ac 	beq.w	806123a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80610e2:	4b5f      	ldr	r3, [pc, #380]	; (8061260 <HAL_GPIO_Init+0x330>)
 80610e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80610e6:	4a5e      	ldr	r2, [pc, #376]	; (8061260 <HAL_GPIO_Init+0x330>)
 80610e8:	f043 0301 	orr.w	r3, r3, #1
 80610ec:	6613      	str	r3, [r2, #96]	; 0x60
 80610ee:	4b5c      	ldr	r3, [pc, #368]	; (8061260 <HAL_GPIO_Init+0x330>)
 80610f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80610f2:	f003 0301 	and.w	r3, r3, #1
 80610f6:	60bb      	str	r3, [r7, #8]
 80610f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80610fa:	4a5a      	ldr	r2, [pc, #360]	; (8061264 <HAL_GPIO_Init+0x334>)
 80610fc:	697b      	ldr	r3, [r7, #20]
 80610fe:	089b      	lsrs	r3, r3, #2
 8061100:	3302      	adds	r3, #2
 8061102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8061106:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8061108:	697b      	ldr	r3, [r7, #20]
 806110a:	f003 0303 	and.w	r3, r3, #3
 806110e:	009b      	lsls	r3, r3, #2
 8061110:	220f      	movs	r2, #15
 8061112:	fa02 f303 	lsl.w	r3, r2, r3
 8061116:	43db      	mvns	r3, r3
 8061118:	693a      	ldr	r2, [r7, #16]
 806111a:	4013      	ands	r3, r2
 806111c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 806111e:	687b      	ldr	r3, [r7, #4]
 8061120:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8061124:	d025      	beq.n	8061172 <HAL_GPIO_Init+0x242>
 8061126:	687b      	ldr	r3, [r7, #4]
 8061128:	4a4f      	ldr	r2, [pc, #316]	; (8061268 <HAL_GPIO_Init+0x338>)
 806112a:	4293      	cmp	r3, r2
 806112c:	d01f      	beq.n	806116e <HAL_GPIO_Init+0x23e>
 806112e:	687b      	ldr	r3, [r7, #4]
 8061130:	4a4e      	ldr	r2, [pc, #312]	; (806126c <HAL_GPIO_Init+0x33c>)
 8061132:	4293      	cmp	r3, r2
 8061134:	d019      	beq.n	806116a <HAL_GPIO_Init+0x23a>
 8061136:	687b      	ldr	r3, [r7, #4]
 8061138:	4a4d      	ldr	r2, [pc, #308]	; (8061270 <HAL_GPIO_Init+0x340>)
 806113a:	4293      	cmp	r3, r2
 806113c:	d013      	beq.n	8061166 <HAL_GPIO_Init+0x236>
 806113e:	687b      	ldr	r3, [r7, #4]
 8061140:	4a4c      	ldr	r2, [pc, #304]	; (8061274 <HAL_GPIO_Init+0x344>)
 8061142:	4293      	cmp	r3, r2
 8061144:	d00d      	beq.n	8061162 <HAL_GPIO_Init+0x232>
 8061146:	687b      	ldr	r3, [r7, #4]
 8061148:	4a4b      	ldr	r2, [pc, #300]	; (8061278 <HAL_GPIO_Init+0x348>)
 806114a:	4293      	cmp	r3, r2
 806114c:	d007      	beq.n	806115e <HAL_GPIO_Init+0x22e>
 806114e:	687b      	ldr	r3, [r7, #4]
 8061150:	4a4a      	ldr	r2, [pc, #296]	; (806127c <HAL_GPIO_Init+0x34c>)
 8061152:	4293      	cmp	r3, r2
 8061154:	d101      	bne.n	806115a <HAL_GPIO_Init+0x22a>
 8061156:	2306      	movs	r3, #6
 8061158:	e00c      	b.n	8061174 <HAL_GPIO_Init+0x244>
 806115a:	2307      	movs	r3, #7
 806115c:	e00a      	b.n	8061174 <HAL_GPIO_Init+0x244>
 806115e:	2305      	movs	r3, #5
 8061160:	e008      	b.n	8061174 <HAL_GPIO_Init+0x244>
 8061162:	2304      	movs	r3, #4
 8061164:	e006      	b.n	8061174 <HAL_GPIO_Init+0x244>
 8061166:	2303      	movs	r3, #3
 8061168:	e004      	b.n	8061174 <HAL_GPIO_Init+0x244>
 806116a:	2302      	movs	r3, #2
 806116c:	e002      	b.n	8061174 <HAL_GPIO_Init+0x244>
 806116e:	2301      	movs	r3, #1
 8061170:	e000      	b.n	8061174 <HAL_GPIO_Init+0x244>
 8061172:	2300      	movs	r3, #0
 8061174:	697a      	ldr	r2, [r7, #20]
 8061176:	f002 0203 	and.w	r2, r2, #3
 806117a:	0092      	lsls	r2, r2, #2
 806117c:	4093      	lsls	r3, r2
 806117e:	693a      	ldr	r2, [r7, #16]
 8061180:	4313      	orrs	r3, r2
 8061182:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8061184:	4937      	ldr	r1, [pc, #220]	; (8061264 <HAL_GPIO_Init+0x334>)
 8061186:	697b      	ldr	r3, [r7, #20]
 8061188:	089b      	lsrs	r3, r3, #2
 806118a:	3302      	adds	r3, #2
 806118c:	693a      	ldr	r2, [r7, #16]
 806118e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8061192:	4b3b      	ldr	r3, [pc, #236]	; (8061280 <HAL_GPIO_Init+0x350>)
 8061194:	681b      	ldr	r3, [r3, #0]
 8061196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8061198:	68fb      	ldr	r3, [r7, #12]
 806119a:	43db      	mvns	r3, r3
 806119c:	693a      	ldr	r2, [r7, #16]
 806119e:	4013      	ands	r3, r2
 80611a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80611a2:	683b      	ldr	r3, [r7, #0]
 80611a4:	685b      	ldr	r3, [r3, #4]
 80611a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80611aa:	2b00      	cmp	r3, #0
 80611ac:	d003      	beq.n	80611b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80611ae:	693a      	ldr	r2, [r7, #16]
 80611b0:	68fb      	ldr	r3, [r7, #12]
 80611b2:	4313      	orrs	r3, r2
 80611b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80611b6:	4a32      	ldr	r2, [pc, #200]	; (8061280 <HAL_GPIO_Init+0x350>)
 80611b8:	693b      	ldr	r3, [r7, #16]
 80611ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80611bc:	4b30      	ldr	r3, [pc, #192]	; (8061280 <HAL_GPIO_Init+0x350>)
 80611be:	685b      	ldr	r3, [r3, #4]
 80611c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80611c2:	68fb      	ldr	r3, [r7, #12]
 80611c4:	43db      	mvns	r3, r3
 80611c6:	693a      	ldr	r2, [r7, #16]
 80611c8:	4013      	ands	r3, r2
 80611ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80611cc:	683b      	ldr	r3, [r7, #0]
 80611ce:	685b      	ldr	r3, [r3, #4]
 80611d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80611d4:	2b00      	cmp	r3, #0
 80611d6:	d003      	beq.n	80611e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80611d8:	693a      	ldr	r2, [r7, #16]
 80611da:	68fb      	ldr	r3, [r7, #12]
 80611dc:	4313      	orrs	r3, r2
 80611de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80611e0:	4a27      	ldr	r2, [pc, #156]	; (8061280 <HAL_GPIO_Init+0x350>)
 80611e2:	693b      	ldr	r3, [r7, #16]
 80611e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80611e6:	4b26      	ldr	r3, [pc, #152]	; (8061280 <HAL_GPIO_Init+0x350>)
 80611e8:	689b      	ldr	r3, [r3, #8]
 80611ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80611ec:	68fb      	ldr	r3, [r7, #12]
 80611ee:	43db      	mvns	r3, r3
 80611f0:	693a      	ldr	r2, [r7, #16]
 80611f2:	4013      	ands	r3, r2
 80611f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80611f6:	683b      	ldr	r3, [r7, #0]
 80611f8:	685b      	ldr	r3, [r3, #4]
 80611fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80611fe:	2b00      	cmp	r3, #0
 8061200:	d003      	beq.n	806120a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8061202:	693a      	ldr	r2, [r7, #16]
 8061204:	68fb      	ldr	r3, [r7, #12]
 8061206:	4313      	orrs	r3, r2
 8061208:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 806120a:	4a1d      	ldr	r2, [pc, #116]	; (8061280 <HAL_GPIO_Init+0x350>)
 806120c:	693b      	ldr	r3, [r7, #16]
 806120e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8061210:	4b1b      	ldr	r3, [pc, #108]	; (8061280 <HAL_GPIO_Init+0x350>)
 8061212:	68db      	ldr	r3, [r3, #12]
 8061214:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8061216:	68fb      	ldr	r3, [r7, #12]
 8061218:	43db      	mvns	r3, r3
 806121a:	693a      	ldr	r2, [r7, #16]
 806121c:	4013      	ands	r3, r2
 806121e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8061220:	683b      	ldr	r3, [r7, #0]
 8061222:	685b      	ldr	r3, [r3, #4]
 8061224:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8061228:	2b00      	cmp	r3, #0
 806122a:	d003      	beq.n	8061234 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 806122c:	693a      	ldr	r2, [r7, #16]
 806122e:	68fb      	ldr	r3, [r7, #12]
 8061230:	4313      	orrs	r3, r2
 8061232:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8061234:	4a12      	ldr	r2, [pc, #72]	; (8061280 <HAL_GPIO_Init+0x350>)
 8061236:	693b      	ldr	r3, [r7, #16]
 8061238:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 806123a:	697b      	ldr	r3, [r7, #20]
 806123c:	3301      	adds	r3, #1
 806123e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8061240:	683b      	ldr	r3, [r7, #0]
 8061242:	681a      	ldr	r2, [r3, #0]
 8061244:	697b      	ldr	r3, [r7, #20]
 8061246:	fa22 f303 	lsr.w	r3, r2, r3
 806124a:	2b00      	cmp	r3, #0
 806124c:	f47f ae78 	bne.w	8060f40 <HAL_GPIO_Init+0x10>
  }
}
 8061250:	bf00      	nop
 8061252:	bf00      	nop
 8061254:	371c      	adds	r7, #28
 8061256:	46bd      	mov	sp, r7
 8061258:	f85d 7b04 	ldr.w	r7, [sp], #4
 806125c:	4770      	bx	lr
 806125e:	bf00      	nop
 8061260:	40021000 	.word	0x40021000
 8061264:	40010000 	.word	0x40010000
 8061268:	48000400 	.word	0x48000400
 806126c:	48000800 	.word	0x48000800
 8061270:	48000c00 	.word	0x48000c00
 8061274:	48001000 	.word	0x48001000
 8061278:	48001400 	.word	0x48001400
 806127c:	48001800 	.word	0x48001800
 8061280:	40010400 	.word	0x40010400

08061284 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8061284:	b480      	push	{r7}
 8061286:	b083      	sub	sp, #12
 8061288:	af00      	add	r7, sp, #0
 806128a:	6078      	str	r0, [r7, #4]
 806128c:	460b      	mov	r3, r1
 806128e:	807b      	strh	r3, [r7, #2]
 8061290:	4613      	mov	r3, r2
 8061292:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8061294:	787b      	ldrb	r3, [r7, #1]
 8061296:	2b00      	cmp	r3, #0
 8061298:	d003      	beq.n	80612a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 806129a:	887a      	ldrh	r2, [r7, #2]
 806129c:	687b      	ldr	r3, [r7, #4]
 806129e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80612a0:	e002      	b.n	80612a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80612a2:	887a      	ldrh	r2, [r7, #2]
 80612a4:	687b      	ldr	r3, [r7, #4]
 80612a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80612a8:	bf00      	nop
 80612aa:	370c      	adds	r7, #12
 80612ac:	46bd      	mov	sp, r7
 80612ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80612b2:	4770      	bx	lr

080612b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80612b4:	b480      	push	{r7}
 80612b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80612b8:	4b04      	ldr	r3, [pc, #16]	; (80612cc <HAL_PWREx_GetVoltageRange+0x18>)
 80612ba:	681b      	ldr	r3, [r3, #0]
 80612bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80612c0:	4618      	mov	r0, r3
 80612c2:	46bd      	mov	sp, r7
 80612c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80612c8:	4770      	bx	lr
 80612ca:	bf00      	nop
 80612cc:	40007000 	.word	0x40007000

080612d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80612d0:	b480      	push	{r7}
 80612d2:	b085      	sub	sp, #20
 80612d4:	af00      	add	r7, sp, #0
 80612d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80612d8:	687b      	ldr	r3, [r7, #4]
 80612da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80612de:	d130      	bne.n	8061342 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80612e0:	4b23      	ldr	r3, [pc, #140]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80612e2:	681b      	ldr	r3, [r3, #0]
 80612e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80612e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80612ec:	d038      	beq.n	8061360 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80612ee:	4b20      	ldr	r3, [pc, #128]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80612f0:	681b      	ldr	r3, [r3, #0]
 80612f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80612f6:	4a1e      	ldr	r2, [pc, #120]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80612f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80612fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80612fe:	4b1d      	ldr	r3, [pc, #116]	; (8061374 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8061300:	681b      	ldr	r3, [r3, #0]
 8061302:	2232      	movs	r2, #50	; 0x32
 8061304:	fb02 f303 	mul.w	r3, r2, r3
 8061308:	4a1b      	ldr	r2, [pc, #108]	; (8061378 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 806130a:	fba2 2303 	umull	r2, r3, r2, r3
 806130e:	0c9b      	lsrs	r3, r3, #18
 8061310:	3301      	adds	r3, #1
 8061312:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8061314:	e002      	b.n	806131c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8061316:	68fb      	ldr	r3, [r7, #12]
 8061318:	3b01      	subs	r3, #1
 806131a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 806131c:	4b14      	ldr	r3, [pc, #80]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 806131e:	695b      	ldr	r3, [r3, #20]
 8061320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8061324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8061328:	d102      	bne.n	8061330 <HAL_PWREx_ControlVoltageScaling+0x60>
 806132a:	68fb      	ldr	r3, [r7, #12]
 806132c:	2b00      	cmp	r3, #0
 806132e:	d1f2      	bne.n	8061316 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8061330:	4b0f      	ldr	r3, [pc, #60]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8061332:	695b      	ldr	r3, [r3, #20]
 8061334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8061338:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 806133c:	d110      	bne.n	8061360 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 806133e:	2303      	movs	r3, #3
 8061340:	e00f      	b.n	8061362 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8061342:	4b0b      	ldr	r3, [pc, #44]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8061344:	681b      	ldr	r3, [r3, #0]
 8061346:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 806134a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 806134e:	d007      	beq.n	8061360 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8061350:	4b07      	ldr	r3, [pc, #28]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8061352:	681b      	ldr	r3, [r3, #0]
 8061354:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8061358:	4a05      	ldr	r2, [pc, #20]	; (8061370 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 806135a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 806135e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8061360:	2300      	movs	r3, #0
}
 8061362:	4618      	mov	r0, r3
 8061364:	3714      	adds	r7, #20
 8061366:	46bd      	mov	sp, r7
 8061368:	f85d 7b04 	ldr.w	r7, [sp], #4
 806136c:	4770      	bx	lr
 806136e:	bf00      	nop
 8061370:	40007000 	.word	0x40007000
 8061374:	20000000 	.word	0x20000000
 8061378:	431bde83 	.word	0x431bde83

0806137c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 806137c:	b580      	push	{r7, lr}
 806137e:	b088      	sub	sp, #32
 8061380:	af00      	add	r7, sp, #0
 8061382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8061384:	687b      	ldr	r3, [r7, #4]
 8061386:	2b00      	cmp	r3, #0
 8061388:	d101      	bne.n	806138e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 806138a:	2301      	movs	r3, #1
 806138c:	e3d4      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 806138e:	4ba1      	ldr	r3, [pc, #644]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061390:	689b      	ldr	r3, [r3, #8]
 8061392:	f003 030c 	and.w	r3, r3, #12
 8061396:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8061398:	4b9e      	ldr	r3, [pc, #632]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806139a:	68db      	ldr	r3, [r3, #12]
 806139c:	f003 0303 	and.w	r3, r3, #3
 80613a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80613a2:	687b      	ldr	r3, [r7, #4]
 80613a4:	681b      	ldr	r3, [r3, #0]
 80613a6:	f003 0310 	and.w	r3, r3, #16
 80613aa:	2b00      	cmp	r3, #0
 80613ac:	f000 80e4 	beq.w	8061578 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80613b0:	69bb      	ldr	r3, [r7, #24]
 80613b2:	2b00      	cmp	r3, #0
 80613b4:	d007      	beq.n	80613c6 <HAL_RCC_OscConfig+0x4a>
 80613b6:	69bb      	ldr	r3, [r7, #24]
 80613b8:	2b0c      	cmp	r3, #12
 80613ba:	f040 808b 	bne.w	80614d4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80613be:	697b      	ldr	r3, [r7, #20]
 80613c0:	2b01      	cmp	r3, #1
 80613c2:	f040 8087 	bne.w	80614d4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80613c6:	4b93      	ldr	r3, [pc, #588]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80613c8:	681b      	ldr	r3, [r3, #0]
 80613ca:	f003 0302 	and.w	r3, r3, #2
 80613ce:	2b00      	cmp	r3, #0
 80613d0:	d005      	beq.n	80613de <HAL_RCC_OscConfig+0x62>
 80613d2:	687b      	ldr	r3, [r7, #4]
 80613d4:	699b      	ldr	r3, [r3, #24]
 80613d6:	2b00      	cmp	r3, #0
 80613d8:	d101      	bne.n	80613de <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80613da:	2301      	movs	r3, #1
 80613dc:	e3ac      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80613de:	687b      	ldr	r3, [r7, #4]
 80613e0:	6a1a      	ldr	r2, [r3, #32]
 80613e2:	4b8c      	ldr	r3, [pc, #560]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80613e4:	681b      	ldr	r3, [r3, #0]
 80613e6:	f003 0308 	and.w	r3, r3, #8
 80613ea:	2b00      	cmp	r3, #0
 80613ec:	d004      	beq.n	80613f8 <HAL_RCC_OscConfig+0x7c>
 80613ee:	4b89      	ldr	r3, [pc, #548]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80613f0:	681b      	ldr	r3, [r3, #0]
 80613f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80613f6:	e005      	b.n	8061404 <HAL_RCC_OscConfig+0x88>
 80613f8:	4b86      	ldr	r3, [pc, #536]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80613fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80613fe:	091b      	lsrs	r3, r3, #4
 8061400:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8061404:	4293      	cmp	r3, r2
 8061406:	d223      	bcs.n	8061450 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8061408:	687b      	ldr	r3, [r7, #4]
 806140a:	6a1b      	ldr	r3, [r3, #32]
 806140c:	4618      	mov	r0, r3
 806140e:	f000 fd41 	bl	8061e94 <RCC_SetFlashLatencyFromMSIRange>
 8061412:	4603      	mov	r3, r0
 8061414:	2b00      	cmp	r3, #0
 8061416:	d001      	beq.n	806141c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8061418:	2301      	movs	r3, #1
 806141a:	e38d      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 806141c:	4b7d      	ldr	r3, [pc, #500]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806141e:	681b      	ldr	r3, [r3, #0]
 8061420:	4a7c      	ldr	r2, [pc, #496]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061422:	f043 0308 	orr.w	r3, r3, #8
 8061426:	6013      	str	r3, [r2, #0]
 8061428:	4b7a      	ldr	r3, [pc, #488]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806142a:	681b      	ldr	r3, [r3, #0]
 806142c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8061430:	687b      	ldr	r3, [r7, #4]
 8061432:	6a1b      	ldr	r3, [r3, #32]
 8061434:	4977      	ldr	r1, [pc, #476]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061436:	4313      	orrs	r3, r2
 8061438:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 806143a:	4b76      	ldr	r3, [pc, #472]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806143c:	685b      	ldr	r3, [r3, #4]
 806143e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8061442:	687b      	ldr	r3, [r7, #4]
 8061444:	69db      	ldr	r3, [r3, #28]
 8061446:	021b      	lsls	r3, r3, #8
 8061448:	4972      	ldr	r1, [pc, #456]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806144a:	4313      	orrs	r3, r2
 806144c:	604b      	str	r3, [r1, #4]
 806144e:	e025      	b.n	806149c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8061450:	4b70      	ldr	r3, [pc, #448]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061452:	681b      	ldr	r3, [r3, #0]
 8061454:	4a6f      	ldr	r2, [pc, #444]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061456:	f043 0308 	orr.w	r3, r3, #8
 806145a:	6013      	str	r3, [r2, #0]
 806145c:	4b6d      	ldr	r3, [pc, #436]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806145e:	681b      	ldr	r3, [r3, #0]
 8061460:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8061464:	687b      	ldr	r3, [r7, #4]
 8061466:	6a1b      	ldr	r3, [r3, #32]
 8061468:	496a      	ldr	r1, [pc, #424]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806146a:	4313      	orrs	r3, r2
 806146c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 806146e:	4b69      	ldr	r3, [pc, #420]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061470:	685b      	ldr	r3, [r3, #4]
 8061472:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8061476:	687b      	ldr	r3, [r7, #4]
 8061478:	69db      	ldr	r3, [r3, #28]
 806147a:	021b      	lsls	r3, r3, #8
 806147c:	4965      	ldr	r1, [pc, #404]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806147e:	4313      	orrs	r3, r2
 8061480:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8061482:	69bb      	ldr	r3, [r7, #24]
 8061484:	2b00      	cmp	r3, #0
 8061486:	d109      	bne.n	806149c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8061488:	687b      	ldr	r3, [r7, #4]
 806148a:	6a1b      	ldr	r3, [r3, #32]
 806148c:	4618      	mov	r0, r3
 806148e:	f000 fd01 	bl	8061e94 <RCC_SetFlashLatencyFromMSIRange>
 8061492:	4603      	mov	r3, r0
 8061494:	2b00      	cmp	r3, #0
 8061496:	d001      	beq.n	806149c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8061498:	2301      	movs	r3, #1
 806149a:	e34d      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 806149c:	f000 fc36 	bl	8061d0c <HAL_RCC_GetSysClockFreq>
 80614a0:	4602      	mov	r2, r0
 80614a2:	4b5c      	ldr	r3, [pc, #368]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80614a4:	689b      	ldr	r3, [r3, #8]
 80614a6:	091b      	lsrs	r3, r3, #4
 80614a8:	f003 030f 	and.w	r3, r3, #15
 80614ac:	495a      	ldr	r1, [pc, #360]	; (8061618 <HAL_RCC_OscConfig+0x29c>)
 80614ae:	5ccb      	ldrb	r3, [r1, r3]
 80614b0:	f003 031f 	and.w	r3, r3, #31
 80614b4:	fa22 f303 	lsr.w	r3, r2, r3
 80614b8:	4a58      	ldr	r2, [pc, #352]	; (806161c <HAL_RCC_OscConfig+0x2a0>)
 80614ba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80614bc:	4b58      	ldr	r3, [pc, #352]	; (8061620 <HAL_RCC_OscConfig+0x2a4>)
 80614be:	681b      	ldr	r3, [r3, #0]
 80614c0:	4618      	mov	r0, r3
 80614c2:	f7ff fb25 	bl	8060b10 <HAL_InitTick>
 80614c6:	4603      	mov	r3, r0
 80614c8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80614ca:	7bfb      	ldrb	r3, [r7, #15]
 80614cc:	2b00      	cmp	r3, #0
 80614ce:	d052      	beq.n	8061576 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80614d0:	7bfb      	ldrb	r3, [r7, #15]
 80614d2:	e331      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80614d4:	687b      	ldr	r3, [r7, #4]
 80614d6:	699b      	ldr	r3, [r3, #24]
 80614d8:	2b00      	cmp	r3, #0
 80614da:	d032      	beq.n	8061542 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80614dc:	4b4d      	ldr	r3, [pc, #308]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80614de:	681b      	ldr	r3, [r3, #0]
 80614e0:	4a4c      	ldr	r2, [pc, #304]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80614e2:	f043 0301 	orr.w	r3, r3, #1
 80614e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80614e8:	f7ff fb62 	bl	8060bb0 <HAL_GetTick>
 80614ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80614ee:	e008      	b.n	8061502 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80614f0:	f7ff fb5e 	bl	8060bb0 <HAL_GetTick>
 80614f4:	4602      	mov	r2, r0
 80614f6:	693b      	ldr	r3, [r7, #16]
 80614f8:	1ad3      	subs	r3, r2, r3
 80614fa:	2b02      	cmp	r3, #2
 80614fc:	d901      	bls.n	8061502 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80614fe:	2303      	movs	r3, #3
 8061500:	e31a      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8061502:	4b44      	ldr	r3, [pc, #272]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061504:	681b      	ldr	r3, [r3, #0]
 8061506:	f003 0302 	and.w	r3, r3, #2
 806150a:	2b00      	cmp	r3, #0
 806150c:	d0f0      	beq.n	80614f0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 806150e:	4b41      	ldr	r3, [pc, #260]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061510:	681b      	ldr	r3, [r3, #0]
 8061512:	4a40      	ldr	r2, [pc, #256]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061514:	f043 0308 	orr.w	r3, r3, #8
 8061518:	6013      	str	r3, [r2, #0]
 806151a:	4b3e      	ldr	r3, [pc, #248]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806151c:	681b      	ldr	r3, [r3, #0]
 806151e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8061522:	687b      	ldr	r3, [r7, #4]
 8061524:	6a1b      	ldr	r3, [r3, #32]
 8061526:	493b      	ldr	r1, [pc, #236]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061528:	4313      	orrs	r3, r2
 806152a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 806152c:	4b39      	ldr	r3, [pc, #228]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806152e:	685b      	ldr	r3, [r3, #4]
 8061530:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8061534:	687b      	ldr	r3, [r7, #4]
 8061536:	69db      	ldr	r3, [r3, #28]
 8061538:	021b      	lsls	r3, r3, #8
 806153a:	4936      	ldr	r1, [pc, #216]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806153c:	4313      	orrs	r3, r2
 806153e:	604b      	str	r3, [r1, #4]
 8061540:	e01a      	b.n	8061578 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8061542:	4b34      	ldr	r3, [pc, #208]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061544:	681b      	ldr	r3, [r3, #0]
 8061546:	4a33      	ldr	r2, [pc, #204]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061548:	f023 0301 	bic.w	r3, r3, #1
 806154c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 806154e:	f7ff fb2f 	bl	8060bb0 <HAL_GetTick>
 8061552:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8061554:	e008      	b.n	8061568 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8061556:	f7ff fb2b 	bl	8060bb0 <HAL_GetTick>
 806155a:	4602      	mov	r2, r0
 806155c:	693b      	ldr	r3, [r7, #16]
 806155e:	1ad3      	subs	r3, r2, r3
 8061560:	2b02      	cmp	r3, #2
 8061562:	d901      	bls.n	8061568 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8061564:	2303      	movs	r3, #3
 8061566:	e2e7      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8061568:	4b2a      	ldr	r3, [pc, #168]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 806156a:	681b      	ldr	r3, [r3, #0]
 806156c:	f003 0302 	and.w	r3, r3, #2
 8061570:	2b00      	cmp	r3, #0
 8061572:	d1f0      	bne.n	8061556 <HAL_RCC_OscConfig+0x1da>
 8061574:	e000      	b.n	8061578 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8061576:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8061578:	687b      	ldr	r3, [r7, #4]
 806157a:	681b      	ldr	r3, [r3, #0]
 806157c:	f003 0301 	and.w	r3, r3, #1
 8061580:	2b00      	cmp	r3, #0
 8061582:	d074      	beq.n	806166e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8061584:	69bb      	ldr	r3, [r7, #24]
 8061586:	2b08      	cmp	r3, #8
 8061588:	d005      	beq.n	8061596 <HAL_RCC_OscConfig+0x21a>
 806158a:	69bb      	ldr	r3, [r7, #24]
 806158c:	2b0c      	cmp	r3, #12
 806158e:	d10e      	bne.n	80615ae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8061590:	697b      	ldr	r3, [r7, #20]
 8061592:	2b03      	cmp	r3, #3
 8061594:	d10b      	bne.n	80615ae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8061596:	4b1f      	ldr	r3, [pc, #124]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 8061598:	681b      	ldr	r3, [r3, #0]
 806159a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 806159e:	2b00      	cmp	r3, #0
 80615a0:	d064      	beq.n	806166c <HAL_RCC_OscConfig+0x2f0>
 80615a2:	687b      	ldr	r3, [r7, #4]
 80615a4:	685b      	ldr	r3, [r3, #4]
 80615a6:	2b00      	cmp	r3, #0
 80615a8:	d160      	bne.n	806166c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80615aa:	2301      	movs	r3, #1
 80615ac:	e2c4      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80615ae:	687b      	ldr	r3, [r7, #4]
 80615b0:	685b      	ldr	r3, [r3, #4]
 80615b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80615b6:	d106      	bne.n	80615c6 <HAL_RCC_OscConfig+0x24a>
 80615b8:	4b16      	ldr	r3, [pc, #88]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615ba:	681b      	ldr	r3, [r3, #0]
 80615bc:	4a15      	ldr	r2, [pc, #84]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80615c2:	6013      	str	r3, [r2, #0]
 80615c4:	e01d      	b.n	8061602 <HAL_RCC_OscConfig+0x286>
 80615c6:	687b      	ldr	r3, [r7, #4]
 80615c8:	685b      	ldr	r3, [r3, #4]
 80615ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80615ce:	d10c      	bne.n	80615ea <HAL_RCC_OscConfig+0x26e>
 80615d0:	4b10      	ldr	r3, [pc, #64]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615d2:	681b      	ldr	r3, [r3, #0]
 80615d4:	4a0f      	ldr	r2, [pc, #60]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80615da:	6013      	str	r3, [r2, #0]
 80615dc:	4b0d      	ldr	r3, [pc, #52]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615de:	681b      	ldr	r3, [r3, #0]
 80615e0:	4a0c      	ldr	r2, [pc, #48]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80615e6:	6013      	str	r3, [r2, #0]
 80615e8:	e00b      	b.n	8061602 <HAL_RCC_OscConfig+0x286>
 80615ea:	4b0a      	ldr	r3, [pc, #40]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615ec:	681b      	ldr	r3, [r3, #0]
 80615ee:	4a09      	ldr	r2, [pc, #36]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80615f4:	6013      	str	r3, [r2, #0]
 80615f6:	4b07      	ldr	r3, [pc, #28]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615f8:	681b      	ldr	r3, [r3, #0]
 80615fa:	4a06      	ldr	r2, [pc, #24]	; (8061614 <HAL_RCC_OscConfig+0x298>)
 80615fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8061600:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8061602:	687b      	ldr	r3, [r7, #4]
 8061604:	685b      	ldr	r3, [r3, #4]
 8061606:	2b00      	cmp	r3, #0
 8061608:	d01c      	beq.n	8061644 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 806160a:	f7ff fad1 	bl	8060bb0 <HAL_GetTick>
 806160e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8061610:	e011      	b.n	8061636 <HAL_RCC_OscConfig+0x2ba>
 8061612:	bf00      	nop
 8061614:	40021000 	.word	0x40021000
 8061618:	0806382c 	.word	0x0806382c
 806161c:	20000000 	.word	0x20000000
 8061620:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8061624:	f7ff fac4 	bl	8060bb0 <HAL_GetTick>
 8061628:	4602      	mov	r2, r0
 806162a:	693b      	ldr	r3, [r7, #16]
 806162c:	1ad3      	subs	r3, r2, r3
 806162e:	2b64      	cmp	r3, #100	; 0x64
 8061630:	d901      	bls.n	8061636 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8061632:	2303      	movs	r3, #3
 8061634:	e280      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8061636:	4baf      	ldr	r3, [pc, #700]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061638:	681b      	ldr	r3, [r3, #0]
 806163a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 806163e:	2b00      	cmp	r3, #0
 8061640:	d0f0      	beq.n	8061624 <HAL_RCC_OscConfig+0x2a8>
 8061642:	e014      	b.n	806166e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8061644:	f7ff fab4 	bl	8060bb0 <HAL_GetTick>
 8061648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 806164a:	e008      	b.n	806165e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 806164c:	f7ff fab0 	bl	8060bb0 <HAL_GetTick>
 8061650:	4602      	mov	r2, r0
 8061652:	693b      	ldr	r3, [r7, #16]
 8061654:	1ad3      	subs	r3, r2, r3
 8061656:	2b64      	cmp	r3, #100	; 0x64
 8061658:	d901      	bls.n	806165e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 806165a:	2303      	movs	r3, #3
 806165c:	e26c      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 806165e:	4ba5      	ldr	r3, [pc, #660]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061660:	681b      	ldr	r3, [r3, #0]
 8061662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8061666:	2b00      	cmp	r3, #0
 8061668:	d1f0      	bne.n	806164c <HAL_RCC_OscConfig+0x2d0>
 806166a:	e000      	b.n	806166e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 806166c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 806166e:	687b      	ldr	r3, [r7, #4]
 8061670:	681b      	ldr	r3, [r3, #0]
 8061672:	f003 0302 	and.w	r3, r3, #2
 8061676:	2b00      	cmp	r3, #0
 8061678:	d060      	beq.n	806173c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 806167a:	69bb      	ldr	r3, [r7, #24]
 806167c:	2b04      	cmp	r3, #4
 806167e:	d005      	beq.n	806168c <HAL_RCC_OscConfig+0x310>
 8061680:	69bb      	ldr	r3, [r7, #24]
 8061682:	2b0c      	cmp	r3, #12
 8061684:	d119      	bne.n	80616ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8061686:	697b      	ldr	r3, [r7, #20]
 8061688:	2b02      	cmp	r3, #2
 806168a:	d116      	bne.n	80616ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 806168c:	4b99      	ldr	r3, [pc, #612]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806168e:	681b      	ldr	r3, [r3, #0]
 8061690:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8061694:	2b00      	cmp	r3, #0
 8061696:	d005      	beq.n	80616a4 <HAL_RCC_OscConfig+0x328>
 8061698:	687b      	ldr	r3, [r7, #4]
 806169a:	68db      	ldr	r3, [r3, #12]
 806169c:	2b00      	cmp	r3, #0
 806169e:	d101      	bne.n	80616a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80616a0:	2301      	movs	r3, #1
 80616a2:	e249      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80616a4:	4b93      	ldr	r3, [pc, #588]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80616a6:	685b      	ldr	r3, [r3, #4]
 80616a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80616ac:	687b      	ldr	r3, [r7, #4]
 80616ae:	691b      	ldr	r3, [r3, #16]
 80616b0:	061b      	lsls	r3, r3, #24
 80616b2:	4990      	ldr	r1, [pc, #576]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80616b4:	4313      	orrs	r3, r2
 80616b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80616b8:	e040      	b.n	806173c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80616ba:	687b      	ldr	r3, [r7, #4]
 80616bc:	68db      	ldr	r3, [r3, #12]
 80616be:	2b00      	cmp	r3, #0
 80616c0:	d023      	beq.n	806170a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80616c2:	4b8c      	ldr	r3, [pc, #560]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80616c4:	681b      	ldr	r3, [r3, #0]
 80616c6:	4a8b      	ldr	r2, [pc, #556]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80616c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80616cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80616ce:	f7ff fa6f 	bl	8060bb0 <HAL_GetTick>
 80616d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80616d4:	e008      	b.n	80616e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80616d6:	f7ff fa6b 	bl	8060bb0 <HAL_GetTick>
 80616da:	4602      	mov	r2, r0
 80616dc:	693b      	ldr	r3, [r7, #16]
 80616de:	1ad3      	subs	r3, r2, r3
 80616e0:	2b02      	cmp	r3, #2
 80616e2:	d901      	bls.n	80616e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80616e4:	2303      	movs	r3, #3
 80616e6:	e227      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80616e8:	4b82      	ldr	r3, [pc, #520]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80616ea:	681b      	ldr	r3, [r3, #0]
 80616ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80616f0:	2b00      	cmp	r3, #0
 80616f2:	d0f0      	beq.n	80616d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80616f4:	4b7f      	ldr	r3, [pc, #508]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80616f6:	685b      	ldr	r3, [r3, #4]
 80616f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80616fc:	687b      	ldr	r3, [r7, #4]
 80616fe:	691b      	ldr	r3, [r3, #16]
 8061700:	061b      	lsls	r3, r3, #24
 8061702:	497c      	ldr	r1, [pc, #496]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061704:	4313      	orrs	r3, r2
 8061706:	604b      	str	r3, [r1, #4]
 8061708:	e018      	b.n	806173c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 806170a:	4b7a      	ldr	r3, [pc, #488]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806170c:	681b      	ldr	r3, [r3, #0]
 806170e:	4a79      	ldr	r2, [pc, #484]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8061714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8061716:	f7ff fa4b 	bl	8060bb0 <HAL_GetTick>
 806171a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 806171c:	e008      	b.n	8061730 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 806171e:	f7ff fa47 	bl	8060bb0 <HAL_GetTick>
 8061722:	4602      	mov	r2, r0
 8061724:	693b      	ldr	r3, [r7, #16]
 8061726:	1ad3      	subs	r3, r2, r3
 8061728:	2b02      	cmp	r3, #2
 806172a:	d901      	bls.n	8061730 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 806172c:	2303      	movs	r3, #3
 806172e:	e203      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8061730:	4b70      	ldr	r3, [pc, #448]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061732:	681b      	ldr	r3, [r3, #0]
 8061734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8061738:	2b00      	cmp	r3, #0
 806173a:	d1f0      	bne.n	806171e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 806173c:	687b      	ldr	r3, [r7, #4]
 806173e:	681b      	ldr	r3, [r3, #0]
 8061740:	f003 0308 	and.w	r3, r3, #8
 8061744:	2b00      	cmp	r3, #0
 8061746:	d03c      	beq.n	80617c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8061748:	687b      	ldr	r3, [r7, #4]
 806174a:	695b      	ldr	r3, [r3, #20]
 806174c:	2b00      	cmp	r3, #0
 806174e:	d01c      	beq.n	806178a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8061750:	4b68      	ldr	r3, [pc, #416]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061752:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8061756:	4a67      	ldr	r2, [pc, #412]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061758:	f043 0301 	orr.w	r3, r3, #1
 806175c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8061760:	f7ff fa26 	bl	8060bb0 <HAL_GetTick>
 8061764:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8061766:	e008      	b.n	806177a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8061768:	f7ff fa22 	bl	8060bb0 <HAL_GetTick>
 806176c:	4602      	mov	r2, r0
 806176e:	693b      	ldr	r3, [r7, #16]
 8061770:	1ad3      	subs	r3, r2, r3
 8061772:	2b02      	cmp	r3, #2
 8061774:	d901      	bls.n	806177a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8061776:	2303      	movs	r3, #3
 8061778:	e1de      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 806177a:	4b5e      	ldr	r3, [pc, #376]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806177c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8061780:	f003 0302 	and.w	r3, r3, #2
 8061784:	2b00      	cmp	r3, #0
 8061786:	d0ef      	beq.n	8061768 <HAL_RCC_OscConfig+0x3ec>
 8061788:	e01b      	b.n	80617c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 806178a:	4b5a      	ldr	r3, [pc, #360]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806178c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8061790:	4a58      	ldr	r2, [pc, #352]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061792:	f023 0301 	bic.w	r3, r3, #1
 8061796:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 806179a:	f7ff fa09 	bl	8060bb0 <HAL_GetTick>
 806179e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80617a0:	e008      	b.n	80617b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80617a2:	f7ff fa05 	bl	8060bb0 <HAL_GetTick>
 80617a6:	4602      	mov	r2, r0
 80617a8:	693b      	ldr	r3, [r7, #16]
 80617aa:	1ad3      	subs	r3, r2, r3
 80617ac:	2b02      	cmp	r3, #2
 80617ae:	d901      	bls.n	80617b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80617b0:	2303      	movs	r3, #3
 80617b2:	e1c1      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80617b4:	4b4f      	ldr	r3, [pc, #316]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80617b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80617ba:	f003 0302 	and.w	r3, r3, #2
 80617be:	2b00      	cmp	r3, #0
 80617c0:	d1ef      	bne.n	80617a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80617c2:	687b      	ldr	r3, [r7, #4]
 80617c4:	681b      	ldr	r3, [r3, #0]
 80617c6:	f003 0304 	and.w	r3, r3, #4
 80617ca:	2b00      	cmp	r3, #0
 80617cc:	f000 80a6 	beq.w	806191c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80617d0:	2300      	movs	r3, #0
 80617d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80617d4:	4b47      	ldr	r3, [pc, #284]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80617d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80617d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80617dc:	2b00      	cmp	r3, #0
 80617de:	d10d      	bne.n	80617fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80617e0:	4b44      	ldr	r3, [pc, #272]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80617e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80617e4:	4a43      	ldr	r2, [pc, #268]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80617e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80617ea:	6593      	str	r3, [r2, #88]	; 0x58
 80617ec:	4b41      	ldr	r3, [pc, #260]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80617ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80617f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80617f4:	60bb      	str	r3, [r7, #8]
 80617f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80617f8:	2301      	movs	r3, #1
 80617fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80617fc:	4b3e      	ldr	r3, [pc, #248]	; (80618f8 <HAL_RCC_OscConfig+0x57c>)
 80617fe:	681b      	ldr	r3, [r3, #0]
 8061800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8061804:	2b00      	cmp	r3, #0
 8061806:	d118      	bne.n	806183a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8061808:	4b3b      	ldr	r3, [pc, #236]	; (80618f8 <HAL_RCC_OscConfig+0x57c>)
 806180a:	681b      	ldr	r3, [r3, #0]
 806180c:	4a3a      	ldr	r2, [pc, #232]	; (80618f8 <HAL_RCC_OscConfig+0x57c>)
 806180e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8061812:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8061814:	f7ff f9cc 	bl	8060bb0 <HAL_GetTick>
 8061818:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 806181a:	e008      	b.n	806182e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 806181c:	f7ff f9c8 	bl	8060bb0 <HAL_GetTick>
 8061820:	4602      	mov	r2, r0
 8061822:	693b      	ldr	r3, [r7, #16]
 8061824:	1ad3      	subs	r3, r2, r3
 8061826:	2b02      	cmp	r3, #2
 8061828:	d901      	bls.n	806182e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 806182a:	2303      	movs	r3, #3
 806182c:	e184      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 806182e:	4b32      	ldr	r3, [pc, #200]	; (80618f8 <HAL_RCC_OscConfig+0x57c>)
 8061830:	681b      	ldr	r3, [r3, #0]
 8061832:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8061836:	2b00      	cmp	r3, #0
 8061838:	d0f0      	beq.n	806181c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 806183a:	687b      	ldr	r3, [r7, #4]
 806183c:	689b      	ldr	r3, [r3, #8]
 806183e:	2b01      	cmp	r3, #1
 8061840:	d108      	bne.n	8061854 <HAL_RCC_OscConfig+0x4d8>
 8061842:	4b2c      	ldr	r3, [pc, #176]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8061848:	4a2a      	ldr	r2, [pc, #168]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806184a:	f043 0301 	orr.w	r3, r3, #1
 806184e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8061852:	e024      	b.n	806189e <HAL_RCC_OscConfig+0x522>
 8061854:	687b      	ldr	r3, [r7, #4]
 8061856:	689b      	ldr	r3, [r3, #8]
 8061858:	2b05      	cmp	r3, #5
 806185a:	d110      	bne.n	806187e <HAL_RCC_OscConfig+0x502>
 806185c:	4b25      	ldr	r3, [pc, #148]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806185e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8061862:	4a24      	ldr	r2, [pc, #144]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061864:	f043 0304 	orr.w	r3, r3, #4
 8061868:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 806186c:	4b21      	ldr	r3, [pc, #132]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 806186e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8061872:	4a20      	ldr	r2, [pc, #128]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061874:	f043 0301 	orr.w	r3, r3, #1
 8061878:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 806187c:	e00f      	b.n	806189e <HAL_RCC_OscConfig+0x522>
 806187e:	4b1d      	ldr	r3, [pc, #116]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8061884:	4a1b      	ldr	r2, [pc, #108]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061886:	f023 0301 	bic.w	r3, r3, #1
 806188a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 806188e:	4b19      	ldr	r3, [pc, #100]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8061894:	4a17      	ldr	r2, [pc, #92]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 8061896:	f023 0304 	bic.w	r3, r3, #4
 806189a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 806189e:	687b      	ldr	r3, [r7, #4]
 80618a0:	689b      	ldr	r3, [r3, #8]
 80618a2:	2b00      	cmp	r3, #0
 80618a4:	d016      	beq.n	80618d4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80618a6:	f7ff f983 	bl	8060bb0 <HAL_GetTick>
 80618aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80618ac:	e00a      	b.n	80618c4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80618ae:	f7ff f97f 	bl	8060bb0 <HAL_GetTick>
 80618b2:	4602      	mov	r2, r0
 80618b4:	693b      	ldr	r3, [r7, #16]
 80618b6:	1ad3      	subs	r3, r2, r3
 80618b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80618bc:	4293      	cmp	r3, r2
 80618be:	d901      	bls.n	80618c4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80618c0:	2303      	movs	r3, #3
 80618c2:	e139      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80618c4:	4b0b      	ldr	r3, [pc, #44]	; (80618f4 <HAL_RCC_OscConfig+0x578>)
 80618c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80618ca:	f003 0302 	and.w	r3, r3, #2
 80618ce:	2b00      	cmp	r3, #0
 80618d0:	d0ed      	beq.n	80618ae <HAL_RCC_OscConfig+0x532>
 80618d2:	e01a      	b.n	806190a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80618d4:	f7ff f96c 	bl	8060bb0 <HAL_GetTick>
 80618d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80618da:	e00f      	b.n	80618fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80618dc:	f7ff f968 	bl	8060bb0 <HAL_GetTick>
 80618e0:	4602      	mov	r2, r0
 80618e2:	693b      	ldr	r3, [r7, #16]
 80618e4:	1ad3      	subs	r3, r2, r3
 80618e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80618ea:	4293      	cmp	r3, r2
 80618ec:	d906      	bls.n	80618fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80618ee:	2303      	movs	r3, #3
 80618f0:	e122      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
 80618f2:	bf00      	nop
 80618f4:	40021000 	.word	0x40021000
 80618f8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80618fc:	4b90      	ldr	r3, [pc, #576]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80618fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8061902:	f003 0302 	and.w	r3, r3, #2
 8061906:	2b00      	cmp	r3, #0
 8061908:	d1e8      	bne.n	80618dc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 806190a:	7ffb      	ldrb	r3, [r7, #31]
 806190c:	2b01      	cmp	r3, #1
 806190e:	d105      	bne.n	806191c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8061910:	4b8b      	ldr	r3, [pc, #556]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8061914:	4a8a      	ldr	r2, [pc, #552]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061916:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 806191a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 806191c:	687b      	ldr	r3, [r7, #4]
 806191e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8061920:	2b00      	cmp	r3, #0
 8061922:	f000 8108 	beq.w	8061b36 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8061926:	687b      	ldr	r3, [r7, #4]
 8061928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 806192a:	2b02      	cmp	r3, #2
 806192c:	f040 80d0 	bne.w	8061ad0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8061930:	4b83      	ldr	r3, [pc, #524]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061932:	68db      	ldr	r3, [r3, #12]
 8061934:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8061936:	697b      	ldr	r3, [r7, #20]
 8061938:	f003 0203 	and.w	r2, r3, #3
 806193c:	687b      	ldr	r3, [r7, #4]
 806193e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8061940:	429a      	cmp	r2, r3
 8061942:	d130      	bne.n	80619a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8061944:	697b      	ldr	r3, [r7, #20]
 8061946:	f003 0270 	and.w	r2, r3, #112	; 0x70
 806194a:	687b      	ldr	r3, [r7, #4]
 806194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 806194e:	3b01      	subs	r3, #1
 8061950:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8061952:	429a      	cmp	r2, r3
 8061954:	d127      	bne.n	80619a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8061956:	697b      	ldr	r3, [r7, #20]
 8061958:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 806195c:	687b      	ldr	r3, [r7, #4]
 806195e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8061960:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8061962:	429a      	cmp	r2, r3
 8061964:	d11f      	bne.n	80619a6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8061966:	697b      	ldr	r3, [r7, #20]
 8061968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 806196c:	687a      	ldr	r2, [r7, #4]
 806196e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8061970:	2a07      	cmp	r2, #7
 8061972:	bf14      	ite	ne
 8061974:	2201      	movne	r2, #1
 8061976:	2200      	moveq	r2, #0
 8061978:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 806197a:	4293      	cmp	r3, r2
 806197c:	d113      	bne.n	80619a6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 806197e:	697b      	ldr	r3, [r7, #20]
 8061980:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8061984:	687b      	ldr	r3, [r7, #4]
 8061986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8061988:	085b      	lsrs	r3, r3, #1
 806198a:	3b01      	subs	r3, #1
 806198c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 806198e:	429a      	cmp	r2, r3
 8061990:	d109      	bne.n	80619a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8061992:	697b      	ldr	r3, [r7, #20]
 8061994:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8061998:	687b      	ldr	r3, [r7, #4]
 806199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 806199c:	085b      	lsrs	r3, r3, #1
 806199e:	3b01      	subs	r3, #1
 80619a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80619a2:	429a      	cmp	r2, r3
 80619a4:	d06e      	beq.n	8061a84 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80619a6:	69bb      	ldr	r3, [r7, #24]
 80619a8:	2b0c      	cmp	r3, #12
 80619aa:	d069      	beq.n	8061a80 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80619ac:	4b64      	ldr	r3, [pc, #400]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80619ae:	681b      	ldr	r3, [r3, #0]
 80619b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80619b4:	2b00      	cmp	r3, #0
 80619b6:	d105      	bne.n	80619c4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80619b8:	4b61      	ldr	r3, [pc, #388]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80619ba:	681b      	ldr	r3, [r3, #0]
 80619bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80619c0:	2b00      	cmp	r3, #0
 80619c2:	d001      	beq.n	80619c8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80619c4:	2301      	movs	r3, #1
 80619c6:	e0b7      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80619c8:	4b5d      	ldr	r3, [pc, #372]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80619ca:	681b      	ldr	r3, [r3, #0]
 80619cc:	4a5c      	ldr	r2, [pc, #368]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80619ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80619d2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80619d4:	f7ff f8ec 	bl	8060bb0 <HAL_GetTick>
 80619d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80619da:	e008      	b.n	80619ee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80619dc:	f7ff f8e8 	bl	8060bb0 <HAL_GetTick>
 80619e0:	4602      	mov	r2, r0
 80619e2:	693b      	ldr	r3, [r7, #16]
 80619e4:	1ad3      	subs	r3, r2, r3
 80619e6:	2b02      	cmp	r3, #2
 80619e8:	d901      	bls.n	80619ee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80619ea:	2303      	movs	r3, #3
 80619ec:	e0a4      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80619ee:	4b54      	ldr	r3, [pc, #336]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80619f0:	681b      	ldr	r3, [r3, #0]
 80619f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80619f6:	2b00      	cmp	r3, #0
 80619f8:	d1f0      	bne.n	80619dc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80619fa:	4b51      	ldr	r3, [pc, #324]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 80619fc:	68da      	ldr	r2, [r3, #12]
 80619fe:	4b51      	ldr	r3, [pc, #324]	; (8061b44 <HAL_RCC_OscConfig+0x7c8>)
 8061a00:	4013      	ands	r3, r2
 8061a02:	687a      	ldr	r2, [r7, #4]
 8061a04:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8061a06:	687a      	ldr	r2, [r7, #4]
 8061a08:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8061a0a:	3a01      	subs	r2, #1
 8061a0c:	0112      	lsls	r2, r2, #4
 8061a0e:	4311      	orrs	r1, r2
 8061a10:	687a      	ldr	r2, [r7, #4]
 8061a12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8061a14:	0212      	lsls	r2, r2, #8
 8061a16:	4311      	orrs	r1, r2
 8061a18:	687a      	ldr	r2, [r7, #4]
 8061a1a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8061a1c:	0852      	lsrs	r2, r2, #1
 8061a1e:	3a01      	subs	r2, #1
 8061a20:	0552      	lsls	r2, r2, #21
 8061a22:	4311      	orrs	r1, r2
 8061a24:	687a      	ldr	r2, [r7, #4]
 8061a26:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8061a28:	0852      	lsrs	r2, r2, #1
 8061a2a:	3a01      	subs	r2, #1
 8061a2c:	0652      	lsls	r2, r2, #25
 8061a2e:	4311      	orrs	r1, r2
 8061a30:	687a      	ldr	r2, [r7, #4]
 8061a32:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8061a34:	0912      	lsrs	r2, r2, #4
 8061a36:	0452      	lsls	r2, r2, #17
 8061a38:	430a      	orrs	r2, r1
 8061a3a:	4941      	ldr	r1, [pc, #260]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a3c:	4313      	orrs	r3, r2
 8061a3e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8061a40:	4b3f      	ldr	r3, [pc, #252]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a42:	681b      	ldr	r3, [r3, #0]
 8061a44:	4a3e      	ldr	r2, [pc, #248]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8061a4a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8061a4c:	4b3c      	ldr	r3, [pc, #240]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a4e:	68db      	ldr	r3, [r3, #12]
 8061a50:	4a3b      	ldr	r2, [pc, #236]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8061a56:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8061a58:	f7ff f8aa 	bl	8060bb0 <HAL_GetTick>
 8061a5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8061a5e:	e008      	b.n	8061a72 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8061a60:	f7ff f8a6 	bl	8060bb0 <HAL_GetTick>
 8061a64:	4602      	mov	r2, r0
 8061a66:	693b      	ldr	r3, [r7, #16]
 8061a68:	1ad3      	subs	r3, r2, r3
 8061a6a:	2b02      	cmp	r3, #2
 8061a6c:	d901      	bls.n	8061a72 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8061a6e:	2303      	movs	r3, #3
 8061a70:	e062      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8061a72:	4b33      	ldr	r3, [pc, #204]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a74:	681b      	ldr	r3, [r3, #0]
 8061a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8061a7a:	2b00      	cmp	r3, #0
 8061a7c:	d0f0      	beq.n	8061a60 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8061a7e:	e05a      	b.n	8061b36 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8061a80:	2301      	movs	r3, #1
 8061a82:	e059      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8061a84:	4b2e      	ldr	r3, [pc, #184]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a86:	681b      	ldr	r3, [r3, #0]
 8061a88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8061a8c:	2b00      	cmp	r3, #0
 8061a8e:	d152      	bne.n	8061b36 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8061a90:	4b2b      	ldr	r3, [pc, #172]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a92:	681b      	ldr	r3, [r3, #0]
 8061a94:	4a2a      	ldr	r2, [pc, #168]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8061a9a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8061a9c:	4b28      	ldr	r3, [pc, #160]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061a9e:	68db      	ldr	r3, [r3, #12]
 8061aa0:	4a27      	ldr	r2, [pc, #156]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061aa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8061aa6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8061aa8:	f7ff f882 	bl	8060bb0 <HAL_GetTick>
 8061aac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8061aae:	e008      	b.n	8061ac2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8061ab0:	f7ff f87e 	bl	8060bb0 <HAL_GetTick>
 8061ab4:	4602      	mov	r2, r0
 8061ab6:	693b      	ldr	r3, [r7, #16]
 8061ab8:	1ad3      	subs	r3, r2, r3
 8061aba:	2b02      	cmp	r3, #2
 8061abc:	d901      	bls.n	8061ac2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8061abe:	2303      	movs	r3, #3
 8061ac0:	e03a      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8061ac2:	4b1f      	ldr	r3, [pc, #124]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061ac4:	681b      	ldr	r3, [r3, #0]
 8061ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8061aca:	2b00      	cmp	r3, #0
 8061acc:	d0f0      	beq.n	8061ab0 <HAL_RCC_OscConfig+0x734>
 8061ace:	e032      	b.n	8061b36 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8061ad0:	69bb      	ldr	r3, [r7, #24]
 8061ad2:	2b0c      	cmp	r3, #12
 8061ad4:	d02d      	beq.n	8061b32 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8061ad6:	4b1a      	ldr	r3, [pc, #104]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061ad8:	681b      	ldr	r3, [r3, #0]
 8061ada:	4a19      	ldr	r2, [pc, #100]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061adc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8061ae0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8061ae2:	4b17      	ldr	r3, [pc, #92]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061ae4:	681b      	ldr	r3, [r3, #0]
 8061ae6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8061aea:	2b00      	cmp	r3, #0
 8061aec:	d105      	bne.n	8061afa <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8061aee:	4b14      	ldr	r3, [pc, #80]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061af0:	68db      	ldr	r3, [r3, #12]
 8061af2:	4a13      	ldr	r2, [pc, #76]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061af4:	f023 0303 	bic.w	r3, r3, #3
 8061af8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8061afa:	4b11      	ldr	r3, [pc, #68]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061afc:	68db      	ldr	r3, [r3, #12]
 8061afe:	4a10      	ldr	r2, [pc, #64]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061b00:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8061b04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8061b08:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8061b0a:	f7ff f851 	bl	8060bb0 <HAL_GetTick>
 8061b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8061b10:	e008      	b.n	8061b24 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8061b12:	f7ff f84d 	bl	8060bb0 <HAL_GetTick>
 8061b16:	4602      	mov	r2, r0
 8061b18:	693b      	ldr	r3, [r7, #16]
 8061b1a:	1ad3      	subs	r3, r2, r3
 8061b1c:	2b02      	cmp	r3, #2
 8061b1e:	d901      	bls.n	8061b24 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8061b20:	2303      	movs	r3, #3
 8061b22:	e009      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8061b24:	4b06      	ldr	r3, [pc, #24]	; (8061b40 <HAL_RCC_OscConfig+0x7c4>)
 8061b26:	681b      	ldr	r3, [r3, #0]
 8061b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8061b2c:	2b00      	cmp	r3, #0
 8061b2e:	d1f0      	bne.n	8061b12 <HAL_RCC_OscConfig+0x796>
 8061b30:	e001      	b.n	8061b36 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8061b32:	2301      	movs	r3, #1
 8061b34:	e000      	b.n	8061b38 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8061b36:	2300      	movs	r3, #0
}
 8061b38:	4618      	mov	r0, r3
 8061b3a:	3720      	adds	r7, #32
 8061b3c:	46bd      	mov	sp, r7
 8061b3e:	bd80      	pop	{r7, pc}
 8061b40:	40021000 	.word	0x40021000
 8061b44:	f99d808c 	.word	0xf99d808c

08061b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8061b48:	b580      	push	{r7, lr}
 8061b4a:	b084      	sub	sp, #16
 8061b4c:	af00      	add	r7, sp, #0
 8061b4e:	6078      	str	r0, [r7, #4]
 8061b50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8061b52:	687b      	ldr	r3, [r7, #4]
 8061b54:	2b00      	cmp	r3, #0
 8061b56:	d101      	bne.n	8061b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8061b58:	2301      	movs	r3, #1
 8061b5a:	e0c8      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8061b5c:	4b66      	ldr	r3, [pc, #408]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061b5e:	681b      	ldr	r3, [r3, #0]
 8061b60:	f003 0307 	and.w	r3, r3, #7
 8061b64:	683a      	ldr	r2, [r7, #0]
 8061b66:	429a      	cmp	r2, r3
 8061b68:	d910      	bls.n	8061b8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8061b6a:	4b63      	ldr	r3, [pc, #396]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061b6c:	681b      	ldr	r3, [r3, #0]
 8061b6e:	f023 0207 	bic.w	r2, r3, #7
 8061b72:	4961      	ldr	r1, [pc, #388]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061b74:	683b      	ldr	r3, [r7, #0]
 8061b76:	4313      	orrs	r3, r2
 8061b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8061b7a:	4b5f      	ldr	r3, [pc, #380]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061b7c:	681b      	ldr	r3, [r3, #0]
 8061b7e:	f003 0307 	and.w	r3, r3, #7
 8061b82:	683a      	ldr	r2, [r7, #0]
 8061b84:	429a      	cmp	r2, r3
 8061b86:	d001      	beq.n	8061b8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8061b88:	2301      	movs	r3, #1
 8061b8a:	e0b0      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8061b8c:	687b      	ldr	r3, [r7, #4]
 8061b8e:	681b      	ldr	r3, [r3, #0]
 8061b90:	f003 0301 	and.w	r3, r3, #1
 8061b94:	2b00      	cmp	r3, #0
 8061b96:	d04c      	beq.n	8061c32 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8061b98:	687b      	ldr	r3, [r7, #4]
 8061b9a:	685b      	ldr	r3, [r3, #4]
 8061b9c:	2b03      	cmp	r3, #3
 8061b9e:	d107      	bne.n	8061bb0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8061ba0:	4b56      	ldr	r3, [pc, #344]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061ba2:	681b      	ldr	r3, [r3, #0]
 8061ba4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8061ba8:	2b00      	cmp	r3, #0
 8061baa:	d121      	bne.n	8061bf0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8061bac:	2301      	movs	r3, #1
 8061bae:	e09e      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8061bb0:	687b      	ldr	r3, [r7, #4]
 8061bb2:	685b      	ldr	r3, [r3, #4]
 8061bb4:	2b02      	cmp	r3, #2
 8061bb6:	d107      	bne.n	8061bc8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8061bb8:	4b50      	ldr	r3, [pc, #320]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061bba:	681b      	ldr	r3, [r3, #0]
 8061bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8061bc0:	2b00      	cmp	r3, #0
 8061bc2:	d115      	bne.n	8061bf0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8061bc4:	2301      	movs	r3, #1
 8061bc6:	e092      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8061bc8:	687b      	ldr	r3, [r7, #4]
 8061bca:	685b      	ldr	r3, [r3, #4]
 8061bcc:	2b00      	cmp	r3, #0
 8061bce:	d107      	bne.n	8061be0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8061bd0:	4b4a      	ldr	r3, [pc, #296]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061bd2:	681b      	ldr	r3, [r3, #0]
 8061bd4:	f003 0302 	and.w	r3, r3, #2
 8061bd8:	2b00      	cmp	r3, #0
 8061bda:	d109      	bne.n	8061bf0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8061bdc:	2301      	movs	r3, #1
 8061bde:	e086      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8061be0:	4b46      	ldr	r3, [pc, #280]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061be2:	681b      	ldr	r3, [r3, #0]
 8061be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8061be8:	2b00      	cmp	r3, #0
 8061bea:	d101      	bne.n	8061bf0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8061bec:	2301      	movs	r3, #1
 8061bee:	e07e      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8061bf0:	4b42      	ldr	r3, [pc, #264]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061bf2:	689b      	ldr	r3, [r3, #8]
 8061bf4:	f023 0203 	bic.w	r2, r3, #3
 8061bf8:	687b      	ldr	r3, [r7, #4]
 8061bfa:	685b      	ldr	r3, [r3, #4]
 8061bfc:	493f      	ldr	r1, [pc, #252]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061bfe:	4313      	orrs	r3, r2
 8061c00:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8061c02:	f7fe ffd5 	bl	8060bb0 <HAL_GetTick>
 8061c06:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8061c08:	e00a      	b.n	8061c20 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8061c0a:	f7fe ffd1 	bl	8060bb0 <HAL_GetTick>
 8061c0e:	4602      	mov	r2, r0
 8061c10:	68fb      	ldr	r3, [r7, #12]
 8061c12:	1ad3      	subs	r3, r2, r3
 8061c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8061c18:	4293      	cmp	r3, r2
 8061c1a:	d901      	bls.n	8061c20 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8061c1c:	2303      	movs	r3, #3
 8061c1e:	e066      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8061c20:	4b36      	ldr	r3, [pc, #216]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061c22:	689b      	ldr	r3, [r3, #8]
 8061c24:	f003 020c 	and.w	r2, r3, #12
 8061c28:	687b      	ldr	r3, [r7, #4]
 8061c2a:	685b      	ldr	r3, [r3, #4]
 8061c2c:	009b      	lsls	r3, r3, #2
 8061c2e:	429a      	cmp	r2, r3
 8061c30:	d1eb      	bne.n	8061c0a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8061c32:	687b      	ldr	r3, [r7, #4]
 8061c34:	681b      	ldr	r3, [r3, #0]
 8061c36:	f003 0302 	and.w	r3, r3, #2
 8061c3a:	2b00      	cmp	r3, #0
 8061c3c:	d008      	beq.n	8061c50 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8061c3e:	4b2f      	ldr	r3, [pc, #188]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061c40:	689b      	ldr	r3, [r3, #8]
 8061c42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8061c46:	687b      	ldr	r3, [r7, #4]
 8061c48:	689b      	ldr	r3, [r3, #8]
 8061c4a:	492c      	ldr	r1, [pc, #176]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061c4c:	4313      	orrs	r3, r2
 8061c4e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8061c50:	4b29      	ldr	r3, [pc, #164]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061c52:	681b      	ldr	r3, [r3, #0]
 8061c54:	f003 0307 	and.w	r3, r3, #7
 8061c58:	683a      	ldr	r2, [r7, #0]
 8061c5a:	429a      	cmp	r2, r3
 8061c5c:	d210      	bcs.n	8061c80 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8061c5e:	4b26      	ldr	r3, [pc, #152]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061c60:	681b      	ldr	r3, [r3, #0]
 8061c62:	f023 0207 	bic.w	r2, r3, #7
 8061c66:	4924      	ldr	r1, [pc, #144]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061c68:	683b      	ldr	r3, [r7, #0]
 8061c6a:	4313      	orrs	r3, r2
 8061c6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8061c6e:	4b22      	ldr	r3, [pc, #136]	; (8061cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8061c70:	681b      	ldr	r3, [r3, #0]
 8061c72:	f003 0307 	and.w	r3, r3, #7
 8061c76:	683a      	ldr	r2, [r7, #0]
 8061c78:	429a      	cmp	r2, r3
 8061c7a:	d001      	beq.n	8061c80 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8061c7c:	2301      	movs	r3, #1
 8061c7e:	e036      	b.n	8061cee <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8061c80:	687b      	ldr	r3, [r7, #4]
 8061c82:	681b      	ldr	r3, [r3, #0]
 8061c84:	f003 0304 	and.w	r3, r3, #4
 8061c88:	2b00      	cmp	r3, #0
 8061c8a:	d008      	beq.n	8061c9e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8061c8c:	4b1b      	ldr	r3, [pc, #108]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061c8e:	689b      	ldr	r3, [r3, #8]
 8061c90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8061c94:	687b      	ldr	r3, [r7, #4]
 8061c96:	68db      	ldr	r3, [r3, #12]
 8061c98:	4918      	ldr	r1, [pc, #96]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061c9a:	4313      	orrs	r3, r2
 8061c9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8061c9e:	687b      	ldr	r3, [r7, #4]
 8061ca0:	681b      	ldr	r3, [r3, #0]
 8061ca2:	f003 0308 	and.w	r3, r3, #8
 8061ca6:	2b00      	cmp	r3, #0
 8061ca8:	d009      	beq.n	8061cbe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8061caa:	4b14      	ldr	r3, [pc, #80]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061cac:	689b      	ldr	r3, [r3, #8]
 8061cae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8061cb2:	687b      	ldr	r3, [r7, #4]
 8061cb4:	691b      	ldr	r3, [r3, #16]
 8061cb6:	00db      	lsls	r3, r3, #3
 8061cb8:	4910      	ldr	r1, [pc, #64]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061cba:	4313      	orrs	r3, r2
 8061cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8061cbe:	f000 f825 	bl	8061d0c <HAL_RCC_GetSysClockFreq>
 8061cc2:	4602      	mov	r2, r0
 8061cc4:	4b0d      	ldr	r3, [pc, #52]	; (8061cfc <HAL_RCC_ClockConfig+0x1b4>)
 8061cc6:	689b      	ldr	r3, [r3, #8]
 8061cc8:	091b      	lsrs	r3, r3, #4
 8061cca:	f003 030f 	and.w	r3, r3, #15
 8061cce:	490c      	ldr	r1, [pc, #48]	; (8061d00 <HAL_RCC_ClockConfig+0x1b8>)
 8061cd0:	5ccb      	ldrb	r3, [r1, r3]
 8061cd2:	f003 031f 	and.w	r3, r3, #31
 8061cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8061cda:	4a0a      	ldr	r2, [pc, #40]	; (8061d04 <HAL_RCC_ClockConfig+0x1bc>)
 8061cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8061cde:	4b0a      	ldr	r3, [pc, #40]	; (8061d08 <HAL_RCC_ClockConfig+0x1c0>)
 8061ce0:	681b      	ldr	r3, [r3, #0]
 8061ce2:	4618      	mov	r0, r3
 8061ce4:	f7fe ff14 	bl	8060b10 <HAL_InitTick>
 8061ce8:	4603      	mov	r3, r0
 8061cea:	72fb      	strb	r3, [r7, #11]

  return status;
 8061cec:	7afb      	ldrb	r3, [r7, #11]
}
 8061cee:	4618      	mov	r0, r3
 8061cf0:	3710      	adds	r7, #16
 8061cf2:	46bd      	mov	sp, r7
 8061cf4:	bd80      	pop	{r7, pc}
 8061cf6:	bf00      	nop
 8061cf8:	40022000 	.word	0x40022000
 8061cfc:	40021000 	.word	0x40021000
 8061d00:	0806382c 	.word	0x0806382c
 8061d04:	20000000 	.word	0x20000000
 8061d08:	20000004 	.word	0x20000004

08061d0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8061d0c:	b480      	push	{r7}
 8061d0e:	b089      	sub	sp, #36	; 0x24
 8061d10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8061d12:	2300      	movs	r3, #0
 8061d14:	61fb      	str	r3, [r7, #28]
 8061d16:	2300      	movs	r3, #0
 8061d18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8061d1a:	4b3e      	ldr	r3, [pc, #248]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061d1c:	689b      	ldr	r3, [r3, #8]
 8061d1e:	f003 030c 	and.w	r3, r3, #12
 8061d22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8061d24:	4b3b      	ldr	r3, [pc, #236]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061d26:	68db      	ldr	r3, [r3, #12]
 8061d28:	f003 0303 	and.w	r3, r3, #3
 8061d2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8061d2e:	693b      	ldr	r3, [r7, #16]
 8061d30:	2b00      	cmp	r3, #0
 8061d32:	d005      	beq.n	8061d40 <HAL_RCC_GetSysClockFreq+0x34>
 8061d34:	693b      	ldr	r3, [r7, #16]
 8061d36:	2b0c      	cmp	r3, #12
 8061d38:	d121      	bne.n	8061d7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8061d3a:	68fb      	ldr	r3, [r7, #12]
 8061d3c:	2b01      	cmp	r3, #1
 8061d3e:	d11e      	bne.n	8061d7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8061d40:	4b34      	ldr	r3, [pc, #208]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061d42:	681b      	ldr	r3, [r3, #0]
 8061d44:	f003 0308 	and.w	r3, r3, #8
 8061d48:	2b00      	cmp	r3, #0
 8061d4a:	d107      	bne.n	8061d5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8061d4c:	4b31      	ldr	r3, [pc, #196]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8061d52:	0a1b      	lsrs	r3, r3, #8
 8061d54:	f003 030f 	and.w	r3, r3, #15
 8061d58:	61fb      	str	r3, [r7, #28]
 8061d5a:	e005      	b.n	8061d68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8061d5c:	4b2d      	ldr	r3, [pc, #180]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061d5e:	681b      	ldr	r3, [r3, #0]
 8061d60:	091b      	lsrs	r3, r3, #4
 8061d62:	f003 030f 	and.w	r3, r3, #15
 8061d66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8061d68:	4a2b      	ldr	r2, [pc, #172]	; (8061e18 <HAL_RCC_GetSysClockFreq+0x10c>)
 8061d6a:	69fb      	ldr	r3, [r7, #28]
 8061d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8061d70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8061d72:	693b      	ldr	r3, [r7, #16]
 8061d74:	2b00      	cmp	r3, #0
 8061d76:	d10d      	bne.n	8061d94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8061d78:	69fb      	ldr	r3, [r7, #28]
 8061d7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8061d7c:	e00a      	b.n	8061d94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8061d7e:	693b      	ldr	r3, [r7, #16]
 8061d80:	2b04      	cmp	r3, #4
 8061d82:	d102      	bne.n	8061d8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8061d84:	4b25      	ldr	r3, [pc, #148]	; (8061e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8061d86:	61bb      	str	r3, [r7, #24]
 8061d88:	e004      	b.n	8061d94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8061d8a:	693b      	ldr	r3, [r7, #16]
 8061d8c:	2b08      	cmp	r3, #8
 8061d8e:	d101      	bne.n	8061d94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8061d90:	4b23      	ldr	r3, [pc, #140]	; (8061e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8061d92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8061d94:	693b      	ldr	r3, [r7, #16]
 8061d96:	2b0c      	cmp	r3, #12
 8061d98:	d134      	bne.n	8061e04 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8061d9a:	4b1e      	ldr	r3, [pc, #120]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061d9c:	68db      	ldr	r3, [r3, #12]
 8061d9e:	f003 0303 	and.w	r3, r3, #3
 8061da2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8061da4:	68bb      	ldr	r3, [r7, #8]
 8061da6:	2b02      	cmp	r3, #2
 8061da8:	d003      	beq.n	8061db2 <HAL_RCC_GetSysClockFreq+0xa6>
 8061daa:	68bb      	ldr	r3, [r7, #8]
 8061dac:	2b03      	cmp	r3, #3
 8061dae:	d003      	beq.n	8061db8 <HAL_RCC_GetSysClockFreq+0xac>
 8061db0:	e005      	b.n	8061dbe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8061db2:	4b1a      	ldr	r3, [pc, #104]	; (8061e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8061db4:	617b      	str	r3, [r7, #20]
      break;
 8061db6:	e005      	b.n	8061dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8061db8:	4b19      	ldr	r3, [pc, #100]	; (8061e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8061dba:	617b      	str	r3, [r7, #20]
      break;
 8061dbc:	e002      	b.n	8061dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8061dbe:	69fb      	ldr	r3, [r7, #28]
 8061dc0:	617b      	str	r3, [r7, #20]
      break;
 8061dc2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8061dc4:	4b13      	ldr	r3, [pc, #76]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061dc6:	68db      	ldr	r3, [r3, #12]
 8061dc8:	091b      	lsrs	r3, r3, #4
 8061dca:	f003 0307 	and.w	r3, r3, #7
 8061dce:	3301      	adds	r3, #1
 8061dd0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8061dd2:	4b10      	ldr	r3, [pc, #64]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061dd4:	68db      	ldr	r3, [r3, #12]
 8061dd6:	0a1b      	lsrs	r3, r3, #8
 8061dd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8061ddc:	697a      	ldr	r2, [r7, #20]
 8061dde:	fb02 f203 	mul.w	r2, r2, r3
 8061de2:	687b      	ldr	r3, [r7, #4]
 8061de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8061de8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8061dea:	4b0a      	ldr	r3, [pc, #40]	; (8061e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8061dec:	68db      	ldr	r3, [r3, #12]
 8061dee:	0e5b      	lsrs	r3, r3, #25
 8061df0:	f003 0303 	and.w	r3, r3, #3
 8061df4:	3301      	adds	r3, #1
 8061df6:	005b      	lsls	r3, r3, #1
 8061df8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8061dfa:	697a      	ldr	r2, [r7, #20]
 8061dfc:	683b      	ldr	r3, [r7, #0]
 8061dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8061e02:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8061e04:	69bb      	ldr	r3, [r7, #24]
}
 8061e06:	4618      	mov	r0, r3
 8061e08:	3724      	adds	r7, #36	; 0x24
 8061e0a:	46bd      	mov	sp, r7
 8061e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8061e10:	4770      	bx	lr
 8061e12:	bf00      	nop
 8061e14:	40021000 	.word	0x40021000
 8061e18:	08063844 	.word	0x08063844
 8061e1c:	00f42400 	.word	0x00f42400
 8061e20:	007a1200 	.word	0x007a1200

08061e24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8061e24:	b480      	push	{r7}
 8061e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8061e28:	4b03      	ldr	r3, [pc, #12]	; (8061e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8061e2a:	681b      	ldr	r3, [r3, #0]
}
 8061e2c:	4618      	mov	r0, r3
 8061e2e:	46bd      	mov	sp, r7
 8061e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8061e34:	4770      	bx	lr
 8061e36:	bf00      	nop
 8061e38:	20000000 	.word	0x20000000

08061e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8061e3c:	b580      	push	{r7, lr}
 8061e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8061e40:	f7ff fff0 	bl	8061e24 <HAL_RCC_GetHCLKFreq>
 8061e44:	4602      	mov	r2, r0
 8061e46:	4b06      	ldr	r3, [pc, #24]	; (8061e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8061e48:	689b      	ldr	r3, [r3, #8]
 8061e4a:	0a1b      	lsrs	r3, r3, #8
 8061e4c:	f003 0307 	and.w	r3, r3, #7
 8061e50:	4904      	ldr	r1, [pc, #16]	; (8061e64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8061e52:	5ccb      	ldrb	r3, [r1, r3]
 8061e54:	f003 031f 	and.w	r3, r3, #31
 8061e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8061e5c:	4618      	mov	r0, r3
 8061e5e:	bd80      	pop	{r7, pc}
 8061e60:	40021000 	.word	0x40021000
 8061e64:	0806383c 	.word	0x0806383c

08061e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8061e68:	b580      	push	{r7, lr}
 8061e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8061e6c:	f7ff ffda 	bl	8061e24 <HAL_RCC_GetHCLKFreq>
 8061e70:	4602      	mov	r2, r0
 8061e72:	4b06      	ldr	r3, [pc, #24]	; (8061e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8061e74:	689b      	ldr	r3, [r3, #8]
 8061e76:	0adb      	lsrs	r3, r3, #11
 8061e78:	f003 0307 	and.w	r3, r3, #7
 8061e7c:	4904      	ldr	r1, [pc, #16]	; (8061e90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8061e7e:	5ccb      	ldrb	r3, [r1, r3]
 8061e80:	f003 031f 	and.w	r3, r3, #31
 8061e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8061e88:	4618      	mov	r0, r3
 8061e8a:	bd80      	pop	{r7, pc}
 8061e8c:	40021000 	.word	0x40021000
 8061e90:	0806383c 	.word	0x0806383c

08061e94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8061e94:	b580      	push	{r7, lr}
 8061e96:	b086      	sub	sp, #24
 8061e98:	af00      	add	r7, sp, #0
 8061e9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8061e9c:	2300      	movs	r3, #0
 8061e9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8061ea0:	4b2a      	ldr	r3, [pc, #168]	; (8061f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8061ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8061ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8061ea8:	2b00      	cmp	r3, #0
 8061eaa:	d003      	beq.n	8061eb4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8061eac:	f7ff fa02 	bl	80612b4 <HAL_PWREx_GetVoltageRange>
 8061eb0:	6178      	str	r0, [r7, #20]
 8061eb2:	e014      	b.n	8061ede <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8061eb4:	4b25      	ldr	r3, [pc, #148]	; (8061f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8061eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8061eb8:	4a24      	ldr	r2, [pc, #144]	; (8061f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8061eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8061ebe:	6593      	str	r3, [r2, #88]	; 0x58
 8061ec0:	4b22      	ldr	r3, [pc, #136]	; (8061f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8061ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8061ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8061ec8:	60fb      	str	r3, [r7, #12]
 8061eca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8061ecc:	f7ff f9f2 	bl	80612b4 <HAL_PWREx_GetVoltageRange>
 8061ed0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8061ed2:	4b1e      	ldr	r3, [pc, #120]	; (8061f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8061ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8061ed6:	4a1d      	ldr	r2, [pc, #116]	; (8061f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8061ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8061edc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8061ede:	697b      	ldr	r3, [r7, #20]
 8061ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8061ee4:	d10b      	bne.n	8061efe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8061ee6:	687b      	ldr	r3, [r7, #4]
 8061ee8:	2b80      	cmp	r3, #128	; 0x80
 8061eea:	d919      	bls.n	8061f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8061eec:	687b      	ldr	r3, [r7, #4]
 8061eee:	2ba0      	cmp	r3, #160	; 0xa0
 8061ef0:	d902      	bls.n	8061ef8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8061ef2:	2302      	movs	r3, #2
 8061ef4:	613b      	str	r3, [r7, #16]
 8061ef6:	e013      	b.n	8061f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8061ef8:	2301      	movs	r3, #1
 8061efa:	613b      	str	r3, [r7, #16]
 8061efc:	e010      	b.n	8061f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8061efe:	687b      	ldr	r3, [r7, #4]
 8061f00:	2b80      	cmp	r3, #128	; 0x80
 8061f02:	d902      	bls.n	8061f0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8061f04:	2303      	movs	r3, #3
 8061f06:	613b      	str	r3, [r7, #16]
 8061f08:	e00a      	b.n	8061f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8061f0a:	687b      	ldr	r3, [r7, #4]
 8061f0c:	2b80      	cmp	r3, #128	; 0x80
 8061f0e:	d102      	bne.n	8061f16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8061f10:	2302      	movs	r3, #2
 8061f12:	613b      	str	r3, [r7, #16]
 8061f14:	e004      	b.n	8061f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8061f16:	687b      	ldr	r3, [r7, #4]
 8061f18:	2b70      	cmp	r3, #112	; 0x70
 8061f1a:	d101      	bne.n	8061f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8061f1c:	2301      	movs	r3, #1
 8061f1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8061f20:	4b0b      	ldr	r3, [pc, #44]	; (8061f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8061f22:	681b      	ldr	r3, [r3, #0]
 8061f24:	f023 0207 	bic.w	r2, r3, #7
 8061f28:	4909      	ldr	r1, [pc, #36]	; (8061f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8061f2a:	693b      	ldr	r3, [r7, #16]
 8061f2c:	4313      	orrs	r3, r2
 8061f2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8061f30:	4b07      	ldr	r3, [pc, #28]	; (8061f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8061f32:	681b      	ldr	r3, [r3, #0]
 8061f34:	f003 0307 	and.w	r3, r3, #7
 8061f38:	693a      	ldr	r2, [r7, #16]
 8061f3a:	429a      	cmp	r2, r3
 8061f3c:	d001      	beq.n	8061f42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8061f3e:	2301      	movs	r3, #1
 8061f40:	e000      	b.n	8061f44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8061f42:	2300      	movs	r3, #0
}
 8061f44:	4618      	mov	r0, r3
 8061f46:	3718      	adds	r7, #24
 8061f48:	46bd      	mov	sp, r7
 8061f4a:	bd80      	pop	{r7, pc}
 8061f4c:	40021000 	.word	0x40021000
 8061f50:	40022000 	.word	0x40022000

08061f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8061f54:	b580      	push	{r7, lr}
 8061f56:	b086      	sub	sp, #24
 8061f58:	af00      	add	r7, sp, #0
 8061f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8061f5c:	2300      	movs	r3, #0
 8061f5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8061f60:	2300      	movs	r3, #0
 8061f62:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8061f64:	687b      	ldr	r3, [r7, #4]
 8061f66:	681b      	ldr	r3, [r3, #0]
 8061f68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8061f6c:	2b00      	cmp	r3, #0
 8061f6e:	d041      	beq.n	8061ff4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8061f70:	687b      	ldr	r3, [r7, #4]
 8061f72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8061f74:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8061f78:	d02a      	beq.n	8061fd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8061f7a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8061f7e:	d824      	bhi.n	8061fca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8061f80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8061f84:	d008      	beq.n	8061f98 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8061f86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8061f8a:	d81e      	bhi.n	8061fca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8061f8c:	2b00      	cmp	r3, #0
 8061f8e:	d00a      	beq.n	8061fa6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8061f90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8061f94:	d010      	beq.n	8061fb8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8061f96:	e018      	b.n	8061fca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8061f98:	4b86      	ldr	r3, [pc, #536]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8061f9a:	68db      	ldr	r3, [r3, #12]
 8061f9c:	4a85      	ldr	r2, [pc, #532]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8061f9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8061fa2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8061fa4:	e015      	b.n	8061fd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8061fa6:	687b      	ldr	r3, [r7, #4]
 8061fa8:	3304      	adds	r3, #4
 8061faa:	2100      	movs	r1, #0
 8061fac:	4618      	mov	r0, r3
 8061fae:	f000 fabb 	bl	8062528 <RCCEx_PLLSAI1_Config>
 8061fb2:	4603      	mov	r3, r0
 8061fb4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8061fb6:	e00c      	b.n	8061fd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8061fb8:	687b      	ldr	r3, [r7, #4]
 8061fba:	3320      	adds	r3, #32
 8061fbc:	2100      	movs	r1, #0
 8061fbe:	4618      	mov	r0, r3
 8061fc0:	f000 fba6 	bl	8062710 <RCCEx_PLLSAI2_Config>
 8061fc4:	4603      	mov	r3, r0
 8061fc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8061fc8:	e003      	b.n	8061fd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8061fca:	2301      	movs	r3, #1
 8061fcc:	74fb      	strb	r3, [r7, #19]
      break;
 8061fce:	e000      	b.n	8061fd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8061fd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8061fd2:	7cfb      	ldrb	r3, [r7, #19]
 8061fd4:	2b00      	cmp	r3, #0
 8061fd6:	d10b      	bne.n	8061ff0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8061fd8:	4b76      	ldr	r3, [pc, #472]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8061fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8061fde:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8061fe2:	687b      	ldr	r3, [r7, #4]
 8061fe4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8061fe6:	4973      	ldr	r1, [pc, #460]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8061fe8:	4313      	orrs	r3, r2
 8061fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8061fee:	e001      	b.n	8061ff4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8061ff0:	7cfb      	ldrb	r3, [r7, #19]
 8061ff2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8061ff4:	687b      	ldr	r3, [r7, #4]
 8061ff6:	681b      	ldr	r3, [r3, #0]
 8061ff8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8061ffc:	2b00      	cmp	r3, #0
 8061ffe:	d041      	beq.n	8062084 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8062000:	687b      	ldr	r3, [r7, #4]
 8062002:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8062004:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8062008:	d02a      	beq.n	8062060 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 806200a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 806200e:	d824      	bhi.n	806205a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8062010:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8062014:	d008      	beq.n	8062028 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8062016:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 806201a:	d81e      	bhi.n	806205a <HAL_RCCEx_PeriphCLKConfig+0x106>
 806201c:	2b00      	cmp	r3, #0
 806201e:	d00a      	beq.n	8062036 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8062020:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8062024:	d010      	beq.n	8062048 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8062026:	e018      	b.n	806205a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8062028:	4b62      	ldr	r3, [pc, #392]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 806202a:	68db      	ldr	r3, [r3, #12]
 806202c:	4a61      	ldr	r2, [pc, #388]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 806202e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8062032:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8062034:	e015      	b.n	8062062 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8062036:	687b      	ldr	r3, [r7, #4]
 8062038:	3304      	adds	r3, #4
 806203a:	2100      	movs	r1, #0
 806203c:	4618      	mov	r0, r3
 806203e:	f000 fa73 	bl	8062528 <RCCEx_PLLSAI1_Config>
 8062042:	4603      	mov	r3, r0
 8062044:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8062046:	e00c      	b.n	8062062 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8062048:	687b      	ldr	r3, [r7, #4]
 806204a:	3320      	adds	r3, #32
 806204c:	2100      	movs	r1, #0
 806204e:	4618      	mov	r0, r3
 8062050:	f000 fb5e 	bl	8062710 <RCCEx_PLLSAI2_Config>
 8062054:	4603      	mov	r3, r0
 8062056:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8062058:	e003      	b.n	8062062 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 806205a:	2301      	movs	r3, #1
 806205c:	74fb      	strb	r3, [r7, #19]
      break;
 806205e:	e000      	b.n	8062062 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8062060:	bf00      	nop
    }

    if(ret == HAL_OK)
 8062062:	7cfb      	ldrb	r3, [r7, #19]
 8062064:	2b00      	cmp	r3, #0
 8062066:	d10b      	bne.n	8062080 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8062068:	4b52      	ldr	r3, [pc, #328]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 806206a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806206e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8062072:	687b      	ldr	r3, [r7, #4]
 8062074:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8062076:	494f      	ldr	r1, [pc, #316]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062078:	4313      	orrs	r3, r2
 806207a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 806207e:	e001      	b.n	8062084 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8062080:	7cfb      	ldrb	r3, [r7, #19]
 8062082:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8062084:	687b      	ldr	r3, [r7, #4]
 8062086:	681b      	ldr	r3, [r3, #0]
 8062088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 806208c:	2b00      	cmp	r3, #0
 806208e:	f000 80a0 	beq.w	80621d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8062092:	2300      	movs	r3, #0
 8062094:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8062096:	4b47      	ldr	r3, [pc, #284]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 806209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 806209e:	2b00      	cmp	r3, #0
 80620a0:	d101      	bne.n	80620a6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80620a2:	2301      	movs	r3, #1
 80620a4:	e000      	b.n	80620a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80620a6:	2300      	movs	r3, #0
 80620a8:	2b00      	cmp	r3, #0
 80620aa:	d00d      	beq.n	80620c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80620ac:	4b41      	ldr	r3, [pc, #260]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80620ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80620b0:	4a40      	ldr	r2, [pc, #256]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80620b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80620b6:	6593      	str	r3, [r2, #88]	; 0x58
 80620b8:	4b3e      	ldr	r3, [pc, #248]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80620ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80620bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80620c0:	60bb      	str	r3, [r7, #8]
 80620c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80620c4:	2301      	movs	r3, #1
 80620c6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80620c8:	4b3b      	ldr	r3, [pc, #236]	; (80621b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80620ca:	681b      	ldr	r3, [r3, #0]
 80620cc:	4a3a      	ldr	r2, [pc, #232]	; (80621b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80620ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80620d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80620d4:	f7fe fd6c 	bl	8060bb0 <HAL_GetTick>
 80620d8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80620da:	e009      	b.n	80620f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80620dc:	f7fe fd68 	bl	8060bb0 <HAL_GetTick>
 80620e0:	4602      	mov	r2, r0
 80620e2:	68fb      	ldr	r3, [r7, #12]
 80620e4:	1ad3      	subs	r3, r2, r3
 80620e6:	2b02      	cmp	r3, #2
 80620e8:	d902      	bls.n	80620f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80620ea:	2303      	movs	r3, #3
 80620ec:	74fb      	strb	r3, [r7, #19]
        break;
 80620ee:	e005      	b.n	80620fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80620f0:	4b31      	ldr	r3, [pc, #196]	; (80621b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80620f2:	681b      	ldr	r3, [r3, #0]
 80620f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80620f8:	2b00      	cmp	r3, #0
 80620fa:	d0ef      	beq.n	80620dc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80620fc:	7cfb      	ldrb	r3, [r7, #19]
 80620fe:	2b00      	cmp	r3, #0
 8062100:	d15c      	bne.n	80621bc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8062102:	4b2c      	ldr	r3, [pc, #176]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8062108:	f403 7340 	and.w	r3, r3, #768	; 0x300
 806210c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 806210e:	697b      	ldr	r3, [r7, #20]
 8062110:	2b00      	cmp	r3, #0
 8062112:	d01f      	beq.n	8062154 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8062114:	687b      	ldr	r3, [r7, #4]
 8062116:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 806211a:	697a      	ldr	r2, [r7, #20]
 806211c:	429a      	cmp	r2, r3
 806211e:	d019      	beq.n	8062154 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8062120:	4b24      	ldr	r3, [pc, #144]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8062126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 806212a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 806212c:	4b21      	ldr	r3, [pc, #132]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 806212e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8062132:	4a20      	ldr	r2, [pc, #128]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8062138:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 806213c:	4b1d      	ldr	r3, [pc, #116]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 806213e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8062142:	4a1c      	ldr	r2, [pc, #112]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062144:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8062148:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 806214c:	4a19      	ldr	r2, [pc, #100]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 806214e:	697b      	ldr	r3, [r7, #20]
 8062150:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8062154:	697b      	ldr	r3, [r7, #20]
 8062156:	f003 0301 	and.w	r3, r3, #1
 806215a:	2b00      	cmp	r3, #0
 806215c:	d016      	beq.n	806218c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 806215e:	f7fe fd27 	bl	8060bb0 <HAL_GetTick>
 8062162:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8062164:	e00b      	b.n	806217e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8062166:	f7fe fd23 	bl	8060bb0 <HAL_GetTick>
 806216a:	4602      	mov	r2, r0
 806216c:	68fb      	ldr	r3, [r7, #12]
 806216e:	1ad3      	subs	r3, r2, r3
 8062170:	f241 3288 	movw	r2, #5000	; 0x1388
 8062174:	4293      	cmp	r3, r2
 8062176:	d902      	bls.n	806217e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8062178:	2303      	movs	r3, #3
 806217a:	74fb      	strb	r3, [r7, #19]
            break;
 806217c:	e006      	b.n	806218c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 806217e:	4b0d      	ldr	r3, [pc, #52]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8062184:	f003 0302 	and.w	r3, r3, #2
 8062188:	2b00      	cmp	r3, #0
 806218a:	d0ec      	beq.n	8062166 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 806218c:	7cfb      	ldrb	r3, [r7, #19]
 806218e:	2b00      	cmp	r3, #0
 8062190:	d10c      	bne.n	80621ac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8062192:	4b08      	ldr	r3, [pc, #32]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8062194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8062198:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 806219c:	687b      	ldr	r3, [r7, #4]
 806219e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80621a2:	4904      	ldr	r1, [pc, #16]	; (80621b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80621a4:	4313      	orrs	r3, r2
 80621a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80621aa:	e009      	b.n	80621c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80621ac:	7cfb      	ldrb	r3, [r7, #19]
 80621ae:	74bb      	strb	r3, [r7, #18]
 80621b0:	e006      	b.n	80621c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80621b2:	bf00      	nop
 80621b4:	40021000 	.word	0x40021000
 80621b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80621bc:	7cfb      	ldrb	r3, [r7, #19]
 80621be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80621c0:	7c7b      	ldrb	r3, [r7, #17]
 80621c2:	2b01      	cmp	r3, #1
 80621c4:	d105      	bne.n	80621d2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80621c6:	4b9e      	ldr	r3, [pc, #632]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80621c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80621ca:	4a9d      	ldr	r2, [pc, #628]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80621cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80621d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80621d2:	687b      	ldr	r3, [r7, #4]
 80621d4:	681b      	ldr	r3, [r3, #0]
 80621d6:	f003 0301 	and.w	r3, r3, #1
 80621da:	2b00      	cmp	r3, #0
 80621dc:	d00a      	beq.n	80621f4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80621de:	4b98      	ldr	r3, [pc, #608]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80621e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80621e4:	f023 0203 	bic.w	r2, r3, #3
 80621e8:	687b      	ldr	r3, [r7, #4]
 80621ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80621ec:	4994      	ldr	r1, [pc, #592]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80621ee:	4313      	orrs	r3, r2
 80621f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80621f4:	687b      	ldr	r3, [r7, #4]
 80621f6:	681b      	ldr	r3, [r3, #0]
 80621f8:	f003 0302 	and.w	r3, r3, #2
 80621fc:	2b00      	cmp	r3, #0
 80621fe:	d00a      	beq.n	8062216 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8062200:	4b8f      	ldr	r3, [pc, #572]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062206:	f023 020c 	bic.w	r2, r3, #12
 806220a:	687b      	ldr	r3, [r7, #4]
 806220c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 806220e:	498c      	ldr	r1, [pc, #560]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062210:	4313      	orrs	r3, r2
 8062212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8062216:	687b      	ldr	r3, [r7, #4]
 8062218:	681b      	ldr	r3, [r3, #0]
 806221a:	f003 0304 	and.w	r3, r3, #4
 806221e:	2b00      	cmp	r3, #0
 8062220:	d00a      	beq.n	8062238 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8062222:	4b87      	ldr	r3, [pc, #540]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062228:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 806222c:	687b      	ldr	r3, [r7, #4]
 806222e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8062230:	4983      	ldr	r1, [pc, #524]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062232:	4313      	orrs	r3, r2
 8062234:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8062238:	687b      	ldr	r3, [r7, #4]
 806223a:	681b      	ldr	r3, [r3, #0]
 806223c:	f003 0308 	and.w	r3, r3, #8
 8062240:	2b00      	cmp	r3, #0
 8062242:	d00a      	beq.n	806225a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8062244:	4b7e      	ldr	r3, [pc, #504]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806224a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 806224e:	687b      	ldr	r3, [r7, #4]
 8062250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8062252:	497b      	ldr	r1, [pc, #492]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062254:	4313      	orrs	r3, r2
 8062256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 806225a:	687b      	ldr	r3, [r7, #4]
 806225c:	681b      	ldr	r3, [r3, #0]
 806225e:	f003 0310 	and.w	r3, r3, #16
 8062262:	2b00      	cmp	r3, #0
 8062264:	d00a      	beq.n	806227c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8062266:	4b76      	ldr	r3, [pc, #472]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062268:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806226c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8062270:	687b      	ldr	r3, [r7, #4]
 8062272:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8062274:	4972      	ldr	r1, [pc, #456]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062276:	4313      	orrs	r3, r2
 8062278:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 806227c:	687b      	ldr	r3, [r7, #4]
 806227e:	681b      	ldr	r3, [r3, #0]
 8062280:	f003 0320 	and.w	r3, r3, #32
 8062284:	2b00      	cmp	r3, #0
 8062286:	d00a      	beq.n	806229e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8062288:	4b6d      	ldr	r3, [pc, #436]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 806228a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806228e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8062292:	687b      	ldr	r3, [r7, #4]
 8062294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8062296:	496a      	ldr	r1, [pc, #424]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062298:	4313      	orrs	r3, r2
 806229a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 806229e:	687b      	ldr	r3, [r7, #4]
 80622a0:	681b      	ldr	r3, [r3, #0]
 80622a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80622a6:	2b00      	cmp	r3, #0
 80622a8:	d00a      	beq.n	80622c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80622aa:	4b65      	ldr	r3, [pc, #404]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80622ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80622b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80622b4:	687b      	ldr	r3, [r7, #4]
 80622b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80622b8:	4961      	ldr	r1, [pc, #388]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80622ba:	4313      	orrs	r3, r2
 80622bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80622c0:	687b      	ldr	r3, [r7, #4]
 80622c2:	681b      	ldr	r3, [r3, #0]
 80622c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80622c8:	2b00      	cmp	r3, #0
 80622ca:	d00a      	beq.n	80622e2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80622cc:	4b5c      	ldr	r3, [pc, #368]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80622ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80622d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80622d6:	687b      	ldr	r3, [r7, #4]
 80622d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80622da:	4959      	ldr	r1, [pc, #356]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80622dc:	4313      	orrs	r3, r2
 80622de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80622e2:	687b      	ldr	r3, [r7, #4]
 80622e4:	681b      	ldr	r3, [r3, #0]
 80622e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80622ea:	2b00      	cmp	r3, #0
 80622ec:	d00a      	beq.n	8062304 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80622ee:	4b54      	ldr	r3, [pc, #336]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80622f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80622f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80622f8:	687b      	ldr	r3, [r7, #4]
 80622fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80622fc:	4950      	ldr	r1, [pc, #320]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80622fe:	4313      	orrs	r3, r2
 8062300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8062304:	687b      	ldr	r3, [r7, #4]
 8062306:	681b      	ldr	r3, [r3, #0]
 8062308:	f003 0380 	and.w	r3, r3, #128	; 0x80
 806230c:	2b00      	cmp	r3, #0
 806230e:	d00a      	beq.n	8062326 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8062310:	4b4b      	ldr	r3, [pc, #300]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062316:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 806231a:	687b      	ldr	r3, [r7, #4]
 806231c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 806231e:	4948      	ldr	r1, [pc, #288]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062320:	4313      	orrs	r3, r2
 8062322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8062326:	687b      	ldr	r3, [r7, #4]
 8062328:	681b      	ldr	r3, [r3, #0]
 806232a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 806232e:	2b00      	cmp	r3, #0
 8062330:	d00a      	beq.n	8062348 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8062332:	4b43      	ldr	r3, [pc, #268]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062338:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 806233c:	687b      	ldr	r3, [r7, #4]
 806233e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8062340:	493f      	ldr	r1, [pc, #252]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062342:	4313      	orrs	r3, r2
 8062344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8062348:	687b      	ldr	r3, [r7, #4]
 806234a:	681b      	ldr	r3, [r3, #0]
 806234c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8062350:	2b00      	cmp	r3, #0
 8062352:	d028      	beq.n	80623a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8062354:	4b3a      	ldr	r3, [pc, #232]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806235a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 806235e:	687b      	ldr	r3, [r7, #4]
 8062360:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8062362:	4937      	ldr	r1, [pc, #220]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062364:	4313      	orrs	r3, r2
 8062366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 806236a:	687b      	ldr	r3, [r7, #4]
 806236c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 806236e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8062372:	d106      	bne.n	8062382 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8062374:	4b32      	ldr	r3, [pc, #200]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062376:	68db      	ldr	r3, [r3, #12]
 8062378:	4a31      	ldr	r2, [pc, #196]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 806237a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 806237e:	60d3      	str	r3, [r2, #12]
 8062380:	e011      	b.n	80623a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8062382:	687b      	ldr	r3, [r7, #4]
 8062384:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8062386:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 806238a:	d10c      	bne.n	80623a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 806238c:	687b      	ldr	r3, [r7, #4]
 806238e:	3304      	adds	r3, #4
 8062390:	2101      	movs	r1, #1
 8062392:	4618      	mov	r0, r3
 8062394:	f000 f8c8 	bl	8062528 <RCCEx_PLLSAI1_Config>
 8062398:	4603      	mov	r3, r0
 806239a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 806239c:	7cfb      	ldrb	r3, [r7, #19]
 806239e:	2b00      	cmp	r3, #0
 80623a0:	d001      	beq.n	80623a6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80623a2:	7cfb      	ldrb	r3, [r7, #19]
 80623a4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80623a6:	687b      	ldr	r3, [r7, #4]
 80623a8:	681b      	ldr	r3, [r3, #0]
 80623aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80623ae:	2b00      	cmp	r3, #0
 80623b0:	d028      	beq.n	8062404 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80623b2:	4b23      	ldr	r3, [pc, #140]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80623b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80623b8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80623bc:	687b      	ldr	r3, [r7, #4]
 80623be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80623c0:	491f      	ldr	r1, [pc, #124]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80623c2:	4313      	orrs	r3, r2
 80623c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80623c8:	687b      	ldr	r3, [r7, #4]
 80623ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80623cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80623d0:	d106      	bne.n	80623e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80623d2:	4b1b      	ldr	r3, [pc, #108]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80623d4:	68db      	ldr	r3, [r3, #12]
 80623d6:	4a1a      	ldr	r2, [pc, #104]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80623d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80623dc:	60d3      	str	r3, [r2, #12]
 80623de:	e011      	b.n	8062404 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80623e0:	687b      	ldr	r3, [r7, #4]
 80623e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80623e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80623e8:	d10c      	bne.n	8062404 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80623ea:	687b      	ldr	r3, [r7, #4]
 80623ec:	3304      	adds	r3, #4
 80623ee:	2101      	movs	r1, #1
 80623f0:	4618      	mov	r0, r3
 80623f2:	f000 f899 	bl	8062528 <RCCEx_PLLSAI1_Config>
 80623f6:	4603      	mov	r3, r0
 80623f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80623fa:	7cfb      	ldrb	r3, [r7, #19]
 80623fc:	2b00      	cmp	r3, #0
 80623fe:	d001      	beq.n	8062404 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8062400:	7cfb      	ldrb	r3, [r7, #19]
 8062402:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8062404:	687b      	ldr	r3, [r7, #4]
 8062406:	681b      	ldr	r3, [r3, #0]
 8062408:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 806240c:	2b00      	cmp	r3, #0
 806240e:	d02b      	beq.n	8062468 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8062410:	4b0b      	ldr	r3, [pc, #44]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062416:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 806241a:	687b      	ldr	r3, [r7, #4]
 806241c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 806241e:	4908      	ldr	r1, [pc, #32]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062420:	4313      	orrs	r3, r2
 8062422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8062426:	687b      	ldr	r3, [r7, #4]
 8062428:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 806242a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 806242e:	d109      	bne.n	8062444 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8062430:	4b03      	ldr	r3, [pc, #12]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062432:	68db      	ldr	r3, [r3, #12]
 8062434:	4a02      	ldr	r2, [pc, #8]	; (8062440 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8062436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 806243a:	60d3      	str	r3, [r2, #12]
 806243c:	e014      	b.n	8062468 <HAL_RCCEx_PeriphCLKConfig+0x514>
 806243e:	bf00      	nop
 8062440:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8062444:	687b      	ldr	r3, [r7, #4]
 8062446:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8062448:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 806244c:	d10c      	bne.n	8062468 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 806244e:	687b      	ldr	r3, [r7, #4]
 8062450:	3304      	adds	r3, #4
 8062452:	2101      	movs	r1, #1
 8062454:	4618      	mov	r0, r3
 8062456:	f000 f867 	bl	8062528 <RCCEx_PLLSAI1_Config>
 806245a:	4603      	mov	r3, r0
 806245c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 806245e:	7cfb      	ldrb	r3, [r7, #19]
 8062460:	2b00      	cmp	r3, #0
 8062462:	d001      	beq.n	8062468 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8062464:	7cfb      	ldrb	r3, [r7, #19]
 8062466:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8062468:	687b      	ldr	r3, [r7, #4]
 806246a:	681b      	ldr	r3, [r3, #0]
 806246c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8062470:	2b00      	cmp	r3, #0
 8062472:	d02f      	beq.n	80624d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8062474:	4b2b      	ldr	r3, [pc, #172]	; (8062524 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8062476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806247a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 806247e:	687b      	ldr	r3, [r7, #4]
 8062480:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8062482:	4928      	ldr	r1, [pc, #160]	; (8062524 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8062484:	4313      	orrs	r3, r2
 8062486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 806248a:	687b      	ldr	r3, [r7, #4]
 806248c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 806248e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8062492:	d10d      	bne.n	80624b0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8062494:	687b      	ldr	r3, [r7, #4]
 8062496:	3304      	adds	r3, #4
 8062498:	2102      	movs	r1, #2
 806249a:	4618      	mov	r0, r3
 806249c:	f000 f844 	bl	8062528 <RCCEx_PLLSAI1_Config>
 80624a0:	4603      	mov	r3, r0
 80624a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80624a4:	7cfb      	ldrb	r3, [r7, #19]
 80624a6:	2b00      	cmp	r3, #0
 80624a8:	d014      	beq.n	80624d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80624aa:	7cfb      	ldrb	r3, [r7, #19]
 80624ac:	74bb      	strb	r3, [r7, #18]
 80624ae:	e011      	b.n	80624d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80624b0:	687b      	ldr	r3, [r7, #4]
 80624b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80624b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80624b8:	d10c      	bne.n	80624d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80624ba:	687b      	ldr	r3, [r7, #4]
 80624bc:	3320      	adds	r3, #32
 80624be:	2102      	movs	r1, #2
 80624c0:	4618      	mov	r0, r3
 80624c2:	f000 f925 	bl	8062710 <RCCEx_PLLSAI2_Config>
 80624c6:	4603      	mov	r3, r0
 80624c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80624ca:	7cfb      	ldrb	r3, [r7, #19]
 80624cc:	2b00      	cmp	r3, #0
 80624ce:	d001      	beq.n	80624d4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80624d0:	7cfb      	ldrb	r3, [r7, #19]
 80624d2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80624d4:	687b      	ldr	r3, [r7, #4]
 80624d6:	681b      	ldr	r3, [r3, #0]
 80624d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80624dc:	2b00      	cmp	r3, #0
 80624de:	d00a      	beq.n	80624f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80624e0:	4b10      	ldr	r3, [pc, #64]	; (8062524 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80624e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80624e6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80624ea:	687b      	ldr	r3, [r7, #4]
 80624ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80624ee:	490d      	ldr	r1, [pc, #52]	; (8062524 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80624f0:	4313      	orrs	r3, r2
 80624f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80624f6:	687b      	ldr	r3, [r7, #4]
 80624f8:	681b      	ldr	r3, [r3, #0]
 80624fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80624fe:	2b00      	cmp	r3, #0
 8062500:	d00b      	beq.n	806251a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8062502:	4b08      	ldr	r3, [pc, #32]	; (8062524 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8062504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062508:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 806250c:	687b      	ldr	r3, [r7, #4]
 806250e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062512:	4904      	ldr	r1, [pc, #16]	; (8062524 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8062514:	4313      	orrs	r3, r2
 8062516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 806251a:	7cbb      	ldrb	r3, [r7, #18]
}
 806251c:	4618      	mov	r0, r3
 806251e:	3718      	adds	r7, #24
 8062520:	46bd      	mov	sp, r7
 8062522:	bd80      	pop	{r7, pc}
 8062524:	40021000 	.word	0x40021000

08062528 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8062528:	b580      	push	{r7, lr}
 806252a:	b084      	sub	sp, #16
 806252c:	af00      	add	r7, sp, #0
 806252e:	6078      	str	r0, [r7, #4]
 8062530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8062532:	2300      	movs	r3, #0
 8062534:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8062536:	4b75      	ldr	r3, [pc, #468]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062538:	68db      	ldr	r3, [r3, #12]
 806253a:	f003 0303 	and.w	r3, r3, #3
 806253e:	2b00      	cmp	r3, #0
 8062540:	d018      	beq.n	8062574 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8062542:	4b72      	ldr	r3, [pc, #456]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062544:	68db      	ldr	r3, [r3, #12]
 8062546:	f003 0203 	and.w	r2, r3, #3
 806254a:	687b      	ldr	r3, [r7, #4]
 806254c:	681b      	ldr	r3, [r3, #0]
 806254e:	429a      	cmp	r2, r3
 8062550:	d10d      	bne.n	806256e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8062552:	687b      	ldr	r3, [r7, #4]
 8062554:	681b      	ldr	r3, [r3, #0]
       ||
 8062556:	2b00      	cmp	r3, #0
 8062558:	d009      	beq.n	806256e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 806255a:	4b6c      	ldr	r3, [pc, #432]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 806255c:	68db      	ldr	r3, [r3, #12]
 806255e:	091b      	lsrs	r3, r3, #4
 8062560:	f003 0307 	and.w	r3, r3, #7
 8062564:	1c5a      	adds	r2, r3, #1
 8062566:	687b      	ldr	r3, [r7, #4]
 8062568:	685b      	ldr	r3, [r3, #4]
       ||
 806256a:	429a      	cmp	r2, r3
 806256c:	d047      	beq.n	80625fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 806256e:	2301      	movs	r3, #1
 8062570:	73fb      	strb	r3, [r7, #15]
 8062572:	e044      	b.n	80625fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8062574:	687b      	ldr	r3, [r7, #4]
 8062576:	681b      	ldr	r3, [r3, #0]
 8062578:	2b03      	cmp	r3, #3
 806257a:	d018      	beq.n	80625ae <RCCEx_PLLSAI1_Config+0x86>
 806257c:	2b03      	cmp	r3, #3
 806257e:	d825      	bhi.n	80625cc <RCCEx_PLLSAI1_Config+0xa4>
 8062580:	2b01      	cmp	r3, #1
 8062582:	d002      	beq.n	806258a <RCCEx_PLLSAI1_Config+0x62>
 8062584:	2b02      	cmp	r3, #2
 8062586:	d009      	beq.n	806259c <RCCEx_PLLSAI1_Config+0x74>
 8062588:	e020      	b.n	80625cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 806258a:	4b60      	ldr	r3, [pc, #384]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 806258c:	681b      	ldr	r3, [r3, #0]
 806258e:	f003 0302 	and.w	r3, r3, #2
 8062592:	2b00      	cmp	r3, #0
 8062594:	d11d      	bne.n	80625d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8062596:	2301      	movs	r3, #1
 8062598:	73fb      	strb	r3, [r7, #15]
      }
      break;
 806259a:	e01a      	b.n	80625d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 806259c:	4b5b      	ldr	r3, [pc, #364]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 806259e:	681b      	ldr	r3, [r3, #0]
 80625a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80625a4:	2b00      	cmp	r3, #0
 80625a6:	d116      	bne.n	80625d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80625a8:	2301      	movs	r3, #1
 80625aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80625ac:	e013      	b.n	80625d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80625ae:	4b57      	ldr	r3, [pc, #348]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80625b0:	681b      	ldr	r3, [r3, #0]
 80625b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80625b6:	2b00      	cmp	r3, #0
 80625b8:	d10f      	bne.n	80625da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80625ba:	4b54      	ldr	r3, [pc, #336]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80625bc:	681b      	ldr	r3, [r3, #0]
 80625be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80625c2:	2b00      	cmp	r3, #0
 80625c4:	d109      	bne.n	80625da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80625c6:	2301      	movs	r3, #1
 80625c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80625ca:	e006      	b.n	80625da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80625cc:	2301      	movs	r3, #1
 80625ce:	73fb      	strb	r3, [r7, #15]
      break;
 80625d0:	e004      	b.n	80625dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80625d2:	bf00      	nop
 80625d4:	e002      	b.n	80625dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80625d6:	bf00      	nop
 80625d8:	e000      	b.n	80625dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80625da:	bf00      	nop
    }

    if(status == HAL_OK)
 80625dc:	7bfb      	ldrb	r3, [r7, #15]
 80625de:	2b00      	cmp	r3, #0
 80625e0:	d10d      	bne.n	80625fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80625e2:	4b4a      	ldr	r3, [pc, #296]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80625e4:	68db      	ldr	r3, [r3, #12]
 80625e6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80625ea:	687b      	ldr	r3, [r7, #4]
 80625ec:	6819      	ldr	r1, [r3, #0]
 80625ee:	687b      	ldr	r3, [r7, #4]
 80625f0:	685b      	ldr	r3, [r3, #4]
 80625f2:	3b01      	subs	r3, #1
 80625f4:	011b      	lsls	r3, r3, #4
 80625f6:	430b      	orrs	r3, r1
 80625f8:	4944      	ldr	r1, [pc, #272]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80625fa:	4313      	orrs	r3, r2
 80625fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80625fe:	7bfb      	ldrb	r3, [r7, #15]
 8062600:	2b00      	cmp	r3, #0
 8062602:	d17d      	bne.n	8062700 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8062604:	4b41      	ldr	r3, [pc, #260]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062606:	681b      	ldr	r3, [r3, #0]
 8062608:	4a40      	ldr	r2, [pc, #256]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 806260a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 806260e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8062610:	f7fe face 	bl	8060bb0 <HAL_GetTick>
 8062614:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8062616:	e009      	b.n	806262c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8062618:	f7fe faca 	bl	8060bb0 <HAL_GetTick>
 806261c:	4602      	mov	r2, r0
 806261e:	68bb      	ldr	r3, [r7, #8]
 8062620:	1ad3      	subs	r3, r2, r3
 8062622:	2b02      	cmp	r3, #2
 8062624:	d902      	bls.n	806262c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8062626:	2303      	movs	r3, #3
 8062628:	73fb      	strb	r3, [r7, #15]
        break;
 806262a:	e005      	b.n	8062638 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 806262c:	4b37      	ldr	r3, [pc, #220]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 806262e:	681b      	ldr	r3, [r3, #0]
 8062630:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8062634:	2b00      	cmp	r3, #0
 8062636:	d1ef      	bne.n	8062618 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8062638:	7bfb      	ldrb	r3, [r7, #15]
 806263a:	2b00      	cmp	r3, #0
 806263c:	d160      	bne.n	8062700 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 806263e:	683b      	ldr	r3, [r7, #0]
 8062640:	2b00      	cmp	r3, #0
 8062642:	d111      	bne.n	8062668 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8062644:	4b31      	ldr	r3, [pc, #196]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062646:	691b      	ldr	r3, [r3, #16]
 8062648:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 806264c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8062650:	687a      	ldr	r2, [r7, #4]
 8062652:	6892      	ldr	r2, [r2, #8]
 8062654:	0211      	lsls	r1, r2, #8
 8062656:	687a      	ldr	r2, [r7, #4]
 8062658:	68d2      	ldr	r2, [r2, #12]
 806265a:	0912      	lsrs	r2, r2, #4
 806265c:	0452      	lsls	r2, r2, #17
 806265e:	430a      	orrs	r2, r1
 8062660:	492a      	ldr	r1, [pc, #168]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062662:	4313      	orrs	r3, r2
 8062664:	610b      	str	r3, [r1, #16]
 8062666:	e027      	b.n	80626b8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8062668:	683b      	ldr	r3, [r7, #0]
 806266a:	2b01      	cmp	r3, #1
 806266c:	d112      	bne.n	8062694 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 806266e:	4b27      	ldr	r3, [pc, #156]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062670:	691b      	ldr	r3, [r3, #16]
 8062672:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8062676:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 806267a:	687a      	ldr	r2, [r7, #4]
 806267c:	6892      	ldr	r2, [r2, #8]
 806267e:	0211      	lsls	r1, r2, #8
 8062680:	687a      	ldr	r2, [r7, #4]
 8062682:	6912      	ldr	r2, [r2, #16]
 8062684:	0852      	lsrs	r2, r2, #1
 8062686:	3a01      	subs	r2, #1
 8062688:	0552      	lsls	r2, r2, #21
 806268a:	430a      	orrs	r2, r1
 806268c:	491f      	ldr	r1, [pc, #124]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 806268e:	4313      	orrs	r3, r2
 8062690:	610b      	str	r3, [r1, #16]
 8062692:	e011      	b.n	80626b8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8062694:	4b1d      	ldr	r3, [pc, #116]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 8062696:	691b      	ldr	r3, [r3, #16]
 8062698:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 806269c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80626a0:	687a      	ldr	r2, [r7, #4]
 80626a2:	6892      	ldr	r2, [r2, #8]
 80626a4:	0211      	lsls	r1, r2, #8
 80626a6:	687a      	ldr	r2, [r7, #4]
 80626a8:	6952      	ldr	r2, [r2, #20]
 80626aa:	0852      	lsrs	r2, r2, #1
 80626ac:	3a01      	subs	r2, #1
 80626ae:	0652      	lsls	r2, r2, #25
 80626b0:	430a      	orrs	r2, r1
 80626b2:	4916      	ldr	r1, [pc, #88]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80626b4:	4313      	orrs	r3, r2
 80626b6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80626b8:	4b14      	ldr	r3, [pc, #80]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80626ba:	681b      	ldr	r3, [r3, #0]
 80626bc:	4a13      	ldr	r2, [pc, #76]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80626be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80626c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80626c4:	f7fe fa74 	bl	8060bb0 <HAL_GetTick>
 80626c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80626ca:	e009      	b.n	80626e0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80626cc:	f7fe fa70 	bl	8060bb0 <HAL_GetTick>
 80626d0:	4602      	mov	r2, r0
 80626d2:	68bb      	ldr	r3, [r7, #8]
 80626d4:	1ad3      	subs	r3, r2, r3
 80626d6:	2b02      	cmp	r3, #2
 80626d8:	d902      	bls.n	80626e0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80626da:	2303      	movs	r3, #3
 80626dc:	73fb      	strb	r3, [r7, #15]
          break;
 80626de:	e005      	b.n	80626ec <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80626e0:	4b0a      	ldr	r3, [pc, #40]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80626e2:	681b      	ldr	r3, [r3, #0]
 80626e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80626e8:	2b00      	cmp	r3, #0
 80626ea:	d0ef      	beq.n	80626cc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80626ec:	7bfb      	ldrb	r3, [r7, #15]
 80626ee:	2b00      	cmp	r3, #0
 80626f0:	d106      	bne.n	8062700 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80626f2:	4b06      	ldr	r3, [pc, #24]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80626f4:	691a      	ldr	r2, [r3, #16]
 80626f6:	687b      	ldr	r3, [r7, #4]
 80626f8:	699b      	ldr	r3, [r3, #24]
 80626fa:	4904      	ldr	r1, [pc, #16]	; (806270c <RCCEx_PLLSAI1_Config+0x1e4>)
 80626fc:	4313      	orrs	r3, r2
 80626fe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8062700:	7bfb      	ldrb	r3, [r7, #15]
}
 8062702:	4618      	mov	r0, r3
 8062704:	3710      	adds	r7, #16
 8062706:	46bd      	mov	sp, r7
 8062708:	bd80      	pop	{r7, pc}
 806270a:	bf00      	nop
 806270c:	40021000 	.word	0x40021000

08062710 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8062710:	b580      	push	{r7, lr}
 8062712:	b084      	sub	sp, #16
 8062714:	af00      	add	r7, sp, #0
 8062716:	6078      	str	r0, [r7, #4]
 8062718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 806271a:	2300      	movs	r3, #0
 806271c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 806271e:	4b6a      	ldr	r3, [pc, #424]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062720:	68db      	ldr	r3, [r3, #12]
 8062722:	f003 0303 	and.w	r3, r3, #3
 8062726:	2b00      	cmp	r3, #0
 8062728:	d018      	beq.n	806275c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 806272a:	4b67      	ldr	r3, [pc, #412]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 806272c:	68db      	ldr	r3, [r3, #12]
 806272e:	f003 0203 	and.w	r2, r3, #3
 8062732:	687b      	ldr	r3, [r7, #4]
 8062734:	681b      	ldr	r3, [r3, #0]
 8062736:	429a      	cmp	r2, r3
 8062738:	d10d      	bne.n	8062756 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 806273a:	687b      	ldr	r3, [r7, #4]
 806273c:	681b      	ldr	r3, [r3, #0]
       ||
 806273e:	2b00      	cmp	r3, #0
 8062740:	d009      	beq.n	8062756 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8062742:	4b61      	ldr	r3, [pc, #388]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062744:	68db      	ldr	r3, [r3, #12]
 8062746:	091b      	lsrs	r3, r3, #4
 8062748:	f003 0307 	and.w	r3, r3, #7
 806274c:	1c5a      	adds	r2, r3, #1
 806274e:	687b      	ldr	r3, [r7, #4]
 8062750:	685b      	ldr	r3, [r3, #4]
       ||
 8062752:	429a      	cmp	r2, r3
 8062754:	d047      	beq.n	80627e6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8062756:	2301      	movs	r3, #1
 8062758:	73fb      	strb	r3, [r7, #15]
 806275a:	e044      	b.n	80627e6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 806275c:	687b      	ldr	r3, [r7, #4]
 806275e:	681b      	ldr	r3, [r3, #0]
 8062760:	2b03      	cmp	r3, #3
 8062762:	d018      	beq.n	8062796 <RCCEx_PLLSAI2_Config+0x86>
 8062764:	2b03      	cmp	r3, #3
 8062766:	d825      	bhi.n	80627b4 <RCCEx_PLLSAI2_Config+0xa4>
 8062768:	2b01      	cmp	r3, #1
 806276a:	d002      	beq.n	8062772 <RCCEx_PLLSAI2_Config+0x62>
 806276c:	2b02      	cmp	r3, #2
 806276e:	d009      	beq.n	8062784 <RCCEx_PLLSAI2_Config+0x74>
 8062770:	e020      	b.n	80627b4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8062772:	4b55      	ldr	r3, [pc, #340]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062774:	681b      	ldr	r3, [r3, #0]
 8062776:	f003 0302 	and.w	r3, r3, #2
 806277a:	2b00      	cmp	r3, #0
 806277c:	d11d      	bne.n	80627ba <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 806277e:	2301      	movs	r3, #1
 8062780:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8062782:	e01a      	b.n	80627ba <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8062784:	4b50      	ldr	r3, [pc, #320]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062786:	681b      	ldr	r3, [r3, #0]
 8062788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 806278c:	2b00      	cmp	r3, #0
 806278e:	d116      	bne.n	80627be <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8062790:	2301      	movs	r3, #1
 8062792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8062794:	e013      	b.n	80627be <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8062796:	4b4c      	ldr	r3, [pc, #304]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062798:	681b      	ldr	r3, [r3, #0]
 806279a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 806279e:	2b00      	cmp	r3, #0
 80627a0:	d10f      	bne.n	80627c2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80627a2:	4b49      	ldr	r3, [pc, #292]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80627a4:	681b      	ldr	r3, [r3, #0]
 80627a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80627aa:	2b00      	cmp	r3, #0
 80627ac:	d109      	bne.n	80627c2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80627ae:	2301      	movs	r3, #1
 80627b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80627b2:	e006      	b.n	80627c2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80627b4:	2301      	movs	r3, #1
 80627b6:	73fb      	strb	r3, [r7, #15]
      break;
 80627b8:	e004      	b.n	80627c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80627ba:	bf00      	nop
 80627bc:	e002      	b.n	80627c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80627be:	bf00      	nop
 80627c0:	e000      	b.n	80627c4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80627c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80627c4:	7bfb      	ldrb	r3, [r7, #15]
 80627c6:	2b00      	cmp	r3, #0
 80627c8:	d10d      	bne.n	80627e6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80627ca:	4b3f      	ldr	r3, [pc, #252]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80627cc:	68db      	ldr	r3, [r3, #12]
 80627ce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80627d2:	687b      	ldr	r3, [r7, #4]
 80627d4:	6819      	ldr	r1, [r3, #0]
 80627d6:	687b      	ldr	r3, [r7, #4]
 80627d8:	685b      	ldr	r3, [r3, #4]
 80627da:	3b01      	subs	r3, #1
 80627dc:	011b      	lsls	r3, r3, #4
 80627de:	430b      	orrs	r3, r1
 80627e0:	4939      	ldr	r1, [pc, #228]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80627e2:	4313      	orrs	r3, r2
 80627e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80627e6:	7bfb      	ldrb	r3, [r7, #15]
 80627e8:	2b00      	cmp	r3, #0
 80627ea:	d167      	bne.n	80628bc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80627ec:	4b36      	ldr	r3, [pc, #216]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80627ee:	681b      	ldr	r3, [r3, #0]
 80627f0:	4a35      	ldr	r2, [pc, #212]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80627f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80627f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80627f8:	f7fe f9da 	bl	8060bb0 <HAL_GetTick>
 80627fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80627fe:	e009      	b.n	8062814 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8062800:	f7fe f9d6 	bl	8060bb0 <HAL_GetTick>
 8062804:	4602      	mov	r2, r0
 8062806:	68bb      	ldr	r3, [r7, #8]
 8062808:	1ad3      	subs	r3, r2, r3
 806280a:	2b02      	cmp	r3, #2
 806280c:	d902      	bls.n	8062814 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 806280e:	2303      	movs	r3, #3
 8062810:	73fb      	strb	r3, [r7, #15]
        break;
 8062812:	e005      	b.n	8062820 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8062814:	4b2c      	ldr	r3, [pc, #176]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062816:	681b      	ldr	r3, [r3, #0]
 8062818:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 806281c:	2b00      	cmp	r3, #0
 806281e:	d1ef      	bne.n	8062800 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8062820:	7bfb      	ldrb	r3, [r7, #15]
 8062822:	2b00      	cmp	r3, #0
 8062824:	d14a      	bne.n	80628bc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8062826:	683b      	ldr	r3, [r7, #0]
 8062828:	2b00      	cmp	r3, #0
 806282a:	d111      	bne.n	8062850 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 806282c:	4b26      	ldr	r3, [pc, #152]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 806282e:	695b      	ldr	r3, [r3, #20]
 8062830:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8062834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8062838:	687a      	ldr	r2, [r7, #4]
 806283a:	6892      	ldr	r2, [r2, #8]
 806283c:	0211      	lsls	r1, r2, #8
 806283e:	687a      	ldr	r2, [r7, #4]
 8062840:	68d2      	ldr	r2, [r2, #12]
 8062842:	0912      	lsrs	r2, r2, #4
 8062844:	0452      	lsls	r2, r2, #17
 8062846:	430a      	orrs	r2, r1
 8062848:	491f      	ldr	r1, [pc, #124]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 806284a:	4313      	orrs	r3, r2
 806284c:	614b      	str	r3, [r1, #20]
 806284e:	e011      	b.n	8062874 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8062850:	4b1d      	ldr	r3, [pc, #116]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062852:	695b      	ldr	r3, [r3, #20]
 8062854:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8062858:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 806285c:	687a      	ldr	r2, [r7, #4]
 806285e:	6892      	ldr	r2, [r2, #8]
 8062860:	0211      	lsls	r1, r2, #8
 8062862:	687a      	ldr	r2, [r7, #4]
 8062864:	6912      	ldr	r2, [r2, #16]
 8062866:	0852      	lsrs	r2, r2, #1
 8062868:	3a01      	subs	r2, #1
 806286a:	0652      	lsls	r2, r2, #25
 806286c:	430a      	orrs	r2, r1
 806286e:	4916      	ldr	r1, [pc, #88]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062870:	4313      	orrs	r3, r2
 8062872:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8062874:	4b14      	ldr	r3, [pc, #80]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8062876:	681b      	ldr	r3, [r3, #0]
 8062878:	4a13      	ldr	r2, [pc, #76]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 806287a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 806287e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8062880:	f7fe f996 	bl	8060bb0 <HAL_GetTick>
 8062884:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8062886:	e009      	b.n	806289c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8062888:	f7fe f992 	bl	8060bb0 <HAL_GetTick>
 806288c:	4602      	mov	r2, r0
 806288e:	68bb      	ldr	r3, [r7, #8]
 8062890:	1ad3      	subs	r3, r2, r3
 8062892:	2b02      	cmp	r3, #2
 8062894:	d902      	bls.n	806289c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8062896:	2303      	movs	r3, #3
 8062898:	73fb      	strb	r3, [r7, #15]
          break;
 806289a:	e005      	b.n	80628a8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 806289c:	4b0a      	ldr	r3, [pc, #40]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 806289e:	681b      	ldr	r3, [r3, #0]
 80628a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80628a4:	2b00      	cmp	r3, #0
 80628a6:	d0ef      	beq.n	8062888 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80628a8:	7bfb      	ldrb	r3, [r7, #15]
 80628aa:	2b00      	cmp	r3, #0
 80628ac:	d106      	bne.n	80628bc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80628ae:	4b06      	ldr	r3, [pc, #24]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80628b0:	695a      	ldr	r2, [r3, #20]
 80628b2:	687b      	ldr	r3, [r7, #4]
 80628b4:	695b      	ldr	r3, [r3, #20]
 80628b6:	4904      	ldr	r1, [pc, #16]	; (80628c8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80628b8:	4313      	orrs	r3, r2
 80628ba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80628bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80628be:	4618      	mov	r0, r3
 80628c0:	3710      	adds	r7, #16
 80628c2:	46bd      	mov	sp, r7
 80628c4:	bd80      	pop	{r7, pc}
 80628c6:	bf00      	nop
 80628c8:	40021000 	.word	0x40021000

080628cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80628cc:	b580      	push	{r7, lr}
 80628ce:	b082      	sub	sp, #8
 80628d0:	af00      	add	r7, sp, #0
 80628d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80628d4:	687b      	ldr	r3, [r7, #4]
 80628d6:	2b00      	cmp	r3, #0
 80628d8:	d101      	bne.n	80628de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80628da:	2301      	movs	r3, #1
 80628dc:	e040      	b.n	8062960 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80628de:	687b      	ldr	r3, [r7, #4]
 80628e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80628e2:	2b00      	cmp	r3, #0
 80628e4:	d106      	bne.n	80628f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80628e6:	687b      	ldr	r3, [r7, #4]
 80628e8:	2200      	movs	r2, #0
 80628ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80628ee:	6878      	ldr	r0, [r7, #4]
 80628f0:	f7fe f840 	bl	8060974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80628f4:	687b      	ldr	r3, [r7, #4]
 80628f6:	2224      	movs	r2, #36	; 0x24
 80628f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80628fa:	687b      	ldr	r3, [r7, #4]
 80628fc:	681b      	ldr	r3, [r3, #0]
 80628fe:	681a      	ldr	r2, [r3, #0]
 8062900:	687b      	ldr	r3, [r7, #4]
 8062902:	681b      	ldr	r3, [r3, #0]
 8062904:	f022 0201 	bic.w	r2, r2, #1
 8062908:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 806290a:	6878      	ldr	r0, [r7, #4]
 806290c:	f000 fae2 	bl	8062ed4 <UART_SetConfig>
 8062910:	4603      	mov	r3, r0
 8062912:	2b01      	cmp	r3, #1
 8062914:	d101      	bne.n	806291a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8062916:	2301      	movs	r3, #1
 8062918:	e022      	b.n	8062960 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 806291a:	687b      	ldr	r3, [r7, #4]
 806291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806291e:	2b00      	cmp	r3, #0
 8062920:	d002      	beq.n	8062928 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8062922:	6878      	ldr	r0, [r7, #4]
 8062924:	f000 fd60 	bl	80633e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8062928:	687b      	ldr	r3, [r7, #4]
 806292a:	681b      	ldr	r3, [r3, #0]
 806292c:	685a      	ldr	r2, [r3, #4]
 806292e:	687b      	ldr	r3, [r7, #4]
 8062930:	681b      	ldr	r3, [r3, #0]
 8062932:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8062936:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8062938:	687b      	ldr	r3, [r7, #4]
 806293a:	681b      	ldr	r3, [r3, #0]
 806293c:	689a      	ldr	r2, [r3, #8]
 806293e:	687b      	ldr	r3, [r7, #4]
 8062940:	681b      	ldr	r3, [r3, #0]
 8062942:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8062946:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8062948:	687b      	ldr	r3, [r7, #4]
 806294a:	681b      	ldr	r3, [r3, #0]
 806294c:	681a      	ldr	r2, [r3, #0]
 806294e:	687b      	ldr	r3, [r7, #4]
 8062950:	681b      	ldr	r3, [r3, #0]
 8062952:	f042 0201 	orr.w	r2, r2, #1
 8062956:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8062958:	6878      	ldr	r0, [r7, #4]
 806295a:	f000 fde7 	bl	806352c <UART_CheckIdleState>
 806295e:	4603      	mov	r3, r0
}
 8062960:	4618      	mov	r0, r3
 8062962:	3708      	adds	r7, #8
 8062964:	46bd      	mov	sp, r7
 8062966:	bd80      	pop	{r7, pc}

08062968 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8062968:	b580      	push	{r7, lr}
 806296a:	b08a      	sub	sp, #40	; 0x28
 806296c:	af02      	add	r7, sp, #8
 806296e:	60f8      	str	r0, [r7, #12]
 8062970:	60b9      	str	r1, [r7, #8]
 8062972:	603b      	str	r3, [r7, #0]
 8062974:	4613      	mov	r3, r2
 8062976:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8062978:	68fb      	ldr	r3, [r7, #12]
 806297a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 806297c:	2b20      	cmp	r3, #32
 806297e:	f040 8082 	bne.w	8062a86 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8062982:	68bb      	ldr	r3, [r7, #8]
 8062984:	2b00      	cmp	r3, #0
 8062986:	d002      	beq.n	806298e <HAL_UART_Transmit+0x26>
 8062988:	88fb      	ldrh	r3, [r7, #6]
 806298a:	2b00      	cmp	r3, #0
 806298c:	d101      	bne.n	8062992 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 806298e:	2301      	movs	r3, #1
 8062990:	e07a      	b.n	8062a88 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8062992:	68fb      	ldr	r3, [r7, #12]
 8062994:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8062998:	2b01      	cmp	r3, #1
 806299a:	d101      	bne.n	80629a0 <HAL_UART_Transmit+0x38>
 806299c:	2302      	movs	r3, #2
 806299e:	e073      	b.n	8062a88 <HAL_UART_Transmit+0x120>
 80629a0:	68fb      	ldr	r3, [r7, #12]
 80629a2:	2201      	movs	r2, #1
 80629a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80629a8:	68fb      	ldr	r3, [r7, #12]
 80629aa:	2200      	movs	r2, #0
 80629ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80629b0:	68fb      	ldr	r3, [r7, #12]
 80629b2:	2221      	movs	r2, #33	; 0x21
 80629b4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80629b6:	f7fe f8fb 	bl	8060bb0 <HAL_GetTick>
 80629ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80629bc:	68fb      	ldr	r3, [r7, #12]
 80629be:	88fa      	ldrh	r2, [r7, #6]
 80629c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80629c4:	68fb      	ldr	r3, [r7, #12]
 80629c6:	88fa      	ldrh	r2, [r7, #6]
 80629c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80629cc:	68fb      	ldr	r3, [r7, #12]
 80629ce:	689b      	ldr	r3, [r3, #8]
 80629d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80629d4:	d108      	bne.n	80629e8 <HAL_UART_Transmit+0x80>
 80629d6:	68fb      	ldr	r3, [r7, #12]
 80629d8:	691b      	ldr	r3, [r3, #16]
 80629da:	2b00      	cmp	r3, #0
 80629dc:	d104      	bne.n	80629e8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80629de:	2300      	movs	r3, #0
 80629e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80629e2:	68bb      	ldr	r3, [r7, #8]
 80629e4:	61bb      	str	r3, [r7, #24]
 80629e6:	e003      	b.n	80629f0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80629e8:	68bb      	ldr	r3, [r7, #8]
 80629ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80629ec:	2300      	movs	r3, #0
 80629ee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80629f0:	68fb      	ldr	r3, [r7, #12]
 80629f2:	2200      	movs	r2, #0
 80629f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80629f8:	e02d      	b.n	8062a56 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80629fa:	683b      	ldr	r3, [r7, #0]
 80629fc:	9300      	str	r3, [sp, #0]
 80629fe:	697b      	ldr	r3, [r7, #20]
 8062a00:	2200      	movs	r2, #0
 8062a02:	2180      	movs	r1, #128	; 0x80
 8062a04:	68f8      	ldr	r0, [r7, #12]
 8062a06:	f000 fdda 	bl	80635be <UART_WaitOnFlagUntilTimeout>
 8062a0a:	4603      	mov	r3, r0
 8062a0c:	2b00      	cmp	r3, #0
 8062a0e:	d001      	beq.n	8062a14 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8062a10:	2303      	movs	r3, #3
 8062a12:	e039      	b.n	8062a88 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8062a14:	69fb      	ldr	r3, [r7, #28]
 8062a16:	2b00      	cmp	r3, #0
 8062a18:	d10b      	bne.n	8062a32 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8062a1a:	69bb      	ldr	r3, [r7, #24]
 8062a1c:	881a      	ldrh	r2, [r3, #0]
 8062a1e:	68fb      	ldr	r3, [r7, #12]
 8062a20:	681b      	ldr	r3, [r3, #0]
 8062a22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8062a26:	b292      	uxth	r2, r2
 8062a28:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8062a2a:	69bb      	ldr	r3, [r7, #24]
 8062a2c:	3302      	adds	r3, #2
 8062a2e:	61bb      	str	r3, [r7, #24]
 8062a30:	e008      	b.n	8062a44 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8062a32:	69fb      	ldr	r3, [r7, #28]
 8062a34:	781a      	ldrb	r2, [r3, #0]
 8062a36:	68fb      	ldr	r3, [r7, #12]
 8062a38:	681b      	ldr	r3, [r3, #0]
 8062a3a:	b292      	uxth	r2, r2
 8062a3c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8062a3e:	69fb      	ldr	r3, [r7, #28]
 8062a40:	3301      	adds	r3, #1
 8062a42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8062a44:	68fb      	ldr	r3, [r7, #12]
 8062a46:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8062a4a:	b29b      	uxth	r3, r3
 8062a4c:	3b01      	subs	r3, #1
 8062a4e:	b29a      	uxth	r2, r3
 8062a50:	68fb      	ldr	r3, [r7, #12]
 8062a52:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8062a56:	68fb      	ldr	r3, [r7, #12]
 8062a58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8062a5c:	b29b      	uxth	r3, r3
 8062a5e:	2b00      	cmp	r3, #0
 8062a60:	d1cb      	bne.n	80629fa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8062a62:	683b      	ldr	r3, [r7, #0]
 8062a64:	9300      	str	r3, [sp, #0]
 8062a66:	697b      	ldr	r3, [r7, #20]
 8062a68:	2200      	movs	r2, #0
 8062a6a:	2140      	movs	r1, #64	; 0x40
 8062a6c:	68f8      	ldr	r0, [r7, #12]
 8062a6e:	f000 fda6 	bl	80635be <UART_WaitOnFlagUntilTimeout>
 8062a72:	4603      	mov	r3, r0
 8062a74:	2b00      	cmp	r3, #0
 8062a76:	d001      	beq.n	8062a7c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8062a78:	2303      	movs	r3, #3
 8062a7a:	e005      	b.n	8062a88 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8062a7c:	68fb      	ldr	r3, [r7, #12]
 8062a7e:	2220      	movs	r2, #32
 8062a80:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8062a82:	2300      	movs	r3, #0
 8062a84:	e000      	b.n	8062a88 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8062a86:	2302      	movs	r3, #2
  }
}
 8062a88:	4618      	mov	r0, r3
 8062a8a:	3720      	adds	r7, #32
 8062a8c:	46bd      	mov	sp, r7
 8062a8e:	bd80      	pop	{r7, pc}

08062a90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8062a90:	b580      	push	{r7, lr}
 8062a92:	b088      	sub	sp, #32
 8062a94:	af00      	add	r7, sp, #0
 8062a96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8062a98:	687b      	ldr	r3, [r7, #4]
 8062a9a:	681b      	ldr	r3, [r3, #0]
 8062a9c:	69db      	ldr	r3, [r3, #28]
 8062a9e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8062aa0:	687b      	ldr	r3, [r7, #4]
 8062aa2:	681b      	ldr	r3, [r3, #0]
 8062aa4:	681b      	ldr	r3, [r3, #0]
 8062aa6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8062aa8:	687b      	ldr	r3, [r7, #4]
 8062aaa:	681b      	ldr	r3, [r3, #0]
 8062aac:	689b      	ldr	r3, [r3, #8]
 8062aae:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8062ab0:	69fa      	ldr	r2, [r7, #28]
 8062ab2:	f640 030f 	movw	r3, #2063	; 0x80f
 8062ab6:	4013      	ands	r3, r2
 8062ab8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8062aba:	693b      	ldr	r3, [r7, #16]
 8062abc:	2b00      	cmp	r3, #0
 8062abe:	d113      	bne.n	8062ae8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8062ac0:	69fb      	ldr	r3, [r7, #28]
 8062ac2:	f003 0320 	and.w	r3, r3, #32
 8062ac6:	2b00      	cmp	r3, #0
 8062ac8:	d00e      	beq.n	8062ae8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8062aca:	69bb      	ldr	r3, [r7, #24]
 8062acc:	f003 0320 	and.w	r3, r3, #32
 8062ad0:	2b00      	cmp	r3, #0
 8062ad2:	d009      	beq.n	8062ae8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8062ad4:	687b      	ldr	r3, [r7, #4]
 8062ad6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8062ad8:	2b00      	cmp	r3, #0
 8062ada:	f000 81ce 	beq.w	8062e7a <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8062ade:	687b      	ldr	r3, [r7, #4]
 8062ae0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8062ae2:	6878      	ldr	r0, [r7, #4]
 8062ae4:	4798      	blx	r3
      }
      return;
 8062ae6:	e1c8      	b.n	8062e7a <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8062ae8:	693b      	ldr	r3, [r7, #16]
 8062aea:	2b00      	cmp	r3, #0
 8062aec:	f000 80e3 	beq.w	8062cb6 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8062af0:	697b      	ldr	r3, [r7, #20]
 8062af2:	f003 0301 	and.w	r3, r3, #1
 8062af6:	2b00      	cmp	r3, #0
 8062af8:	d105      	bne.n	8062b06 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8062afa:	69ba      	ldr	r2, [r7, #24]
 8062afc:	4ba6      	ldr	r3, [pc, #664]	; (8062d98 <HAL_UART_IRQHandler+0x308>)
 8062afe:	4013      	ands	r3, r2
 8062b00:	2b00      	cmp	r3, #0
 8062b02:	f000 80d8 	beq.w	8062cb6 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8062b06:	69fb      	ldr	r3, [r7, #28]
 8062b08:	f003 0301 	and.w	r3, r3, #1
 8062b0c:	2b00      	cmp	r3, #0
 8062b0e:	d010      	beq.n	8062b32 <HAL_UART_IRQHandler+0xa2>
 8062b10:	69bb      	ldr	r3, [r7, #24]
 8062b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8062b16:	2b00      	cmp	r3, #0
 8062b18:	d00b      	beq.n	8062b32 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8062b1a:	687b      	ldr	r3, [r7, #4]
 8062b1c:	681b      	ldr	r3, [r3, #0]
 8062b1e:	2201      	movs	r2, #1
 8062b20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8062b22:	687b      	ldr	r3, [r7, #4]
 8062b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062b28:	f043 0201 	orr.w	r2, r3, #1
 8062b2c:	687b      	ldr	r3, [r7, #4]
 8062b2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8062b32:	69fb      	ldr	r3, [r7, #28]
 8062b34:	f003 0302 	and.w	r3, r3, #2
 8062b38:	2b00      	cmp	r3, #0
 8062b3a:	d010      	beq.n	8062b5e <HAL_UART_IRQHandler+0xce>
 8062b3c:	697b      	ldr	r3, [r7, #20]
 8062b3e:	f003 0301 	and.w	r3, r3, #1
 8062b42:	2b00      	cmp	r3, #0
 8062b44:	d00b      	beq.n	8062b5e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8062b46:	687b      	ldr	r3, [r7, #4]
 8062b48:	681b      	ldr	r3, [r3, #0]
 8062b4a:	2202      	movs	r2, #2
 8062b4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8062b4e:	687b      	ldr	r3, [r7, #4]
 8062b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062b54:	f043 0204 	orr.w	r2, r3, #4
 8062b58:	687b      	ldr	r3, [r7, #4]
 8062b5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8062b5e:	69fb      	ldr	r3, [r7, #28]
 8062b60:	f003 0304 	and.w	r3, r3, #4
 8062b64:	2b00      	cmp	r3, #0
 8062b66:	d010      	beq.n	8062b8a <HAL_UART_IRQHandler+0xfa>
 8062b68:	697b      	ldr	r3, [r7, #20]
 8062b6a:	f003 0301 	and.w	r3, r3, #1
 8062b6e:	2b00      	cmp	r3, #0
 8062b70:	d00b      	beq.n	8062b8a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8062b72:	687b      	ldr	r3, [r7, #4]
 8062b74:	681b      	ldr	r3, [r3, #0]
 8062b76:	2204      	movs	r2, #4
 8062b78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8062b7a:	687b      	ldr	r3, [r7, #4]
 8062b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062b80:	f043 0202 	orr.w	r2, r3, #2
 8062b84:	687b      	ldr	r3, [r7, #4]
 8062b86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8062b8a:	69fb      	ldr	r3, [r7, #28]
 8062b8c:	f003 0308 	and.w	r3, r3, #8
 8062b90:	2b00      	cmp	r3, #0
 8062b92:	d015      	beq.n	8062bc0 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8062b94:	69bb      	ldr	r3, [r7, #24]
 8062b96:	f003 0320 	and.w	r3, r3, #32
 8062b9a:	2b00      	cmp	r3, #0
 8062b9c:	d104      	bne.n	8062ba8 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8062b9e:	697b      	ldr	r3, [r7, #20]
 8062ba0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8062ba4:	2b00      	cmp	r3, #0
 8062ba6:	d00b      	beq.n	8062bc0 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8062ba8:	687b      	ldr	r3, [r7, #4]
 8062baa:	681b      	ldr	r3, [r3, #0]
 8062bac:	2208      	movs	r2, #8
 8062bae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8062bb0:	687b      	ldr	r3, [r7, #4]
 8062bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062bb6:	f043 0208 	orr.w	r2, r3, #8
 8062bba:	687b      	ldr	r3, [r7, #4]
 8062bbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8062bc0:	69fb      	ldr	r3, [r7, #28]
 8062bc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8062bc6:	2b00      	cmp	r3, #0
 8062bc8:	d011      	beq.n	8062bee <HAL_UART_IRQHandler+0x15e>
 8062bca:	69bb      	ldr	r3, [r7, #24]
 8062bcc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8062bd0:	2b00      	cmp	r3, #0
 8062bd2:	d00c      	beq.n	8062bee <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8062bd4:	687b      	ldr	r3, [r7, #4]
 8062bd6:	681b      	ldr	r3, [r3, #0]
 8062bd8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8062bdc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8062bde:	687b      	ldr	r3, [r7, #4]
 8062be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062be4:	f043 0220 	orr.w	r2, r3, #32
 8062be8:	687b      	ldr	r3, [r7, #4]
 8062bea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8062bee:	687b      	ldr	r3, [r7, #4]
 8062bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062bf4:	2b00      	cmp	r3, #0
 8062bf6:	f000 8142 	beq.w	8062e7e <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8062bfa:	69fb      	ldr	r3, [r7, #28]
 8062bfc:	f003 0320 	and.w	r3, r3, #32
 8062c00:	2b00      	cmp	r3, #0
 8062c02:	d00c      	beq.n	8062c1e <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8062c04:	69bb      	ldr	r3, [r7, #24]
 8062c06:	f003 0320 	and.w	r3, r3, #32
 8062c0a:	2b00      	cmp	r3, #0
 8062c0c:	d007      	beq.n	8062c1e <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8062c0e:	687b      	ldr	r3, [r7, #4]
 8062c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8062c12:	2b00      	cmp	r3, #0
 8062c14:	d003      	beq.n	8062c1e <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8062c16:	687b      	ldr	r3, [r7, #4]
 8062c18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8062c1a:	6878      	ldr	r0, [r7, #4]
 8062c1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8062c1e:	687b      	ldr	r3, [r7, #4]
 8062c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8062c24:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8062c26:	687b      	ldr	r3, [r7, #4]
 8062c28:	681b      	ldr	r3, [r3, #0]
 8062c2a:	689b      	ldr	r3, [r3, #8]
 8062c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8062c30:	2b40      	cmp	r3, #64	; 0x40
 8062c32:	d004      	beq.n	8062c3e <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8062c34:	68fb      	ldr	r3, [r7, #12]
 8062c36:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8062c3a:	2b00      	cmp	r3, #0
 8062c3c:	d031      	beq.n	8062ca2 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8062c3e:	6878      	ldr	r0, [r7, #4]
 8062c40:	f000 fd39 	bl	80636b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8062c44:	687b      	ldr	r3, [r7, #4]
 8062c46:	681b      	ldr	r3, [r3, #0]
 8062c48:	689b      	ldr	r3, [r3, #8]
 8062c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8062c4e:	2b40      	cmp	r3, #64	; 0x40
 8062c50:	d123      	bne.n	8062c9a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8062c52:	687b      	ldr	r3, [r7, #4]
 8062c54:	681b      	ldr	r3, [r3, #0]
 8062c56:	689a      	ldr	r2, [r3, #8]
 8062c58:	687b      	ldr	r3, [r7, #4]
 8062c5a:	681b      	ldr	r3, [r3, #0]
 8062c5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8062c60:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8062c62:	687b      	ldr	r3, [r7, #4]
 8062c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062c66:	2b00      	cmp	r3, #0
 8062c68:	d013      	beq.n	8062c92 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8062c6a:	687b      	ldr	r3, [r7, #4]
 8062c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062c6e:	4a4b      	ldr	r2, [pc, #300]	; (8062d9c <HAL_UART_IRQHandler+0x30c>)
 8062c70:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8062c72:	687b      	ldr	r3, [r7, #4]
 8062c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062c76:	4618      	mov	r0, r3
 8062c78:	f7fe f919 	bl	8060eae <HAL_DMA_Abort_IT>
 8062c7c:	4603      	mov	r3, r0
 8062c7e:	2b00      	cmp	r3, #0
 8062c80:	d017      	beq.n	8062cb2 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8062c82:	687b      	ldr	r3, [r7, #4]
 8062c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8062c88:	687a      	ldr	r2, [r7, #4]
 8062c8a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8062c8c:	4610      	mov	r0, r2
 8062c8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8062c90:	e00f      	b.n	8062cb2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8062c92:	6878      	ldr	r0, [r7, #4]
 8062c94:	f000 f908 	bl	8062ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8062c98:	e00b      	b.n	8062cb2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8062c9a:	6878      	ldr	r0, [r7, #4]
 8062c9c:	f000 f904 	bl	8062ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8062ca0:	e007      	b.n	8062cb2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8062ca2:	6878      	ldr	r0, [r7, #4]
 8062ca4:	f000 f900 	bl	8062ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8062ca8:	687b      	ldr	r3, [r7, #4]
 8062caa:	2200      	movs	r2, #0
 8062cac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8062cb0:	e0e5      	b.n	8062e7e <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8062cb2:	bf00      	nop
    return;
 8062cb4:	e0e3      	b.n	8062e7e <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8062cb6:	687b      	ldr	r3, [r7, #4]
 8062cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8062cba:	2b01      	cmp	r3, #1
 8062cbc:	f040 80a9 	bne.w	8062e12 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8062cc0:	69fb      	ldr	r3, [r7, #28]
 8062cc2:	f003 0310 	and.w	r3, r3, #16
 8062cc6:	2b00      	cmp	r3, #0
 8062cc8:	f000 80a3 	beq.w	8062e12 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8062ccc:	69bb      	ldr	r3, [r7, #24]
 8062cce:	f003 0310 	and.w	r3, r3, #16
 8062cd2:	2b00      	cmp	r3, #0
 8062cd4:	f000 809d 	beq.w	8062e12 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8062cd8:	687b      	ldr	r3, [r7, #4]
 8062cda:	681b      	ldr	r3, [r3, #0]
 8062cdc:	2210      	movs	r2, #16
 8062cde:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8062ce0:	687b      	ldr	r3, [r7, #4]
 8062ce2:	681b      	ldr	r3, [r3, #0]
 8062ce4:	689b      	ldr	r3, [r3, #8]
 8062ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8062cea:	2b40      	cmp	r3, #64	; 0x40
 8062cec:	d158      	bne.n	8062da0 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8062cee:	687b      	ldr	r3, [r7, #4]
 8062cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062cf2:	681b      	ldr	r3, [r3, #0]
 8062cf4:	685b      	ldr	r3, [r3, #4]
 8062cf6:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8062cf8:	893b      	ldrh	r3, [r7, #8]
 8062cfa:	2b00      	cmp	r3, #0
 8062cfc:	f000 80c1 	beq.w	8062e82 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8062d00:	687b      	ldr	r3, [r7, #4]
 8062d02:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8062d06:	893a      	ldrh	r2, [r7, #8]
 8062d08:	429a      	cmp	r2, r3
 8062d0a:	f080 80ba 	bcs.w	8062e82 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8062d0e:	687b      	ldr	r3, [r7, #4]
 8062d10:	893a      	ldrh	r2, [r7, #8]
 8062d12:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8062d16:	687b      	ldr	r3, [r7, #4]
 8062d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062d1a:	681b      	ldr	r3, [r3, #0]
 8062d1c:	681b      	ldr	r3, [r3, #0]
 8062d1e:	f003 0320 	and.w	r3, r3, #32
 8062d22:	2b00      	cmp	r3, #0
 8062d24:	d12a      	bne.n	8062d7c <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8062d26:	687b      	ldr	r3, [r7, #4]
 8062d28:	681b      	ldr	r3, [r3, #0]
 8062d2a:	681a      	ldr	r2, [r3, #0]
 8062d2c:	687b      	ldr	r3, [r7, #4]
 8062d2e:	681b      	ldr	r3, [r3, #0]
 8062d30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8062d34:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8062d36:	687b      	ldr	r3, [r7, #4]
 8062d38:	681b      	ldr	r3, [r3, #0]
 8062d3a:	689a      	ldr	r2, [r3, #8]
 8062d3c:	687b      	ldr	r3, [r7, #4]
 8062d3e:	681b      	ldr	r3, [r3, #0]
 8062d40:	f022 0201 	bic.w	r2, r2, #1
 8062d44:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8062d46:	687b      	ldr	r3, [r7, #4]
 8062d48:	681b      	ldr	r3, [r3, #0]
 8062d4a:	689a      	ldr	r2, [r3, #8]
 8062d4c:	687b      	ldr	r3, [r7, #4]
 8062d4e:	681b      	ldr	r3, [r3, #0]
 8062d50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8062d54:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8062d56:	687b      	ldr	r3, [r7, #4]
 8062d58:	2220      	movs	r2, #32
 8062d5a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8062d5c:	687b      	ldr	r3, [r7, #4]
 8062d5e:	2200      	movs	r2, #0
 8062d60:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8062d62:	687b      	ldr	r3, [r7, #4]
 8062d64:	681b      	ldr	r3, [r3, #0]
 8062d66:	681a      	ldr	r2, [r3, #0]
 8062d68:	687b      	ldr	r3, [r7, #4]
 8062d6a:	681b      	ldr	r3, [r3, #0]
 8062d6c:	f022 0210 	bic.w	r2, r2, #16
 8062d70:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8062d72:	687b      	ldr	r3, [r7, #4]
 8062d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8062d76:	4618      	mov	r0, r3
 8062d78:	f7fe f85b 	bl	8060e32 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8062d7c:	687b      	ldr	r3, [r7, #4]
 8062d7e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8062d82:	687b      	ldr	r3, [r7, #4]
 8062d84:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8062d88:	b29b      	uxth	r3, r3
 8062d8a:	1ad3      	subs	r3, r2, r3
 8062d8c:	b29b      	uxth	r3, r3
 8062d8e:	4619      	mov	r1, r3
 8062d90:	6878      	ldr	r0, [r7, #4]
 8062d92:	f000 f893 	bl	8062ebc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8062d96:	e074      	b.n	8062e82 <HAL_UART_IRQHandler+0x3f2>
 8062d98:	04000120 	.word	0x04000120
 8062d9c:	08063715 	.word	0x08063715
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8062da0:	687b      	ldr	r3, [r7, #4]
 8062da2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8062da6:	687b      	ldr	r3, [r7, #4]
 8062da8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8062dac:	b29b      	uxth	r3, r3
 8062dae:	1ad3      	subs	r3, r2, r3
 8062db0:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8062db2:	687b      	ldr	r3, [r7, #4]
 8062db4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8062db8:	b29b      	uxth	r3, r3
 8062dba:	2b00      	cmp	r3, #0
 8062dbc:	d063      	beq.n	8062e86 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8062dbe:	897b      	ldrh	r3, [r7, #10]
 8062dc0:	2b00      	cmp	r3, #0
 8062dc2:	d060      	beq.n	8062e86 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8062dc4:	687b      	ldr	r3, [r7, #4]
 8062dc6:	681b      	ldr	r3, [r3, #0]
 8062dc8:	681a      	ldr	r2, [r3, #0]
 8062dca:	687b      	ldr	r3, [r7, #4]
 8062dcc:	681b      	ldr	r3, [r3, #0]
 8062dce:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8062dd2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8062dd4:	687b      	ldr	r3, [r7, #4]
 8062dd6:	681b      	ldr	r3, [r3, #0]
 8062dd8:	689a      	ldr	r2, [r3, #8]
 8062dda:	687b      	ldr	r3, [r7, #4]
 8062ddc:	681b      	ldr	r3, [r3, #0]
 8062dde:	f022 0201 	bic.w	r2, r2, #1
 8062de2:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8062de4:	687b      	ldr	r3, [r7, #4]
 8062de6:	2220      	movs	r2, #32
 8062de8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8062dea:	687b      	ldr	r3, [r7, #4]
 8062dec:	2200      	movs	r2, #0
 8062dee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8062df0:	687b      	ldr	r3, [r7, #4]
 8062df2:	2200      	movs	r2, #0
 8062df4:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8062df6:	687b      	ldr	r3, [r7, #4]
 8062df8:	681b      	ldr	r3, [r3, #0]
 8062dfa:	681a      	ldr	r2, [r3, #0]
 8062dfc:	687b      	ldr	r3, [r7, #4]
 8062dfe:	681b      	ldr	r3, [r3, #0]
 8062e00:	f022 0210 	bic.w	r2, r2, #16
 8062e04:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8062e06:	897b      	ldrh	r3, [r7, #10]
 8062e08:	4619      	mov	r1, r3
 8062e0a:	6878      	ldr	r0, [r7, #4]
 8062e0c:	f000 f856 	bl	8062ebc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8062e10:	e039      	b.n	8062e86 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8062e12:	69fb      	ldr	r3, [r7, #28]
 8062e14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8062e18:	2b00      	cmp	r3, #0
 8062e1a:	d00d      	beq.n	8062e38 <HAL_UART_IRQHandler+0x3a8>
 8062e1c:	697b      	ldr	r3, [r7, #20]
 8062e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8062e22:	2b00      	cmp	r3, #0
 8062e24:	d008      	beq.n	8062e38 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8062e26:	687b      	ldr	r3, [r7, #4]
 8062e28:	681b      	ldr	r3, [r3, #0]
 8062e2a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8062e2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8062e30:	6878      	ldr	r0, [r7, #4]
 8062e32:	f000 fc9e 	bl	8063772 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8062e36:	e029      	b.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8062e38:	69fb      	ldr	r3, [r7, #28]
 8062e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8062e3e:	2b00      	cmp	r3, #0
 8062e40:	d00d      	beq.n	8062e5e <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8062e42:	69bb      	ldr	r3, [r7, #24]
 8062e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8062e48:	2b00      	cmp	r3, #0
 8062e4a:	d008      	beq.n	8062e5e <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8062e4c:	687b      	ldr	r3, [r7, #4]
 8062e4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8062e50:	2b00      	cmp	r3, #0
 8062e52:	d01a      	beq.n	8062e8a <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8062e54:	687b      	ldr	r3, [r7, #4]
 8062e56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8062e58:	6878      	ldr	r0, [r7, #4]
 8062e5a:	4798      	blx	r3
    }
    return;
 8062e5c:	e015      	b.n	8062e8a <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8062e5e:	69fb      	ldr	r3, [r7, #28]
 8062e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8062e64:	2b00      	cmp	r3, #0
 8062e66:	d011      	beq.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
 8062e68:	69bb      	ldr	r3, [r7, #24]
 8062e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8062e6e:	2b00      	cmp	r3, #0
 8062e70:	d00c      	beq.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8062e72:	6878      	ldr	r0, [r7, #4]
 8062e74:	f000 fc64 	bl	8063740 <UART_EndTransmit_IT>
    return;
 8062e78:	e008      	b.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
      return;
 8062e7a:	bf00      	nop
 8062e7c:	e006      	b.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
    return;
 8062e7e:	bf00      	nop
 8062e80:	e004      	b.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
      return;
 8062e82:	bf00      	nop
 8062e84:	e002      	b.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
      return;
 8062e86:	bf00      	nop
 8062e88:	e000      	b.n	8062e8c <HAL_UART_IRQHandler+0x3fc>
    return;
 8062e8a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8062e8c:	3720      	adds	r7, #32
 8062e8e:	46bd      	mov	sp, r7
 8062e90:	bd80      	pop	{r7, pc}
 8062e92:	bf00      	nop

08062e94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8062e94:	b480      	push	{r7}
 8062e96:	b083      	sub	sp, #12
 8062e98:	af00      	add	r7, sp, #0
 8062e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8062e9c:	bf00      	nop
 8062e9e:	370c      	adds	r7, #12
 8062ea0:	46bd      	mov	sp, r7
 8062ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8062ea6:	4770      	bx	lr

08062ea8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8062ea8:	b480      	push	{r7}
 8062eaa:	b083      	sub	sp, #12
 8062eac:	af00      	add	r7, sp, #0
 8062eae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8062eb0:	bf00      	nop
 8062eb2:	370c      	adds	r7, #12
 8062eb4:	46bd      	mov	sp, r7
 8062eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8062eba:	4770      	bx	lr

08062ebc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8062ebc:	b480      	push	{r7}
 8062ebe:	b083      	sub	sp, #12
 8062ec0:	af00      	add	r7, sp, #0
 8062ec2:	6078      	str	r0, [r7, #4]
 8062ec4:	460b      	mov	r3, r1
 8062ec6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8062ec8:	bf00      	nop
 8062eca:	370c      	adds	r7, #12
 8062ecc:	46bd      	mov	sp, r7
 8062ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8062ed2:	4770      	bx	lr

08062ed4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8062ed4:	b5b0      	push	{r4, r5, r7, lr}
 8062ed6:	b088      	sub	sp, #32
 8062ed8:	af00      	add	r7, sp, #0
 8062eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8062edc:	2300      	movs	r3, #0
 8062ede:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8062ee0:	687b      	ldr	r3, [r7, #4]
 8062ee2:	689a      	ldr	r2, [r3, #8]
 8062ee4:	687b      	ldr	r3, [r7, #4]
 8062ee6:	691b      	ldr	r3, [r3, #16]
 8062ee8:	431a      	orrs	r2, r3
 8062eea:	687b      	ldr	r3, [r7, #4]
 8062eec:	695b      	ldr	r3, [r3, #20]
 8062eee:	431a      	orrs	r2, r3
 8062ef0:	687b      	ldr	r3, [r7, #4]
 8062ef2:	69db      	ldr	r3, [r3, #28]
 8062ef4:	4313      	orrs	r3, r2
 8062ef6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8062ef8:	687b      	ldr	r3, [r7, #4]
 8062efa:	681b      	ldr	r3, [r3, #0]
 8062efc:	681a      	ldr	r2, [r3, #0]
 8062efe:	4bad      	ldr	r3, [pc, #692]	; (80631b4 <UART_SetConfig+0x2e0>)
 8062f00:	4013      	ands	r3, r2
 8062f02:	687a      	ldr	r2, [r7, #4]
 8062f04:	6812      	ldr	r2, [r2, #0]
 8062f06:	69f9      	ldr	r1, [r7, #28]
 8062f08:	430b      	orrs	r3, r1
 8062f0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8062f0c:	687b      	ldr	r3, [r7, #4]
 8062f0e:	681b      	ldr	r3, [r3, #0]
 8062f10:	685b      	ldr	r3, [r3, #4]
 8062f12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8062f16:	687b      	ldr	r3, [r7, #4]
 8062f18:	68da      	ldr	r2, [r3, #12]
 8062f1a:	687b      	ldr	r3, [r7, #4]
 8062f1c:	681b      	ldr	r3, [r3, #0]
 8062f1e:	430a      	orrs	r2, r1
 8062f20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8062f22:	687b      	ldr	r3, [r7, #4]
 8062f24:	699b      	ldr	r3, [r3, #24]
 8062f26:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8062f28:	687b      	ldr	r3, [r7, #4]
 8062f2a:	681b      	ldr	r3, [r3, #0]
 8062f2c:	4aa2      	ldr	r2, [pc, #648]	; (80631b8 <UART_SetConfig+0x2e4>)
 8062f2e:	4293      	cmp	r3, r2
 8062f30:	d004      	beq.n	8062f3c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8062f32:	687b      	ldr	r3, [r7, #4]
 8062f34:	6a1b      	ldr	r3, [r3, #32]
 8062f36:	69fa      	ldr	r2, [r7, #28]
 8062f38:	4313      	orrs	r3, r2
 8062f3a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8062f3c:	687b      	ldr	r3, [r7, #4]
 8062f3e:	681b      	ldr	r3, [r3, #0]
 8062f40:	689b      	ldr	r3, [r3, #8]
 8062f42:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8062f46:	687b      	ldr	r3, [r7, #4]
 8062f48:	681b      	ldr	r3, [r3, #0]
 8062f4a:	69fa      	ldr	r2, [r7, #28]
 8062f4c:	430a      	orrs	r2, r1
 8062f4e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8062f50:	687b      	ldr	r3, [r7, #4]
 8062f52:	681b      	ldr	r3, [r3, #0]
 8062f54:	4a99      	ldr	r2, [pc, #612]	; (80631bc <UART_SetConfig+0x2e8>)
 8062f56:	4293      	cmp	r3, r2
 8062f58:	d121      	bne.n	8062f9e <UART_SetConfig+0xca>
 8062f5a:	4b99      	ldr	r3, [pc, #612]	; (80631c0 <UART_SetConfig+0x2ec>)
 8062f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062f60:	f003 0303 	and.w	r3, r3, #3
 8062f64:	2b03      	cmp	r3, #3
 8062f66:	d817      	bhi.n	8062f98 <UART_SetConfig+0xc4>
 8062f68:	a201      	add	r2, pc, #4	; (adr r2, 8062f70 <UART_SetConfig+0x9c>)
 8062f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8062f6e:	bf00      	nop
 8062f70:	08062f81 	.word	0x08062f81
 8062f74:	08062f8d 	.word	0x08062f8d
 8062f78:	08062f87 	.word	0x08062f87
 8062f7c:	08062f93 	.word	0x08062f93
 8062f80:	2301      	movs	r3, #1
 8062f82:	76fb      	strb	r3, [r7, #27]
 8062f84:	e0e7      	b.n	8063156 <UART_SetConfig+0x282>
 8062f86:	2302      	movs	r3, #2
 8062f88:	76fb      	strb	r3, [r7, #27]
 8062f8a:	e0e4      	b.n	8063156 <UART_SetConfig+0x282>
 8062f8c:	2304      	movs	r3, #4
 8062f8e:	76fb      	strb	r3, [r7, #27]
 8062f90:	e0e1      	b.n	8063156 <UART_SetConfig+0x282>
 8062f92:	2308      	movs	r3, #8
 8062f94:	76fb      	strb	r3, [r7, #27]
 8062f96:	e0de      	b.n	8063156 <UART_SetConfig+0x282>
 8062f98:	2310      	movs	r3, #16
 8062f9a:	76fb      	strb	r3, [r7, #27]
 8062f9c:	e0db      	b.n	8063156 <UART_SetConfig+0x282>
 8062f9e:	687b      	ldr	r3, [r7, #4]
 8062fa0:	681b      	ldr	r3, [r3, #0]
 8062fa2:	4a88      	ldr	r2, [pc, #544]	; (80631c4 <UART_SetConfig+0x2f0>)
 8062fa4:	4293      	cmp	r3, r2
 8062fa6:	d132      	bne.n	806300e <UART_SetConfig+0x13a>
 8062fa8:	4b85      	ldr	r3, [pc, #532]	; (80631c0 <UART_SetConfig+0x2ec>)
 8062faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8062fae:	f003 030c 	and.w	r3, r3, #12
 8062fb2:	2b0c      	cmp	r3, #12
 8062fb4:	d828      	bhi.n	8063008 <UART_SetConfig+0x134>
 8062fb6:	a201      	add	r2, pc, #4	; (adr r2, 8062fbc <UART_SetConfig+0xe8>)
 8062fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8062fbc:	08062ff1 	.word	0x08062ff1
 8062fc0:	08063009 	.word	0x08063009
 8062fc4:	08063009 	.word	0x08063009
 8062fc8:	08063009 	.word	0x08063009
 8062fcc:	08062ffd 	.word	0x08062ffd
 8062fd0:	08063009 	.word	0x08063009
 8062fd4:	08063009 	.word	0x08063009
 8062fd8:	08063009 	.word	0x08063009
 8062fdc:	08062ff7 	.word	0x08062ff7
 8062fe0:	08063009 	.word	0x08063009
 8062fe4:	08063009 	.word	0x08063009
 8062fe8:	08063009 	.word	0x08063009
 8062fec:	08063003 	.word	0x08063003
 8062ff0:	2300      	movs	r3, #0
 8062ff2:	76fb      	strb	r3, [r7, #27]
 8062ff4:	e0af      	b.n	8063156 <UART_SetConfig+0x282>
 8062ff6:	2302      	movs	r3, #2
 8062ff8:	76fb      	strb	r3, [r7, #27]
 8062ffa:	e0ac      	b.n	8063156 <UART_SetConfig+0x282>
 8062ffc:	2304      	movs	r3, #4
 8062ffe:	76fb      	strb	r3, [r7, #27]
 8063000:	e0a9      	b.n	8063156 <UART_SetConfig+0x282>
 8063002:	2308      	movs	r3, #8
 8063004:	76fb      	strb	r3, [r7, #27]
 8063006:	e0a6      	b.n	8063156 <UART_SetConfig+0x282>
 8063008:	2310      	movs	r3, #16
 806300a:	76fb      	strb	r3, [r7, #27]
 806300c:	e0a3      	b.n	8063156 <UART_SetConfig+0x282>
 806300e:	687b      	ldr	r3, [r7, #4]
 8063010:	681b      	ldr	r3, [r3, #0]
 8063012:	4a6d      	ldr	r2, [pc, #436]	; (80631c8 <UART_SetConfig+0x2f4>)
 8063014:	4293      	cmp	r3, r2
 8063016:	d120      	bne.n	806305a <UART_SetConfig+0x186>
 8063018:	4b69      	ldr	r3, [pc, #420]	; (80631c0 <UART_SetConfig+0x2ec>)
 806301a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806301e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8063022:	2b30      	cmp	r3, #48	; 0x30
 8063024:	d013      	beq.n	806304e <UART_SetConfig+0x17a>
 8063026:	2b30      	cmp	r3, #48	; 0x30
 8063028:	d814      	bhi.n	8063054 <UART_SetConfig+0x180>
 806302a:	2b20      	cmp	r3, #32
 806302c:	d009      	beq.n	8063042 <UART_SetConfig+0x16e>
 806302e:	2b20      	cmp	r3, #32
 8063030:	d810      	bhi.n	8063054 <UART_SetConfig+0x180>
 8063032:	2b00      	cmp	r3, #0
 8063034:	d002      	beq.n	806303c <UART_SetConfig+0x168>
 8063036:	2b10      	cmp	r3, #16
 8063038:	d006      	beq.n	8063048 <UART_SetConfig+0x174>
 806303a:	e00b      	b.n	8063054 <UART_SetConfig+0x180>
 806303c:	2300      	movs	r3, #0
 806303e:	76fb      	strb	r3, [r7, #27]
 8063040:	e089      	b.n	8063156 <UART_SetConfig+0x282>
 8063042:	2302      	movs	r3, #2
 8063044:	76fb      	strb	r3, [r7, #27]
 8063046:	e086      	b.n	8063156 <UART_SetConfig+0x282>
 8063048:	2304      	movs	r3, #4
 806304a:	76fb      	strb	r3, [r7, #27]
 806304c:	e083      	b.n	8063156 <UART_SetConfig+0x282>
 806304e:	2308      	movs	r3, #8
 8063050:	76fb      	strb	r3, [r7, #27]
 8063052:	e080      	b.n	8063156 <UART_SetConfig+0x282>
 8063054:	2310      	movs	r3, #16
 8063056:	76fb      	strb	r3, [r7, #27]
 8063058:	e07d      	b.n	8063156 <UART_SetConfig+0x282>
 806305a:	687b      	ldr	r3, [r7, #4]
 806305c:	681b      	ldr	r3, [r3, #0]
 806305e:	4a5b      	ldr	r2, [pc, #364]	; (80631cc <UART_SetConfig+0x2f8>)
 8063060:	4293      	cmp	r3, r2
 8063062:	d120      	bne.n	80630a6 <UART_SetConfig+0x1d2>
 8063064:	4b56      	ldr	r3, [pc, #344]	; (80631c0 <UART_SetConfig+0x2ec>)
 8063066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806306a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 806306e:	2bc0      	cmp	r3, #192	; 0xc0
 8063070:	d013      	beq.n	806309a <UART_SetConfig+0x1c6>
 8063072:	2bc0      	cmp	r3, #192	; 0xc0
 8063074:	d814      	bhi.n	80630a0 <UART_SetConfig+0x1cc>
 8063076:	2b80      	cmp	r3, #128	; 0x80
 8063078:	d009      	beq.n	806308e <UART_SetConfig+0x1ba>
 806307a:	2b80      	cmp	r3, #128	; 0x80
 806307c:	d810      	bhi.n	80630a0 <UART_SetConfig+0x1cc>
 806307e:	2b00      	cmp	r3, #0
 8063080:	d002      	beq.n	8063088 <UART_SetConfig+0x1b4>
 8063082:	2b40      	cmp	r3, #64	; 0x40
 8063084:	d006      	beq.n	8063094 <UART_SetConfig+0x1c0>
 8063086:	e00b      	b.n	80630a0 <UART_SetConfig+0x1cc>
 8063088:	2300      	movs	r3, #0
 806308a:	76fb      	strb	r3, [r7, #27]
 806308c:	e063      	b.n	8063156 <UART_SetConfig+0x282>
 806308e:	2302      	movs	r3, #2
 8063090:	76fb      	strb	r3, [r7, #27]
 8063092:	e060      	b.n	8063156 <UART_SetConfig+0x282>
 8063094:	2304      	movs	r3, #4
 8063096:	76fb      	strb	r3, [r7, #27]
 8063098:	e05d      	b.n	8063156 <UART_SetConfig+0x282>
 806309a:	2308      	movs	r3, #8
 806309c:	76fb      	strb	r3, [r7, #27]
 806309e:	e05a      	b.n	8063156 <UART_SetConfig+0x282>
 80630a0:	2310      	movs	r3, #16
 80630a2:	76fb      	strb	r3, [r7, #27]
 80630a4:	e057      	b.n	8063156 <UART_SetConfig+0x282>
 80630a6:	687b      	ldr	r3, [r7, #4]
 80630a8:	681b      	ldr	r3, [r3, #0]
 80630aa:	4a49      	ldr	r2, [pc, #292]	; (80631d0 <UART_SetConfig+0x2fc>)
 80630ac:	4293      	cmp	r3, r2
 80630ae:	d125      	bne.n	80630fc <UART_SetConfig+0x228>
 80630b0:	4b43      	ldr	r3, [pc, #268]	; (80631c0 <UART_SetConfig+0x2ec>)
 80630b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80630b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80630ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80630be:	d017      	beq.n	80630f0 <UART_SetConfig+0x21c>
 80630c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80630c4:	d817      	bhi.n	80630f6 <UART_SetConfig+0x222>
 80630c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80630ca:	d00b      	beq.n	80630e4 <UART_SetConfig+0x210>
 80630cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80630d0:	d811      	bhi.n	80630f6 <UART_SetConfig+0x222>
 80630d2:	2b00      	cmp	r3, #0
 80630d4:	d003      	beq.n	80630de <UART_SetConfig+0x20a>
 80630d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80630da:	d006      	beq.n	80630ea <UART_SetConfig+0x216>
 80630dc:	e00b      	b.n	80630f6 <UART_SetConfig+0x222>
 80630de:	2300      	movs	r3, #0
 80630e0:	76fb      	strb	r3, [r7, #27]
 80630e2:	e038      	b.n	8063156 <UART_SetConfig+0x282>
 80630e4:	2302      	movs	r3, #2
 80630e6:	76fb      	strb	r3, [r7, #27]
 80630e8:	e035      	b.n	8063156 <UART_SetConfig+0x282>
 80630ea:	2304      	movs	r3, #4
 80630ec:	76fb      	strb	r3, [r7, #27]
 80630ee:	e032      	b.n	8063156 <UART_SetConfig+0x282>
 80630f0:	2308      	movs	r3, #8
 80630f2:	76fb      	strb	r3, [r7, #27]
 80630f4:	e02f      	b.n	8063156 <UART_SetConfig+0x282>
 80630f6:	2310      	movs	r3, #16
 80630f8:	76fb      	strb	r3, [r7, #27]
 80630fa:	e02c      	b.n	8063156 <UART_SetConfig+0x282>
 80630fc:	687b      	ldr	r3, [r7, #4]
 80630fe:	681b      	ldr	r3, [r3, #0]
 8063100:	4a2d      	ldr	r2, [pc, #180]	; (80631b8 <UART_SetConfig+0x2e4>)
 8063102:	4293      	cmp	r3, r2
 8063104:	d125      	bne.n	8063152 <UART_SetConfig+0x27e>
 8063106:	4b2e      	ldr	r3, [pc, #184]	; (80631c0 <UART_SetConfig+0x2ec>)
 8063108:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 806310c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8063110:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8063114:	d017      	beq.n	8063146 <UART_SetConfig+0x272>
 8063116:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 806311a:	d817      	bhi.n	806314c <UART_SetConfig+0x278>
 806311c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8063120:	d00b      	beq.n	806313a <UART_SetConfig+0x266>
 8063122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8063126:	d811      	bhi.n	806314c <UART_SetConfig+0x278>
 8063128:	2b00      	cmp	r3, #0
 806312a:	d003      	beq.n	8063134 <UART_SetConfig+0x260>
 806312c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8063130:	d006      	beq.n	8063140 <UART_SetConfig+0x26c>
 8063132:	e00b      	b.n	806314c <UART_SetConfig+0x278>
 8063134:	2300      	movs	r3, #0
 8063136:	76fb      	strb	r3, [r7, #27]
 8063138:	e00d      	b.n	8063156 <UART_SetConfig+0x282>
 806313a:	2302      	movs	r3, #2
 806313c:	76fb      	strb	r3, [r7, #27]
 806313e:	e00a      	b.n	8063156 <UART_SetConfig+0x282>
 8063140:	2304      	movs	r3, #4
 8063142:	76fb      	strb	r3, [r7, #27]
 8063144:	e007      	b.n	8063156 <UART_SetConfig+0x282>
 8063146:	2308      	movs	r3, #8
 8063148:	76fb      	strb	r3, [r7, #27]
 806314a:	e004      	b.n	8063156 <UART_SetConfig+0x282>
 806314c:	2310      	movs	r3, #16
 806314e:	76fb      	strb	r3, [r7, #27]
 8063150:	e001      	b.n	8063156 <UART_SetConfig+0x282>
 8063152:	2310      	movs	r3, #16
 8063154:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8063156:	687b      	ldr	r3, [r7, #4]
 8063158:	681b      	ldr	r3, [r3, #0]
 806315a:	4a17      	ldr	r2, [pc, #92]	; (80631b8 <UART_SetConfig+0x2e4>)
 806315c:	4293      	cmp	r3, r2
 806315e:	f040 8087 	bne.w	8063270 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8063162:	7efb      	ldrb	r3, [r7, #27]
 8063164:	2b08      	cmp	r3, #8
 8063166:	d837      	bhi.n	80631d8 <UART_SetConfig+0x304>
 8063168:	a201      	add	r2, pc, #4	; (adr r2, 8063170 <UART_SetConfig+0x29c>)
 806316a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 806316e:	bf00      	nop
 8063170:	08063195 	.word	0x08063195
 8063174:	080631d9 	.word	0x080631d9
 8063178:	0806319d 	.word	0x0806319d
 806317c:	080631d9 	.word	0x080631d9
 8063180:	080631a3 	.word	0x080631a3
 8063184:	080631d9 	.word	0x080631d9
 8063188:	080631d9 	.word	0x080631d9
 806318c:	080631d9 	.word	0x080631d9
 8063190:	080631ab 	.word	0x080631ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8063194:	f7fe fe52 	bl	8061e3c <HAL_RCC_GetPCLK1Freq>
 8063198:	6178      	str	r0, [r7, #20]
        break;
 806319a:	e022      	b.n	80631e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 806319c:	4b0d      	ldr	r3, [pc, #52]	; (80631d4 <UART_SetConfig+0x300>)
 806319e:	617b      	str	r3, [r7, #20]
        break;
 80631a0:	e01f      	b.n	80631e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80631a2:	f7fe fdb3 	bl	8061d0c <HAL_RCC_GetSysClockFreq>
 80631a6:	6178      	str	r0, [r7, #20]
        break;
 80631a8:	e01b      	b.n	80631e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80631aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80631ae:	617b      	str	r3, [r7, #20]
        break;
 80631b0:	e017      	b.n	80631e2 <UART_SetConfig+0x30e>
 80631b2:	bf00      	nop
 80631b4:	efff69f3 	.word	0xefff69f3
 80631b8:	40008000 	.word	0x40008000
 80631bc:	40013800 	.word	0x40013800
 80631c0:	40021000 	.word	0x40021000
 80631c4:	40004400 	.word	0x40004400
 80631c8:	40004800 	.word	0x40004800
 80631cc:	40004c00 	.word	0x40004c00
 80631d0:	40005000 	.word	0x40005000
 80631d4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80631d8:	2300      	movs	r3, #0
 80631da:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80631dc:	2301      	movs	r3, #1
 80631de:	76bb      	strb	r3, [r7, #26]
        break;
 80631e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80631e2:	697b      	ldr	r3, [r7, #20]
 80631e4:	2b00      	cmp	r3, #0
 80631e6:	f000 80f1 	beq.w	80633cc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80631ea:	687b      	ldr	r3, [r7, #4]
 80631ec:	685a      	ldr	r2, [r3, #4]
 80631ee:	4613      	mov	r3, r2
 80631f0:	005b      	lsls	r3, r3, #1
 80631f2:	4413      	add	r3, r2
 80631f4:	697a      	ldr	r2, [r7, #20]
 80631f6:	429a      	cmp	r2, r3
 80631f8:	d305      	bcc.n	8063206 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80631fa:	687b      	ldr	r3, [r7, #4]
 80631fc:	685b      	ldr	r3, [r3, #4]
 80631fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8063200:	697a      	ldr	r2, [r7, #20]
 8063202:	429a      	cmp	r2, r3
 8063204:	d902      	bls.n	806320c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8063206:	2301      	movs	r3, #1
 8063208:	76bb      	strb	r3, [r7, #26]
 806320a:	e0df      	b.n	80633cc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 806320c:	697b      	ldr	r3, [r7, #20]
 806320e:	4618      	mov	r0, r3
 8063210:	f04f 0100 	mov.w	r1, #0
 8063214:	f04f 0200 	mov.w	r2, #0
 8063218:	f04f 0300 	mov.w	r3, #0
 806321c:	020b      	lsls	r3, r1, #8
 806321e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8063222:	0202      	lsls	r2, r0, #8
 8063224:	6879      	ldr	r1, [r7, #4]
 8063226:	6849      	ldr	r1, [r1, #4]
 8063228:	0849      	lsrs	r1, r1, #1
 806322a:	4608      	mov	r0, r1
 806322c:	f04f 0100 	mov.w	r1, #0
 8063230:	1814      	adds	r4, r2, r0
 8063232:	eb43 0501 	adc.w	r5, r3, r1
 8063236:	687b      	ldr	r3, [r7, #4]
 8063238:	685b      	ldr	r3, [r3, #4]
 806323a:	461a      	mov	r2, r3
 806323c:	f04f 0300 	mov.w	r3, #0
 8063240:	4620      	mov	r0, r4
 8063242:	4629      	mov	r1, r5
 8063244:	f7fc ffc8 	bl	80601d8 <__aeabi_uldivmod>
 8063248:	4602      	mov	r2, r0
 806324a:	460b      	mov	r3, r1
 806324c:	4613      	mov	r3, r2
 806324e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8063250:	693b      	ldr	r3, [r7, #16]
 8063252:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8063256:	d308      	bcc.n	806326a <UART_SetConfig+0x396>
 8063258:	693b      	ldr	r3, [r7, #16]
 806325a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 806325e:	d204      	bcs.n	806326a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8063260:	687b      	ldr	r3, [r7, #4]
 8063262:	681b      	ldr	r3, [r3, #0]
 8063264:	693a      	ldr	r2, [r7, #16]
 8063266:	60da      	str	r2, [r3, #12]
 8063268:	e0b0      	b.n	80633cc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 806326a:	2301      	movs	r3, #1
 806326c:	76bb      	strb	r3, [r7, #26]
 806326e:	e0ad      	b.n	80633cc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8063270:	687b      	ldr	r3, [r7, #4]
 8063272:	69db      	ldr	r3, [r3, #28]
 8063274:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8063278:	d15c      	bne.n	8063334 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 806327a:	7efb      	ldrb	r3, [r7, #27]
 806327c:	2b08      	cmp	r3, #8
 806327e:	d828      	bhi.n	80632d2 <UART_SetConfig+0x3fe>
 8063280:	a201      	add	r2, pc, #4	; (adr r2, 8063288 <UART_SetConfig+0x3b4>)
 8063282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8063286:	bf00      	nop
 8063288:	080632ad 	.word	0x080632ad
 806328c:	080632b5 	.word	0x080632b5
 8063290:	080632bd 	.word	0x080632bd
 8063294:	080632d3 	.word	0x080632d3
 8063298:	080632c3 	.word	0x080632c3
 806329c:	080632d3 	.word	0x080632d3
 80632a0:	080632d3 	.word	0x080632d3
 80632a4:	080632d3 	.word	0x080632d3
 80632a8:	080632cb 	.word	0x080632cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80632ac:	f7fe fdc6 	bl	8061e3c <HAL_RCC_GetPCLK1Freq>
 80632b0:	6178      	str	r0, [r7, #20]
        break;
 80632b2:	e013      	b.n	80632dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80632b4:	f7fe fdd8 	bl	8061e68 <HAL_RCC_GetPCLK2Freq>
 80632b8:	6178      	str	r0, [r7, #20]
        break;
 80632ba:	e00f      	b.n	80632dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80632bc:	4b49      	ldr	r3, [pc, #292]	; (80633e4 <UART_SetConfig+0x510>)
 80632be:	617b      	str	r3, [r7, #20]
        break;
 80632c0:	e00c      	b.n	80632dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80632c2:	f7fe fd23 	bl	8061d0c <HAL_RCC_GetSysClockFreq>
 80632c6:	6178      	str	r0, [r7, #20]
        break;
 80632c8:	e008      	b.n	80632dc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80632ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80632ce:	617b      	str	r3, [r7, #20]
        break;
 80632d0:	e004      	b.n	80632dc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80632d2:	2300      	movs	r3, #0
 80632d4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80632d6:	2301      	movs	r3, #1
 80632d8:	76bb      	strb	r3, [r7, #26]
        break;
 80632da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80632dc:	697b      	ldr	r3, [r7, #20]
 80632de:	2b00      	cmp	r3, #0
 80632e0:	d074      	beq.n	80633cc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80632e2:	697b      	ldr	r3, [r7, #20]
 80632e4:	005a      	lsls	r2, r3, #1
 80632e6:	687b      	ldr	r3, [r7, #4]
 80632e8:	685b      	ldr	r3, [r3, #4]
 80632ea:	085b      	lsrs	r3, r3, #1
 80632ec:	441a      	add	r2, r3
 80632ee:	687b      	ldr	r3, [r7, #4]
 80632f0:	685b      	ldr	r3, [r3, #4]
 80632f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80632f6:	b29b      	uxth	r3, r3
 80632f8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80632fa:	693b      	ldr	r3, [r7, #16]
 80632fc:	2b0f      	cmp	r3, #15
 80632fe:	d916      	bls.n	806332e <UART_SetConfig+0x45a>
 8063300:	693b      	ldr	r3, [r7, #16]
 8063302:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8063306:	d212      	bcs.n	806332e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8063308:	693b      	ldr	r3, [r7, #16]
 806330a:	b29b      	uxth	r3, r3
 806330c:	f023 030f 	bic.w	r3, r3, #15
 8063310:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8063312:	693b      	ldr	r3, [r7, #16]
 8063314:	085b      	lsrs	r3, r3, #1
 8063316:	b29b      	uxth	r3, r3
 8063318:	f003 0307 	and.w	r3, r3, #7
 806331c:	b29a      	uxth	r2, r3
 806331e:	89fb      	ldrh	r3, [r7, #14]
 8063320:	4313      	orrs	r3, r2
 8063322:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8063324:	687b      	ldr	r3, [r7, #4]
 8063326:	681b      	ldr	r3, [r3, #0]
 8063328:	89fa      	ldrh	r2, [r7, #14]
 806332a:	60da      	str	r2, [r3, #12]
 806332c:	e04e      	b.n	80633cc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 806332e:	2301      	movs	r3, #1
 8063330:	76bb      	strb	r3, [r7, #26]
 8063332:	e04b      	b.n	80633cc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8063334:	7efb      	ldrb	r3, [r7, #27]
 8063336:	2b08      	cmp	r3, #8
 8063338:	d827      	bhi.n	806338a <UART_SetConfig+0x4b6>
 806333a:	a201      	add	r2, pc, #4	; (adr r2, 8063340 <UART_SetConfig+0x46c>)
 806333c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8063340:	08063365 	.word	0x08063365
 8063344:	0806336d 	.word	0x0806336d
 8063348:	08063375 	.word	0x08063375
 806334c:	0806338b 	.word	0x0806338b
 8063350:	0806337b 	.word	0x0806337b
 8063354:	0806338b 	.word	0x0806338b
 8063358:	0806338b 	.word	0x0806338b
 806335c:	0806338b 	.word	0x0806338b
 8063360:	08063383 	.word	0x08063383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8063364:	f7fe fd6a 	bl	8061e3c <HAL_RCC_GetPCLK1Freq>
 8063368:	6178      	str	r0, [r7, #20]
        break;
 806336a:	e013      	b.n	8063394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 806336c:	f7fe fd7c 	bl	8061e68 <HAL_RCC_GetPCLK2Freq>
 8063370:	6178      	str	r0, [r7, #20]
        break;
 8063372:	e00f      	b.n	8063394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8063374:	4b1b      	ldr	r3, [pc, #108]	; (80633e4 <UART_SetConfig+0x510>)
 8063376:	617b      	str	r3, [r7, #20]
        break;
 8063378:	e00c      	b.n	8063394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 806337a:	f7fe fcc7 	bl	8061d0c <HAL_RCC_GetSysClockFreq>
 806337e:	6178      	str	r0, [r7, #20]
        break;
 8063380:	e008      	b.n	8063394 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8063382:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8063386:	617b      	str	r3, [r7, #20]
        break;
 8063388:	e004      	b.n	8063394 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 806338a:	2300      	movs	r3, #0
 806338c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 806338e:	2301      	movs	r3, #1
 8063390:	76bb      	strb	r3, [r7, #26]
        break;
 8063392:	bf00      	nop
    }

    if (pclk != 0U)
 8063394:	697b      	ldr	r3, [r7, #20]
 8063396:	2b00      	cmp	r3, #0
 8063398:	d018      	beq.n	80633cc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 806339a:	687b      	ldr	r3, [r7, #4]
 806339c:	685b      	ldr	r3, [r3, #4]
 806339e:	085a      	lsrs	r2, r3, #1
 80633a0:	697b      	ldr	r3, [r7, #20]
 80633a2:	441a      	add	r2, r3
 80633a4:	687b      	ldr	r3, [r7, #4]
 80633a6:	685b      	ldr	r3, [r3, #4]
 80633a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80633ac:	b29b      	uxth	r3, r3
 80633ae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80633b0:	693b      	ldr	r3, [r7, #16]
 80633b2:	2b0f      	cmp	r3, #15
 80633b4:	d908      	bls.n	80633c8 <UART_SetConfig+0x4f4>
 80633b6:	693b      	ldr	r3, [r7, #16]
 80633b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80633bc:	d204      	bcs.n	80633c8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80633be:	687b      	ldr	r3, [r7, #4]
 80633c0:	681b      	ldr	r3, [r3, #0]
 80633c2:	693a      	ldr	r2, [r7, #16]
 80633c4:	60da      	str	r2, [r3, #12]
 80633c6:	e001      	b.n	80633cc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80633c8:	2301      	movs	r3, #1
 80633ca:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80633cc:	687b      	ldr	r3, [r7, #4]
 80633ce:	2200      	movs	r2, #0
 80633d0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80633d2:	687b      	ldr	r3, [r7, #4]
 80633d4:	2200      	movs	r2, #0
 80633d6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80633d8:	7ebb      	ldrb	r3, [r7, #26]
}
 80633da:	4618      	mov	r0, r3
 80633dc:	3720      	adds	r7, #32
 80633de:	46bd      	mov	sp, r7
 80633e0:	bdb0      	pop	{r4, r5, r7, pc}
 80633e2:	bf00      	nop
 80633e4:	00f42400 	.word	0x00f42400

080633e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80633e8:	b480      	push	{r7}
 80633ea:	b083      	sub	sp, #12
 80633ec:	af00      	add	r7, sp, #0
 80633ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80633f0:	687b      	ldr	r3, [r7, #4]
 80633f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80633f4:	f003 0301 	and.w	r3, r3, #1
 80633f8:	2b00      	cmp	r3, #0
 80633fa:	d00a      	beq.n	8063412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80633fc:	687b      	ldr	r3, [r7, #4]
 80633fe:	681b      	ldr	r3, [r3, #0]
 8063400:	685b      	ldr	r3, [r3, #4]
 8063402:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8063406:	687b      	ldr	r3, [r7, #4]
 8063408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 806340a:	687b      	ldr	r3, [r7, #4]
 806340c:	681b      	ldr	r3, [r3, #0]
 806340e:	430a      	orrs	r2, r1
 8063410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8063412:	687b      	ldr	r3, [r7, #4]
 8063414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8063416:	f003 0302 	and.w	r3, r3, #2
 806341a:	2b00      	cmp	r3, #0
 806341c:	d00a      	beq.n	8063434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 806341e:	687b      	ldr	r3, [r7, #4]
 8063420:	681b      	ldr	r3, [r3, #0]
 8063422:	685b      	ldr	r3, [r3, #4]
 8063424:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8063428:	687b      	ldr	r3, [r7, #4]
 806342a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 806342c:	687b      	ldr	r3, [r7, #4]
 806342e:	681b      	ldr	r3, [r3, #0]
 8063430:	430a      	orrs	r2, r1
 8063432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8063434:	687b      	ldr	r3, [r7, #4]
 8063436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8063438:	f003 0304 	and.w	r3, r3, #4
 806343c:	2b00      	cmp	r3, #0
 806343e:	d00a      	beq.n	8063456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8063440:	687b      	ldr	r3, [r7, #4]
 8063442:	681b      	ldr	r3, [r3, #0]
 8063444:	685b      	ldr	r3, [r3, #4]
 8063446:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 806344a:	687b      	ldr	r3, [r7, #4]
 806344c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 806344e:	687b      	ldr	r3, [r7, #4]
 8063450:	681b      	ldr	r3, [r3, #0]
 8063452:	430a      	orrs	r2, r1
 8063454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8063456:	687b      	ldr	r3, [r7, #4]
 8063458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806345a:	f003 0308 	and.w	r3, r3, #8
 806345e:	2b00      	cmp	r3, #0
 8063460:	d00a      	beq.n	8063478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8063462:	687b      	ldr	r3, [r7, #4]
 8063464:	681b      	ldr	r3, [r3, #0]
 8063466:	685b      	ldr	r3, [r3, #4]
 8063468:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 806346c:	687b      	ldr	r3, [r7, #4]
 806346e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8063470:	687b      	ldr	r3, [r7, #4]
 8063472:	681b      	ldr	r3, [r3, #0]
 8063474:	430a      	orrs	r2, r1
 8063476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8063478:	687b      	ldr	r3, [r7, #4]
 806347a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806347c:	f003 0310 	and.w	r3, r3, #16
 8063480:	2b00      	cmp	r3, #0
 8063482:	d00a      	beq.n	806349a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8063484:	687b      	ldr	r3, [r7, #4]
 8063486:	681b      	ldr	r3, [r3, #0]
 8063488:	689b      	ldr	r3, [r3, #8]
 806348a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 806348e:	687b      	ldr	r3, [r7, #4]
 8063490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8063492:	687b      	ldr	r3, [r7, #4]
 8063494:	681b      	ldr	r3, [r3, #0]
 8063496:	430a      	orrs	r2, r1
 8063498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 806349a:	687b      	ldr	r3, [r7, #4]
 806349c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 806349e:	f003 0320 	and.w	r3, r3, #32
 80634a2:	2b00      	cmp	r3, #0
 80634a4:	d00a      	beq.n	80634bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80634a6:	687b      	ldr	r3, [r7, #4]
 80634a8:	681b      	ldr	r3, [r3, #0]
 80634aa:	689b      	ldr	r3, [r3, #8]
 80634ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80634b0:	687b      	ldr	r3, [r7, #4]
 80634b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80634b4:	687b      	ldr	r3, [r7, #4]
 80634b6:	681b      	ldr	r3, [r3, #0]
 80634b8:	430a      	orrs	r2, r1
 80634ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80634bc:	687b      	ldr	r3, [r7, #4]
 80634be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80634c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80634c4:	2b00      	cmp	r3, #0
 80634c6:	d01a      	beq.n	80634fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80634c8:	687b      	ldr	r3, [r7, #4]
 80634ca:	681b      	ldr	r3, [r3, #0]
 80634cc:	685b      	ldr	r3, [r3, #4]
 80634ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80634d2:	687b      	ldr	r3, [r7, #4]
 80634d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80634d6:	687b      	ldr	r3, [r7, #4]
 80634d8:	681b      	ldr	r3, [r3, #0]
 80634da:	430a      	orrs	r2, r1
 80634dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80634de:	687b      	ldr	r3, [r7, #4]
 80634e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80634e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80634e6:	d10a      	bne.n	80634fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80634e8:	687b      	ldr	r3, [r7, #4]
 80634ea:	681b      	ldr	r3, [r3, #0]
 80634ec:	685b      	ldr	r3, [r3, #4]
 80634ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80634f2:	687b      	ldr	r3, [r7, #4]
 80634f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80634f6:	687b      	ldr	r3, [r7, #4]
 80634f8:	681b      	ldr	r3, [r3, #0]
 80634fa:	430a      	orrs	r2, r1
 80634fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80634fe:	687b      	ldr	r3, [r7, #4]
 8063500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8063502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8063506:	2b00      	cmp	r3, #0
 8063508:	d00a      	beq.n	8063520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 806350a:	687b      	ldr	r3, [r7, #4]
 806350c:	681b      	ldr	r3, [r3, #0]
 806350e:	685b      	ldr	r3, [r3, #4]
 8063510:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8063514:	687b      	ldr	r3, [r7, #4]
 8063516:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8063518:	687b      	ldr	r3, [r7, #4]
 806351a:	681b      	ldr	r3, [r3, #0]
 806351c:	430a      	orrs	r2, r1
 806351e:	605a      	str	r2, [r3, #4]
  }
}
 8063520:	bf00      	nop
 8063522:	370c      	adds	r7, #12
 8063524:	46bd      	mov	sp, r7
 8063526:	f85d 7b04 	ldr.w	r7, [sp], #4
 806352a:	4770      	bx	lr

0806352c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 806352c:	b580      	push	{r7, lr}
 806352e:	b086      	sub	sp, #24
 8063530:	af02      	add	r7, sp, #8
 8063532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8063534:	687b      	ldr	r3, [r7, #4]
 8063536:	2200      	movs	r2, #0
 8063538:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 806353c:	f7fd fb38 	bl	8060bb0 <HAL_GetTick>
 8063540:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8063542:	687b      	ldr	r3, [r7, #4]
 8063544:	681b      	ldr	r3, [r3, #0]
 8063546:	681b      	ldr	r3, [r3, #0]
 8063548:	f003 0308 	and.w	r3, r3, #8
 806354c:	2b08      	cmp	r3, #8
 806354e:	d10e      	bne.n	806356e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8063550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8063554:	9300      	str	r3, [sp, #0]
 8063556:	68fb      	ldr	r3, [r7, #12]
 8063558:	2200      	movs	r2, #0
 806355a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 806355e:	6878      	ldr	r0, [r7, #4]
 8063560:	f000 f82d 	bl	80635be <UART_WaitOnFlagUntilTimeout>
 8063564:	4603      	mov	r3, r0
 8063566:	2b00      	cmp	r3, #0
 8063568:	d001      	beq.n	806356e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 806356a:	2303      	movs	r3, #3
 806356c:	e023      	b.n	80635b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 806356e:	687b      	ldr	r3, [r7, #4]
 8063570:	681b      	ldr	r3, [r3, #0]
 8063572:	681b      	ldr	r3, [r3, #0]
 8063574:	f003 0304 	and.w	r3, r3, #4
 8063578:	2b04      	cmp	r3, #4
 806357a:	d10e      	bne.n	806359a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 806357c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8063580:	9300      	str	r3, [sp, #0]
 8063582:	68fb      	ldr	r3, [r7, #12]
 8063584:	2200      	movs	r2, #0
 8063586:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 806358a:	6878      	ldr	r0, [r7, #4]
 806358c:	f000 f817 	bl	80635be <UART_WaitOnFlagUntilTimeout>
 8063590:	4603      	mov	r3, r0
 8063592:	2b00      	cmp	r3, #0
 8063594:	d001      	beq.n	806359a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8063596:	2303      	movs	r3, #3
 8063598:	e00d      	b.n	80635b6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 806359a:	687b      	ldr	r3, [r7, #4]
 806359c:	2220      	movs	r2, #32
 806359e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80635a0:	687b      	ldr	r3, [r7, #4]
 80635a2:	2220      	movs	r2, #32
 80635a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80635a6:	687b      	ldr	r3, [r7, #4]
 80635a8:	2200      	movs	r2, #0
 80635aa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80635ac:	687b      	ldr	r3, [r7, #4]
 80635ae:	2200      	movs	r2, #0
 80635b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80635b4:	2300      	movs	r3, #0
}
 80635b6:	4618      	mov	r0, r3
 80635b8:	3710      	adds	r7, #16
 80635ba:	46bd      	mov	sp, r7
 80635bc:	bd80      	pop	{r7, pc}

080635be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80635be:	b580      	push	{r7, lr}
 80635c0:	b084      	sub	sp, #16
 80635c2:	af00      	add	r7, sp, #0
 80635c4:	60f8      	str	r0, [r7, #12]
 80635c6:	60b9      	str	r1, [r7, #8]
 80635c8:	603b      	str	r3, [r7, #0]
 80635ca:	4613      	mov	r3, r2
 80635cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80635ce:	e05e      	b.n	806368e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80635d0:	69bb      	ldr	r3, [r7, #24]
 80635d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80635d6:	d05a      	beq.n	806368e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80635d8:	f7fd faea 	bl	8060bb0 <HAL_GetTick>
 80635dc:	4602      	mov	r2, r0
 80635de:	683b      	ldr	r3, [r7, #0]
 80635e0:	1ad3      	subs	r3, r2, r3
 80635e2:	69ba      	ldr	r2, [r7, #24]
 80635e4:	429a      	cmp	r2, r3
 80635e6:	d302      	bcc.n	80635ee <UART_WaitOnFlagUntilTimeout+0x30>
 80635e8:	69bb      	ldr	r3, [r7, #24]
 80635ea:	2b00      	cmp	r3, #0
 80635ec:	d11b      	bne.n	8063626 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80635ee:	68fb      	ldr	r3, [r7, #12]
 80635f0:	681b      	ldr	r3, [r3, #0]
 80635f2:	681a      	ldr	r2, [r3, #0]
 80635f4:	68fb      	ldr	r3, [r7, #12]
 80635f6:	681b      	ldr	r3, [r3, #0]
 80635f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80635fc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80635fe:	68fb      	ldr	r3, [r7, #12]
 8063600:	681b      	ldr	r3, [r3, #0]
 8063602:	689a      	ldr	r2, [r3, #8]
 8063604:	68fb      	ldr	r3, [r7, #12]
 8063606:	681b      	ldr	r3, [r3, #0]
 8063608:	f022 0201 	bic.w	r2, r2, #1
 806360c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 806360e:	68fb      	ldr	r3, [r7, #12]
 8063610:	2220      	movs	r2, #32
 8063612:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8063614:	68fb      	ldr	r3, [r7, #12]
 8063616:	2220      	movs	r2, #32
 8063618:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 806361a:	68fb      	ldr	r3, [r7, #12]
 806361c:	2200      	movs	r2, #0
 806361e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8063622:	2303      	movs	r3, #3
 8063624:	e043      	b.n	80636ae <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8063626:	68fb      	ldr	r3, [r7, #12]
 8063628:	681b      	ldr	r3, [r3, #0]
 806362a:	681b      	ldr	r3, [r3, #0]
 806362c:	f003 0304 	and.w	r3, r3, #4
 8063630:	2b00      	cmp	r3, #0
 8063632:	d02c      	beq.n	806368e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8063634:	68fb      	ldr	r3, [r7, #12]
 8063636:	681b      	ldr	r3, [r3, #0]
 8063638:	69db      	ldr	r3, [r3, #28]
 806363a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 806363e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8063642:	d124      	bne.n	806368e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8063644:	68fb      	ldr	r3, [r7, #12]
 8063646:	681b      	ldr	r3, [r3, #0]
 8063648:	f44f 6200 	mov.w	r2, #2048	; 0x800
 806364c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 806364e:	68fb      	ldr	r3, [r7, #12]
 8063650:	681b      	ldr	r3, [r3, #0]
 8063652:	681a      	ldr	r2, [r3, #0]
 8063654:	68fb      	ldr	r3, [r7, #12]
 8063656:	681b      	ldr	r3, [r3, #0]
 8063658:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 806365c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 806365e:	68fb      	ldr	r3, [r7, #12]
 8063660:	681b      	ldr	r3, [r3, #0]
 8063662:	689a      	ldr	r2, [r3, #8]
 8063664:	68fb      	ldr	r3, [r7, #12]
 8063666:	681b      	ldr	r3, [r3, #0]
 8063668:	f022 0201 	bic.w	r2, r2, #1
 806366c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 806366e:	68fb      	ldr	r3, [r7, #12]
 8063670:	2220      	movs	r2, #32
 8063672:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8063674:	68fb      	ldr	r3, [r7, #12]
 8063676:	2220      	movs	r2, #32
 8063678:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 806367a:	68fb      	ldr	r3, [r7, #12]
 806367c:	2220      	movs	r2, #32
 806367e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8063682:	68fb      	ldr	r3, [r7, #12]
 8063684:	2200      	movs	r2, #0
 8063686:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 806368a:	2303      	movs	r3, #3
 806368c:	e00f      	b.n	80636ae <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 806368e:	68fb      	ldr	r3, [r7, #12]
 8063690:	681b      	ldr	r3, [r3, #0]
 8063692:	69da      	ldr	r2, [r3, #28]
 8063694:	68bb      	ldr	r3, [r7, #8]
 8063696:	4013      	ands	r3, r2
 8063698:	68ba      	ldr	r2, [r7, #8]
 806369a:	429a      	cmp	r2, r3
 806369c:	bf0c      	ite	eq
 806369e:	2301      	moveq	r3, #1
 80636a0:	2300      	movne	r3, #0
 80636a2:	b2db      	uxtb	r3, r3
 80636a4:	461a      	mov	r2, r3
 80636a6:	79fb      	ldrb	r3, [r7, #7]
 80636a8:	429a      	cmp	r2, r3
 80636aa:	d091      	beq.n	80635d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80636ac:	2300      	movs	r3, #0
}
 80636ae:	4618      	mov	r0, r3
 80636b0:	3710      	adds	r7, #16
 80636b2:	46bd      	mov	sp, r7
 80636b4:	bd80      	pop	{r7, pc}

080636b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80636b6:	b480      	push	{r7}
 80636b8:	b083      	sub	sp, #12
 80636ba:	af00      	add	r7, sp, #0
 80636bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80636be:	687b      	ldr	r3, [r7, #4]
 80636c0:	681b      	ldr	r3, [r3, #0]
 80636c2:	681a      	ldr	r2, [r3, #0]
 80636c4:	687b      	ldr	r3, [r7, #4]
 80636c6:	681b      	ldr	r3, [r3, #0]
 80636c8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80636cc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80636ce:	687b      	ldr	r3, [r7, #4]
 80636d0:	681b      	ldr	r3, [r3, #0]
 80636d2:	689a      	ldr	r2, [r3, #8]
 80636d4:	687b      	ldr	r3, [r7, #4]
 80636d6:	681b      	ldr	r3, [r3, #0]
 80636d8:	f022 0201 	bic.w	r2, r2, #1
 80636dc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80636de:	687b      	ldr	r3, [r7, #4]
 80636e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80636e2:	2b01      	cmp	r3, #1
 80636e4:	d107      	bne.n	80636f6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80636e6:	687b      	ldr	r3, [r7, #4]
 80636e8:	681b      	ldr	r3, [r3, #0]
 80636ea:	681a      	ldr	r2, [r3, #0]
 80636ec:	687b      	ldr	r3, [r7, #4]
 80636ee:	681b      	ldr	r3, [r3, #0]
 80636f0:	f022 0210 	bic.w	r2, r2, #16
 80636f4:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80636f6:	687b      	ldr	r3, [r7, #4]
 80636f8:	2220      	movs	r2, #32
 80636fa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80636fc:	687b      	ldr	r3, [r7, #4]
 80636fe:	2200      	movs	r2, #0
 8063700:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8063702:	687b      	ldr	r3, [r7, #4]
 8063704:	2200      	movs	r2, #0
 8063706:	665a      	str	r2, [r3, #100]	; 0x64
}
 8063708:	bf00      	nop
 806370a:	370c      	adds	r7, #12
 806370c:	46bd      	mov	sp, r7
 806370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063712:	4770      	bx	lr

08063714 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8063714:	b580      	push	{r7, lr}
 8063716:	b084      	sub	sp, #16
 8063718:	af00      	add	r7, sp, #0
 806371a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 806371c:	687b      	ldr	r3, [r7, #4]
 806371e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8063720:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8063722:	68fb      	ldr	r3, [r7, #12]
 8063724:	2200      	movs	r2, #0
 8063726:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 806372a:	68fb      	ldr	r3, [r7, #12]
 806372c:	2200      	movs	r2, #0
 806372e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8063732:	68f8      	ldr	r0, [r7, #12]
 8063734:	f7ff fbb8 	bl	8062ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8063738:	bf00      	nop
 806373a:	3710      	adds	r7, #16
 806373c:	46bd      	mov	sp, r7
 806373e:	bd80      	pop	{r7, pc}

08063740 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8063740:	b580      	push	{r7, lr}
 8063742:	b082      	sub	sp, #8
 8063744:	af00      	add	r7, sp, #0
 8063746:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8063748:	687b      	ldr	r3, [r7, #4]
 806374a:	681b      	ldr	r3, [r3, #0]
 806374c:	681a      	ldr	r2, [r3, #0]
 806374e:	687b      	ldr	r3, [r7, #4]
 8063750:	681b      	ldr	r3, [r3, #0]
 8063752:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8063756:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8063758:	687b      	ldr	r3, [r7, #4]
 806375a:	2220      	movs	r2, #32
 806375c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 806375e:	687b      	ldr	r3, [r7, #4]
 8063760:	2200      	movs	r2, #0
 8063762:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8063764:	6878      	ldr	r0, [r7, #4]
 8063766:	f7ff fb95 	bl	8062e94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 806376a:	bf00      	nop
 806376c:	3708      	adds	r7, #8
 806376e:	46bd      	mov	sp, r7
 8063770:	bd80      	pop	{r7, pc}

08063772 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8063772:	b480      	push	{r7}
 8063774:	b083      	sub	sp, #12
 8063776:	af00      	add	r7, sp, #0
 8063778:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 806377a:	bf00      	nop
 806377c:	370c      	adds	r7, #12
 806377e:	46bd      	mov	sp, r7
 8063780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8063784:	4770      	bx	lr
	...

08063788 <__libc_init_array>:
 8063788:	b570      	push	{r4, r5, r6, lr}
 806378a:	4d0d      	ldr	r5, [pc, #52]	; (80637c0 <__libc_init_array+0x38>)
 806378c:	4c0d      	ldr	r4, [pc, #52]	; (80637c4 <__libc_init_array+0x3c>)
 806378e:	1b64      	subs	r4, r4, r5
 8063790:	10a4      	asrs	r4, r4, #2
 8063792:	2600      	movs	r6, #0
 8063794:	42a6      	cmp	r6, r4
 8063796:	d109      	bne.n	80637ac <__libc_init_array+0x24>
 8063798:	4d0b      	ldr	r5, [pc, #44]	; (80637c8 <__libc_init_array+0x40>)
 806379a:	4c0c      	ldr	r4, [pc, #48]	; (80637cc <__libc_init_array+0x44>)
 806379c:	f000 f820 	bl	80637e0 <_init>
 80637a0:	1b64      	subs	r4, r4, r5
 80637a2:	10a4      	asrs	r4, r4, #2
 80637a4:	2600      	movs	r6, #0
 80637a6:	42a6      	cmp	r6, r4
 80637a8:	d105      	bne.n	80637b6 <__libc_init_array+0x2e>
 80637aa:	bd70      	pop	{r4, r5, r6, pc}
 80637ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80637b0:	4798      	blx	r3
 80637b2:	3601      	adds	r6, #1
 80637b4:	e7ee      	b.n	8063794 <__libc_init_array+0xc>
 80637b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80637ba:	4798      	blx	r3
 80637bc:	3601      	adds	r6, #1
 80637be:	e7f2      	b.n	80637a6 <__libc_init_array+0x1e>
 80637c0:	0806387c 	.word	0x0806387c
 80637c4:	0806387c 	.word	0x0806387c
 80637c8:	0806387c 	.word	0x0806387c
 80637cc:	08063880 	.word	0x08063880

080637d0 <memset>:
 80637d0:	4402      	add	r2, r0
 80637d2:	4603      	mov	r3, r0
 80637d4:	4293      	cmp	r3, r2
 80637d6:	d100      	bne.n	80637da <memset+0xa>
 80637d8:	4770      	bx	lr
 80637da:	f803 1b01 	strb.w	r1, [r3], #1
 80637de:	e7f9      	b.n	80637d4 <memset+0x4>

080637e0 <_init>:
 80637e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80637e2:	bf00      	nop
 80637e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80637e6:	bc08      	pop	{r3}
 80637e8:	469e      	mov	lr, r3
 80637ea:	4770      	bx	lr

080637ec <_fini>:
 80637ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80637ee:	bf00      	nop
 80637f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80637f2:	bc08      	pop	{r3}
 80637f4:	469e      	mov	lr, r3
 80637f6:	4770      	bx	lr
