

================================================================
== Vivado HLS Report for 'Block_Mat_exit2027_p'
================================================================
* Date:           Fri Nov 23 08:52:19 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        -|      -|      66|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      66|      47|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_done              |   9|          2|    1|          2|
    |ap_return            |   9|          2|   32|         64|
    |arr1_rows_blk_n      |   9|          2|    1|          2|
    |arr1_rows_out_blk_n  |   9|          2|    1|          2|
    |rows1                |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  45|         10|   67|        134|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |ap_return_preg  |  32|   0|   32|          0|
    |rows1_preg      |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  66|   0|   66|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_done               | out |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|ap_return             | out |   32| ap_ctrl_hs | Block_Mat.exit2027_p | return value |
|arr1_rows_dout        |  in |   32|   ap_fifo  |       arr1_rows      |    pointer   |
|arr1_rows_empty_n     |  in |    1|   ap_fifo  |       arr1_rows      |    pointer   |
|arr1_rows_read        | out |    1|   ap_fifo  |       arr1_rows      |    pointer   |
|rows1                 | out |   32|   ap_vld   |         rows1        |    pointer   |
|rows1_ap_vld          | out |    1|   ap_vld   |         rows1        |    pointer   |
|arr1_rows_out_din     | out |   32|   ap_fifo  |     arr1_rows_out    |    pointer   |
|arr1_rows_out_full_n  |  in |    1|   ap_fifo  |     arr1_rows_out    |    pointer   |
|arr1_rows_out_write   | out |    1|   ap_fifo  |     arr1_rows_out    |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

