<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8"/>
<style>
table.head, table.foot { width: 100%; }
td.head-rtitle, td.foot-os { text-align: right; }
td.head-vol { text-align: center; }
table.foot td { width: 50%; }
table.head td { width: 33%; }
div.spacer { margin: 1em 0; }
</style>
<title>
TBLGEN(1)</title>
</head>
<body>
<div class="mandoc">
<table class="head">
<tbody>
<tr>
<td class="head-ltitle">
TBLGEN(1)</td>
<td class="head-vol">
LLVM</td>
<td class="head-rtitle">
TBLGEN(1)</td>
</tr>
</tbody>
</table>
<div class="section">
<h1>NAME</h1> tblgen - Target Description To C++ Code Generator</div>
<div class="section">
<h1>SYNOPSIS</h1>  <b>tblgen</b> [<i>options</i>] [<i>filename</i>]</div>
<div class="section">
<h1>DESCRIPTION</h1>  <b>tblgen</b> translates from target description (<b>.td</b>) files into C++ code that can be included in the definition of an LLVM target library.  Most users of LLVM will not need to use this program.  It is only for assisting with writing an LLVM target backend.<div style="height: 1.00em;">
&#160;</div>
The input and output of <b>tblgen</b> is beyond the scope of this short introduction; please see the  <b>introduction to TableGen</b>.<div style="height: 1.00em;">
&#160;</div>
The <i>filename</i> argument specifies the name of a Target Description (<b>.td</b>) file to read as input.</div>
<div class="section">
<h1>OPTIONS</h1><div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-help</b></dt>
<dd>
Print a summary of command line options.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-o filename</b></dt>
<dd>
Specify the output file name.  If <b>filename</b> is <b>-</b>, then  <b>tblgen</b> sends its output to standard output.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-I directory</b></dt>
<dd>
Specify where to find other target description files for inclusion.  The  <b>directory</b> value should be a full or partial path to a directory that contains target description files.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-asmparsernum N</b></dt>
<dd>
Make -gen-asm-parser emit assembly writer number <b>N</b>.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-asmwriternum N</b></dt>
<dd>
Make -gen-asm-writer emit assembly writer number <b>N</b>.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-class className</b></dt>
<dd>
Print the enumeration list for this class.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-print-records</b></dt>
<dd>
Print all records to standard output (default).</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-print-enums</b></dt>
<dd>
Print enumeration values for a class.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-print-sets</b></dt>
<dd>
Print expanded sets for testing DAG exprs.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-emitter</b></dt>
<dd>
Generate machine code emitter.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-register-info</b></dt>
<dd>
Generate registers and register classes info.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-instr-info</b></dt>
<dd>
Generate instruction descriptions.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-asm-writer</b></dt>
<dd>
Generate the assembly writer.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-disassembler</b></dt>
<dd>
Generate disassembler.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-pseudo-lowering</b></dt>
<dd>
Generate pseudo instruction lowering.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-dag-isel</b></dt>
<dd>
Generate a DAG (Directed Acycle Graph) instruction selector.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-asm-matcher</b></dt>
<dd>
Generate assembly instruction matcher.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-dfa-packetizer</b></dt>
<dd>
Generate DFA Packetizer for VLIW targets.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-fast-isel</b></dt>
<dd>
Generate a &quot;fast&quot; instruction selector.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-subtarget</b></dt>
<dd>
Generate subtarget enumerations.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-intrinsic</b></dt>
<dd>
Generate intrinsic information.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-tgt-intrinsic</b></dt>
<dd>
Generate target intrinsic information.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-gen-enhanced-disassembly-info</b></dt>
<dd>
Generate enhanced disassembly info.</dd>
</dl>
</div>
<br/>
<div style="margin-left: 0.00ex;">
<dl>
<dt>
<b>-version</b></dt>
<dd>
Show the version number of this program.</dd>
</dl>
</div>
<br/>
</div>
<div class="section">
<h1>EXIT STATUS</h1> If  <b>tblgen</b> succeeds, it will exit with 0.  Otherwise, if an error occurs, it will exit with a non-zero value.</div>
<div class="section">
<h1>AUTHOR</h1> Maintained by The LLVM Team (http://llvm.org/).</div>
<div class="section">
<h1>COPYRIGHT</h1> 2003-2014, LLVM Project</div>
<table class="foot">
<tr>
<td class="foot-date">
2014-09-05</td>
<td class="foot-os">
3.5</td>
</tr>
</table>
</div>
</body>
</html>

