INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.srcs/sources_1/imports/new/SerialAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SerialAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.srcs/sources_1/imports/Parts/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.srcs/sources_1/imports/Parts/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.srcs/sources_1/imports/Parts/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.ip_user_files/bd/S_A_FSM/ip/S_A_FSM_SerialAdder_0_0/sim/S_A_FSM_SerialAdder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_A_FSM_SerialAdder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.ip_user_files/bd/S_A_FSM/ip/S_A_FSM_SIPO_0_0/sim/S_A_FSM_SIPO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_A_FSM_SIPO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.ip_user_files/bd/S_A_FSM/ip/S_A_FSM_PISO_0_0/sim/S_A_FSM_PISO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_A_FSM_PISO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.ip_user_files/bd/S_A_FSM/ip/S_A_FSM_PISO_0_1/sim/S_A_FSM_PISO_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_A_FSM_PISO_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.ip_user_files/bd/S_A_FSM/sim/S_A_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_A_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sergaljerk/WSU-CPTE/Module_11_Alt/Module_11_Alt.ip_user_files/bd/S_A_FSM/ip/S_A_FSM_dff_0_0/sim/S_A_FSM_dff_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_A_FSM_dff_0_0
