DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2010.2a (Build 7)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 292,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 1088,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 789,0
)
*15 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 791,0
)
*16 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 4
suid 71,0
)
)
uid 929,0
)
*17 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 72,0
)
)
uid 931,0
)
*18 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 8
suid 75,0
)
)
uid 937,0
)
*19 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
suid 76,0
)
)
uid 939,0
)
*20 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 13
suid 80,0
)
)
uid 947,0
)
*21 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 14
suid 81,0
)
)
uid 949,0
)
*22 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 15
suid 82,0
)
)
uid 951,0
)
*23 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 17
suid 84,0
)
)
uid 955,0
)
*24 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 18
suid 85,0
)
)
uid 957,0
)
*25 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 19
suid 111,0
)
)
uid 1009,0
)
*26 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 20
suid 112,0
)
)
uid 1011,0
)
*27 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 21
suid 113,0
)
)
uid 1013,0
)
*28 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 22
suid 120,0
)
)
uid 1027,0
)
*29 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 24
suid 122,0
)
)
uid 1031,0
)
*30 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 25
suid 123,0
)
)
uid 1033,0
)
*31 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 26
suid 124,0
)
)
uid 1035,0
)
*32 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 27
suid 125,0
)
)
uid 1037,0
)
*33 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 28
suid 126,0
)
)
uid 1039,0
)
*34 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 23
suid 148,0
)
)
uid 1167,0
)
*35 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 10
suid 149,0
)
)
uid 1221,0
)
*36 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 7
suid 150,0
)
)
uid 1223,0
)
*37 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_dv_ctl_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 12
suid 151,0
)
)
uid 1281,0
)
*38 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_rx_clk_rxc_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 11
suid 152,0
)
)
uid 1283,0
)
*39 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_en_ctl_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 16
suid 153,0
)
)
uid 1285,0
)
*40 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "eth_gtxclk_txc_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 6
suid 154,0
)
)
uid 1287,0
)
*41 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_moddef1_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 34
suid 167,0
)
)
uid 2441,0
)
*42 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "ibfi_moddef2_io"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 35
suid 168,0
)
)
uid 2443,0
)
*43 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 36
suid 169,0
)
)
uid 2445,0
)
*44 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "ibfi_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 37
suid 170,0
)
)
uid 2447,0
)
*45 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 38
suid 171,0
)
)
uid 2449,0
)
*46 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 39
suid 172,0
)
)
uid 2451,0
)
*47 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 40
suid 173,0
)
)
uid 2453,0
)
*48 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 29
suid 174,0
)
)
uid 2686,0
)
*49 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 30
suid 175,0
)
)
uid 2688,0
)
*50 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 31
suid 177,0
)
)
uid 2692,0
)
*51 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 41
suid 178,0
)
)
uid 2783,0
)
*52 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_tx_clk_i"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 42
suid 183,0
)
)
uid 2947,0
)
*53 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_bc_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 55
suid 198,0
)
)
uid 3094,0
)
*54 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_bc_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 56
suid 199,0
)
)
uid 3096,0
)
*55 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_reset_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 43
suid 200,0
)
)
uid 3191,0
)
*56 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_reset_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 44
suid 201,0
)
)
uid 3193,0
)
*57 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 45
suid 202,0
)
)
uid 3195,0
)
*58 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 46
suid 203,0
)
)
uid 3197,0
)
*59 (LogPort
port (LogicalPort
decl (Decl
n "ibpp_ido0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 49
suid 212,0
)
)
uid 3311,0
)
*60 (LogPort
port (LogicalPort
decl (Decl
n "ibpp_ido0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 50
suid 213,0
)
)
uid 3313,0
)
*61 (LogPort
port (LogicalPort
decl (Decl
n "ibpp_ido1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 51
suid 214,0
)
)
uid 3315,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "ibpp_ido1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 52
suid 215,0
)
)
uid 3317,0
)
*63 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "eth_col_i"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 3
suid 216,0
)
)
uid 3954,0
)
*64 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 60
suid 227,0
)
)
uid 4116,0
)
*65 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 62
suid 228,0
)
)
uid 4118,0
)
*66 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_l1_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 59
suid 237,0
)
)
uid 4262,0
)
*67 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_l1_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 61
suid 238,0
)
)
uid 4264,0
)
*68 (LogPort
port (LogicalPort
decl (Decl
n "ibag_id0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 63
suid 239,0
)
)
uid 4460,0
)
*69 (LogPort
port (LogicalPort
decl (Decl
n "ibag_id0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 64
suid 240,0
)
)
uid 4462,0
)
*70 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 67
suid 243,0
)
)
uid 4468,0
)
*71 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 68
suid 244,0
)
)
uid 4470,0
)
*72 (LogPort
port (LogicalPort
decl (Decl
n "ibag_id1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 65
suid 245,0
)
)
uid 5100,0
)
*73 (LogPort
port (LogicalPort
decl (Decl
n "ibag_id1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 66
suid 246,0
)
)
uid 5102,0
)
*74 (LogPort
port (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 69
suid 247,0
)
)
uid 5828,0
)
*75 (LogPort
port (LogicalPort
decl (Decl
n "ib_testlemo_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 70
suid 248,0
)
)
uid 5996,0
)
*76 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_dclk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 71
suid 252,0
)
)
uid 6691,0
)
*77 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_dclk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 72
suid 253,0
)
)
uid 6693,0
)
*78 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 53
suid 254,0
)
)
uid 6695,0
)
*79 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 54
suid 255,0
)
)
uid 6697,0
)
*80 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 48
suid 256,0
)
)
uid 6699,0
)
*81 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 47
suid 257,0
)
)
uid 6701,0
)
*82 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_res_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 58
suid 260,0
)
)
uid 7391,0
)
*83 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibag_res_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 57
suid 261,0
)
)
uid 7393,0
)
*84 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 33
suid 262,0
)
)
uid 7428,0
)
*85 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 32
suid 263,0
)
)
uid 7430,0
)
*86 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 73
suid 264,0
)
)
uid 7465,0
)
*87 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 74
suid 265,0
)
)
uid 7467,0
)
*88 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 75
suid 266,0
)
)
uid 7525,0
)
*89 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 76
suid 267,0
)
)
uid 7527,0
)
*90 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 77
suid 268,0
)
)
uid 7562,0
)
*91 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 78
suid 269,0
)
)
uid 7564,0
)
*92 (LogPort
port (LogicalPort
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 79
suid 270,0
)
)
uid 7566,0
)
*93 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 80
suid 271,0
)
)
uid 7568,0
)
*94 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 81
suid 272,0
)
)
uid 7570,0
)
*95 (LogPort
port (LogicalPort
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 82
suid 273,0
)
)
uid 7572,0
)
*96 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 83
suid 274,0
)
)
uid 7574,0
)
*97 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 84
suid 275,0
)
)
uid 7576,0
)
*98 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 85
suid 276,0
)
)
uid 7578,0
)
*99 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 86
suid 277,0
)
)
uid 7580,0
)
*100 (LogPort
port (LogicalPort
decl (Decl
n "ibe_do_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 87
suid 278,0
)
)
uid 7582,0
)
*101 (LogPort
port (LogicalPort
decl (Decl
n "ibe_do_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 88
suid 279,0
)
)
uid 7584,0
)
*102 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 89
suid 280,0
)
)
uid 7586,0
)
*103 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 90
suid 281,0
)
)
uid 7588,0
)
*104 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmd_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 91
suid 282,0
)
)
uid 7590,0
)
*105 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_l1r_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 92
suid 283,0
)
)
uid 7592,0
)
*106 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_cmd_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 93
suid 284,0
)
)
uid 7594,0
)
*107 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 94
suid 285,0
)
)
uid 7596,0
)
*108 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noise_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 95
suid 286,0
)
)
uid 7598,0
)
*109 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 96
suid 287,0
)
)
uid 7600,0
)
*110 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 97
suid 288,0
)
)
uid 7955,0
)
*111 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 98
suid 289,0
)
)
uid 8031,0
)
*112 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 99
suid 290,0
)
)
uid 8033,0
)
*113 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 100
suid 291,0
)
)
uid 8035,0
)
*114 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 101
suid 292,0
)
)
uid 8037,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1101,0
optionalChildren [
*115 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *116 (MRCItem
litem &1
pos 57
dimension 20
)
uid 1103,0
optionalChildren [
*117 (MRCItem
litem &2
pos 0
dimension 20
uid 1104,0
)
*118 (MRCItem
litem &3
pos 1
dimension 23
uid 1105,0
)
*119 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 1106,0
)
*120 (MRCItem
litem &14
pos 0
dimension 20
uid 790,0
)
*121 (MRCItem
litem &15
pos 1
dimension 20
uid 792,0
)
*122 (MRCItem
litem &16
pos 2
dimension 20
uid 930,0
)
*123 (MRCItem
litem &17
pos 3
dimension 20
uid 932,0
)
*124 (MRCItem
litem &18
pos 7
dimension 20
uid 938,0
)
*125 (MRCItem
litem &19
pos 6
dimension 20
uid 940,0
)
*126 (MRCItem
litem &20
pos 11
dimension 20
uid 948,0
)
*127 (MRCItem
litem &21
pos 12
dimension 20
uid 950,0
)
*128 (MRCItem
litem &22
pos 13
dimension 20
uid 952,0
)
*129 (MRCItem
litem &23
pos 15
dimension 20
uid 956,0
)
*130 (MRCItem
litem &24
pos 16
dimension 20
uid 958,0
)
*131 (MRCItem
litem &25
pos 17
dimension 20
uid 1010,0
)
*132 (MRCItem
litem &26
pos 18
dimension 20
uid 1012,0
)
*133 (MRCItem
litem &27
pos 19
dimension 20
uid 1014,0
)
*134 (MRCItem
litem &28
pos 20
dimension 20
uid 1028,0
)
*135 (MRCItem
litem &29
pos 22
dimension 20
uid 1032,0
)
*136 (MRCItem
litem &30
pos 23
dimension 20
uid 1034,0
)
*137 (MRCItem
litem &31
pos 24
dimension 20
uid 1036,0
)
*138 (MRCItem
litem &32
pos 25
dimension 20
uid 1038,0
)
*139 (MRCItem
litem &33
pos 26
dimension 20
uid 1040,0
)
*140 (MRCItem
litem &34
pos 21
dimension 20
uid 1166,0
)
*141 (MRCItem
litem &35
pos 8
dimension 20
uid 1220,0
)
*142 (MRCItem
litem &36
pos 5
dimension 20
uid 1222,0
)
*143 (MRCItem
litem &37
pos 10
dimension 20
uid 1280,0
)
*144 (MRCItem
litem &38
pos 9
dimension 20
uid 1282,0
)
*145 (MRCItem
litem &39
pos 14
dimension 20
uid 1284,0
)
*146 (MRCItem
litem &40
pos 4
dimension 20
uid 1286,0
)
*147 (MRCItem
litem &41
pos 30
dimension 20
uid 2442,0
)
*148 (MRCItem
litem &42
pos 31
dimension 20
uid 2444,0
)
*149 (MRCItem
litem &43
pos 32
dimension 20
uid 2446,0
)
*150 (MRCItem
litem &44
pos 33
dimension 20
uid 2448,0
)
*151 (MRCItem
litem &45
pos 34
dimension 20
uid 2450,0
)
*152 (MRCItem
litem &46
pos 35
dimension 20
uid 2452,0
)
*153 (MRCItem
litem &47
pos 36
dimension 20
uid 2454,0
)
*154 (MRCItem
litem &48
pos 27
dimension 20
uid 2685,0
)
*155 (MRCItem
litem &49
pos 28
dimension 20
uid 2687,0
)
*156 (MRCItem
litem &50
pos 29
dimension 20
uid 2691,0
)
*157 (MRCItem
litem &51
pos 37
dimension 20
uid 2782,0
)
*158 (MRCItem
litem &52
pos 38
dimension 20
uid 2948,0
)
*159 (MRCItem
litem &53
pos 45
dimension 20
uid 3093,0
)
*160 (MRCItem
litem &54
pos 46
dimension 20
uid 3095,0
)
*161 (MRCItem
litem &55
pos 39
dimension 20
uid 3190,0
)
*162 (MRCItem
litem &56
pos 40
dimension 20
uid 3192,0
)
*163 (MRCItem
litem &57
pos 66
dimension 20
uid 3194,0
)
*164 (MRCItem
litem &58
pos 67
dimension 20
uid 3196,0
)
*165 (MRCItem
litem &59
pos 41
dimension 20
uid 3310,0
)
*166 (MRCItem
litem &60
pos 42
dimension 20
uid 3312,0
)
*167 (MRCItem
litem &61
pos 43
dimension 20
uid 3314,0
)
*168 (MRCItem
litem &62
pos 44
dimension 20
uid 3316,0
)
*169 (MRCItem
litem &63
pos 47
dimension 20
uid 3953,0
)
*170 (MRCItem
litem &64
pos 48
dimension 20
uid 4115,0
)
*171 (MRCItem
litem &65
pos 49
dimension 20
uid 4117,0
)
*172 (MRCItem
litem &66
pos 50
dimension 20
uid 4261,0
)
*173 (MRCItem
litem &67
pos 51
dimension 20
uid 4263,0
)
*174 (MRCItem
litem &68
pos 52
dimension 20
uid 4459,0
)
*175 (MRCItem
litem &69
pos 53
dimension 20
uid 4461,0
)
*176 (MRCItem
litem &70
pos 54
dimension 20
uid 4467,0
)
*177 (MRCItem
litem &71
pos 55
dimension 20
uid 4469,0
)
*178 (MRCItem
litem &72
pos 56
dimension 20
uid 5099,0
)
*179 (MRCItem
litem &73
pos 57
dimension 20
uid 5101,0
)
*180 (MRCItem
litem &74
pos 58
dimension 20
uid 5827,0
)
*181 (MRCItem
litem &75
pos 59
dimension 20
uid 5995,0
)
*182 (MRCItem
litem &76
pos 60
dimension 20
uid 6690,0
)
*183 (MRCItem
litem &77
pos 61
dimension 20
uid 6692,0
)
*184 (MRCItem
litem &78
pos 62
dimension 20
uid 6694,0
)
*185 (MRCItem
litem &79
pos 63
dimension 20
uid 6696,0
)
*186 (MRCItem
litem &80
pos 64
dimension 20
uid 6698,0
)
*187 (MRCItem
litem &81
pos 65
dimension 20
uid 6700,0
)
*188 (MRCItem
litem &82
pos 68
dimension 20
uid 7390,0
)
*189 (MRCItem
litem &83
pos 69
dimension 20
uid 7392,0
)
*190 (MRCItem
litem &84
pos 70
dimension 20
uid 7427,0
)
*191 (MRCItem
litem &85
pos 71
dimension 20
uid 7429,0
)
*192 (MRCItem
litem &86
pos 72
dimension 20
uid 7464,0
)
*193 (MRCItem
litem &87
pos 73
dimension 20
uid 7466,0
)
*194 (MRCItem
litem &88
pos 74
dimension 20
uid 7524,0
)
*195 (MRCItem
litem &89
pos 75
dimension 20
uid 7526,0
)
*196 (MRCItem
litem &90
pos 76
dimension 20
uid 7561,0
)
*197 (MRCItem
litem &91
pos 77
dimension 20
uid 7563,0
)
*198 (MRCItem
litem &92
pos 78
dimension 20
uid 7565,0
)
*199 (MRCItem
litem &93
pos 79
dimension 20
uid 7567,0
)
*200 (MRCItem
litem &94
pos 80
dimension 20
uid 7569,0
)
*201 (MRCItem
litem &95
pos 81
dimension 20
uid 7571,0
)
*202 (MRCItem
litem &96
pos 82
dimension 20
uid 7573,0
)
*203 (MRCItem
litem &97
pos 83
dimension 20
uid 7575,0
)
*204 (MRCItem
litem &98
pos 84
dimension 20
uid 7577,0
)
*205 (MRCItem
litem &99
pos 85
dimension 20
uid 7579,0
)
*206 (MRCItem
litem &100
pos 86
dimension 20
uid 7581,0
)
*207 (MRCItem
litem &101
pos 87
dimension 20
uid 7583,0
)
*208 (MRCItem
litem &102
pos 88
dimension 20
uid 7585,0
)
*209 (MRCItem
litem &103
pos 89
dimension 20
uid 7587,0
)
*210 (MRCItem
litem &104
pos 90
dimension 20
uid 7589,0
)
*211 (MRCItem
litem &105
pos 91
dimension 20
uid 7591,0
)
*212 (MRCItem
litem &106
pos 92
dimension 20
uid 7593,0
)
*213 (MRCItem
litem &107
pos 93
dimension 20
uid 7595,0
)
*214 (MRCItem
litem &108
pos 94
dimension 20
uid 7597,0
)
*215 (MRCItem
litem &109
pos 95
dimension 20
uid 7599,0
)
*216 (MRCItem
litem &110
pos 96
dimension 20
uid 7954,0
)
*217 (MRCItem
litem &111
pos 97
dimension 20
uid 8030,0
)
*218 (MRCItem
litem &112
pos 98
dimension 20
uid 8032,0
)
*219 (MRCItem
litem &113
pos 99
dimension 20
uid 8034,0
)
*220 (MRCItem
litem &114
pos 100
dimension 20
uid 8036,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1107,0
optionalChildren [
*221 (MRCItem
litem &5
pos 0
dimension 20
uid 1108,0
)
*222 (MRCItem
litem &7
pos 1
dimension 50
uid 1109,0
)
*223 (MRCItem
litem &8
pos 2
dimension 100
uid 1110,0
)
*224 (MRCItem
litem &9
pos 3
dimension 50
uid 1111,0
)
*225 (MRCItem
litem &10
pos 4
dimension 100
uid 1112,0
)
*226 (MRCItem
litem &11
pos 5
dimension 100
uid 1113,0
)
*227 (MRCItem
litem &12
pos 6
dimension 50
uid 1114,0
)
*228 (MRCItem
litem &13
pos 7
dimension 80
uid 1115,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1102,0
vaOverrides [
]
)
]
)
uid 1087,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *229 (LEmptyRow
)
uid 1117,0
optionalChildren [
*230 (RefLabelRowHdr
)
*231 (TitleRowHdr
)
*232 (FilterRowHdr
)
*233 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*234 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*235 (GroupColHdr
tm "GroupColHdrMgr"
)
*236 (NameColHdr
tm "GenericNameColHdrMgr"
)
*237 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*238 (InitColHdr
tm "GenericValueColHdrMgr"
)
*239 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*240 (EolColHdr
tm "GenericEolColHdrMgr"
)
*241 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 3765,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1129,0
optionalChildren [
*242 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *243 (MRCItem
litem &229
pos 1
dimension 20
)
uid 1131,0
optionalChildren [
*244 (MRCItem
litem &230
pos 0
dimension 20
uid 1132,0
)
*245 (MRCItem
litem &231
pos 1
dimension 23
uid 1133,0
)
*246 (MRCItem
litem &232
pos 2
hidden 1
dimension 20
uid 1134,0
)
*247 (MRCItem
litem &241
pos 0
dimension 20
uid 3764,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1135,0
optionalChildren [
*248 (MRCItem
litem &233
pos 0
dimension 20
uid 1136,0
)
*249 (MRCItem
litem &235
pos 1
dimension 50
uid 1137,0
)
*250 (MRCItem
litem &236
pos 2
dimension 100
uid 1138,0
)
*251 (MRCItem
litem &237
pos 3
dimension 100
uid 1139,0
)
*252 (MRCItem
litem &238
pos 4
dimension 50
uid 1140,0
)
*253 (MRCItem
litem &239
pos 5
dimension 50
uid 1141,0
)
*254 (MRCItem
litem &240
pos 6
dimension 80
uid 1142,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1130,0
vaOverrides [
]
)
]
)
uid 1116,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top"
)
(vvPair
variable "date"
value "05/25/12"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "hsio_c00_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "hsio_c00_top"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/hsio_c00_top/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:21:35"
)
(vvPair
variable "unit"
value "hsio_c00_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1086,0
optionalChildren [
*255 (SymbolBody
uid 8,0
optionalChildren [
*256 (CptPort
uid 48,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,110625,81000,111375"
)
tg (CPTG
uid 50,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51,0
va (VaSet
)
xt "83450,110500,90150,111500"
st "clk_xtal_125_mi"
blo "83450,111300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 52,0
va (VaSet
)
xt "2000,8900,23400,10900"
st "-- CLOCKS
clk_xtal_125_mi  : in     std_logic  ; --CRYSTAL_CLK_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*257 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,109625,81000,110375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "83500,109500,90100,110500"
st "clk_xtal_125_pi"
blo "83500,110300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 57,0
va (VaSet
)
xt "2000,10900,23200,11900"
st "clk_xtal_125_pi  : in     std_logic  ; --CRYSTAL_CLK_P
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*258 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,85625,81000,86375"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
)
xt "82750,85500,87850,86500"
st "eth_coma_o"
blo "82750,86300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 402,0
va (VaSet
)
xt "2000,13900,20400,14900"
st "eth_coma_o       : out    std_logic  ; --ETH_COMA
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_coma_o"
t "std_logic"
eolc "--ETH_COMA"
preAdd 0
posAdd 0
o 4
suid 71,0
)
)
)
*259 (CptPort
uid 403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,88625,81000,89375"
)
tg (CPTG
uid 405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
)
xt "82950,88500,86450,89500"
st "eth_crs_i"
blo "82950,89300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 407,0
va (VaSet
)
xt "2000,14900,18500,15900"
st "eth_crs_i        : in     std_logic  ; --ETH_CRS
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_crs_i"
t "std_logic"
eolc "--ETH_CRS"
preAdd 0
posAdd 0
o 5
suid 72,0
)
)
)
*260 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,79625,81000,80375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
)
xt "82600,79500,86800,80500"
st "eth_mdc_o"
blo "82600,80300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 422,0
va (VaSet
)
xt "2000,17900,19600,18900"
st "eth_mdc_o        : out    std_logic  ; --ETH_MDC
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_mdc_o"
t "std_logic"
eolc "--ETH_MDC"
preAdd 0
posAdd 0
o 8
suid 75,0
)
)
)
*261 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Diamond
uid 424,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,80625,81000,81375"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "82700,80500,86700,81500"
st "eth_md_io"
blo "82700,81300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 427,0
va (VaSet
)
xt "2000,18900,19900,19900"
st "eth_md_io        : inout  std_logic  ; --ETH_MDIO
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "eth_md_io"
t "std_logic"
eolc "--ETH_MDIO"
preAdd 0
posAdd 0
o 9
suid 76,0
)
)
)
*262 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,96625,81000,97375"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
)
xt "83150,96500,88050,97500"
st "eth_rx_er_i"
blo "83150,97300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 447,0
va (VaSet
)
xt "2000,22900,20100,23900"
st "eth_rx_er_i      : in     std_logic  ; --ETH_RX_ER
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_rx_er_i"
t "std_logic"
eolc "--ETH_RX_ER"
preAdd 0
posAdd 0
o 13
suid 80,0
)
)
)
*263 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,98625,81000,99375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
)
xt "84100,98500,90700,99500"
st "eth_rxd_i : (7:0)"
blo "84100,99300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 452,0
va (VaSet
)
xt "2000,23900,28100,24900"
st "eth_rxd_i        : in     std_logic_vector (7 DOWNTO 0) ; --ETH_RXD_7
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_RXD_7"
preAdd 0
posAdd 0
o 14
suid 81,0
)
)
)
*264 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,82625,81000,83375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "83150,82500,88650,83500"
st "eth_tx_clk_o"
blo "83150,83300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 457,0
va (VaSet
)
xt "2000,24900,21100,25900"
st "eth_tx_clk_o     : out    std_logic  ; --ETH_TX_CLK
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_clk_o"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 15
suid 82,0
)
)
)
*265 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,83625,81000,84375"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
)
xt "83000,83500,88200,84500"
st "eth_tx_er_o"
blo "83000,84300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 467,0
va (VaSet
)
xt "2000,26900,20500,27900"
st "eth_tx_er_o      : out    std_logic  ; --ETH_TX_ER
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_er_o"
t "std_logic"
eolc "--ETH_TX_ER"
preAdd 0
posAdd 0
o 17
suid 84,0
)
)
)
*266 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,84625,81000,85375"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
)
xt "83950,84500,90850,85500"
st "eth_txd_o : (7:0)"
blo "83950,85300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 472,0
va (VaSet
)
xt "2000,27900,28500,28900"
st "eth_txd_o        : out    std_logic_vector (7 DOWNTO 0) ; --ETH_TXD_7
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
eolc "--ETH_TXD_7"
preAdd 0
posAdd 0
o 18
suid 85,0
)
)
)
*267 (CptPort
uid 598,0
ps "OnEdgeStrategy"
shape (Diamond
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,117625,114750,118375"
)
tg (CPTG
uid 600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 601,0
va (VaSet
)
xt "103700,117500,110900,118500"
st "idc_p2_io : (31:0)"
ju 2
blo "110900,118300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 602,0
va (VaSet
)
xt "2000,28900,26800,30900"
st "-- IDC CONNECTORS (P2-5)
idc_p2_io        : inout  std_logic_vector (31 downto 0) ; --IDC_P2
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 19
suid 111,0
)
)
)
*268 (CptPort
uid 603,0
ps "OnEdgeStrategy"
shape (Diamond
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,118625,114750,119375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
)
xt "103700,118500,110900,119500"
st "idc_p3_io : (31:0)"
ju 2
blo "110900,119300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 607,0
va (VaSet
)
xt "2000,30900,26800,31900"
st "idc_p3_io        : inout  std_logic_vector (31 downto 0) ; --IDC_P3
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 20
suid 112,0
)
)
)
*269 (CptPort
uid 608,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,119625,114750,120375"
)
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
)
xt "103700,119500,110900,120500"
st "idc_p4_io : (31:0)"
ju 2
blo "110900,120300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 612,0
va (VaSet
)
xt "2000,31900,26800,32900"
st "idc_p4_io        : inout  std_logic_vector (31 downto 0) ; --IDC_P4
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 21
suid 113,0
)
)
)
*270 (CptPort
uid 643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,88625,114750,89375"
)
tg (CPTG
uid 645,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 646,0
va (VaSet
)
xt "106450,88500,111750,89500"
st "led_status_o"
ju 2
blo "111750,89300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 647,0
va (VaSet
)
xt "2000,32900,23800,33900"
st "led_status_o     : out    std_logic  ; --LED_FPGA_STATUS
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 22
suid 120,0
)
)
)
*271 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Diamond
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,77625,114750,78375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
)
xt "104700,77500,111100,78500"
st "usb_d_io : (7:0)"
ju 2
blo "111100,78300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 657,0
va (VaSet
)
xt "2000,34900,26600,36900"
st "-- USB INTERFACE
usb_d_io         : inout  std_logic_vector (7 downto 0) ; --USB_D7
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "usb_d_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- USB INTERFACE"
eolc "--USB_D7"
preAdd 0
posAdd 0
o 24
suid 122,0
)
)
)
*272 (CptPort
uid 658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,78625,114750,79375"
)
tg (CPTG
uid 660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 661,0
va (VaSet
)
xt "108800,78500,112400,79500"
st "usb_rd_o"
ju 2
blo "112400,79300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 662,0
va (VaSet
)
xt "2000,36900,19800,37900"
st "usb_rd_o         : out    std_logic  ; --USB_RD_N
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_rd_o"
t "std_logic"
eolc "--USB_RD_N"
preAdd 0
posAdd 0
o 25
suid 123,0
)
)
)
*273 (CptPort
uid 663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,56625,81000,57375"
)
tg (CPTG
uid 665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 666,0
va (VaSet
)
xt "82900,56500,86500,57500"
st "usb_rxf_i"
blo "82900,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 667,0
va (VaSet
)
xt "2000,37900,19800,38900"
st "usb_rxf_i        : in     std_logic  ; --USB_RXF_N
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_rxf_i"
t "std_logic"
eolc "--USB_RXF_N"
preAdd 0
posAdd 0
o 26
suid 124,0
)
)
)
*274 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,57625,81000,58375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "82850,57500,86550,58500"
st "usb_txe_i"
blo "82850,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 672,0
va (VaSet
)
xt "2000,38900,19800,39900"
st "usb_txe_i        : in     std_logic  ; --USB_TXE_N
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "usb_txe_i"
t "std_logic"
eolc "--USB_TXE_N"
preAdd 0
posAdd 0
o 27
suid 125,0
)
)
)
*275 (CptPort
uid 673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,81625,114750,82375"
)
tg (CPTG
uid 675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 676,0
va (VaSet
)
xt "108750,81500,112450,82500"
st "usb_wr_o"
ju 2
blo "112450,82300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 677,0
va (VaSet
)
xt "2000,39900,18900,40900"
st "usb_wr_o         : out    std_logic  ; --USB_WR
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--USB_WR"
preAdd 0
posAdd 0
o 28
suid 126,0
)
)
)
*276 (CptPort
uid 1168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,107625,81000,108375"
)
tg (CPTG
uid 1170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1171,0
va (VaSet
)
xt "83250,107500,89750,108500"
st "rst_poweron_ni"
blo "83250,108300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1172,0
va (VaSet
)
xt "2000,33900,21200,34900"
st "rst_poweron_ni   : in     std_logic  ; --PORESET_N
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 23
suid 148,0
)
)
)
*277 (CptPort
uid 1224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,108625,114750,109375"
)
tg (CPTG
uid 1226,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1227,0
va (VaSet
)
xt "106350,108500,111850,109500"
st "eth_reset_no"
ju 2
blo "111850,109300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1228,0
va (VaSet
)
xt "2000,19900,21800,20900"
st "eth_reset_no     : out    std_logic  ; --ETH_RESET_N
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_reset_no"
t "std_logic"
eolc "--ETH_RESET_N"
preAdd 0
posAdd 0
o 10
suid 149,0
)
)
)
*278 (CptPort
uid 1229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,76625,81000,77375"
)
tg (CPTG
uid 1231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1232,0
va (VaSet
)
xt "83100,76500,87500,77500"
st "eth_int_ni"
blo "83100,77300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1233,0
va (VaSet
)
xt "2000,16900,19200,17900"
st "eth_int_ni       : in     std_logic  ; --ETH_INT_N
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_int_ni"
t "std_logic"
eolc "--ETH_INT_N"
preAdd 0
posAdd 0
o 7
suid 150,0
)
)
)
*279 (CptPort
uid 1288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,77625,81000,78375"
)
tg (CPTG
uid 1290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1291,0
va (VaSet
)
xt "83500,77500,90100,78500"
st "eth_rx_dv_ctl_i"
blo "83500,78300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1292,0
va (VaSet
)
xt "2000,21900,21000,22900"
st "eth_rx_dv_ctl_i  : in     std_logic  ; --ETH_RX_DV
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_rx_dv_ctl_i"
t "std_logic"
eolc "--ETH_RX_DV"
preAdd 0
posAdd 0
o 12
suid 151,0
)
)
)
*280 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,78625,81000,79375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
)
xt "83650,78500,90550,79500"
st "eth_rx_clk_rxc_i"
blo "83650,79300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1297,0
va (VaSet
)
xt "2000,20900,21600,21900"
st "eth_rx_clk_rxc_i : in     std_logic  ; --ETH_RX_CLK
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_rx_clk_rxc_i"
t "std_logic"
eolc "--ETH_RX_CLK"
preAdd 0
posAdd 0
o 11
suid 152,0
)
)
)
*281 (CptPort
uid 1298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,109625,114750,110375"
)
tg (CPTG
uid 1300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1301,0
va (VaSet
)
xt "104800,109500,111600,110500"
st "eth_tx_en_ctl_o"
ju 2
blo "111600,110300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1302,0
va (VaSet
)
xt "2000,25900,21300,26900"
st "eth_tx_en_ctl_o  : out    std_logic  ; --ETH_TX_EN
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_tx_en_ctl_o"
t "std_logic"
eolc "--ETH_TX_EN"
preAdd 0
posAdd 0
o 16
suid 153,0
)
)
)
*282 (CptPort
uid 1303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,110625,114750,111375"
)
tg (CPTG
uid 1305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1306,0
va (VaSet
)
xt "104300,110500,111500,111500"
st "eth_gtxclk_txc_o"
ju 2
blo "111500,111300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1307,0
va (VaSet
)
xt "2000,15900,22600,16900"
st "eth_gtxclk_txc_o : out    std_logic  ; --ETH_GTX_CLK
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "eth_gtxclk_txc_o"
t "std_logic"
eolc "--ETH_GTX_CLK"
preAdd 0
posAdd 0
o 6
suid 154,0
)
)
)
*283 (CptPort
uid 2402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2403,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,116625,81000,117375"
)
tg (CPTG
uid 2404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2405,0
va (VaSet
)
xt "84450,116500,93350,117500"
st "ibfi_moddef1_o : (3:0)"
blo "84450,117300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2406,0
va (VaSet
)
xt "2000,46900,44600,47900"
st "ibfi_moddef1_o   : out    std_logic_vector (3 DOWNTO 0) ; --GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_moddef1_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_18  IB09 net: IB09 Net: CD_FO_SCLK1 (SCL)"
preAdd 0
posAdd 0
o 34
suid 167,0
)
)
)
*284 (CptPort
uid 2407,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2408,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,120625,81000,121375"
)
tg (CPTG
uid 2409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2410,0
va (VaSet
)
xt "84650,120500,93750,121500"
st "ibfi_moddef2_io : (3:0)"
blo "84650,121300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2411,0
va (VaSet
)
xt "2000,47900,44900,48900"
st "ibfi_moddef2_io  : inout  std_logic_vector (3 DOWNTO 0) ; --GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)
"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "ibfi_moddef2_io"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--GPIO_19  IB09 net: IB09 Net: CD_FO_SDAT1 (SDA)"
preAdd 0
posAdd 0
o 35
suid 168,0
)
)
)
*285 (CptPort
uid 2412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,130625,81000,131375"
)
tg (CPTG
uid 2414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2415,0
va (VaSet
)
xt "84100,130500,90100,131500"
st "ibfi_rxm : (3:0)"
blo "84100,131300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2416,0
va (VaSet
)
xt "2000,48900,46900,49900"
st "ibfi_rxm         : in     std_logic_vector (3 DOWNTO 0) ; --LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "ibfi_rxm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_M  IB09 net: IB09 Net: CE1_LANE6_RX_M (RD-)"
preAdd 0
posAdd 0
o 36
suid 169,0
)
)
)
*286 (CptPort
uid 2417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,129625,81000,130375"
)
tg (CPTG
uid 2419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2420,0
va (VaSet
)
xt "84150,129500,90050,130500"
st "ibfi_rxp : (3:0)"
blo "84150,130300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2421,0
va (VaSet
)
xt "2000,49900,46800,50900"
st "ibfi_rxp         : in     std_logic_vector (3 DOWNTO 0) ; --LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "ibfi_rxp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_RX_P  IB09 net: IB09 Net: CE1_LANE6_RX_P (RD+)"
preAdd 0
posAdd 0
o 37
suid 170,0
)
)
)
*287 (CptPort
uid 2422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2423,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,124625,81000,125375"
)
tg (CPTG
uid 2424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2425,0
va (VaSet
)
xt "84600,124500,92600,125500"
st "ibfi_tx_dis_o : (3:0)"
blo "84600,125300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2426,0
va (VaSet
)
xt "2000,50900,48500,52900"
st "-- ZONE3 (ATCA) CONNECTOR
ibfi_tx_dis_o    : out    std_logic_vector (3 DOWNTO 0) ; --GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_tx_dis_o"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- ZONE3 (ATCA) CONNECTOR"
eolc "--GPIO_13  IB09 net: IB09 Net: CE1_FO_TX_DIS1 (TX_DISABLE)"
preAdd 0
posAdd 0
o 38
suid 171,0
)
)
)
*288 (CptPort
uid 2427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2428,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,132625,81000,133375"
)
tg (CPTG
uid 2429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2430,0
va (VaSet
)
xt "84100,132500,90100,133500"
st "ibfi_txm : (3:0)"
blo "84100,133300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2431,0
va (VaSet
)
xt "2000,52900,46600,53900"
st "ibfi_txm         : out    std_logic_vector (3 DOWNTO 0) ; --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 39
suid 172,0
)
)
)
*289 (CptPort
uid 2432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,131625,81000,132375"
)
tg (CPTG
uid 2434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2435,0
va (VaSet
)
xt "84150,131500,90050,132500"
st "ibfi_txp : (3:0)"
blo "84150,132300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2436,0
va (VaSet
)
xt "2000,53900,46500,54900"
st "ibfi_txp         : out    std_logic_vector (3 DOWNTO 0) ; --LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ibfi_txp"
t "std_logic_vector"
b "(3 DOWNTO 0)"
eolc "--LANE_7_TX_M  IB09 net: IB09 Net: CE1_LANE6_TX_M (TD-)"
preAdd 0
posAdd 0
o 40
suid 173,0
)
)
)
*290 (CptPort
uid 2693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,130625,114750,131375"
)
tg (CPTG
uid 2695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2696,0
va (VaSet
)
xt "107400,130500,112000,131500"
st "disp_clk_o"
ju 2
blo "112000,131300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2697,0
va (VaSet
)
xt "2000,40900,19500,42900"
st "-- DISPLAY
disp_clk_o       : out    std_logic  ; --DISP_CLK
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 29
suid 174,0
)
)
)
*291 (CptPort
uid 2698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,131625,114750,132375"
)
tg (CPTG
uid 2700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2701,0
va (VaSet
)
xt "107300,131500,112100,132500"
st "disp_dat_o"
ju 2
blo "112100,132300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2702,0
va (VaSet
)
xt "2000,42900,19600,43900"
st "disp_dat_o       : out    std_logic  ; --DISP_DAT
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 30
suid 175,0
)
)
)
*292 (CptPort
uid 2708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,133625,114750,134375"
)
tg (CPTG
uid 2710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2711,0
va (VaSet
)
xt "106850,133500,111950,134500"
st "disp_rst_no"
ju 2
blo "111950,134300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2712,0
va (VaSet
)
xt "2000,43900,20800,44900"
st "disp_rst_no      : out    std_logic  ; --DISP_RST_N
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 31
suid 177,0
)
)
)
*293 (CptPort
uid 2784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,132625,114750,133375"
)
tg (CPTG
uid 2786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2787,0
va (VaSet
)
xt "100250,132500,110750,133500"
st "disp_load_no : (1:0)"
ju 2
blo "110750,133300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2788,0
va (VaSet
)
xt "2000,54900,30200,55900"
st "disp_load_no     : out    std_logic_vector (1 downto 0) ; --DISP_LOAD1_N
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 41
suid 178,0
)
)
)
*294 (CptPort
uid 2930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,91625,81000,92375"
)
tg (CPTG
uid 2932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2933,0
va (VaSet
)
xt "83300,91500,89800,92500"
st "eth_tx_clk_i"
blo "83300,92300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2934,0
va (VaSet
)
xt "2000,55900,20500,56900"
st "eth_tx_clk_i     : in     std_logic  ; --ETH_TX_CLK
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_tx_clk_i"
t "std_logic"
eolc "--ETH_TX_CLK"
preAdd 0
posAdd 0
o 42
suid 183,0
)
)
)
*295 (CptPort
uid 3157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,93625,114750,94375"
)
tg (CPTG
uid 3159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3160,0
va (VaSet
)
xt "107500,93500,113000,94500"
st "ibpp_bc_po"
ju 2
blo "113000,94300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3161,0
va (VaSet
)
xt "2000,68900,29600,69900"
st "ibpp_bc_po       : out    std_logic  ; -- BC (J32.3/J33.7) SW_CLK (J26.E4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_bc_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 55
suid 198,0
)
)
)
*296 (CptPort
uid 3162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,92625,114750,93375"
)
tg (CPTG
uid 3164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3165,0
va (VaSet
)
xt "107500,92500,113000,93500"
st "ibpp_bc_mo"
ju 2
blo "113000,93300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3166,0
va (VaSet
)
xt "2000,69900,30800,70900"
st "ibpp_bc_mo       : out    std_logic  ; -- BCB (J32.4/J33.8) SW_CLKB (J26.F4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_bc_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 56
suid 199,0
)
)
)
*297 (CptPort
uid 3210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,140625,114750,141375"
)
tg (CPTG
uid 3212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3213,0
va (VaSet
)
xt "106000,140500,113000,141500"
st "ibpp_reset_mo"
ju 2
blo "113000,141300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3214,0
va (VaSet
)
xt "2000,56900,34400,57900"
st "ibpp_reset_mo    : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_reset_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 43
suid 200,0
)
)
)
*298 (CptPort
uid 3215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,141625,114750,142375"
)
tg (CPTG
uid 3217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3218,0
va (VaSet
)
xt "106000,141500,113000,142500"
st "ibpp_reset_po"
ju 2
blo "113000,142300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3219,0
va (VaSet
)
xt "2000,57900,33100,58900"
st "ibpp_reset_po    : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_reset_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 44
suid 201,0
)
)
)
*299 (CptPort
uid 3220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,135625,114750,136375"
)
tg (CPTG
uid 3222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3223,0
va (VaSet
)
xt "107000,135500,113000,136500"
st "ibpp_com_po"
ju 2
blo "113000,136300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3224,0
va (VaSet
)
xt "2000,58900,32900,59900"
st "ibpp_com_po      : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 45
suid 202,0
)
)
)
*300 (CptPort
uid 3225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,134625,114750,135375"
)
tg (CPTG
uid 3227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3228,0
va (VaSet
)
xt "107000,134500,113000,135500"
st "ibpp_com_mo"
ju 2
blo "113000,135300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3229,0
va (VaSet
)
xt "2000,59900,33600,60900"
st "ibpp_com_mo      : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 46
suid 203,0
)
)
)
*301 (CptPort
uid 3328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3329,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,142625,114750,143375"
)
tg (CPTG
uid 3330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3331,0
va (VaSet
)
xt "106500,142500,113000,143500"
st "ibpp_ido0_pi"
ju 2
blo "113000,143300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3332,0
va (VaSet
)
xt "2000,62900,32000,63900"
st "ibpp_ido0_pi     : in     std_logic  ; -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)
"
)
thePort (LogicalPort
decl (Decl
n "ibpp_ido0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 49
suid 212,0
)
)
)
*302 (CptPort
uid 3333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3334,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,143625,114750,144375"
)
tg (CPTG
uid 3335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3336,0
va (VaSet
)
xt "106500,143500,113000,144500"
st "ibpp_ido0_mi"
ju 2
blo "113000,144300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3337,0
va (VaSet
)
xt "2000,63900,33800,64900"
st "ibpp_ido0_mi     : in     std_logic  ; -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)
"
)
thePort (LogicalPort
decl (Decl
n "ibpp_ido0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 50
suid 213,0
)
)
)
*303 (CptPort
uid 3338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3339,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,144625,114750,145375"
)
tg (CPTG
uid 3340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3341,0
va (VaSet
)
xt "106500,144500,113000,145500"
st "ibpp_ido1_pi"
ju 2
blo "113000,145300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3342,0
va (VaSet
)
xt "2000,64900,29700,65900"
st "ibpp_ido1_pi     : in     std_logic  ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibpp_ido1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 51
suid 214,0
)
)
)
*304 (CptPort
uid 3343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3344,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,145625,114750,146375"
)
tg (CPTG
uid 3345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3346,0
va (VaSet
)
xt "106500,145500,113000,146500"
st "ibpp_ido1_mi"
ju 2
blo "113000,146300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3347,0
va (VaSet
)
xt "2000,65900,31000,66900"
st "ibpp_ido1_mi     : in     std_logic  ; -- ID0_1B (J33.12) ID0_1B_BUF (J26.B4)
"
)
thePort (LogicalPort
decl (Decl
n "ibpp_ido1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 52
suid 215,0
)
)
)
*305 (CptPort
uid 3955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,133625,81000,134375"
)
tg (CPTG
uid 3957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3958,0
va (VaSet
)
xt "82000,133500,85500,134500"
st "eth_col_i"
blo "82000,134300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3959,0
va (VaSet
)
xt "2000,11900,18400,13900"
st "-- ETHERNET INTERFACE
eth_col_i        : in     std_logic  ; --ETH_COL
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "eth_col_i"
t "std_logic"
prec "-- ETHERNET INTERFACE"
eolc "--ETH_COL"
preAdd 0
posAdd 0
o 3
suid 216,0
)
)
)
*306 (CptPort
uid 4157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,148625,114750,149375"
)
tg (CPTG
uid 4159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4160,0
va (VaSet
)
xt "107000,148500,113000,149500"
st "ibag_com_po"
ju 2
blo "113000,149300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4161,0
va (VaSet
)
xt "2000,73900,32800,74900"
st "ibag_com_po      : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 60
suid 227,0
)
)
)
*307 (CptPort
uid 4162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,149625,114750,150375"
)
tg (CPTG
uid 4164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4165,0
va (VaSet
)
xt "107000,149500,113000,150500"
st "ibag_com_mo"
ju 2
blo "113000,150300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4166,0
va (VaSet
)
xt "2000,75900,33500,76900"
st "ibag_com_mo      : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 62
suid 228,0
)
)
)
*308 (CptPort
uid 4265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,154625,114750,155375"
)
tg (CPTG
uid 4267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4268,0
va (VaSet
)
xt "107500,154500,113000,155500"
st "ibag_l1_po"
ju 2
blo "113000,155300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4269,0
va (VaSet
)
xt "2000,72900,32200,73900"
st "ibag_l1_po       : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_l1_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 59
suid 237,0
)
)
)
*309 (CptPort
uid 4270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,155625,114750,156375"
)
tg (CPTG
uid 4272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4273,0
va (VaSet
)
xt "107500,155500,113000,156500"
st "ibag_l1_mo"
ju 2
blo "113000,156300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4274,0
va (VaSet
)
xt "2000,74900,32900,75900"
st "ibag_l1_mo       : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_l1_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 61
suid 238,0
)
)
)
*310 (CptPort
uid 4471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,136625,81000,137375"
)
tg (CPTG
uid 4473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4474,0
va (VaSet
)
xt "82000,136500,88000,137500"
st "ibag_id0_pi"
blo "82000,137300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4475,0
va (VaSet
)
xt "2000,76900,31600,77900"
st "ibag_id0_pi      : in     std_logic  ; -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)
"
)
thePort (LogicalPort
decl (Decl
n "ibag_id0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 63
suid 239,0
)
)
)
*311 (CptPort
uid 4476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,137625,81000,138375"
)
tg (CPTG
uid 4478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4479,0
va (VaSet
)
xt "82000,137500,88000,138500"
st "ibag_id0_mi"
blo "82000,138300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4480,0
va (VaSet
)
xt "2000,77900,33400,78900"
st "ibag_id0_mi      : in     std_logic  ; -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)
"
)
thePort (LogicalPort
decl (Decl
n "ibag_id0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 64
suid 240,0
)
)
)
*312 (CptPort
uid 4491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,156625,114750,157375"
)
tg (CPTG
uid 4493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4494,0
va (VaSet
)
xt "107000,156500,113000,157500"
st "ibag_clk_po"
ju 2
blo "113000,157300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4495,0
va (VaSet
)
xt "2000,80900,26300,81900"
st "ibag_clk_po      : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 67
suid 243,0
)
)
)
*313 (CptPort
uid 4496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,157625,114750,158375"
)
tg (CPTG
uid 4498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4499,0
va (VaSet
)
xt "107000,157500,113000,158500"
st "ibag_clk_mo"
ju 2
blo "113000,158300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4500,0
va (VaSet
)
xt "2000,81900,27600,82900"
st "ibag_clk_mo      : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 68
suid 244,0
)
)
)
*314 (CptPort
uid 5103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,138625,81000,139375"
)
tg (CPTG
uid 5105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5106,0
va (VaSet
)
xt "82000,138500,88000,139500"
st "ibag_id1_pi"
blo "82000,139300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5107,0
va (VaSet
)
xt "2000,78900,29300,79900"
st "ibag_id1_pi      : in     std_logic  ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibag_id1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 65
suid 245,0
)
)
)
*315 (CptPort
uid 5108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,139625,81000,140375"
)
tg (CPTG
uid 5110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5111,0
va (VaSet
)
xt "82000,139500,88000,140500"
st "ibag_id1_mi"
blo "82000,140300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5112,0
va (VaSet
)
xt "2000,79900,30600,80900"
st "ibag_id1_mi      : in     std_logic  ; -- ID0_1B (J33.12) ID0_1B_BUF (J26.B4)
"
)
thePort (LogicalPort
decl (Decl
n "ibag_id1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 66
suid 246,0
)
)
)
*316 (CptPort
uid 5829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,140625,81000,141375"
)
tg (CPTG
uid 5831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5832,0
va (VaSet
)
xt "82000,140500,91000,141500"
st "sw_hex_ni : (3:0)"
blo "82000,141300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5833,0
va (VaSet
)
xt "2000,82900,22200,83900"
st "sw_hex_ni        : in     std_logic_vector (3 downto 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 69
suid 247,0
)
)
)
*317 (CptPort
uid 5997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,141625,81000,142375"
)
tg (CPTG
uid 5999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6000,0
va (VaSet
)
xt "82000,141500,93000,142500"
st "ib_testlemo_i : (1:0)"
blo "82000,142300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6001,0
va (VaSet
)
xt "2000,83900,22900,84900"
st "ib_testlemo_i    : in     std_logic_vector (1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "ib_testlemo_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 70
suid 248,0
)
)
)
*318 (CptPort
uid 6702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,161625,114750,162375"
)
tg (CPTG
uid 6704,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6705,0
va (VaSet
)
xt "106500,161500,113000,162500"
st "ibag_dclk_po"
ju 2
blo "113000,162300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6706,0
va (VaSet
)
xt "2000,84900,29700,85900"
st "ibag_dclk_po     : out    std_logic  ; -- BC (J32.3/J33.7) SW_CLK (J26.E4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_dclk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 71
suid 252,0
)
)
)
*319 (CptPort
uid 6707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,162625,114750,163375"
)
tg (CPTG
uid 6709,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6710,0
va (VaSet
)
xt "106500,162500,113000,163500"
st "ibag_dclk_mo"
ju 2
blo "113000,163300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6711,0
va (VaSet
)
xt "2000,85900,30900,86900"
st "ibag_dclk_mo     : out    std_logic  ; -- BCB (J32.4/J33.8) SW_CLKB (J26.F4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_dclk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 72
suid 253,0
)
)
)
*320 (CptPort
uid 6712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,163625,114750,164375"
)
tg (CPTG
uid 6714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6715,0
va (VaSet
)
xt "107000,163500,113000,164500"
st "ibpp_clk_po"
ju 2
blo "113000,164300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6716,0
va (VaSet
)
xt "2000,66900,26400,67900"
st "ibpp_clk_po      : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 53
suid 254,0
)
)
)
*321 (CptPort
uid 6717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,164625,114750,165375"
)
tg (CPTG
uid 6719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6720,0
va (VaSet
)
xt "107000,164500,113000,165500"
st "ibpp_clk_mo"
ju 2
blo "113000,165300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6721,0
va (VaSet
)
xt "2000,67900,27700,68900"
st "ibpp_clk_mo      : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 54
suid 255,0
)
)
)
*322 (CptPort
uid 6722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,165625,114750,166375"
)
tg (CPTG
uid 6724,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6725,0
va (VaSet
)
xt "106500,165500,113000,166500"
st "ibpp_lone_po"
ju 2
blo "113000,166300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6726,0
va (VaSet
)
xt "2000,61900,31100,62900"
st "ibpp_lone_po     : out    std_logic  ; -- LONE (J32.9/J33.5) LONE_IN (J26.E3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 48
suid 256,0
)
)
)
*323 (CptPort
uid 6727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,166625,114750,167375"
)
tg (CPTG
uid 6729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6730,0
va (VaSet
)
xt "106500,166500,113000,167500"
st "ibpp_lone_mo"
ju 2
blo "113000,167300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6731,0
va (VaSet
)
xt "2000,60900,32800,61900"
st "ibpp_lone_mo     : out    std_logic  ; -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 47
suid 257,0
)
)
)
*324 (CptPort
uid 7394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,167625,114750,168375"
)
tg (CPTG
uid 7396,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7397,0
va (VaSet
)
xt "107000,167500,113000,168500"
st "ibag_res_po"
ju 2
blo "113000,168300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7398,0
va (VaSet
)
xt "2000,71900,32700,72900"
st "ibag_res_po      : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_res_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 58
suid 260,0
)
)
)
*325 (CptPort
uid 7399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7400,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,168625,114750,169375"
)
tg (CPTG
uid 7401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7402,0
va (VaSet
)
xt "107000,168500,113000,169500"
st "ibag_res_mo"
ju 2
blo "113000,169300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7403,0
va (VaSet
)
xt "2000,70900,34000,71900"
st "ibag_res_mo      : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibag_res_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 57
suid 261,0
)
)
)
*326 (CptPort
uid 7431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,142625,81000,143375"
)
tg (CPTG
uid 7433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7434,0
va (VaSet
)
xt "82000,142500,88500,143500"
st "clk_mgt0a_pi"
blo "82000,143300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7435,0
va (VaSet
)
xt "2000,45900,21200,46900"
st "clk_mgt0a_pi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 33
suid 262,0
)
)
)
*327 (CptPort
uid 7436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,143625,81000,144375"
)
tg (CPTG
uid 7438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7439,0
va (VaSet
)
xt "82000,143500,88500,144500"
st "clk_mgt0a_mi"
blo "82000,144300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7440,0
va (VaSet
)
xt "2000,44900,21300,45900"
st "clk_mgt0a_mi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt0a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 32
suid 263,0
)
)
)
*328 (CptPort
uid 7468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,144625,81000,145375"
)
tg (CPTG
uid 7470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7471,0
va (VaSet
)
xt "82000,144500,87700,145500"
st "clk_mgt0b_mi"
blo "82000,145300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7472,0
va (VaSet
)
xt "2000,86900,21400,87900"
st "clk_mgt0b_mi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 73
suid 264,0
)
)
)
*329 (CptPort
uid 7473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,145625,81000,146375"
)
tg (CPTG
uid 7475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7476,0
va (VaSet
)
xt "82000,145500,87600,146500"
st "clk_mgt0b_pi"
blo "82000,146300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7477,0
va (VaSet
)
xt "2000,87900,21300,88900"
st "clk_mgt0b_pi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 74
suid 265,0
)
)
)
*330 (CptPort
uid 7528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,146625,81000,147375"
)
tg (CPTG
uid 7530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7531,0
va (VaSet
)
xt "82000,146500,87200,147500"
st "ibe_osc0_mi"
blo "82000,147300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7532,0
va (VaSet
)
xt "2000,88900,22700,90900"
st "-- CLOCKS
ibe_osc0_mi      : in     std_logic  ; --CRYSTAL_CLK_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 75
suid 266,0
)
)
)
*331 (CptPort
uid 7533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,147625,81000,148375"
)
tg (CPTG
uid 7535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7536,0
va (VaSet
)
xt "82000,147500,87100,148500"
st "ibe_osc0_pi"
blo "82000,148300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7537,0
va (VaSet
)
xt "2000,90900,22500,91900"
st "ibe_osc0_pi      : in     std_logic  ; --CRYSTAL_CLK_P
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "ibe_osc0_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 76
suid 267,0
)
)
)
*332 (CptPort
uid 7601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,169625,114750,170375"
)
tg (CPTG
uid 7603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7604,0
va (VaSet
)
xt "107700,169500,113000,170500"
st "ibe_bcot_po"
ju 2
blo "113000,170300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7605,0
va (VaSet
)
xt "2000,91900,32800,92900"
st "ibe_bcot_po      : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 77
suid 268,0
)
)
)
*333 (CptPort
uid 7606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,170625,114750,171375"
)
tg (CPTG
uid 7608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7609,0
va (VaSet
)
xt "108100,170500,113000,171500"
st "ibe_l1rt_po"
ju 2
blo "113000,171300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7610,0
va (VaSet
)
xt "2000,92900,30400,93900"
st "ibe_l1rt_po      : out    std_logic  ; -- LONE (J32.9/J33.5) LONE_IN (J26.E3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 78
suid 269,0
)
)
)
*334 (CptPort
uid 7611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,148625,81000,149375"
)
tg (CPTG
uid 7613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7614,0
va (VaSet
)
xt "82000,148500,89600,149500"
st "ibe_dot_mi : (23:0)"
blo "82000,149300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7615,0
va (VaSet
)
xt "2000,93900,38100,94900"
st "ibe_dot_mi       : in     std_logic_vector (23 DOWNTO 0) ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 79
suid 270,0
)
)
)
*335 (CptPort
uid 7616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,171625,114750,172375"
)
tg (CPTG
uid 7618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7619,0
va (VaSet
)
xt "107500,171500,113000,172500"
st "ibe_cmdt_mo"
ju 2
blo "113000,172300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7620,0
va (VaSet
)
xt "2000,94900,33300,95900"
st "ibe_cmdt_mo      : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 80
suid 271,0
)
)
)
*336 (CptPort
uid 7621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,172625,114750,173375"
)
tg (CPTG
uid 7623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7624,0
va (VaSet
)
xt "108000,172500,113000,173500"
st "ibe_l1rt_mo"
ju 2
blo "113000,173300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7625,0
va (VaSet
)
xt "2000,95900,32100,96900"
st "ibe_l1rt_mo      : out    std_logic  ; -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 81
suid 272,0
)
)
)
*337 (CptPort
uid 7626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,149625,81000,150375"
)
tg (CPTG
uid 7628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7629,0
va (VaSet
)
xt "82000,149500,89500,150500"
st "ibe_dot_pi : (23:0)"
blo "82000,150300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7630,0
va (VaSet
)
xt "2000,96900,38000,97900"
st "ibe_dot_pi       : in     std_logic_vector (23 DOWNTO 0) ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 82
suid 273,0
)
)
)
*338 (CptPort
uid 7631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,173625,114750,174375"
)
tg (CPTG
uid 7633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7634,0
va (VaSet
)
xt "107600,173500,113000,174500"
st "ibe_cmdt_po"
ju 2
blo "113000,174300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7635,0
va (VaSet
)
xt "2000,97900,32600,98900"
st "ibe_cmdt_po      : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 83
suid 274,0
)
)
)
*339 (CptPort
uid 7636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,174625,114750,175375"
)
tg (CPTG
uid 7638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7639,0
va (VaSet
)
xt "107600,174500,113000,175500"
st "ibe_bcot_mo"
ju 2
blo "113000,175300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7640,0
va (VaSet
)
xt "2000,98900,34100,99900"
st "ibe_bcot_mo      : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 84
suid 275,0
)
)
)
*340 (CptPort
uid 7641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,175625,114750,176375"
)
tg (CPTG
uid 7643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7644,0
va (VaSet
)
xt "107000,175500,113000,176500"
st "ibe_noiset_mo"
ju 2
blo "113000,176300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7645,0
va (VaSet
)
xt "2000,99900,33400,100900"
st "ibe_noiset_mo    : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 85
suid 276,0
)
)
)
*341 (CptPort
uid 7646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,176625,114750,177375"
)
tg (CPTG
uid 7648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7649,0
va (VaSet
)
xt "107100,176500,113000,177500"
st "ibe_noiset_po"
ju 2
blo "113000,177300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7650,0
va (VaSet
)
xt "2000,100900,32700,101900"
st "ibe_noiset_po    : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 86
suid 277,0
)
)
)
*342 (CptPort
uid 7651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,150625,81000,151375"
)
tg (CPTG
uid 7653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7654,0
va (VaSet
)
xt "82000,150500,89300,151500"
st "ibe_do_mi : (23:0)"
blo "82000,151300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7655,0
va (VaSet
)
xt "2000,101900,38000,102900"
st "ibe_do_mi        : in     std_logic_vector (23 DOWNTO 0) ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibe_do_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 87
suid 278,0
)
)
)
*343 (CptPort
uid 7656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,151625,81000,152375"
)
tg (CPTG
uid 7658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7659,0
va (VaSet
)
xt "82000,151500,89200,152500"
st "ibe_do_pi : (23:0)"
blo "82000,152300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7660,0
va (VaSet
)
xt "2000,102900,37900,103900"
st "ibe_do_pi        : in     std_logic_vector (23 DOWNTO 0) ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibe_do_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 88
suid 279,0
)
)
)
*344 (CptPort
uid 7661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,177625,114750,178375"
)
tg (CPTG
uid 7663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7664,0
va (VaSet
)
xt "108000,177500,113000,178500"
st "ibe_bco_po"
ju 2
blo "113000,178300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7665,0
va (VaSet
)
xt "2000,103900,32700,104900"
st "ibe_bco_po       : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 89
suid 280,0
)
)
)
*345 (CptPort
uid 7666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,178625,114750,179375"
)
tg (CPTG
uid 7668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7669,0
va (VaSet
)
xt "108400,178500,113000,179500"
st "ibe_l1r_po"
ju 2
blo "113000,179300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7670,0
va (VaSet
)
xt "2000,104900,30300,105900"
st "ibe_l1r_po       : out    std_logic  ; -- LONE (J32.9/J33.5) LONE_IN (J26.E3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_l1r_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 90
suid 281,0
)
)
)
*346 (CptPort
uid 7671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,179625,114750,180375"
)
tg (CPTG
uid 7673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7674,0
va (VaSet
)
xt "107800,179500,113000,180500"
st "ibe_cmd_mo"
ju 2
blo "113000,180300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7675,0
va (VaSet
)
xt "2000,105900,33200,106900"
st "ibe_cmd_mo       : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_cmd_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 91
suid 282,0
)
)
)
*347 (CptPort
uid 7676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,180625,114750,181375"
)
tg (CPTG
uid 7678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7679,0
va (VaSet
)
xt "108300,180500,113000,181500"
st "ibe_l1r_mo"
ju 2
blo "113000,181300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7680,0
va (VaSet
)
xt "2000,106900,32000,107900"
st "ibe_l1r_mo       : out    std_logic  ; -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_l1r_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 92
suid 283,0
)
)
)
*348 (CptPort
uid 7681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,181625,114750,182375"
)
tg (CPTG
uid 7683,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7684,0
va (VaSet
)
xt "107900,181500,113000,182500"
st "ibe_cmd_po"
ju 2
blo "113000,182300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7685,0
va (VaSet
)
xt "2000,107900,32500,108900"
st "ibe_cmd_po       : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_cmd_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 93
suid 284,0
)
)
)
*349 (CptPort
uid 7686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,182625,114750,183375"
)
tg (CPTG
uid 7688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7689,0
va (VaSet
)
xt "107900,182500,113000,183500"
st "ibe_bco_mo"
ju 2
blo "113000,183300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7690,0
va (VaSet
)
xt "2000,108900,34000,109900"
st "ibe_bco_mo       : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 94
suid 285,0
)
)
)
*350 (CptPort
uid 7691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,183625,114750,184375"
)
tg (CPTG
uid 7693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7694,0
va (VaSet
)
xt "107300,183500,113000,184500"
st "ibe_noise_mo"
ju 2
blo "113000,184300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7695,0
va (VaSet
)
xt "2000,109900,33300,110900"
st "ibe_noise_mo     : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_noise_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 95
suid 286,0
)
)
)
*351 (CptPort
uid 7696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,184625,114750,185375"
)
tg (CPTG
uid 7698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7699,0
va (VaSet
)
xt "107400,184500,113000,185500"
st "ibe_noise_po"
ju 2
blo "113000,185300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7700,0
va (VaSet
)
xt "2000,110900,32600,111900"
st "ibe_noise_po     : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_noise_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 96
suid 287,0
)
)
)
*352 (CptPort
uid 7956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,185625,114750,186375"
)
tg (CPTG
uid 7958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7959,0
va (VaSet
)
xt "105800,185500,113000,186500"
st "idc_p5_io : (31:0)"
ju 2
blo "113000,186300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7960,0
va (VaSet
)
xt "2000,111900,26500,112900"
st "idc_p5_io        : out    std_logic_vector (31 downto 0) ; --IDC_P5
"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 97
suid 288,0
)
)
)
*353 (CptPort
uid 8038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,152625,81000,153375"
)
tg (CPTG
uid 8040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8041,0
va (VaSet
)
xt "82000,152500,87600,153500"
st "clk_mgt1a_mi"
blo "82000,153300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8042,0
va (VaSet
)
xt "2000,112900,21300,113900"
st "clk_mgt1a_mi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 98
suid 289,0
)
)
)
*354 (CptPort
uid 8043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,153625,81000,154375"
)
tg (CPTG
uid 8045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8046,0
va (VaSet
)
xt "82000,153500,87500,154500"
st "clk_mgt1a_pi"
blo "82000,154300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8047,0
va (VaSet
)
xt "2000,113900,21200,114900"
st "clk_mgt1a_pi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt1a_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 99
suid 290,0
)
)
)
*355 (CptPort
uid 8048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,154625,81000,155375"
)
tg (CPTG
uid 8050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8051,0
va (VaSet
)
xt "82000,154500,87700,155500"
st "clk_mgt1b_mi"
blo "82000,155300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8052,0
va (VaSet
)
xt "2000,114900,21400,115900"
st "clk_mgt1b_mi     : in     std_logic  ; --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 100
suid 291,0
)
)
)
*356 (CptPort
uid 8053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,155625,81000,156375"
)
tg (CPTG
uid 8055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8056,0
va (VaSet
)
xt "82000,155500,87600,156500"
st "clk_mgt1b_pi"
blo "82000,156300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8057,0
va (VaSet
)
xt "2000,115900,20900,116900"
st "clk_mgt1b_pi     : in     std_logic  --MGTCLK0A_M
"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt1b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 101
suid 292,0
)
)
)
]
shape (Rectangle
uid 5826,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,52000,114000,187000"
)
oxt "81000,52000,114000,159000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "93350,66000,95050,67000"
st "hsio"
blo "93350,66800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "93350,67000,99250,68000"
st "hsio_c00_top"
blo "93350,67800"
)
)
gi *357 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "92000,48000,100900,51000"
st "Generic Declarations

SIM_MODE integer 0  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*358 (Grouping
uid 16,0
optionalChildren [
*359 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,181000,56000,182000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,181000,49600,182000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*360 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,177000,60000,178000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,177000,59100,178000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*361 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,179000,56000,180000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,179000,49100,180000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*362 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,179000,39000,180000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,179000,36900,180000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*363 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,178000,76000,182000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,178200,65300,179200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*364 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,177000,76000,178000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,177000,61800,178000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*365 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,177000,56000,179000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "42050,177500,48950,178500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*366 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,180000,39000,181000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,180000,37200,181000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*367 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,181000,39000,182000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,181000,37900,182000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*368 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,180000,56000,181000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,180000,49600,181000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "35000,177000,76000,182000"
)
oxt "14000,66000,55000,71000"
)
*369 (CommentText
uid 783,0
shape (Rectangle
uid 784,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-6000,33000,0"
)
text (MLText
uid 785,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,-5800,30200,-1000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:12:21 06/02/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl/hsio_top_rtl.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *370 (PackageList
uid 1083,0
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
uid 1084,0
va (VaSet
font "courier,8,1"
)
xt "0,1000,6500,1900"
st "Package List"
blo "0,1700"
)
*372 (MLText
uid 1085,0
va (VaSet
)
xt "0,1900,12100,5900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
windowSize "1595,2,3204,1200"
viewArea "-2941,-8824,259718,185992"
cachedDiagramExtent "0,-6000,114750,182000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-7000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *373 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *374 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "0,6900,5500,7900"
st "Declarations"
blo "0,7700"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "0,7900,2400,8900"
st "Ports:"
blo "0,8700"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "0,116900,2100,117900"
st "User:"
blo "0,117700"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,6900,5800,7900"
st "Internal User:"
blo "0,7700"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "2000,117900,2000,117900"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "0,6900,0,6900"
tm "SyDeclarativeTextMgr"
)
)
lastUid 8499,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
