<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4547" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4547{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4547{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4547{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4547{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_4547{left:425px;bottom:998px;letter-spacing:-0.14px;}
#t6_4547{left:425px;bottom:976px;letter-spacing:-0.11px;}
#t7_4547{left:425px;bottom:959px;letter-spacing:-0.11px;}
#t8_4547{left:425px;bottom:943px;letter-spacing:-0.11px;}
#t9_4547{left:425px;bottom:926px;letter-spacing:-0.12px;}
#ta_4547{left:425px;bottom:909px;letter-spacing:-0.11px;}
#tb_4547{left:425px;bottom:892px;letter-spacing:-0.12px;}
#tc_4547{left:690px;bottom:998px;letter-spacing:-0.12px;}
#td_4547{left:190px;bottom:868px;letter-spacing:-0.2px;}
#te_4547{left:425px;bottom:868px;letter-spacing:-0.15px;}
#tf_4547{left:425px;bottom:846px;letter-spacing:-0.12px;}
#tg_4547{left:425px;bottom:830px;letter-spacing:-0.11px;}
#th_4547{left:425px;bottom:813px;letter-spacing:-0.1px;}
#ti_4547{left:425px;bottom:796px;letter-spacing:-0.12px;}
#tj_4547{left:690px;bottom:868px;letter-spacing:-0.12px;}
#tk_4547{left:79px;bottom:771px;letter-spacing:-0.17px;}
#tl_4547{left:141px;bottom:771px;letter-spacing:-0.17px;}
#tm_4547{left:190px;bottom:771px;letter-spacing:-0.14px;}
#tn_4547{left:425px;bottom:771px;letter-spacing:-0.12px;}
#to_4547{left:425px;bottom:755px;letter-spacing:-0.12px;}
#tp_4547{left:425px;bottom:733px;letter-spacing:-0.13px;}
#tq_4547{left:690px;bottom:771px;letter-spacing:-0.03px;}
#tr_4547{left:690px;bottom:755px;letter-spacing:-0.13px;}
#ts_4547{left:690px;bottom:738px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tt_4547{left:190px;bottom:709px;letter-spacing:-0.1px;}
#tu_4547{left:425px;bottom:709px;letter-spacing:-0.12px;}
#tv_4547{left:190px;bottom:684px;letter-spacing:-0.14px;}
#tw_4547{left:425px;bottom:684px;letter-spacing:-0.14px;}
#tx_4547{left:190px;bottom:660px;letter-spacing:-0.14px;}
#ty_4547{left:425px;bottom:660px;letter-spacing:-0.14px;}
#tz_4547{left:425px;bottom:639px;letter-spacing:-0.12px;}
#t10_4547{left:190px;bottom:614px;letter-spacing:-0.14px;}
#t11_4547{left:425px;bottom:614px;letter-spacing:-0.14px;}
#t12_4547{left:79px;bottom:590px;letter-spacing:-0.18px;}
#t13_4547{left:141px;bottom:590px;letter-spacing:-0.17px;}
#t14_4547{left:190px;bottom:590px;letter-spacing:-0.15px;}
#t15_4547{left:425px;bottom:590px;letter-spacing:-0.12px;}
#t16_4547{left:425px;bottom:568px;letter-spacing:-0.13px;}
#t17_4547{left:690px;bottom:590px;letter-spacing:-0.12px;word-spacing:-0.87px;}
#t18_4547{left:690px;bottom:573px;}
#t19_4547{left:190px;bottom:544px;letter-spacing:-0.14px;}
#t1a_4547{left:425px;bottom:544px;letter-spacing:-0.14px;}
#t1b_4547{left:190px;bottom:519px;letter-spacing:-0.18px;}
#t1c_4547{left:425px;bottom:519px;letter-spacing:-0.11px;}
#t1d_4547{left:425px;bottom:498px;letter-spacing:-0.12px;}
#t1e_4547{left:190px;bottom:474px;letter-spacing:-0.14px;}
#t1f_4547{left:425px;bottom:474px;letter-spacing:-0.14px;}
#t1g_4547{left:425px;bottom:452px;letter-spacing:-0.12px;}
#t1h_4547{left:190px;bottom:428px;letter-spacing:-0.14px;}
#t1i_4547{left:425px;bottom:428px;letter-spacing:-0.14px;}
#t1j_4547{left:79px;bottom:403px;letter-spacing:-0.16px;}
#t1k_4547{left:141px;bottom:403px;letter-spacing:-0.17px;}
#t1l_4547{left:190px;bottom:403px;letter-spacing:-0.14px;}
#t1m_4547{left:425px;bottom:403px;letter-spacing:-0.11px;}
#t1n_4547{left:690px;bottom:403px;letter-spacing:-0.11px;}
#t1o_4547{left:79px;bottom:379px;letter-spacing:-0.16px;}
#t1p_4547{left:141px;bottom:379px;letter-spacing:-0.17px;}
#t1q_4547{left:190px;bottom:379px;letter-spacing:-0.15px;}
#t1r_4547{left:425px;bottom:379px;letter-spacing:-0.11px;}
#t1s_4547{left:690px;bottom:379px;letter-spacing:-0.11px;}
#t1t_4547{left:79px;bottom:354px;letter-spacing:-0.17px;}
#t1u_4547{left:141px;bottom:354px;letter-spacing:-0.18px;}
#t1v_4547{left:190px;bottom:354px;letter-spacing:-0.14px;}
#t1w_4547{left:425px;bottom:354px;letter-spacing:-0.12px;}
#t1x_4547{left:690px;bottom:354px;letter-spacing:-0.11px;}
#t1y_4547{left:190px;bottom:330px;}
#t1z_4547{left:425px;bottom:330px;letter-spacing:-0.12px;}
#t20_4547{left:425px;bottom:313px;letter-spacing:-0.12px;}
#t21_4547{left:190px;bottom:289px;letter-spacing:-0.1px;}
#t22_4547{left:425px;bottom:289px;letter-spacing:-0.15px;}
#t23_4547{left:190px;bottom:264px;letter-spacing:-0.11px;}
#t24_4547{left:425px;bottom:264px;letter-spacing:-0.15px;}
#t25_4547{left:190px;bottom:240px;letter-spacing:-0.14px;}
#t26_4547{left:425px;bottom:240px;letter-spacing:-0.14px;}
#t27_4547{left:190px;bottom:215px;letter-spacing:-0.14px;}
#t28_4547{left:425px;bottom:215px;letter-spacing:-0.14px;}
#t29_4547{left:190px;bottom:191px;letter-spacing:-0.14px;}
#t2a_4547{left:425px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t2b_4547{left:425px;bottom:174px;letter-spacing:-0.12px;}
#t2c_4547{left:190px;bottom:150px;letter-spacing:-0.14px;}
#t2d_4547{left:425px;bottom:150px;letter-spacing:-0.14px;}
#t2e_4547{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2f_4547{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2g_4547{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_4547{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2i_4547{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2j_4547{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2k_4547{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2l_4547{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2m_4547{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2n_4547{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4547{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4547{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4547{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4547{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4547{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4547" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4547Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4547" style="-webkit-user-select: none;"><object width="935" height="1210" data="4547/4547.svg" type="image/svg+xml" id="pdf4547" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4547" class="t s1_4547">Vol. 4 </span><span id="t2_4547" class="t s1_4547">2-25 </span>
<span id="t3_4547" class="t s2_4547">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4547" class="t s3_4547">62 </span><span id="t5_4547" class="t s3_4547">IN_TSX </span>
<span id="t6_4547" class="t s3_4547">This LBR record records a branch that </span>
<span id="t7_4547" class="t s3_4547">retired during a TSX transaction. On </span>
<span id="t8_4547" class="t s3_4547">processors that do not support IntelÂ® TSX </span>
<span id="t9_4547" class="t s3_4547">(CPUID.07H.EBX.HLE[bit 4]=0 and </span>
<span id="ta_4547" class="t s3_4547">CPUID.07H.EBX.RTM[bit 11]=0), this bit is </span>
<span id="tb_4547" class="t s3_4547">undefined. </span>
<span id="tc_4547" class="t s3_4547">Reset Value: 0 </span>
<span id="td_4547" class="t s3_4547">63 </span><span id="te_4547" class="t s3_4547">MISPRED </span>
<span id="tf_4547" class="t s3_4547">The recorded branch taken/not-taken </span>
<span id="tg_4547" class="t s3_4547">resolution (for conditional branches) or </span>
<span id="th_4547" class="t s3_4547">target (for any indirect branch, including </span>
<span id="ti_4547" class="t s3_4547">RETs) was mispredicted. </span>
<span id="tj_4547" class="t s3_4547">Reset Value: 0 </span>
<span id="tk_4547" class="t s3_4547">1F2H </span><span id="tl_4547" class="t s3_4547">498 </span><span id="tm_4547" class="t s3_4547">IA32_SMRR_PHYSBASE </span><span id="tn_4547" class="t s3_4547">SMRR Base Address (Writeable only in </span>
<span id="to_4547" class="t s3_4547">SMM) </span>
<span id="tp_4547" class="t s3_4547">Base address of SMM memory range. </span>
<span id="tq_4547" class="t s3_4547">If </span>
<span id="tr_4547" class="t s3_4547">IA32_MTRRCAP.SMRR[11] </span>
<span id="ts_4547" class="t s3_4547">= 1 </span>
<span id="tt_4547" class="t s3_4547">7:0 </span><span id="tu_4547" class="t s3_4547">Type. Specifies memory type of the range. </span>
<span id="tv_4547" class="t s3_4547">11:8 </span><span id="tw_4547" class="t s3_4547">Reserved </span>
<span id="tx_4547" class="t s3_4547">31:12 </span><span id="ty_4547" class="t s3_4547">PhysBase </span>
<span id="tz_4547" class="t s3_4547">SMRR physical Base Address. </span>
<span id="t10_4547" class="t s3_4547">63:32 </span><span id="t11_4547" class="t s3_4547">Reserved </span>
<span id="t12_4547" class="t s3_4547">1F3H </span><span id="t13_4547" class="t s3_4547">499 </span><span id="t14_4547" class="t s3_4547">IA32_SMRR_PHYSMASK </span><span id="t15_4547" class="t s3_4547">SMRR Range Mask (Writeable only in SMM) </span>
<span id="t16_4547" class="t s3_4547">Range Mask of SMM memory range. </span>
<span id="t17_4547" class="t s3_4547">If IA32_MTRRCAP[SMRR] = </span>
<span id="t18_4547" class="t s3_4547">1 </span>
<span id="t19_4547" class="t s3_4547">10:0 </span><span id="t1a_4547" class="t s3_4547">Reserved </span>
<span id="t1b_4547" class="t s3_4547">11 </span><span id="t1c_4547" class="t s3_4547">Valid </span>
<span id="t1d_4547" class="t s3_4547">Enable range mask. </span>
<span id="t1e_4547" class="t s3_4547">31:12 </span><span id="t1f_4547" class="t s3_4547">PhysMask </span>
<span id="t1g_4547" class="t s3_4547">SMRR address range mask. </span>
<span id="t1h_4547" class="t s3_4547">63:32 </span><span id="t1i_4547" class="t s3_4547">Reserved </span>
<span id="t1j_4547" class="t s3_4547">1F8H </span><span id="t1k_4547" class="t s3_4547">504 </span><span id="t1l_4547" class="t s3_4547">IA32_PLATFORM_DCA_CAP </span><span id="t1m_4547" class="t s3_4547">DCA Capability (R) </span><span id="t1n_4547" class="t s3_4547">If CPUID.01H: ECX[18] = 1 </span>
<span id="t1o_4547" class="t s3_4547">1F9H </span><span id="t1p_4547" class="t s3_4547">505 </span><span id="t1q_4547" class="t s3_4547">IA32_CPU_DCA_CAP </span><span id="t1r_4547" class="t s3_4547">If set, CPU supports Prefetch-Hint type. </span><span id="t1s_4547" class="t s3_4547">If CPUID.01H: ECX[18] = 1 </span>
<span id="t1t_4547" class="t s3_4547">1FAH </span><span id="t1u_4547" class="t s3_4547">506 </span><span id="t1v_4547" class="t s3_4547">IA32_DCA_0_CAP </span><span id="t1w_4547" class="t s3_4547">DCA type 0 Status and Control register. </span><span id="t1x_4547" class="t s3_4547">If CPUID.01H: ECX[18] = 1 </span>
<span id="t1y_4547" class="t s3_4547">0 </span><span id="t1z_4547" class="t s3_4547">DCA_ACTIVE: Set by HW when DCA is fuse- </span>
<span id="t20_4547" class="t s3_4547">enabled and no defeatures are set. </span>
<span id="t21_4547" class="t s3_4547">2:1 </span><span id="t22_4547" class="t s3_4547">TRANSACTION </span>
<span id="t23_4547" class="t s3_4547">6:3 </span><span id="t24_4547" class="t s3_4547">DCA_TYPE </span>
<span id="t25_4547" class="t s3_4547">10:7 </span><span id="t26_4547" class="t s3_4547">DCA_QUEUE_SIZE </span>
<span id="t27_4547" class="t s3_4547">12:11 </span><span id="t28_4547" class="t s3_4547">Reserved </span>
<span id="t29_4547" class="t s3_4547">16:13 </span><span id="t2a_4547" class="t s3_4547">DCA_DELAY: Writes will update the register </span>
<span id="t2b_4547" class="t s3_4547">but have no HW side-effect. </span>
<span id="t2c_4547" class="t s3_4547">23:17 </span><span id="t2d_4547" class="t s3_4547">Reserved </span>
<span id="t2e_4547" class="t s4_4547">Table 2-2. </span><span id="t2f_4547" class="t s4_4547">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2g_4547" class="t s5_4547">Register </span>
<span id="t2h_4547" class="t s5_4547">Address </span>
<span id="t2i_4547" class="t s5_4547">Architectural MSR Name / Bit Fields </span>
<span id="t2j_4547" class="t s5_4547">(Former MSR Name) </span><span id="t2k_4547" class="t s5_4547">MSR/Bit Description </span><span id="t2l_4547" class="t s5_4547">Comment </span>
<span id="t2m_4547" class="t s5_4547">Hex </span><span id="t2n_4547" class="t s5_4547">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
