Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 15:38:41 2024
| Host         : LHeysemK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BitShifter_timing_summary_routed.rpt -pb BitShifter_timing_summary_routed.pb -rpx BitShifter_timing_summary_routed.rpx -warn_on_violation
| Design       : BitShifter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.552ns  (logic 5.348ns (55.983%)  route 4.204ns (44.017%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.497     2.961    in_IBUF[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.152     3.113 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.707     5.820    out_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.732     9.552 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.552    out[0]
    E19                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 5.322ns (62.012%)  route 3.260ns (37.988%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  shift (IN)
                         net (fo=0)                   0.000     0.000    shift
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  shift_IBUF_inst/O
                         net (fo=5, routed)           1.388     2.841    shift_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.152     2.993 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.872     4.865    out_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.717     8.582 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.582    out[2]
    V19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift
                            (input port)
  Destination:            k
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 5.082ns (59.313%)  route 3.486ns (40.687%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  shift (IN)
                         net (fo=0)                   0.000     0.000    shift
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  shift_IBUF_inst/O
                         net (fo=5, routed)           1.420     2.873    shift_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     2.997 r  k_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.066     5.063    k_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.567 r  k_OBUF_inst/O
                         net (fo=0)                   0.000     8.567    k
    U16                                                               r  k (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 5.089ns (60.200%)  route 3.364ns (39.800%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.497     2.961    in_IBUF[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     3.085 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.952    out_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.453 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.453    out[1]
    U19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 5.085ns (62.032%)  route 3.113ns (37.968%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  shift (IN)
                         net (fo=0)                   0.000     0.000    shift
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  shift_IBUF_inst/O
                         net (fo=5, routed)           1.388     2.841    shift_IBUF
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     2.965 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.690    out_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.198 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.198    out[3]
    W18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.474ns (63.720%)  route 0.839ns (36.280%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.474     0.693    in_IBUF[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.738 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.103    out_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.313 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.313    out[3]
    W18                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.468ns (62.678%)  route 0.874ns (37.322%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  shift (IN)
                         net (fo=0)                   0.000     0.000    shift
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  shift_IBUF_inst/O
                         net (fo=5, routed)           0.449     0.670    shift_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.715 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.140    out_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.342 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.342    out[1]
    U19                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.543ns (64.688%)  route 0.842ns (35.312%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.420     0.636    in_IBUF[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.049     0.685 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.108    out_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.385 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.385    out[2]
    V19                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            k
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.480ns (60.588%)  route 0.963ns (39.412%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.476     0.706    in_IBUF[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.751 r  k_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.487     1.237    k_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.443 r  k_OBUF_inst/O
                         net (fo=0)                   0.000     2.443    k
    U16                                                               r  k (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.570ns (57.896%)  route 1.142ns (42.104%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.347     0.577    in_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.048     0.625 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.794     1.419    out_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.712 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.712    out[0]
    E19                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





