// Seed: 3493093763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = (1);
  wire id_11;
  wire id_12 = 1;
  assign id_8  = "" ? id_3 : "" ? id_2 : 1;
  assign id_12 = 1;
  uwire id_13 = 1;
  assign id_9 = 1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wor  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  id_31(
      .id_0(1), .id_1(id_8)
  );
  wire id_32;
  module_0(
      id_4, id_24, id_28, id_6, id_9, id_5, id_21, id_14, id_7, id_30
  );
  assign id_3[1] = id_18 - id_21;
  nor (
      id_1,
      id_12,
      id_22,
      id_28,
      id_8,
      id_27,
      id_15,
      id_5,
      id_21,
      id_7,
      id_23,
      id_9,
      id_32,
      id_2,
      id_17,
      id_29,
      id_24,
      id_16,
      id_20,
      id_6,
      id_19,
      id_10,
      id_14,
      id_18,
      id_4,
      id_26,
      id_11,
      id_31,
      id_25
  );
endmodule
