#!/usr/bin/python
# Disable pylint Line too long (=C0301)
# pylint: disable=C0301 

"""
SYSMON.py module 
 Implements the System Monitor interface

History:
    2011-07-08 : JFC : Created from test code in chFPGA.py
    2011-09-08 JFC : Improve display of status screen

Todo:
    2013-02-05: This code should be adapted to support the Kintex 7 XADC
"""
import numpy as np
import logging

from Module import Module_base, BitField

class SYSMON_base(Module_base):
    # Registers
    TEMP_ADDR = 0x00
    TEMP_MIN_ADDR = 0x24
    TEMP_MAX_ADDR = 0x20

    VCCINT_ADDR = 0x01
    VCCINT_MIN_ADDR = 0x25
    VCCINT_MAX_ADDR = 0x21

    VCCAUX_ADDR = 0x02
    VCCAUX_MIN_ADDR = 0x26
    VCCAUX_MAX_ADDR = 0x22

    VAUX_VPVN_ADDR = 0x03
    VAUX_VREFP_ADDR = 0x04
    VAUX_VREFN_ADDR = 0x05


    VAUX_VOLT_ADDR = 0x1C
    VAUX_CURR_ADDR = 0x1D
    
    CONFIG1_ADDR = 0x40
    CONFIG2_ADDR = 0x41
    CONFIG3_ADDR = 0x42
    SEQ_ADC_SEL1_ADDR = 0x48
    SEQ_ADC_SEL2_ADDR = 0x49
    SEQ_ADC_AVG1_ADDR = 0x4A
    SEQ_ADC_AVG2_ADDR = 0x4B
    SEQ_ADC_MODE1_ADDR = 0x4C
    SEQ_ADC_MODE2_ADDR = 0x4D
    SEQ_ADC_ACQTIME1_ADDR = 0x4E
    SEQ_ADC_ACQTIME2_ADDR = 0x4F



    def __init__(self, fpga_instance, base_address, verbose=1):
        self.verbose = verbose
        self.logger = logging.getLogger(__name__)
        fpga = fpga_instance
        self.supported_by_platform = fpga.PLATFORM_ID in [fpga.PLATFORM_ID_ML605, fpga.PLATFORM_ID_KC705, fpga.PLATFORM_ID_MGK7MB_REV0, fpga.PLATFORM_ID_MGK7MB_REV2]
        super(self.__class__, self).__init__(fpga_instance, base_address)
        self._lock() # Prevent accidental addition of attributes (if, for example, a value is assigned to a wrongly-spelled property)


    # def read(self, addr):
    #     """ Reads a 16-bit register of the FPGA system monitor at specified word address 
    #     """
    #     fpga = self.fpga_instance
    #     #fpga.write_bit(fpga.SYSTEM_PORT,fpga.SYSTEM_SYSMON_MODULE,0x00,0,bool(addr>=0x40))
    #     return fpga.read(fpga.SYSTEM_PORT, fpga.SYSTEM_SYSMON_MODULE, 0x200 + 2 * (addr), type=np.dtype('<u2')) # Sysmon data is read LSB first

    # def write(self, addr, data):
    #     """ Writes a 16-bit register of the FPGA system monitor at specified word address 
    #     """
    #     fpga = self.fpga_instance
    #     #fpga.write_bit(fpga.SYSTEM_PORT,fpga.SYSTEM_SYSMON_MODULE,0x00,0,bool(addr>=0x40))
    #     fpga.write(fpga.SYSTEM_PORT, fpga.SYSTEM_SYSMON_MODULE, 0x200 + 2 * (addr), [data & 0xFF, data >> 8]) # Sysmon data is LSB first

    def init(self):
        if self.supported_by_platform:
            self.write_drp(self.CONFIG1_ADDR, 0x0000)
            self.write_drp(self.CONFIG2_ADDR, 0x0000)
            self.write_drp(self.SEQ_ADC_SEL1_ADDR, 0x3F01) # Enable all ADC channels
            self.write_drp(self.SEQ_ADC_SEL2_ADDR, 0xFFFF)
            self.write_drp(self.SEQ_ADC_AVG1_ADDR, 0x3F01) # All averaging
            self.write_drp(self.SEQ_ADC_AVG2_ADDR, 0xFFFF)
            self.write_drp(self.SEQ_ADC_MODE1_ADDR, 0x0000) # All external channels set to single-ended
            self.write_drp(self.SEQ_ADC_MODE2_ADDR, 0x0000)
            self.write_drp(self.SEQ_ADC_ACQTIME1_ADDR, 0x0000) # all set to normal acq time
            self.write_drp(self.SEQ_ADC_ACQTIME2_ADDR, 0x0000)
            self.write_drp(self.CONFIG1_ADDR, 0x3000) # 256 averages
            self.write_drp(self.CONFIG2_ADDR, 0x2000) # Enable ADC channel auto sequencing


    def temperature(self, addr=TEMP_ADDR):
        """ Reads a registers of the FPGA system monitor and convert the result in Celsius """
        lsb = self.read_drp(addr)
        temp = lsb / 64. * 503.975 / 1024. - 273.15
        return temp

    def voltage(self, addr, vref=3.0):
        """ Reads a registers of the FPGA system monitor and convert the result in Volts """
        lsb = self.read_drp(addr)
        volt = lsb / 64.0 * vref / 1024
        return volt
    
    def status(self):
        """
        Displays the Virtex 6 / ML605 System Monitor statistics

        NOTES:
            ADC measurement is always differential (P-N). 
            All external ADC signals acquired in unipolar mode since the differential voltages  are never negative. 0-1 V (differential) corresponds to full range 0-0x3FF.
            VccINT and VccAUX voltages are measured internally. They have a gain of 1/3 before being fed to the ADC.
            VccINT Current: Measures current sense resistor (0.005 ohm) on VP/VN
            12V Current:  Current sense resistor: 0.002 ohm (schematic is wrong, Hardware manual section 22 is right) , Amplifier gain (INA213): 50, Measured on Vaux<12>
            12V Voltage: Measured through a resistor divider (1/24) on Vaux<13>
        """
        #return
        if self.supported_by_platform:
            Vin = self.voltage(self.VAUX_VOLT_ADDR, vref=1.0) * 24
            Iin = self.voltage(self.VAUX_CURR_ADDR, vref=1.0) / (0.002 * 50)
            self.logger.info('--- System Monitor statistics')
            self.logger.info('   Core Temperature:   %5.1f C (%.2f C min, %.1f C max)' % (self.temperature(self.TEMP_ADDR), self.temperature(self.TEMP_MIN_ADDR), self.temperature(self.TEMP_MAX_ADDR)))
            self.logger.info('   VccINT Voltage:     %5.2f V (%.2f V min, %.2f V max)' % (self.voltage(self.VCCINT_ADDR), self.voltage(self.VCCINT_MIN_ADDR), self.voltage(self.VCCINT_MAX_ADDR)))
            self.logger.info('   VccAUX Voltage:     %5.2f V (%.2f V min, %.2f V max)' % (self.voltage(self.VCCAUX_ADDR), self.voltage(self.VCCAUX_MIN_ADDR), self.voltage(self.VCCAUX_MAX_ADDR)))
            if self.fpga.PLATFORM_ID == self.fpga.PLATFORM_ID_ML605:
                self.logger.info('   VccINT Current:     %5.2f A, (ADC input= %.2f mV' % (self.voltage(self.VAUX_VPVN_ADDR, vref=1.0)/0.005, self.voltage(self.VAUX_VPVN_ADDR, vref=1.0) * 1000))
                self.logger.info('   12V Supply Voltage: %5.2f V (ADC input=%.2f V )' % (Vin, self.voltage(self.VAUX_VOLT_ADDR, vref=1.0)))
                self.logger.info('   12V Supply Current: %5.2f A (ADC input=%.2f V )' % (Iin, self.voltage(self.VAUX_CURR_ADDR, vref=1.0)))
                self.logger.info('   12V Power         : %5.2f W ' % (Vin * Iin))
            self.logger.info('   VREFP Voltage:      %5.2f V' % (self.voltage(self.VAUX_VREFP_ADDR)))
            self.logger.info('   VREFN Voltage:      %5.2f V' % (self.voltage(self.VAUX_VREFN_ADDR)))

        else:
            self.logger.debug('SYSMON is not supported on this platform');
