# To learn how to use the output of the declarations below, visit:
# https://github.com/dwhall/minisvd2nim/blob/main/README.md#how-to-access-the-device

import metagenerator

#!fmt: off
declarePeripheral(peripheralName = ITM, baseAddress = 0xE0000000'u32, peripheralDesc = "Instrumentation Macrocell")
declareRegister(peripheralName = ITM, registerName = ITM_CIDR0, addressOffset = 0xFF0'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Component Identification Register 0 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_CIDR0, fieldName = PRMBL_0, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = ITM, registerName = ITM_CIDR1, addressOffset = 0xFF4'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Component Identification Register 1 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_CIDR1, fieldName = CLASS, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component class. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_CIDR1, fieldName = PRMBL_1, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = ITM, registerName = ITM_CIDR2, addressOffset = 0xFF8'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Component Identification Register 2 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_CIDR2, fieldName = PRMBL_2, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = ITM, registerName = ITM_CIDR3, addressOffset = 0xFFC'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Component Identification Register 3 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_CIDR3, fieldName = PRMBL_3, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = ITM, registerName = ITM_DEVARCH, addressOffset = 0xFBC'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Device Architecture Register provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_DEVARCH, fieldName = ARCHITECT, bitOffset = 21, bitWidth = 11, readAccess = true, writeAccess = false, fieldDesc = "Architect. Defines the architect of the component")
declareField(peripheralName = ITM, registerName = ITM_DEVARCH, fieldName = PRESENT, bitOffset = 20, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "DEVARCH Present. Defines that the DEVARCH register is present")
declareField(peripheralName = ITM, registerName = ITM_DEVARCH, fieldName = REVISION, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Revision. Defines the architecture revision of the component")
declareField(peripheralName = ITM, registerName = ITM_DEVARCH, fieldName = ARCHVER, bitOffset = 12, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Architecture Version. Defines the architecture version of the component")
declareField(peripheralName = ITM, registerName = ITM_DEVARCH, fieldName = ARCHPART, bitOffset = 0, bitWidth = 12, readAccess = true, writeAccess = false, fieldDesc = "Architecture Part. Defines the architecture of the component")
declareRegister(peripheralName = ITM, registerName = ITM_DEVTYPE, addressOffset = 0xFCC'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Device Type Register provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_DEVTYPE, fieldName = SUB, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Subtype. Component subtype")
declareField(peripheralName = ITM, registerName = ITM_DEVTYPE, fieldName = MAJOR, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Major type. Component major type")
declareRegister(peripheralName = ITM, registerName = ITM_LAR, addressOffset = 0xFB0'u32, readAccess = false, writeAccess = true, registerDesc = "ITM Software Lock Access Register provides CoreSight Software Lock control for the ITM, see the CoreSight Architecture Specification for details")
declareField(peripheralName = ITM, registerName = ITM_LAR, fieldName = KEY, bitOffset = 0, bitWidth = 32, readAccess = false, writeAccess = true, fieldDesc = "Lock Access control")
declareRegister(peripheralName = ITM, registerName = ITM_LSR, addressOffset = 0xFB4'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Software Lock Status Register provides CoreSight Software Lock status information for the ITM, see the CoreSight Architecture Specification for details")
declareField(peripheralName = ITM, registerName = ITM_LSR, fieldName = nTT, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Not thirty-two bit. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_LSR, fieldName = SLK, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Software Lock status. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_LSR, fieldName = SLI, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Software Lock implemented. See the CoreSight Architecture Specification")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR0, addressOffset = 0xFE0'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 0 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_PIDR0, fieldName = PART_0, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "Part number bits [7:0]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR1, addressOffset = 0xFE4'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 1 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_PIDR1, fieldName = DES_0, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_PIDR1, fieldName = PART_1, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Part number bits [11:8]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR2, addressOffset = 0xFE8'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 2 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_PIDR2, fieldName = REVISION, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Component revision. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_PIDR2, fieldName = JEDEC, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "JEDEC assignee value is used. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_PIDR2, fieldName = DES_1, bitOffset = 0, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR3, addressOffset = 0xFEC'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 3 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_PIDR3, fieldName = REVAND, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "RevAnd. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_PIDR3, fieldName = CMOD, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Customer Modified. See the CoreSight Architecture Specification")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR4, addressOffset = 0xFD0'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 4 provides CoreSight discovery information for the ITM")
declareField(peripheralName = ITM, registerName = ITM_PIDR4, fieldName = SIZE, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "4KB count. See the CoreSight Architecture Specification")
declareField(peripheralName = ITM, registerName = ITM_PIDR4, fieldName = DES_2, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "JEP106 continuation code. See the CoreSight Architecture Specification")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR5, addressOffset = 0xFD4'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 5 provides CoreSight discovery information for the ITM")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR6, addressOffset = 0xFD8'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 6 provides CoreSight discovery information for the ITM")
declareRegister(peripheralName = ITM, registerName = ITM_PIDR7, addressOffset = 0xFDC'u32, readAccess = true, writeAccess = false, registerDesc = "ITM Peripheral Identification Register 7 provides CoreSight discovery information for the ITM")
declareRegister(peripheralName = ITM, registerName = STIM, addressOffset = 0x0'u32, readAccess = true, writeAccess = true, registerDesc = "ITM Stimulus Port Register provides the interface for generating Instrumentation packets")
declareField(peripheralName = ITM, registerName = STIM, fieldName = STIMULUS, bitOffset = 0, bitWidth = 32, readAccess = true, writeAccess = true, fieldDesc = "Stimulus data")
declareField(peripheralName = ITM, registerName = STIM, fieldName = DISABLED, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Disabled. Indicates whether the stimulus port is enabled or disabled")
declareField(peripheralName = ITM, registerName = STIM, fieldName = FIFOREADY, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "FIFO ready. Indicates whether the stimulus port can accept data")
declareRegister(peripheralName = ITM, registerName = ITM_TCR, addressOffset = 0xE80'u32, readAccess = true, writeAccess = true, registerDesc = "ITM Trace Control Register configures and controls transfers through the ITM interface")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = BUSY, bitOffset = 23, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "ITM busy. Indicates whether the ITM is currently processing events")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = TraceBusID, bitOffset = 16, bitWidth = 7, readAccess = true, writeAccess = true, fieldDesc = "Trace bus identity. Identifier for multi-source trace stream formatting")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = GTSFREQ, bitOffset = 10, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "Global timestamp frequency")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = TSPrescale, bitOffset = 8, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "Timestamp prescale. Local timestamp prescaler, used with the trace packet reference clock")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = STALLENA, bitOffset = 5, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Stall enable. Stall the PE to guarantee delivery of Data Trace packets")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = SWOENA, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "SWO enable. Enables asynchronous clocking of the timestamp counter")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = TXENA, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Transmit enable")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = SYNCENA, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Synchronization enable. Enables Synchronization packet transmission for a synchronous TPIU")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = TSENA, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Timestamp enable. Enables Local timestamp generation")
declareField(peripheralName = ITM, registerName = ITM_TCR, fieldName = ITMENA, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "ITM enable. Enables the ITM")
declareDimRegister(peripheralName = ITM, registerName = ITM_TER, addressOffset = 0x00000E00'u32, dim = 7, dimIncrement = 4, readAccess = true, writeAccess = true, registerDesc = "Trace Enable Register provides an individual enable bit for each STIM register")
declareDimField(peripheralName = ITM, registerName = ITM_TER, fieldName = STIMENA, dim = 32, dimIncrement = 1, readAccess = true, writeAccess = true, fieldDesc = "Stimulus enable")
declareRegister(peripheralName = ITM, registerName = ITM_TPR, addressOffset = 0xE40'u32, readAccess = true, writeAccess = true, registerDesc = "ITM Trace Privilege Register controls which stimulus ports can be accessed by unprivileged code")
declareField(peripheralName = ITM, registerName = ITM_TPR, fieldName = PRIVMASK, bitOffset = 0, bitWidth = 32, readAccess = true, writeAccess = true, fieldDesc = "Privilege mask")
