Timing Analyzer report for top
Fri Mar 11 21:29:22 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.8%      ;
;     Processor 3            ;   3.2%      ;
;     Processors 4-6         ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; video_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { video_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 118.62 MHz ; 118.62 MHz      ; clk                                                      ;      ;
; 166.31 MHz ; 166.31 MHz      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk                                                      ; 11.570  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 105.098 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk                                                      ; 0.398 ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.657  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.278 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.570 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.082     ; 8.349      ;
; 11.743 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 8.177      ;
; 11.911 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.082     ; 8.008      ;
; 12.270 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[2] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.085     ; 7.646      ;
; 12.313 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                   ; clk          ; clk         ; 20.000       ; -0.082     ; 7.606      ;
; 12.320 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 7.600      ;
; 12.330 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[2]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.068     ; 7.603      ;
; 12.337 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[5]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.068     ; 7.596      ;
; 12.371 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 7.549      ;
; 12.450 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[3] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.082     ; 7.469      ;
; 12.486 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.434      ;
; 12.514 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_WAIT                                                               ; clk          ; clk         ; 20.000       ; -0.082     ; 7.405      ;
; 12.518 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_READ                                                               ; clk          ; clk         ; 20.000       ; -0.082     ; 7.401      ;
; 12.536 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[3]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.068     ; 7.397      ;
; 12.581 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 7.339      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.597 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.323      ;
; 12.603 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.082     ; 7.316      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.634 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.286      ;
; 12.654 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                   ; clk          ; clk         ; 20.000       ; -0.082     ; 7.265      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.660 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.260      ;
; 12.670 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[4]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.068     ; 7.263      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.670 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.250      ;
; 12.687 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_WAIT                                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 7.233      ;
; 12.691 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_READ                                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 7.229      ;
; 12.701 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.082     ; 7.218      ;
; 12.727 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                ; clk          ; clk         ; 20.000       ; -0.074     ; 7.200      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
; 12.753 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.081     ; 7.167      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 105.098 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 6.320      ;
; 105.109 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.270      ; 6.320      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.152 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.876      ;
; 105.153 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.269      ; 6.275      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.159 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.869      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.198 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.830      ;
; 105.243 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.256      ; 6.172      ;
; 105.254 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 6.172      ;
; 105.298 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 6.127      ;
; 105.317 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.256      ; 6.098      ;
; 105.328 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 6.098      ;
; 105.372 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 6.053      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.443 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.585      ;
; 105.452 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.256      ; 5.963      ;
; 105.463 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 5.963      ;
; 105.491 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 5.926      ;
; 105.499 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.256      ; 5.916      ;
; 105.507 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 5.918      ;
; 105.510 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.267      ; 5.916      ;
; 105.546 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 5.872      ;
; 105.554 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 5.871      ;
; 105.557 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.270      ; 5.872      ;
; 105.564 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.266      ; 5.861      ;
; 105.601 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.269      ; 5.827      ;
; 105.606 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.428      ;
; 105.613 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.421      ;
; 105.636 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.255      ; 5.778      ;
; 105.652 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.382      ;
; 105.659 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.239      ; 5.739      ;
; 105.677 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.351      ;
; 105.684 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.344      ;
; 105.688 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 5.730      ;
; 105.699 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.270      ; 5.730      ;
; 105.709 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 5.713      ;
; 105.710 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.255      ; 5.704      ;
; 105.723 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.305      ;
; 105.743 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.269      ; 5.685      ;
; 105.783 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 5.639      ;
; 105.804 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.236      ; 5.591      ;
; 105.823 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 5.595      ;
; 105.834 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.270      ; 5.595      ;
; 105.845 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.255      ; 5.569      ;
; 105.878 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.269      ; 5.550      ;
; 105.878 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.236      ; 5.517      ;
; 105.887 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.147      ;
; 105.892 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.255      ; 5.522      ;
; 105.900 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.260      ; 5.519      ;
; 105.918 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.259      ; 5.500      ;
; 105.918 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 5.504      ;
; 105.929 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.270      ; 5.500      ;
; 105.937 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.253      ; 5.475      ;
; 105.939 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.258      ; 5.478      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.940 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.088      ;
; 105.965 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.263      ; 5.457      ;
; 105.968 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.084     ; 5.060      ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.138      ;
; 0.407 ; uart_rx:uart_rx_inst|rx_data_r[0]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.147      ;
; 0.407 ; uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.147      ;
; 0.412 ; uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.152      ;
; 0.430 ; flash_ctrl:flash_ctrl_m0|data_out_addr[5]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.477      ; 1.161      ;
; 0.435 ; flash_ctrl:flash_ctrl_m0|data_out_addr[1]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.477      ; 1.166      ;
; 0.437 ; uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.177      ;
; 0.441 ; uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.181      ;
; 0.442 ; uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.486      ; 1.182      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                                   ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                       ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                                  ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                                  ; flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                                ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                                                         ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                          ; flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                          ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                          ; flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                        ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                         ; flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                                 ; flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                                  ; flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                          ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                           ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                            ; uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_STOP                                                                                                                            ; uart_rx:uart_rx_inst|state.S_STOP                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                        ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_inst|state.S_START                                                                                                                           ; uart_rx:uart_rx_inst|state.S_START                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.484      ; 1.192      ;
; 0.454 ; flash_ctrl:flash_ctrl_m0|data_out_addr[6]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.477      ; 1.185      ;
; 0.454 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.469 ; flash_ctrl:flash_ctrl_m0|data_out[4]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.485      ; 1.208      ;
; 0.484 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[0] ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.776      ;
; 0.491 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|wr_ack_d0                                                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.785      ;
; 0.494 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.470      ; 1.218      ;
; 0.497 ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.488      ; 1.239      ;
; 0.499 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[0]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[1]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[1]                                              ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[6]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[2]                                              ; flash_ctrl:flash_ctrl_m0|data_out[2]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[5]                                              ; flash_ctrl:flash_ctrl_m0|data_out[5]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[0]                                              ; flash_ctrl:flash_ctrl_m0|data_out[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[7]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[7]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; flash_ctrl:flash_ctrl_m0|data_out[0]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.475      ; 1.233      ;
; 0.506 ; uart_rx:uart_rx_inst|state.S_START                                                                                                                           ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.799      ;
; 0.508 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[3]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[5]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[1]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[1]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.469      ; 1.232      ;
; 0.509 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CS_LOW                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; uart_rx:uart_rx_inst|state.S_DATA                                                                                                                            ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[6]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_timing:vga_timing_m0|v_active        ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:vga_timing_m0|h_active        ; vga_timing:vga_timing_m0|h_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:vga_timing_m0|vs_reg          ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:vga_timing_m0|hs_reg          ; vga_timing:vga_timing_m0|hs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:vga_timing_m0|active_y[1]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.500 ; vga_timing:vga_timing_m0|hs_reg_d0       ; lcd_hs~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; vga_timing:vga_timing_m0|vs_reg          ; vga_timing:vga_timing_m0|vs_reg_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; vga_timing:vga_timing_m0|hs_reg          ; vga_timing:vga_timing_m0|hs_reg_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.566 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.221      ;
; 0.585 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.240      ;
; 0.641 ; vga_timing:vga_timing_m0|v_active        ; vga_timing:vga_timing_m0|video_active_d0                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.692 ; vga_timing:vga_timing_m0|h_cnt[11]       ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.701 ; vga_timing:vga_timing_m0|vs_reg_d0       ; lcd_vs~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; vga_timing:vga_timing_m0|h_cnt[11]       ; vga_timing:vga_timing_m0|active_x[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.726 ; vga_timing:vga_timing_m0|video_active_d0 ; lcd_de~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.762 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[9]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; vga_timing:vga_timing_m0|v_cnt[11]       ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_timing:vga_timing_m0|v_cnt[5]        ; vga_timing:vga_timing_m0|v_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_timing:vga_timing_m0|h_cnt[1]        ; vga_timing:vga_timing_m0|h_cnt[1]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|h_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|h_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; vga_timing:vga_timing_m0|v_cnt[10]       ; vga_timing:vga_timing_m0|v_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_timing:vga_timing_m0|v_cnt[6]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.787 ; vga_timing:vga_timing_m0|v_cnt[0]        ; vga_timing:vga_timing_m0|v_cnt[0]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.799 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.474      ;
; 0.807 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.482      ;
; 0.821 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.475      ;
; 0.849 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.504      ;
; 0.859 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.513      ;
; 0.859 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.519      ;
; 0.869 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.529      ;
; 0.874 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.549      ;
; 0.875 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.536      ;
; 0.896 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.556      ;
; 0.898 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.553      ;
; 0.900 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.575      ;
; 0.901 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.555      ;
; 0.902 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.557      ;
; 0.902 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.563      ;
; 0.903 ; vga_timing:vga_timing_m0|active_x[3]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.557      ;
; 0.908 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.569      ;
; 0.909 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.564      ;
; 0.911 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.565      ;
; 0.919 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.573      ;
; 0.930 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.584      ;
; 0.939 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.593      ;
; 0.940 ; vga_timing:vga_timing_m0|v_cnt[7]        ; vga_timing:vga_timing_m0|v_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.233      ;
; 0.979 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|active_x[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.271      ;
; 0.990 ; vga_timing:vga_timing_m0|v_cnt[1]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.286      ;
; 1.003 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.657      ;
; 1.026 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|active_x[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.318      ;
; 1.027 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|active_x[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.319      ;
; 1.030 ; vga_timing:vga_timing_m0|h_active        ; vga_timing:vga_timing_m0|video_active_d0                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.327      ;
; 1.058 ; vga_timing:vga_timing_m0|v_cnt[3]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.354      ;
; 1.080 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.760      ;
; 1.096 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a7~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.769      ;
; 1.117 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_timing:vga_timing_m0|v_cnt[5]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.122 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.790      ;
; 1.123 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.790      ;
; 1.125 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vga_timing:vga_timing_m0|h_cnt[0]        ; vga_timing:vga_timing_m0|h_cnt[1]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; vga_timing:vga_timing_m0|v_cnt[10]       ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; vga_timing:vga_timing_m0|v_cnt[6]        ; vga_timing:vga_timing_m0|v_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.130 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a7~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.803      ;
; 1.133 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.779      ;
; 1.134 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.150 ; vga_timing:vga_timing_m0|v_cnt[4]        ; vga_timing:vga_timing_m0|v_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.158 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.825      ;
; 1.159 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|h_cnt[9]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.159 ; vga_timing:vga_timing_m0|v_cnt[4]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.162 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|h_cnt[3]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.455      ;
; 1.163 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|h_cnt[2]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.456      ;
; 1.166 ; vga_timing:vga_timing_m0|h_cnt[0]        ; vga_timing:vga_timing_m0|h_cnt[0]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.181 ; vga_timing:vga_timing_m0|active_x[3]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.849      ;
; 1.189 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.855      ;
; 1.192 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.846      ;
; 1.194 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|active_x[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.486      ;
; 1.206 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|active_x[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.498      ;
; 1.209 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|active_x[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.501      ;
; 1.210 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.865      ;
; 1.210 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|active_x[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.502      ;
; 1.212 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.867      ;
; 1.213 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|active_x[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.505      ;
; 1.223 ; vga_timing:vga_timing_m0|h_cnt[1]        ; vga_timing:vga_timing_m0|active_x[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.224 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.870      ;
; 1.230 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|active_x[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 72.752 ns




+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 125.91 MHz ; 125.91 MHz      ; clk                                                      ;      ;
; 181.09 MHz ; 181.09 MHz      ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk                                                      ; 12.058  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 105.589 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk                                                      ; 0.384 ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.668  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.274 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.058 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.074     ; 7.870      ;
; 12.323 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.072     ; 7.607      ;
; 12.377 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.074     ; 7.551      ;
; 12.693 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[2]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.063     ; 7.246      ;
; 12.698 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[5]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.063     ; 7.241      ;
; 12.703 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[2] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.078     ; 7.221      ;
; 12.758 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                   ; clk          ; clk         ; 20.000       ; -0.074     ; 7.170      ;
; 12.806 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.072     ; 7.124      ;
; 12.846 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.072     ; 7.084      ;
; 12.865 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[3] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.074     ; 7.063      ;
; 12.867 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[3]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.063     ; 7.072      ;
; 12.942 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_WAIT                                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 6.986      ;
; 12.952 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_READ                                                               ; clk          ; clk         ; 20.000       ; -0.074     ; 6.976      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.974 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.956      ;
; 12.992 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[4]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3] ; clk          ; clk         ; 20.000       ; -0.063     ; 6.947      ;
; 13.023 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.907      ;
; 13.031 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.072     ; 6.899      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.064 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.866      ;
; 13.077 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                   ; clk          ; clk         ; 20.000       ; -0.074     ; 6.851      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.082 ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.848      ;
; 13.086 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                 ; clk          ; clk         ; 20.000       ; -0.075     ; 6.841      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.090 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.840      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.091 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 6.839      ;
; 13.106 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.824      ;
; 13.106 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.072     ; 6.824      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 105.589 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.230      ; 5.791      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.597 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.438      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.600 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.435      ;
; 105.610 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 5.780      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.633 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.402      ;
; 105.642 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.238      ; 5.746      ;
; 105.706 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 5.669      ;
; 105.721 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 5.654      ;
; 105.727 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.235      ; 5.658      ;
; 105.742 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.235      ; 5.643      ;
; 105.759 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.233      ; 5.624      ;
; 105.774 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.233      ; 5.609      ;
; 105.797 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 5.578      ;
; 105.818 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.235      ; 5.567      ;
; 105.850 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.233      ; 5.533      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.867 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.168      ;
; 105.930 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 5.445      ;
; 105.951 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.235      ; 5.434      ;
; 105.970 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.230      ; 5.410      ;
; 105.974 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.228      ; 5.404      ;
; 105.983 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.233      ; 5.400      ;
; 105.991 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 5.399      ;
; 106.006 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.035      ;
; 106.010 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.031      ;
; 106.023 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.238      ; 5.365      ;
; 106.025 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 5.016      ;
; 106.033 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.236      ; 5.353      ;
; 106.065 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.230      ; 5.315      ;
; 106.083 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.952      ;
; 106.086 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 5.304      ;
; 106.086 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.949      ;
; 106.091 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 5.282      ;
; 106.106 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 5.267      ;
; 106.118 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.238      ; 5.270      ;
; 106.119 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.916      ;
; 106.137 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.211      ; 5.224      ;
; 106.150 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.231      ; 5.231      ;
; 106.165 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.231      ; 5.216      ;
; 106.182 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 5.191      ;
; 106.191 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.230      ; 5.189      ;
; 106.209 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.832      ;
; 106.212 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 5.178      ;
; 106.241 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.231      ; 5.140      ;
; 106.244 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.238      ; 5.144      ;
; 106.254 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.206      ; 5.102      ;
; 106.269 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.206      ; 5.087      ;
; 106.272 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.218      ; 5.096      ;
; 106.291 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.225      ; 5.084      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.299 ; vga_timing:vga_timing_m0|v_cnt[6]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.736      ;
; 106.300 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.230      ; 5.080      ;
; 106.301 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.221      ; 5.070      ;
; 106.308 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 5.065      ;
; 106.315 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.223      ; 5.058      ;
; 106.321 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.240      ; 5.069      ;
; 106.328 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.219      ; 5.041      ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.044      ;
; 0.393 ; uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.053      ;
; 0.394 ; uart_rx:uart_rx_inst|rx_data_r[0]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.054      ;
; 0.399 ; uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.059      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                                                         ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                          ; flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                        ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                         ; flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                                 ; flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                                   ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                       ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                                  ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                           ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                            ; uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|state.S_STOP                                                                                                                            ; uart_rx:uart_rx_inst|state.S_STOP                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                        ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|state.S_START                                                                                                                           ; uart_rx:uart_rx_inst|state.S_START                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                                  ; flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                                ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                          ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                          ; flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                                  ; flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                          ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; flash_ctrl:flash_ctrl_m0|data_out_addr[5]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.058      ;
; 0.411 ; flash_ctrl:flash_ctrl_m0|data_out_addr[1]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.064      ;
; 0.416 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.420 ; uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.080      ;
; 0.421 ; uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.081      ;
; 0.424 ; uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.084      ;
; 0.426 ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.430      ; 1.086      ;
; 0.426 ; flash_ctrl:flash_ctrl_m0|data_out_addr[6]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.423      ; 1.079      ;
; 0.445 ; flash_ctrl:flash_ctrl_m0|data_out[4]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.430      ; 1.105      ;
; 0.448 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[0] ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.715      ;
; 0.457 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|wr_ack_d0                                                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.725      ;
; 0.465 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.418      ; 1.113      ;
; 0.469 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[0]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[1]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.431      ; 1.130      ;
; 0.469 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[1]                                              ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; uart_rx:uart_rx_inst|state.S_DATA                                                                                                                            ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[6]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[2]                                              ; flash_ctrl:flash_ctrl_m0|data_out[2]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[5]                                              ; flash_ctrl:flash_ctrl_m0|data_out[5]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_CS_LOW                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[0]                                              ; flash_ctrl:flash_ctrl_m0|data_out[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[7]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[7]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; uart_rx:uart_rx_inst|state.S_START                                                                                                                           ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.742      ;
; 0.476 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[3]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; flash_ctrl:flash_ctrl_m0|data_out[0]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.419      ; 1.126      ;
; 0.477 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[5]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|size[0]                                                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_size[1]                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[6]                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[4]                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_timing:vga_timing_m0|v_active        ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:vga_timing_m0|h_active        ; vga_timing:vga_timing_m0|h_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:vga_timing_m0|vs_reg          ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:vga_timing_m0|hs_reg          ; vga_timing:vga_timing_m0|hs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:vga_timing_m0|active_y[1]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; vga_timing:vga_timing_m0|hs_reg_d0       ; lcd_hs~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; vga_timing:vga_timing_m0|vs_reg          ; vga_timing:vga_timing_m0|vs_reg_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; vga_timing:vga_timing_m0|hs_reg          ; vga_timing:vga_timing_m0|hs_reg_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.528 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.112      ;
; 0.545 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.129      ;
; 0.598 ; vga_timing:vga_timing_m0|v_active        ; vga_timing:vga_timing_m0|video_active_d0                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.629 ; vga_timing:vga_timing_m0|h_cnt[11]       ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.637 ; vga_timing:vga_timing_m0|h_cnt[11]       ; vga_timing:vga_timing_m0|active_x[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.904      ;
; 0.647 ; vga_timing:vga_timing_m0|vs_reg_d0       ; lcd_vs~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.669 ; vga_timing:vga_timing_m0|video_active_d0 ; lcd_de~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.937      ;
; 0.705 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[9]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; vga_timing:vga_timing_m0|v_cnt[11]       ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_timing:vga_timing_m0|v_cnt[5]        ; vga_timing:vga_timing_m0|v_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vga_timing:vga_timing_m0|h_cnt[1]        ; vga_timing:vga_timing_m0|h_cnt[1]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|h_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|h_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; vga_timing:vga_timing_m0|v_cnt[10]       ; vga_timing:vga_timing_m0|v_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_timing:vga_timing_m0|v_cnt[6]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.734 ; vga_timing:vga_timing_m0|v_cnt[0]        ; vga_timing:vga_timing_m0|v_cnt[0]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.337      ;
; 0.742 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.342      ;
; 0.754 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.337      ;
; 0.784 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.368      ;
; 0.790 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.376      ;
; 0.793 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.376      ;
; 0.799 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.385      ;
; 0.804 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.392      ;
; 0.809 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.409      ;
; 0.822 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.408      ;
; 0.828 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.412      ;
; 0.829 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.411      ;
; 0.829 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.417      ;
; 0.831 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.411      ;
; 0.833 ; vga_timing:vga_timing_m0|active_x[3]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.415      ;
; 0.833 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.421      ;
; 0.834 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.434      ;
; 0.837 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.420      ;
; 0.839 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.419      ;
; 0.848 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.430      ;
; 0.855 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.437      ;
; 0.863 ; vga_timing:vga_timing_m0|v_cnt[7]        ; vga_timing:vga_timing_m0|v_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.131      ;
; 0.865 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.447      ;
; 0.894 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|active_x[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.161      ;
; 0.903 ; vga_timing:vga_timing_m0|v_cnt[1]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.172      ;
; 0.915 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|active_x[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.182      ;
; 0.915 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|active_x[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.182      ;
; 0.917 ; vga_timing:vga_timing_m0|h_active        ; vga_timing:vga_timing_m0|video_active_d0                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.187      ;
; 0.919 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.502      ;
; 0.948 ; vga_timing:vga_timing_m0|v_cnt[3]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.217      ;
; 0.986 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.590      ;
; 1.001 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a7~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.598      ;
; 1.025 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.619      ;
; 1.026 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.619      ;
; 1.027 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; vga_timing:vga_timing_m0|v_cnt[10]       ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; vga_timing:vga_timing_m0|h_cnt[0]        ; vga_timing:vga_timing_m0|h_cnt[1]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; vga_timing:vga_timing_m0|v_cnt[6]        ; vga_timing:vga_timing_m0|v_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a7~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.629      ;
; 1.032 ; vga_timing:vga_timing_m0|v_cnt[5]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.039 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.612      ;
; 1.042 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.051 ; vga_timing:vga_timing_m0|v_cnt[4]        ; vga_timing:vga_timing_m0|v_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.059 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.652      ;
; 1.061 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|active_x[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.067 ; vga_timing:vga_timing_m0|v_cnt[4]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.335      ;
; 1.069 ; vga_timing:vga_timing_m0|active_x[3]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.663      ;
; 1.069 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|h_cnt[9]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.336      ;
; 1.070 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|active_x[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.072 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|active_x[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.339      ;
; 1.074 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|h_cnt[2]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
; 1.075 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|active_x[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.076 ; vga_timing:vga_timing_m0|h_cnt[0]        ; vga_timing:vga_timing_m0|h_cnt[0]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.343      ;
; 1.076 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|h_cnt[3]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.343      ;
; 1.081 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|active_x[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.085 ; vga_timing:vga_timing_m0|h_cnt[1]        ; vga_timing:vga_timing_m0|active_x[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.352      ;
; 1.086 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.678      ;
; 1.088 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|active_x[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.090 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.672      ;
; 1.108 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.692      ;
; 1.110 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.690      ;
; 1.121 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 73.222 ns




+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk                                                      ; 16.133  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 108.382 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk                                                      ; 0.129 ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.370  ; 0.000         ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.290 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.133 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.820      ;
; 16.316 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.638      ;
; 16.472 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                      ; clk          ; clk         ; 20.000       ; -0.034     ; 3.481      ;
; 16.531 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.422      ;
; 16.550 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_WAIT                                                                                  ; clk          ; clk         ; 20.000       ; -0.034     ; 3.403      ;
; 16.575 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_READ                                                                                  ; clk          ; clk         ; 20.000       ; -0.034     ; 3.378      ;
; 16.620 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.334      ;
; 16.641 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[5]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3]                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.312      ;
; 16.642 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[2]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3]                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.311      ;
; 16.643 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[3] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.310      ;
; 16.649 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.305      ;
; 16.655 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                      ; clk          ; clk         ; 20.000       ; -0.033     ; 3.299      ;
; 16.679 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                   ; clk          ; clk         ; 20.000       ; -0.029     ; 3.279      ;
; 16.686 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1] ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                  ; clk          ; clk         ; 20.000       ; -0.029     ; 3.272      ;
; 16.690 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[2] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.036     ; 3.261      ;
; 16.728 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[3]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3]                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.225      ;
; 16.733 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_WAIT                                                                                  ; clk          ; clk         ; 20.000       ; -0.033     ; 3.221      ;
; 16.744 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.033     ; 3.210      ;
; 16.749 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.204      ;
; 16.758 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0] ; flash_ctrl:flash_ctrl_m0|state.S_READ                                                                                  ; clk          ; clk         ; 20.000       ; -0.033     ; 3.196      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.772 ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.179      ;
; 16.785 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|byte_cnt[4]                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|send_data[3]                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.168      ;
; 16.798 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5] ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                    ; clk          ; clk         ; 20.000       ; -0.034     ; 3.155      ;
; 16.801 ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                              ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|rdemp_eq_comp_msb_aeb ; clk          ; clk         ; 20.000       ; -0.030     ; 3.156      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.808 ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.143      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.828 ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.123      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[12]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[13]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.829 ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                              ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.122      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[8]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[9]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[0]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[1]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[2]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[3]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[4]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[5]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[6]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[7]                                                                                      ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[11]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[10]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
; 16.842 ; uart_rx:uart_rx_inst|cycle_cnt[14]                                                                                             ; uart_rx:uart_rx_inst|cycle_cnt[15]                                                                                     ; clk          ; clk         ; 20.000       ; -0.036     ; 3.109      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 108.382 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.860      ;
; 108.389 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 2.859      ;
; 108.409 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 2.838      ;
; 108.444 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.116      ; 2.792      ;
; 108.451 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.791      ;
; 108.471 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.770      ;
; 108.481 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.116      ; 2.755      ;
; 108.488 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.754      ;
; 108.508 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.733      ;
; 108.540 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.116      ; 2.696      ;
; 108.547 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.695      ;
; 108.567 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.674      ;
; 108.570 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.116      ; 2.666      ;
; 108.574 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.667      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.574 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.483      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.575 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.482      ;
; 108.577 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.665      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.588 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.469      ;
; 108.596 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.646      ;
; 108.597 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.125      ; 2.648      ;
; 108.597 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.644      ;
; 108.603 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 2.645      ;
; 108.623 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 2.624      ;
; 108.636 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.599      ;
; 108.659 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 2.580      ;
; 108.667 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.575      ;
; 108.673 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.562      ;
; 108.674 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 2.574      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.679 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|active_y[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.378      ;
; 108.694 ; vga_timing:vga_timing_m0|active_y[1]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 2.553      ;
; 108.696 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 2.543      ;
; 108.719 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.344      ;
; 108.720 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.343      ;
; 108.723 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.518      ;
; 108.724 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.112      ; 2.508      ;
; 108.732 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.503      ;
; 108.733 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.330      ;
; 108.737 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.505      ;
; 108.744 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 2.504      ;
; 108.755 ; vga_timing:vga_timing_m0|active_x[10] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 2.484      ;
; 108.762 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.473      ;
; 108.764 ; vga_timing:vga_timing_m0|active_y[3]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 2.483      ;
; 108.775 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.467      ;
; 108.776 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.123      ; 2.467      ;
; 108.782 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 2.466      ;
; 108.785 ; vga_timing:vga_timing_m0|active_x[11] ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.119      ; 2.454      ;
; 108.785 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.450      ;
; 108.786 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.106      ; 2.440      ;
; 108.787 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.448      ;
; 108.788 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.121      ; 2.453      ;
; 108.796 ; vga_timing:vga_timing_m0|v_cnt[11]    ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.261      ;
; 108.797 ; vga_timing:vga_timing_m0|v_cnt[10]    ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.260      ;
; 108.798 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.118      ; 2.440      ;
; 108.802 ; vga_timing:vga_timing_m0|active_y[6]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a10~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.127      ; 2.445      ;
; 108.803 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.120      ; 2.437      ;
; 108.806 ; vga_timing:vga_timing_m0|v_cnt[7]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 2.251      ;
; 108.811 ; vga_timing:vga_timing_m0|active_y[4]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.125      ; 2.434      ;
; 108.820 ; vga_timing:vga_timing_m0|active_y[2]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.117      ; 2.417      ;
; 108.820 ; vga_timing:vga_timing_m0|active_y[5]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.122      ; 2.422      ;
; 108.822 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.115      ; 2.413      ;
; 108.823 ; vga_timing:vga_timing_m0|active_x[8]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.106      ; 2.403      ;
; 108.824 ; vga_timing:vga_timing_m0|v_cnt[9]     ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.239      ;
; 108.827 ; vga_timing:vga_timing_m0|active_y[5]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.128      ; 2.421      ;
; 108.838 ; vga_timing:vga_timing_m0|active_x[9]  ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.117      ; 2.399      ;
+---------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.460      ;
; 0.135 ; uart_rx:uart_rx_inst|rx_data_r[0]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.466      ;
; 0.140 ; uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.471      ;
; 0.142 ; uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.473      ;
; 0.146 ; uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; flash_ctrl:flash_ctrl_m0|data_out_addr[5]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_av61:fifo_ram|ram_block9a0~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.226      ; 0.478      ;
; 0.154 ; flash_ctrl:flash_ctrl_m0|data_out_addr[1]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.480      ;
; 0.159 ; flash_ctrl:flash_ctrl_m0|data_out_addr[6]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.222      ; 0.485      ;
; 0.163 ; flash_ctrl:flash_ctrl_m0|data_out[4]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.226      ; 0.493      ;
; 0.167 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.219      ; 0.490      ;
; 0.171 ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.226      ; 0.501      ;
; 0.176 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.212      ; 0.492      ;
; 0.180 ; flash_ctrl:flash_ctrl_m0|data_out_addr[4]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.215      ; 0.499      ;
; 0.181 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.218      ; 0.503      ;
; 0.182 ; flash_ctrl:flash_ctrl_m0|data_out[0]                                                                                                                         ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a8~porta_datain_reg0                                         ; clk          ; clk         ; 0.000        ; 0.219      ; 0.505      ;
; 0.185 ; flash_ctrl:flash_ctrl_m0|data_out_addr[1]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.221      ; 0.510      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                                ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|CS_reg                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                          ; flash_ctrl:flash_ctrl_m0|state.S_PP                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                          ; flash_ctrl:flash_ctrl_m0|state.S_SE                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                                  ; flash_ctrl:flash_ctrl_m0|flash_sector_erase                                                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state_reg[0]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_CK_STATE                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                          ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                                   ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_WRITE_BYTES                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                       ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                                  ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.IDLE                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                            ; flash_ctrl:flash_ctrl_m0|fifo_req                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                                  ; flash_ctrl:flash_ctrl_m0|flash_read_addr[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|state.S_READ_BYTES                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                    ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|DCLK_reg                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                              ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                                                         ; flash_ctrl:flash_ctrl_m0|data_out_en                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                          ; flash_ctrl:flash_ctrl_m0|flash_read                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_READ                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_WREN                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                        ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|state.S_IDLE                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                        ; flash_ctrl:flash_ctrl_m0|state.S_IDLE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                         ; flash_ctrl:flash_ctrl_m0|flash_write                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                                 ; flash_ctrl:flash_ctrl_m0|flash_write_addr[0]                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                             ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|state.DCLK_IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                           ; uart_rx:uart_rx_inst|rx_data_valid                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                            ; uart_rx:uart_rx_inst|state.S_IDLE                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_STOP                                                                                                                            ; uart_rx:uart_rx_inst|state.S_STOP                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                        ; uart_rx:uart_rx_inst|state.S_REC_BYTE                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|state.S_START                                                                                                                           ; uart_rx:uart_rx_inst|state.S_START                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; flash_ctrl:flash_ctrl_m0|data_out_addr[12]                                                                                                                   ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~porta_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.217      ; 0.510      ;
; 0.192 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[0]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MOSI_shift[1]                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[1]                                              ; flash_ctrl:flash_ctrl_m0|data_out[1]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; flash_ctrl:flash_ctrl_m0|data_out_addr[1]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~porta_address_reg0                                       ; clk          ; clk         ; 0.000        ; 0.220      ; 0.517      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[1]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[2]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[3]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[4]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[5]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[5]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[6]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[6]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_bits[7]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data_r[7]                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[0]                                              ; flash_ctrl:flash_ctrl_m0|data_out[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[2]                                              ; flash_ctrl:flash_ctrl_m0|data_out[2]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[7]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[7]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0|flash_read_data_out[5]                                              ; flash_ctrl:flash_ctrl_m0|data_out[5]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[0] ; flash_ctrl:flash_ctrl_m0|fifo1024:fifo1024_m0|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; flash_ctrl:flash_ctrl_m0|data_out_addr[1]                                                                                                                    ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~porta_address_reg0                                        ; clk          ; clk         ; 0.000        ; 0.218      ; 0.518      ;
; 0.197 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[6]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[5]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[5]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_master:spi_master_m0|MISO_shift[3]                                                               ; flash_ctrl:flash_ctrl_m0|spi_flash_top:spi_flash_top_m0|spi_flash_cmd:spi_flash_cmd_m0|data_out[3]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'video_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; vga_timing:vga_timing_m0|v_active        ; vga_timing:vga_timing_m0|v_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:vga_timing_m0|h_active        ; vga_timing:vga_timing_m0|h_active                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:vga_timing_m0|vs_reg          ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:vga_timing_m0|hs_reg          ; vga_timing:vga_timing_m0|hs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:vga_timing_m0|active_y[1]     ; vga_timing:vga_timing_m0|active_y[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; vga_timing:vga_timing_m0|vs_reg          ; vga_timing:vga_timing_m0|vs_reg_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_timing:vga_timing_m0|hs_reg_d0       ; lcd_hs~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; vga_timing:vga_timing_m0|hs_reg          ; vga_timing:vga_timing_m0|hs_reg_d0                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.215 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.503      ;
; 0.218 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a14~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.506      ;
; 0.253 ; vga_timing:vga_timing_m0|v_active        ; vga_timing:vga_timing_m0|video_active_d0                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.267 ; vga_timing:vga_timing_m0|h_cnt[11]       ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; vga_timing:vga_timing_m0|vs_reg_d0       ; lcd_vs~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; vga_timing:vga_timing_m0|h_cnt[11]       ; vga_timing:vga_timing_m0|active_x[11]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.281 ; vga_timing:vga_timing_m0|video_active_d0 ; lcd_de~reg0                                                                                                        ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.304 ; vga_timing:vga_timing_m0|v_cnt[11]       ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[9]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|h_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|h_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_timing:vga_timing_m0|h_cnt[1]        ; vga_timing:vga_timing_m0|h_cnt[1]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vga_timing:vga_timing_m0|v_cnt[5]        ; vga_timing:vga_timing_m0|v_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_timing:vga_timing_m0|v_cnt[10]       ; vga_timing:vga_timing_m0|v_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_timing:vga_timing_m0|v_cnt[6]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.314 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.609      ;
; 0.318 ; vga_timing:vga_timing_m0|v_cnt[0]        ; vga_timing:vga_timing_m0|v_cnt[0]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.615      ;
; 0.326 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.613      ;
; 0.342 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.632      ;
; 0.343 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.633      ;
; 0.348 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.636      ;
; 0.354 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.645      ;
; 0.358 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a13~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.648      ;
; 0.359 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.646      ;
; 0.361 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.652      ;
; 0.362 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a5~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.653      ;
; 0.364 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.650      ;
; 0.365 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.649      ;
; 0.366 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.661      ;
; 0.367 ; vga_timing:vga_timing_m0|v_cnt[7]        ; vga_timing:vga_timing_m0|v_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.372 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.658      ;
; 0.374 ; vga_timing:vga_timing_m0|active_x[4]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.661      ;
; 0.374 ; vga_timing:vga_timing_m0|active_x[3]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.660      ;
; 0.378 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.666      ;
; 0.378 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a11~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.673      ;
; 0.378 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.662      ;
; 0.381 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.667      ;
; 0.382 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.668      ;
; 0.382 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|active_x[7]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.393 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|active_x[10]                                                                              ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.513      ;
; 0.393 ; vga_timing:vga_timing_m0|v_cnt[1]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.514      ;
; 0.394 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|active_x[8]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.409 ; vga_timing:vga_timing_m0|h_active        ; vga_timing:vga_timing_m0|video_active_d0                                                                           ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.530      ;
; 0.410 ; vga_timing:vga_timing_m0|v_cnt[3]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.531      ;
; 0.413 ; vga_timing:vga_timing_m0|active_x[2]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a4~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.700      ;
; 0.452 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a2~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.750      ;
; 0.453 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vga_timing:vga_timing_m0|h_cnt[7]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_timing:vga_timing_m0|v_cnt[9]        ; vga_timing:vga_timing_m0|v_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a7~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.747      ;
; 0.455 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|h_cnt[9]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga_timing:vga_timing_m0|v_cnt[5]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|h_cnt[2]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|h_cnt[3]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.463 ; vga_timing:vga_timing_m0|h_cnt[10]       ; vga_timing:vga_timing_m0|h_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_timing:vga_timing_m0|h_cnt[0]        ; vga_timing:vga_timing_m0|h_cnt[1]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; vga_timing:vga_timing_m0|v_cnt[10]       ; vga_timing:vga_timing_m0|v_cnt[11]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga_timing:vga_timing_m0|v_cnt[6]        ; vga_timing:vga_timing_m0|v_cnt[7]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; vga_timing:vga_timing_m0|h_cnt[8]        ; vga_timing:vga_timing_m0|h_cnt[10]                                                                                 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|h_cnt[8]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|h_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|h_cnt[4]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.472 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a7~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.764      ;
; 0.472 ; vga_timing:vga_timing_m0|h_cnt[4]        ; vga_timing:vga_timing_m0|active_x[4]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.765      ;
; 0.473 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.765      ;
; 0.473 ; vga_timing:vga_timing_m0|h_cnt[6]        ; vga_timing:vga_timing_m0|active_x[6]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; vga_timing:vga_timing_m0|h_cnt[5]        ; vga_timing:vga_timing_m0|active_x[5]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; vga_timing:vga_timing_m0|active_x[5]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a9~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.757      ;
; 0.478 ; vga_timing:vga_timing_m0|h_cnt[0]        ; vga_timing:vga_timing_m0|h_cnt[0]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; vga_timing:vga_timing_m0|v_cnt[4]        ; vga_timing:vga_timing_m0|v_cnt[5]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; vga_timing:vga_timing_m0|h_cnt[9]        ; vga_timing:vga_timing_m0|active_x[9]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; vga_timing:vga_timing_m0|h_cnt[3]        ; vga_timing:vga_timing_m0|active_x[3]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; vga_timing:vga_timing_m0|v_cnt[4]        ; vga_timing:vga_timing_m0|v_cnt[6]                                                                                  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.485 ; vga_timing:vga_timing_m0|active_x[3]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a0~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.777      ;
; 0.486 ; vga_timing:vga_timing_m0|h_cnt[1]        ; vga_timing:vga_timing_m0|active_x[1]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.606      ;
; 0.487 ; vga_timing:vga_timing_m0|h_cnt[2]        ; vga_timing:vga_timing_m0|active_x[2]                                                                               ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.607      ;
; 0.491 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a15~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.783      ;
; 0.498 ; vga_timing:vga_timing_m0|active_x[6]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a3~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.789      ;
; 0.500 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a12~portb_address_reg0 ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.786      ;
; 0.510 ; vga_timing:vga_timing_m0|active_x[1]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a6~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.794      ;
; 0.513 ; vga_timing:vga_timing_m0|active_x[7]     ; vga_ram:vga_ram_m0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|ram_block1a1~portb_address_reg0  ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.801      ;
; 0.515 ; vga_timing:vga_timing_m0|v_cnt[2]        ; vga_timing:vga_timing_m0|vs_reg                                                                                    ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 76.811 ns




+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 11.570  ; 0.129 ; N/A      ; N/A     ; 9.370               ;
;  clk                                                      ; 11.570  ; 0.129 ; N/A      ; N/A     ; 9.370               ;
;  video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 105.098 ; 0.187 ; N/A      ; N/A     ; 55.274              ;
; Design-wide TNS                                           ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ncs      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dclk     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------+
; Input Transition Times                                     ;
+---------+--------------+-----------------+-----------------+
; Pin     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------+--------------+-----------------+-----------------+
; clk     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; miso    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncs      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; dclk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; mosi     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_de   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_r[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncs      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; dclk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; mosi     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; lcd_dclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_de   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncs      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; dclk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; mosi     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; lcd_dclk ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_de   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_r[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                      ; clk                                                      ; 6551     ; 0        ; 0        ; 0        ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 1859     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                      ; clk                                                      ; 6551     ; 0        ; 0        ; 0        ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 1859     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 409   ; 409  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 211   ; 211  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; clk                                                      ; clk                                                      ; Base      ; Constrained ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; miso       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_dclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ncs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; miso       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_dclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ncs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 11 21:29:20 2022
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7jj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {video_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {video_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 11.570
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.570               0.000 clk 
    Info (332119):   105.098               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 clk 
    Info (332119):     0.453               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.657               0.000 clk 
    Info (332119):    55.278               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 72.752 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.058               0.000 clk 
    Info (332119):   105.589               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clk 
    Info (332119):     0.401               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.668               0.000 clk 
    Info (332119):    55.274               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 73.222 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.133               0.000 clk 
    Info (332119):   108.382               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 clk 
    Info (332119):     0.187               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.370               0.000 clk 
    Info (332119):    55.290               0.000 video_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 76.811 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Fri Mar 11 21:29:22 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


