v 20121203 2
C 40000 40000 0 0 0 title-block.sym
{
T 52100 41300 5 30 1 1 0 4 1
Title=Title
T 51400 40300 5 16 1 1 0 4 1
filename=filename.sch
T 55850 41500 5 16 1 1 0 4 1
revision=revision
T 56050 40100 5 16 1 1 0 6 1
page=n
T 56200 40100 5 16 1 1 0 0 1
number_of_pages=m
T 55850 40850 5 12 1 1 0 4 1
date=DD.MM.YY
T 54350 40450 5 16 1 1 0 4 1
author=author
T 49000 42900 5 8 0 0 0 0 1
symversion=1.0
}
C 45200 44300 1 0 0 vdc-1.sym
{
T 45900 44950 5 10 1 1 0 0 1
refdes=V1
T 45900 45150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 45900 45350 5 10 0 0 0 0 1
footprint=none
T 45900 44750 5 10 1 1 0 0 1
value=DC 3V
}
C 49100 46000 1 0 0 resistor-1.sym
{
T 49400 46400 5 10 0 0 0 0 1
device=RESISTOR
T 49300 46300 5 10 1 1 0 0 1
refdes=R1
T 49600 46300 5 10 1 1 0 0 1
value=10k
}
C 53300 43700 1 90 0 resistor-1.sym
{
T 52900 44000 5 10 0 0 90 0 1
device=RESISTOR
T 53300 44200 5 10 1 1 0 0 1
refdes=R2
T 53300 44000 5 10 1 1 0 0 1
value=10k
}
C 52200 43700 1 90 0 capacitor-1.sym
{
T 51500 43900 5 10 0 0 90 0 1
device=CAPACITOR
T 51900 44400 5 10 1 1 180 0 1
refdes=C1
T 51300 43900 5 10 0 0 90 0 1
symversion=0.1
T 51600 43900 5 10 1 1 0 0 1
value=0.1u
}
N 45500 44300 45500 43500 4
N 45500 43500 53200 43500 4
N 52000 43500 52000 43700 4
N 53200 43500 53200 43700 4
N 45000 46100 49100 46100 4
{
T 45000 46200 5 10 1 1 0 0 1
netname=Vin
}
N 45500 46100 45500 45500 4
C 51900 43200 1 0 0 gnd-1.sym
C 42600 45900 1 0 0 spice-include-1.sym
{
T 42700 46200 5 10 0 1 0 0 1
device=include
T 42700 46300 5 10 1 1 0 0 1
refdes=A1
T 43100 46000 5 10 1 1 0 0 1
file=./Simulate.cmd
}
C 42600 45100 1 0 0 spice-model-1.sym
{
T 42700 45800 5 10 0 1 0 0 1
device=model
T 42700 45700 5 10 1 1 0 0 1
refdes=A2
T 43900 45400 5 10 1 1 0 0 1
model-name=1N4148
T 43100 45200 5 10 1 1 0 0 1
file=../models/1N4148.mod
}
C 42600 44500 1 0 0 spice-directive-1.sym
{
T 42700 44800 5 10 0 1 0 0 1
device=directive
T 42700 44900 5 10 1 1 0 0 1
refdes=A3
T 42700 44600 5 10 0 1 0 0 1
file=unknown
T 42700 44600 5 10 1 1 0 0 1
value=.options TEMP=25
}
C 48500 44100 1 90 0 resistor-1.sym
{
T 48100 44400 5 10 0 0 90 0 1
device=RESISTOR
T 48200 44800 5 10 1 1 180 0 1
refdes=R3
T 47900 44400 5 10 1 1 0 0 1
value=10k
}
N 48400 44100 48400 43500 4
C 47600 46100 1 270 0 diode.sym
{
T 48700 45600 5 10 1 1 0 0 1
refdes=D2
T 48700 45500 5 10 0 1 0 0 1
value=1N4148
T 48700 45300 5 8 0 1 0 0 1
footprint=dio_1210
T 49800 45700 5 8 0 0 270 0 1
symversion=1.0
T 48700 45400 5 10 1 1 0 0 1
model=1N4148
}
N 48400 45000 48400 45300 4
N 48400 45800 48400 46100 4
C 50200 45300 1 0 0 diode.sym
{
T 50600 45700 5 10 1 1 0 0 1
refdes=D3
T 50600 45500 5 10 0 1 0 0 1
value=1N4148
T 50600 45300 5 8 0 1 0 0 1
footprint=dio_1210
T 50600 47500 5 8 0 0 0 0 1
symversion=1.0
T 50600 45500 5 10 1 1 0 0 1
model=1N4148
}
N 50500 46100 50000 46100 4
C 52100 44900 1 90 0 resistor-1.sym
{
T 51700 45200 5 10 0 0 90 0 1
device=RESISTOR
T 51800 45100 5 10 1 1 90 0 1
refdes=R4
}
N 52000 44800 54100 44800 4
N 52000 44600 52000 44900 4
N 52000 45800 52000 46100 4
N 51000 46100 52000 46100 4
N 53200 44800 53200 44600 4
C 52700 45200 1 0 0 resistor-1.sym
{
T 53000 45600 5 10 0 0 0 0 1
device=RESISTOR
T 52900 45500 5 10 1 1 0 0 1
refdes=R5
}
