2735|5113|Public
2500|$|During the Fifth Generation Computer Systems project, {{there were}} {{attempts}} to implement Prolog in hardware {{with the aim}} of achieving faster execution with dedicated architectures. [...] Furthermore, Prolog has a number of properties that may allow speed-up through parallel execution. [...] A more recent approach has been to compile restricted Prolog programs to a <b>field</b> <b>programmable</b> <b>gate</b> <b>array.</b> [...] However, rapid progress in general-purpose hardware has consistently overtaken more specialised architectures.|$|E
5000|$|... in <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array</b> and Complex Programmable Logic Device ...|$|E
50|$|Stellarton is a Tunnel Creek CPU with an Altera <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA).|$|E
40|$|Abstract—For certain applications, custom {{computational}} hardware created using <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) produces significant performance improvements over processors, leading some {{in academia}} and industry {{to call for}} the inclusion of FPGAs in supercomputing clusters. This paper presents a comparative analysis of FPGAs and traditional processors, focusing on floatingpoint performance and procurement costs, revealing economic hurdles in the adoption of FPGAs for general High-Performance Computing (HPC). Index Terms — computational accelerator, digital arithmetic, <b>Field</b> <b>programmable</b> <b>gate</b> <b>arrays,</b> highperformanc...|$|R
50|$|The FITkit {{contains}} a low-power microcontroller, <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> chip (FPGA) {{and a set}} of peripherals.Utilizing advanced reconfigurable hardware, FITkit may be modified to suit various tasks.|$|R
40|$|ABSTRACT: A Built-In Self-Test (BIST) {{approach}} is presented for system-level {{testing of the}} programmable Input/Output (I/O) buffers in <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) and configurable System-on-Chip (SoC). We discuss implementation methods for the BIST approach, including parameterized VHDL and FPGA-specific hardware design description languages. The fault detection capabilities and limitations of the BIST approach are presented along {{with the results of}} the application of the various implementation methods to several commercially available FPGAs and SoCs. 1 I. INTRODUCTION AND BACKGROUND The programmable Input/Output (I/O) cells in <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs), as well as the programmable I/O cells associated with FPGA cores i...|$|R
50|$|The new {{correlator}} is a 96 input continuum correlator using <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA) chips.|$|E
5000|$|... a microcontroller, in some versions; a {{microprocessor}} or <b>field</b> <b>programmable</b> <b>gate</b> <b>array</b> (FPGA), which processes {{the information and}} acts on the interface between the GPS; ...|$|E
50|$|Crystal Core {{processing}} engine - a sound {{processing device}} capable of sampling frequencies up to 384 kHz. Crystal core {{does not use}} DSP-based architecture, but a <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array.</b>|$|E
50|$|Partial re-configuration is {{the process}} of {{changing}} a portion of reconfigurable hardware circuitry while the other part is still running/operating. <b>Field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> are often used as a support to partial reconfiguration.|$|R
5000|$|The {{output from}} the {{frequency}} receivers is in turn processed by the Juno DPU. The DPU has two microprocessors that use <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> are {{they are both}} system on chip designs. The two chips: ...|$|R
30|$|The {{most popular}} {{vertical}} scale up paradigms are High Performance Computing Clusters (HPC), Multicore processors, Graphics Processing Unit (GPU) and <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGA). We describe {{each of these}} platforms and their capabilities in the following sections.|$|R
50|$|An Actel <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA) RT1280 {{provides}} the necessary computational abilities for the camera. The signal of the CCD {{is transformed into}} a 12 bit digital signal before data processing.|$|E
50|$|Field {{programmable}} RF (FPRF) is a {{class of}} radio frequency transceiver microchip that mimics {{the concept of an}} FPGA (<b>field</b> <b>programmable</b> <b>gate</b> <b>array)</b> in the RF domain to deliver a multi-standard, multi frequency device.|$|E
5000|$|The main {{objective}} is to develop equipment involving digital signal processing. Includes signal acquisition, signal conditioning, software development, microcontrollers (PIC, Motorola series) programming, Real time signal processing using digital signal processor (DSP) and <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA, Altera MAX+PLUS). Signal communication USB, RS232 and digital filters implementation ...|$|E
40|$|Abstract — A Structured Application-specific Integrated Circuit (SASIC) is a {{programmable}} fabric {{in which}} a small set of masks are customized for a particular application, serving to reduce the associated non-recurring engineering cost (NRE). In this paper we describe {{the implementation of a}} SASIC logic cell which is programmable via a single metal layer. A SASIC fabric prototype is fabricated and all implemented functions are verified on silicon. Experimental measurement verifies correct operation of our SASIC with a clock frequency of over 250 MHz. Keywords-application specific integrated circuits; digital integrated circuits; <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> I. INTORDUCTION Application-specific integrated circuits (ASICs) and <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) are the two main technologies for implementing digital designs. ASICs hav...|$|R
40|$|FPGAs (<b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays)</b> are silicon {{chips that}} can be {{continuously}} reprogrammed with application specific logic configurations. This interesting property gives them many advantages over ASICs (Application Specific Integrated Circuits), which contain fixed hardware configurations and cannot be altered to implemen...|$|R
40|$|The {{results of}} five eSTREAM {{candidates}} using ALTERA <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> are presented and analyzed. Implementation costs {{and performance of}} chosen architectures are compared and disscussed. The chosen eSTREAM proposals are divided into four classes regarding {{the results of their}} implementation features...|$|R
50|$|New {{circuit boards}} in turn contain large <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array</b> chips {{which can be}} {{programmed}} when a device starts up. This can create a single circuit board which previously would have been {{made up of a}} larger amount of chips across more boards all requiring manufacturing and testing with increased cost.|$|E
50|$|TimeLogic {{was founded}} in 1981 by James W. (Jim) Lindelien and {{developed}} {{one of the first}} commercial hardware-accelerated tools for bioinformatics, an FPGA-accelerated version of the Smith-Waterman algorithm. TimeLogic's DeCypher systems have expanded to provide accelerated implementations of the ubiquitous bioinformatics algorithms BLAST, Smith-Waterman, and HMMER using <b>field</b> <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) technology.|$|E
50|$|FPGA-controlled test (FCT):' Instruments are {{temporarily}} embedded into a <b>field</b> <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) {{device on}} a circuit board to accomplish FCT tests. The types of tests performed {{will depend on}} the test functionality of the instruments embedded into the FPGA. Once the tests have been completed, the FCT embedded instruments can be removed and operating firmware loaded into the FPGA.|$|E
40|$|Improvements in {{computer}} performance {{have traditionally been}} the result of higher clock speed, pipelining, cache memories, multiple execution units, hardwired control units, and RISC. With the appearance of re-configurable devices such as <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGAs), a new means for increasing computer performanc...|$|R
40|$|Reconfigurable Computers are {{general-purpose}} high-end computers {{based on}} a hybrid architecture and close system-level integration of traditional microprocessors and <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs). It is expected that programming of reconfigurable computers should not require any knowledge of hardware design, assuming that sufficiently larg...|$|R
50|$|The Configurable Fault Tolerant Processor Project aims to {{demonstrate}} the feasibility of using <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) for spacecraft computer processing by applying various fault tolerance techniques to the designs. CFTP provides a valuable testbed for on-orbit evaluation of various fault tolerant concepts.|$|R
50|$|With Bernard Vonderschmitt and James V Barnett II Freeman co-founded Xilinx in 1984, and a {{year later}} invented the first <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array.</b> Freeman's {{invention}} - patent 4,870,302 - is a computer chip full of 'open gates' that engineers can reprogram as much as needed to add new functionality, adapt to changing standards or specifications and make last minute design changes.|$|E
50|$|The ESPRESSO {{algorithm}} {{proved so}} successful {{that it has been}} incorporated as a standard logic function minimization step into virtually any contemporary logic synthesis tool. For implementing a function in multi-level logic, the minimization result is optimized by factorization and mapped onto the available basic logic cells in the target technology, whether this concerns an FPGA (<b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Array)</b> or an ASIC (Application Specific Integrated Circuit).|$|E
50|$|Other IC {{applications}} may {{use only}} a {{portions of the}} flows mentioned here. A gate array or <b>field</b> <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) designer, for example, will only do the design stages, since the detailed usage of these parts is not known when the power supply must be designed. Likewise, a user of FPGAs or gate arrays will only use the analysis portion, as the design is already fixed.|$|E
40|$|Addresses the {{development}} of techniques for the evaluation and the hardening of designs implemented on SRAM-based <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays.</b> This title presents a design methodology solving industrial designer''s needs for implementing electronic systems using SRAM-based FPGAs in critical environments, like the space or avionic ones...|$|R
40|$|This {{viewgraph}} presentation {{provides an}} overview of <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs), what they are, implementations in space missions, and current available technologies. Single Event Upsets (SEUs) and Single Event Transients (SETs) are discussed in relation to their effects on FPGAs. Testing goals, considerations, and data analysis are reviewed...|$|R
40|$|We {{present the}} Algorithm Architecture "Adequation " {{methodology}} for the optimized implementation of real-time image processing algorithms on <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays.</b> This methodology {{is based on}} a single factorized graphs model, used from the algorithm specification down to the architecture implementation, through optimizations expressed in terms of defactorization transformations. A simple image processing example is presented to illustrate the methodology. 1 Introduction The Algorithm Architecture Adequation 1 methodology [1] helps a real-time application designer to optimize the implementation of his application algorithm on his multiprocessor target architecture. We extend this methodology to the case of multi-FPGA (<b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays)</b> target architectures applied to the domain of real-time image processing. Dependence graphs are well suited to describe combinatorial circuits, registers, and their interconnections. We also use dependence graphs to specify [...] ...|$|R
5000|$|During the Fifth Generation Computer Systems project, {{there were}} {{attempts}} to implement Prolog in hardware {{with the aim}} of achieving faster execution with dedicated architectures. [...] Furthermore, Prolog has a number of properties that may allow speed-up through parallel execution. [...] A more recent approach has been to compile restricted Prolog programs to a <b>field</b> <b>programmable</b> <b>gate</b> <b>array.</b> [...] However, rapid progress in general-purpose hardware has consistently overtaken more specialised architectures.|$|E
50|$|Prof. El Gamal's {{research}} contributions have spanned several areas, including network information theory, <b>field</b> <b>programmable</b> <b>gate</b> <b>array,</b> {{and digital}} imaging devices and systems. He has authored or coauthored over 200 papers and holds 30 patents in these areas. Prof. El Gamal is a Fellow of the IEEE and has received several honors and awards for his research contributions, including the 2012 Claude E. Shannon Award, the 2004 INFOCOM Paper Award, and the 2016 IEEE Richard W. Hamming Medal.|$|E
50|$|Lattice Semiconductor Corporation is an American {{manufacturer}} of high-performance programmable logic devices (FPGAs, CPLDs, & SPLDs). Founded in 1983, the company employs about 700 people and has annual revenues of around $300 million, with Darin Billerbeck {{as the chief}} executive officer. The Oregon-based company is the number three ranked company in world market share for <b>field</b> <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) devices, and number two for CPLDs & SPLDs. The company went public in 1989 and is traded on the NASDAQ stock exchange under the symbol LSCC.|$|E
40|$|Thesis {{deals with}} the {{challenges}} {{in the field of}} BLDC motors control with the utilization of <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGA). Using the modular dSPACE hardware with the FPGA board, these issues are solved: sensored and sensorless control, real-time simulation of BLDC motor and control of BLDC motor in degraded mode. FPGA design is made using the System Generator for DSP from Xilinx. The side effect of work is to show that with the expansion of high-level tools for FPGA design, the implementation of algorithms for FPGA is relatively quick and efficient and does not require years of experience and big knowledge of <b>field</b> <b>programmable</b> <b>gate</b> <b>arrays.</b> The implementation of algorithms on FPGA instead of processors brings many advantages, in the first place the high speed processing and low latency...|$|R
40|$|The {{objective}} {{of this paper is}} to design and implement traffic control system. The system developed is able to sense the presence of vehicles within certain range by setting the appropriate duration for the traffic signals to react accordingly. By employing logical functions to calculate the appropriate timing for the signals toilluminate, the system can help to solve the problem of traffic congestion. The use of FPGAs (<b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays)</b> is an interesting new phenomenon in VLSI development. FPGAs offer all of thefeatures needed to implement most complex designs. Hardware simulation tests were successfully performed on the algorithm implemented into a FPGA (<b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays).</b> The main object of the paper is to design a Real Time Traffic Light Controller (RTTLC) using VHDL and implement the RTTLC in XILINX SPARTAN - 3 FPGA...|$|R
40|$|A {{scalable}} power system- {{power flow}} solution based on parallel computing using embedded multi-processors on <b>Field</b> <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) is studied. Two Nios embedded processors {{are used in}} a prototype under centralized and decentralized control approach to execute the power-flow solution program to prove {{the viability of the}} approach...|$|R
