{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755514216805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755514216810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 11:50:16 2025 " "Processing started: Mon Aug 18 11:50:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755514216810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514216810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion " "Command: quartus_map --read_settings_files=on --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514216810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755514217758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755514217758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sdram_controller_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sdram_controller_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_wrapper " "Found entity 1: sdram_controller_wrapper" {  } { { "output_files/sdram_controller_wrapper.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_test_pattern.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_test_pattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_pattern " "Found entity 1: vga_test_pattern" {  } { { "src/vga_test_pattern.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/vga_test_pattern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_test_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_test_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_top " "Found entity 1: vga_test_top" {  } { { "src/vga_test_top.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/vga_test_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/image_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/image_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_rom " "Found entity 1: image_rom" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_init_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_init_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_fsm " "Found entity 1: sdram_init_fsm" {  } { { "src/sdram_init_fsm.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/sdram_init_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/button_led_test_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/button_led_test_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_led_test_top " "Found entity 1: button_led_test_top" {  } { { "src/button_led_test_top.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/button_led_test_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/sdram_test_top.sv " "Can't analyze file -- file src/sdram_test_top.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1755514225980 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/sdram_rw_fsm.sv " "Can't analyze file -- file src/sdram_rw_fsm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1755514225988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram_to_vga_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram_to_vga_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_to_vga_reader " "Found entity 1: sdram_to_vga_reader" {  } { { "src/sdram_to_vga_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/sdram_to_vga_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514225996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514225996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom_to_sdram_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rom_to_sdram_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_to_sdram_writer " "Found entity 1: rom_to_sdram_writer" {  } { { "src/rom_to_sdram_writer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/rom_to_sdram_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_sdram_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_sdram_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_vga " "Found entity 1: top_sdram_vga" {  } { { "src/top_sdram_vga.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/top_sdram_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/clock_divider.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/image_loader.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/image_loader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_loader " "Found entity 1: image_loader" {  } { { "output_files/image_loader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/image_loader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_frame_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_frame_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame_reader " "Found entity 1: vga_frame_reader" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top_sdram_vga_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top_sdram_vga_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_sdram_vga_system " "Found entity 1: top_sdram_vga_system" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fifo_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fifo_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_buffer " "Found entity 1: fifo_buffer" {  } { { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vga_display_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vga_display_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display_controller " "Found entity 1: vga_display_controller" {  } { { "output_files/vga_display_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/led_debug_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/led_debug_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_debug_test " "Found entity 1: led_debug_test" {  } { { "output_files/led_debug_test.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/led_debug_test.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sdram_vga_system " "Elaborating entity \"top_sdram_vga_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755514226229 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "loader_sdram_addr top_sdram_vga_system.sv(196) " "Verilog HDL warning at top_sdram_vga_system.sv(196): object loader_sdram_addr used but never assigned" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 196 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755514226231 "|top_sdram_vga_system"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_sdram_vga_system.sv(313) " "Verilog HDL Case Statement information at top_sdram_vga_system.sv(313): all case item expressions in this case statement are onehot" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 313 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755514226231 "|top_sdram_vga_system"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "loader_sdram_addr 0 top_sdram_vga_system.sv(196) " "Net \"loader_sdram_addr\" at top_sdram_vga_system.sv(196) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 196 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755514226231 "|top_sdram_vga_system"}
{ "Warning" "WSGN_SEARCH_FILE" "pll_133mhz.v 1 1 " "Using design file pll_133mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_133Mhz " "Found entity 1: pll_133Mhz" {  } { { "pll_133mhz.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755514226263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_133Mhz pll_133Mhz:pll_inst " "Elaborating entity \"pll_133Mhz\" for hierarchy \"pll_133Mhz:pll_inst\"" {  } { { "output_files/top_sdram_vga_system.sv" "pll_inst" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514226266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_133Mhz:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_133Mhz:pll_inst\|altpll:altpll_component\"" {  } { { "pll_133mhz.v" "altpll_component" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514226344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_133Mhz:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_133Mhz:pll_inst\|altpll:altpll_component\"" {  } { { "pll_133mhz.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514226346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_133Mhz:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_133Mhz:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 133 " "Parameter \"clk0_multiply_by\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_133Mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_133Mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514226346 ""}  } { { "pll_133mhz.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/pll_133mhz.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755514226346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_133mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_133mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_133Mhz_altpll " "Found entity 1: pll_133Mhz_altpll" {  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514226411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514226411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_133Mhz_altpll pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated " "Elaborating entity \"pll_133Mhz_altpll\" for hierarchy \"pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514226414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_rom image_rom:img_rom " "Elaborating entity \"image_rom\" for hierarchy \"image_rom:img_rom\"" {  } { { "output_files/top_sdram_vga_system.sv" "img_rom" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514226428 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 image_rom.sv(7) " "Net \"mem.data_a\" at image_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755514236829 "|top_sdram_vga_system|image_rom:img_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 image_rom.sv(7) " "Net \"mem.waddr_a\" at image_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755514236829 "|top_sdram_vga_system|image_rom:img_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 image_rom.sv(7) " "Net \"mem.we_a\" at image_rom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/image_rom.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/src/image_rom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755514236830 "|top_sdram_vga_system|image_rom:img_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller_wrapper sdram_controller_wrapper:sdram_wrapper " "Elaborating entity \"sdram_controller_wrapper\" for hierarchy \"sdram_controller_wrapper:sdram_wrapper\"" {  } { { "output_files/top_sdram_vga_system.sv" "sdram_wrapper" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514236853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_changed sdram_controller_wrapper.sv(48) " "Verilog HDL or VHDL warning at sdram_controller_wrapper.sv(48): object \"addr_changed\" assigned a value but never read" {  } { { "output_files/sdram_controller_wrapper.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller_wrapper.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755514236855 "|top_sdram_vga_system|sdram_controller_wrapper:sdram_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller_wrapper:sdram_wrapper\|sdram_controller:sdram_ctrl " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller_wrapper:sdram_wrapper\|sdram_controller:sdram_ctrl\"" {  } { { "output_files/sdram_controller_wrapper.sv" "sdram_ctrl" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller_wrapper.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514236857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(235) " "Verilog HDL assignment warning at sdram_controller.sv(235): truncated value with size 32 to match size of target (12)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236859 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdram_controller.sv(248) " "Verilog HDL assignment warning at sdram_controller.sv(248): truncated value with size 32 to match size of target (12)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236859 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_controller.sv(120) " "Verilog HDL Case Statement information at sdram_controller.sv(120): all case item expressions in this case statement are onehot" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755514236859 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.sv(288) " "Verilog HDL assignment warning at sdram_controller.sv(288): truncated value with size 32 to match size of target (16)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236859 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_controller.sv(300) " "Verilog HDL assignment warning at sdram_controller.sv(300): truncated value with size 32 to match size of target (11)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236860 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_controller.sv(306) " "Verilog HDL assignment warning at sdram_controller.sv(306): truncated value with size 32 to match size of target (11)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236860 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_controller.sv(316) " "Verilog HDL assignment warning at sdram_controller.sv(316): truncated value with size 32 to match size of target (8)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236860 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_controller.sv(324) " "Verilog HDL assignment warning at sdram_controller.sv(324): truncated value with size 32 to match size of target (8)" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236860 "|top_sdram_vga_system|sdram_controller:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_loader image_loader:img_loader " "Elaborating entity \"image_loader\" for hierarchy \"image_loader:img_loader\"" {  } { { "output_files/top_sdram_vga_system.sv" "img_loader" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514236863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 image_loader.sv(67) " "Verilog HDL assignment warning at image_loader.sv(67): truncated value with size 32 to match size of target (18)" {  } { { "output_files/image_loader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/image_loader.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236865 "|top_sdram_vga_system|image_loader:img_loader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 image_loader.sv(77) " "Verilog HDL assignment warning at image_loader.sv(77): truncated value with size 32 to match size of target (18)" {  } { { "output_files/image_loader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/image_loader.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236865 "|top_sdram_vga_system|image_loader:img_loader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display_controller vga_display_controller:vga_ctrl " "Elaborating entity \"vga_display_controller\" for hierarchy \"vga_display_controller:vga_ctrl\"" {  } { { "output_files/top_sdram_vga_system.sv" "vga_ctrl" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514236868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display_controller.sv(53) " "Verilog HDL assignment warning at vga_display_controller.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "output_files/vga_display_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236869 "|top_sdram_vga_system|vga_display_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display_controller.sv(56) " "Verilog HDL assignment warning at vga_display_controller.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "output_files/vga_display_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_display_controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236869 "|top_sdram_vga_system|vga_display_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_buffer fifo_buffer:pixel_fifo " "Elaborating entity \"fifo_buffer\" for hierarchy \"fifo_buffer:pixel_fifo\"" {  } { { "output_files/top_sdram_vga_system.sv" "pixel_fifo" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514236872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame_reader vga_frame_reader:frame_reader " "Elaborating entity \"vga_frame_reader\" for hierarchy \"vga_frame_reader:frame_reader\"" {  } { { "output_files/top_sdram_vga_system.sv" "frame_reader" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514236877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vga_frame_reader.sv(135) " "Verilog HDL assignment warning at vga_frame_reader.sv(135): truncated value with size 32 to match size of target (18)" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755514236878 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_reader.sv(126) " "Verilog HDL Case Statement information at vga_frame_reader.sv(126): all case item expressions in this case statement are onehot" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755514236878 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_reader.sv(152) " "Verilog HDL Case Statement information at vga_frame_reader.sv(152): all case item expressions in this case statement are onehot" {  } { { "output_files/vga_frame_reader.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/vga_frame_reader.sv" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1755514236878 "|top_sdram_vga_system|vga_frame_reader:frame_reader"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "image_rom:img_rom\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"image_rom:img_rom\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif " "Parameter INIT_FILE set to db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755514237428 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755514237428 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755514237428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rom:img_rom\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"image_rom:img_rom\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514237559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rom:img_rom\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"image_rom:img_rom\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pfa_sensor_fusion.ram0_image_rom_4a2579ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755514237559 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755514237559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa81 " "Found entity 1: altsyncram_sa81" {  } { { "db/altsyncram_sa81.tdf" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/altsyncram_sa81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514237626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514237626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514238016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514238016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755514238080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514238080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755514238364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/sdram_controller.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/sdram_controller.sv" 369 -1 0 } } { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755514238381 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755514238381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cke VCC " "Pin \"cke\" is stuck at VCC" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755514238585 "|top_sdram_vga_system|cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755514238585 "|top_sdram_vga_system|cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "bank\[0\] GND " "Pin \"bank\[0\]\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755514238585 "|top_sdram_vga_system|bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bank\[1\] GND " "Pin \"bank\[1\]\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755514238585 "|top_sdram_vga_system|bank[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "udqm GND " "Pin \"udqm\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755514238585 "|top_sdram_vga_system|udqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "ldqm GND " "Pin \"ldqm\" is stuck at GND" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755514238585 "|top_sdram_vga_system|ldqm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755514238585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755514238687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755514239775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755514240037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755514240037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1395 " "Implemented 1395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755514240166 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755514240166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1755514240166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1314 " "Implemented 1314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755514240166 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755514240166 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755514240166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755514240166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755514240195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 18 11:50:40 2025 " "Processing ended: Mon Aug 18 11:50:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755514240195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755514240195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755514240195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755514240195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1755514241599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755514241605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 11:50:41 2025 " "Processing started: Mon Aug 18 11:50:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755514241605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1755514241605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1755514241605 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1755514241851 ""}
{ "Info" "0" "" "Project  = pfa_sensor_fusion" {  } {  } 0 0 "Project  = pfa_sensor_fusion" 0 0 "Fitter" 0 0 1755514241851 ""}
{ "Info" "0" "" "Revision = pfa_sensor_fusion" {  } {  } 0 0 "Revision = pfa_sensor_fusion" 0 0 "Fitter" 0 0 1755514241851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1755514241928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1755514241928 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pfa_sensor_fusion EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"pfa_sensor_fusion\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1755514241955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755514242010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1755514242010 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] 149 56 0 0 " "Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1755514242057 ""}  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1755514242057 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1755514242115 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755514242707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755514242707 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1755514242707 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1755514242707 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 2566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755514242710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 2568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755514242710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 2570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755514242710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 2572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1755514242710 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1755514242710 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1755514242711 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1755514242729 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 50 " "No exact pin location assignment(s) for 1 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1755514242955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pfa_sensor_fusion.sdc " "Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1755514243164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755514243164 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1755514243167 ""}
{ "Warning" "WSTA_SCC_LOOP" "60 " "Found combinational loop of 60 nodes" { { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|combout " "Node \"pixel_fifo\|write_ptr_bin_next~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~1\|datab " "Node \"pixel_fifo\|write_ptr_bin_next~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~1\|combout " "Node \"pixel_fifo\|write_ptr_bin_next~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~2\|datab " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~2\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|dataa " "Node \"pixel_fifo\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|combout " "Node \"pixel_fifo\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datab " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~2\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~4\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~4\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|datab " "Node \"pixel_fifo\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~4\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~6\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~6\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|dataa " "Node \"pixel_fifo\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|combout " "Node \"pixel_fifo\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datac " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~6\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~8\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~8\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[3\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[3\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[3\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|datab " "Node \"pixel_fifo\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~8\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~10\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~10\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|dataa " "Node \"pixel_fifo\|Equal0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|combout " "Node \"pixel_fifo\|Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|datad " "Node \"pixel_fifo\|Equal0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|combout " "Node \"pixel_fifo\|Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datad " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[3\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~10\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~12\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~12\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|datab " "Node \"pixel_fifo\|Equal0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|datac " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|datab " "Node \"pixel_fifo\|Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~12\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~14\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~14\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|dataa " "Node \"pixel_fifo\|Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|combout " "Node \"pixel_fifo\|Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|dataa " "Node \"pixel_fifo\|Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~14\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]~8\|cin " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]~8\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|datac " "Node \"pixel_fifo\|Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514243170 ""}  } { { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 30 -1 0 } } { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 28 -1 0 } } { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1755514243170 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1755514243192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1755514243192 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1755514243192 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_133Mhz:pll_inst\|altpll:altpll_component\|pll_133Mhz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755514243275 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755514243275 ""}  } { { "db/pll_133mhz_altpll.v" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/db/pll_133mhz_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755514243275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div  " "Automatically promoted node clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755514243275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div~0 " "Destination node clk_div~0" {  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 2005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755514243275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755514243275 ""}  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755514243275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755514243275 ""}  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 2555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755514243275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_sync_133  " "Automatically promoted node reset_sync_133 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1755514243275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 1765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1755514243275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1755514243275 ""}  } { { "output_files/top_sdram_vga_system.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/top_sdram_vga_system.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1755514243275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1755514243504 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755514243505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1755514243505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755514243507 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1755514243509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1755514243511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1755514243511 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1755514243512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1755514243606 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1755514243608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1755514243608 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755514243652 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1755514243657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1755514244041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755514244224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1755514244240 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1755514246616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755514246616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1755514246909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1755514248677 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1755514248677 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1755514254111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1755514258373 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1755514258373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755514258376 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.07 " "Total time spent on timing analysis during the Fitter is 2.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1755514258493 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755514258504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755514258705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1755514258706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1755514258987 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1755514259565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/pfa_sensor_fusion.fit.smsg " "Generated suppressed messages file C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/pfa_sensor_fusion.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1755514259957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 65 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6145 " "Peak virtual memory: 6145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755514260521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 18 11:51:00 2025 " "Processing ended: Mon Aug 18 11:51:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755514260521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755514260521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755514260521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1755514260521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1755514261719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755514261725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 11:51:01 2025 " "Processing started: Mon Aug 18 11:51:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755514261725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1755514261725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pfa_sensor_fusion -c pfa_sensor_fusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1755514261725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1755514262137 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1755514262433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1755514262453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755514262666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 18 11:51:02 2025 " "Processing ended: Mon Aug 18 11:51:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755514262666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755514262666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755514262666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1755514262666 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1755514263321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1755514264189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755514264195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 18 11:51:03 2025 " "Processing started: Mon Aug 18 11:51:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755514264195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1755514264195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion " "Command: quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1755514264195 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1755514264430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1755514265109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1755514265109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265157 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pfa_sensor_fusion.sdc " "Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1755514265412 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265413 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50MHz clk_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50MHz clk_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1755514265416 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1755514265416 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514265416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265416 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div clk_div " "create_clock -period 1.000 -name clk_div clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1755514265417 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514265417 ""}
{ "Warning" "WSTA_SCC_LOOP" "60 " "Found combinational loop of 60 nodes" { { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|combout " "Node \"pixel_fifo\|write_ptr_bin_next~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~1\|datac " "Node \"pixel_fifo\|write_ptr_bin_next~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~1\|combout " "Node \"pixel_fifo\|write_ptr_bin_next~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~2\|dataa " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~2\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~4\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~4\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|dataa " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|datad " "Node \"pixel_fifo\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|combout " "Node \"pixel_fifo\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|dataa " "Node \"pixel_fifo\|write_ptr_bin_next~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~0\|datab " "Node \"pixel_fifo\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[1\]~4\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[1\]~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~6\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~6\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[1\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|datab " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|dataa " "Node \"pixel_fifo\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|combout " "Node \"pixel_fifo\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datad " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[2\]~6\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[2\]~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~8\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~8\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[2\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[3\]\|dataa " "Node \"pixel_fifo\|write_ptr_gray_next\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[3\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~1\|datab " "Node \"pixel_fifo\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[3\]~8\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[3\]~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~10\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~10\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~12\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~12\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|datad " "Node \"pixel_fifo\|Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|combout " "Node \"pixel_fifo\|Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|dataa " "Node \"pixel_fifo\|Equal0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|combout " "Node \"pixel_fifo\|Equal0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next~0\|datab " "Node \"pixel_fifo\|write_ptr_bin_next~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|datab " "Node \"pixel_fifo\|Equal0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[5\]~12\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[5\]~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~14\|cin " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~14\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|datad " "Node \"pixel_fifo\|Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|combout " "Node \"pixel_fifo\|Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~4\|datad " "Node \"pixel_fifo\|Equal0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[5\]\|dataa " "Node \"pixel_fifo\|write_ptr_gray_next\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[6\]~14\|cout " "Node \"pixel_fifo\|write_ptr_bin_next\[6\]~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]~8\|cin " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[7\]~8\|combout " "Node \"pixel_fifo\|write_ptr_gray_next\[7\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~2\|dataa " "Node \"pixel_fifo\|Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[4\]~10\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|Equal0~3\|datab " "Node \"pixel_fifo\|Equal0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[3\]\|datad " "Node \"pixel_fifo\|write_ptr_gray_next\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_bin_next\[0\]~2\|combout " "Node \"pixel_fifo\|write_ptr_bin_next\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""} { "Warning" "WSTA_SCC_NODE" "pixel_fifo\|write_ptr_gray_next\[0\]\|datab " "Node \"pixel_fifo\|write_ptr_gray_next\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1755514265421 ""}  } { { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 30 -1 0 } } { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 28 -1 0 } } { "output_files/fifo_buffer.sv" "" { Text "C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/fpga-bev/output_files/fifo_buffer.sv" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1755514265421 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1755514265442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514265443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1755514265443 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1755514265461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755514265509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755514265509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.532 " "Worst-case setup slack is -7.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.532            -170.634 clk_div  " "   -7.532            -170.634 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.819            -988.194 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.819            -988.194 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -0.911 clk_50MHz  " "   -0.911              -0.911 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.762 " "Worst-case hold slack is -1.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.762              -7.527 clk_div  " "   -1.762              -7.527 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.234               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 clk_50MHz  " "    0.703               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.419 " "Worst-case recovery slack is -6.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.419            -188.577 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.419            -188.577 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273            -133.227 clk_div  " "   -3.273            -133.227 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.708 " "Worst-case removal slack is 1.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 clk_div  " "    1.708               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.369               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.369               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -93.681 clk_div  " "   -1.487             -93.681 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.315               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.315               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.761               0.000 clk_50MHz  " "    9.761               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514265525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514265525 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755514265618 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514265618 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755514265633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1755514265651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1755514265949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514266057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755514266073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755514266073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.083 " "Worst-case setup slack is -7.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.083            -156.665 clk_div  " "   -7.083            -156.665 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.321            -747.789 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.321            -747.789 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807              -0.807 clk_50MHz  " "   -0.807              -0.807 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.490 " "Worst-case hold slack is -1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490              -6.214 clk_div  " "   -1.490              -6.214 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.190               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 clk_50MHz  " "    0.642               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.843 " "Worst-case recovery slack is -5.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.843            -171.454 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.843            -171.454 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.203            -127.206 clk_div  " "   -3.203            -127.206 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.538 " "Worst-case removal slack is 1.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.538               0.000 clk_div  " "    1.538               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.991               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.991               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -93.681 clk_div  " "   -1.487             -93.681 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.315               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.315               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 clk_50MHz  " "    9.750               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266109 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755514266218 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514266218 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1755514266224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514266344 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1755514266348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1755514266348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.930 " "Worst-case setup slack is -2.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.930             -47.811 clk_div  " "   -2.930             -47.811 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.211             -15.513 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.211             -15.513 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.047 clk_50MHz  " "   -0.047              -0.047 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.000 " "Worst-case hold slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.493 clk_div  " "   -1.000              -4.493 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.077               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk_50MHz  " "    0.234               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.008 " "Worst-case recovery slack is -3.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008             -88.951 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.008             -88.951 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374             -42.537 clk_div  " "   -1.374             -42.537 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 clk_div  " "    0.624               0.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.522               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.522               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -63.000 clk_div  " "   -1.000             -63.000 clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.490               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.490               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.453               0.000 clk_50MHz  " "    9.453               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1755514266391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1755514266391 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1755514266515 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1755514266515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755514266834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1755514266835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 66 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755514266929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 18 11:51:06 2025 " "Processing ended: Mon Aug 18 11:51:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755514266929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755514266929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755514266929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755514266929 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1755514267636 ""}
