simSeconds 0.05246684680100001
simTicks 52466944014.7365
finalTick 134296172563169.06
simFreq 1000000000000.0
hostSeconds 136.37332493
hostTickRate 384608332.4348289
hostMemory 52601142.132139996
simInsts 110000019.04772
simOps 115942083.799298
hostInstRate 807566.719982
hostOpRate 850985.7903109998
system.clk_domain.clock 999.9999999999998
system.cpu_clk_domain.clock 499.9999999999999
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 745587.6561580001
system.l2.demandHits::switch_cpus.data 472001.568954
system.l2.demandHits::total 1217589.2251119998
system.l2.overallHits::switch_cpus.inst 745587.6561580001
system.l2.overallHits::switch_cpus.data 472001.568954
system.l2.overallHits::total 1217589.2251119998
system.l2.demandMisses::cpu.inst 2.496329
system.l2.demandMisses::cpu.data 2.9653390000000006
system.l2.demandMisses::switch_cpus.inst 751.962263
system.l2.demandMisses::switch_cpus.data 71509.970676
system.l2.demandMisses::total 72261.932939
system.l2.overallMisses::cpu.inst 2.496329
system.l2.overallMisses::cpu.data 2.9653390000000006
system.l2.overallMisses::switch_cpus.inst 751.962263
system.l2.overallMisses::switch_cpus.data 71509.970676
system.l2.overallMisses::total 72261.932939
system.l2.demandMissLatency::switch_cpus.inst 61041391.725
system.l2.demandMissLatency::switch_cpus.data 5926009032.775499
system.l2.demandMissLatency::total 5987050424.500501
system.l2.overallMissLatency::switch_cpus.inst 61041391.725
system.l2.overallMissLatency::switch_cpus.data 5926009032.775499
system.l2.overallMissLatency::total 5987050424.500501
system.l2.demandAccesses::cpu.inst 2.496329
system.l2.demandAccesses::cpu.data 2.9653390000000006
system.l2.demandAccesses::switch_cpus.inst 746339.6184210001
system.l2.demandAccesses::switch_cpus.data 543511.53963
system.l2.demandAccesses::total 1289851.1580510002
system.l2.overallAccesses::cpu.inst 2.496329
system.l2.overallAccesses::cpu.data 2.9653390000000006
system.l2.overallAccesses::switch_cpus.inst 746339.6184210001
system.l2.overallAccesses::switch_cpus.data 543511.53963
system.l2.overallAccesses::total 1289851.1580510002
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.662725
system.l2.demandMissRate::switch_cpus.inst 0.001212973892
system.l2.demandMissRate::switch_cpus.data 0.13412628180699998
system.l2.demandMissRate::total 0.059904816515
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.662725
system.l2.overallMissRate::switch_cpus.inst 0.001212973892
system.l2.overallMissRate::switch_cpus.data 0.13412628180699998
system.l2.overallMissRate::total 0.059904816515
system.l2.demandAvgMissLatency::switch_cpus.inst 78881.08391352561
system.l2.demandAvgMissLatency::switch_cpus.data 82270.27989457887
system.l2.demandAvgMissLatency::total 82243.54587763768
system.l2.overallAvgMissLatency::switch_cpus.inst 78881.08391352561
system.l2.overallAvgMissLatency::switch_cpus.data 82270.27989457887
system.l2.overallAvgMissLatency::total 82243.54587763768
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 751.962263
system.l2.demandMshrMisses::switch_cpus.data 71509.970676
system.l2.demandMshrMisses::total 72261.932939
system.l2.overallMshrMisses::switch_cpus.inst 751.962263
system.l2.overallMshrMisses::switch_cpus.data 71509.970676
system.l2.overallMshrMisses::total 72261.932939
system.l2.demandMshrMissLatency::switch_cpus.inst 53521754.54416
system.l2.demandMshrMissLatency::switch_cpus.data 5210909326.0155
system.l2.demandMshrMissLatency::total 5264431080.55966
system.l2.overallMshrMissLatency::switch_cpus.inst 53521754.54416
system.l2.overallMshrMissLatency::switch_cpus.data 5210909326.0155
system.l2.overallMshrMissLatency::total 5264431080.55966
system.l2.demandMshrMissRate::switch_cpus.inst 0.001212973892
system.l2.demandMshrMissRate::switch_cpus.data 0.13412628180699998
system.l2.demandMshrMissRate::total 0.059904816515
system.l2.overallMshrMissRate::switch_cpus.inst 0.001212973892
system.l2.overallMshrMissRate::switch_cpus.data 0.13412628180699998
system.l2.overallMshrMissRate::total 0.059904816515
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 68881.0682506107
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72270.27989457887
system.l2.demandAvgMshrMissLatency::total 72243.54580914087
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 68881.0682506107
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72270.27989457887
system.l2.overallAvgMshrMissLatency::total 72243.54580914087
system.l2.replacements 49885.74339499998
system.l2.ReadCleanReq.hits::switch_cpus.inst 745587.6561580001
system.l2.ReadCleanReq.hits::total 745587.6561580001
system.l2.ReadCleanReq.misses::cpu.inst 2.496329
system.l2.ReadCleanReq.misses::switch_cpus.inst 751.962263
system.l2.ReadCleanReq.misses::total 751.962263
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 61041391.725
system.l2.ReadCleanReq.missLatency::total 61041391.725
system.l2.ReadCleanReq.accesses::cpu.inst 2.496329
system.l2.ReadCleanReq.accesses::switch_cpus.inst 746339.6184210001
system.l2.ReadCleanReq.accesses::total 746339.6184210001
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.001212973892
system.l2.ReadCleanReq.missRate::total 0.001212973892
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 78881.08391352561
system.l2.ReadCleanReq.avgMissLatency::total 78881.08391352561
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 751.962263
system.l2.ReadCleanReq.mshrMisses::total 751.962263
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 53521754.54416
system.l2.ReadCleanReq.mshrMissLatency::total 53521754.54416
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.001212973892
system.l2.ReadCleanReq.mshrMissRate::total 0.001212973892
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 68881.0682506107
system.l2.ReadCleanReq.avgMshrMissLatency::total 68881.0682506107
system.l2.ReadExReq.hits::switch_cpus.data 92594.162919
system.l2.ReadExReq.hits::total 92594.162919
system.l2.ReadExReq.misses::cpu.data 0.385401
system.l2.ReadExReq.misses::switch_cpus.data 18694.359898000002
system.l2.ReadExReq.misses::total 18694.359898000002
system.l2.ReadExReq.missLatency::switch_cpus.data 1533062262.279
system.l2.ReadExReq.missLatency::total 1533062262.279
system.l2.ReadExReq.accesses::cpu.data 0.385401
system.l2.ReadExReq.accesses::switch_cpus.data 111288.52281699999
system.l2.ReadExReq.accesses::total 111288.52281699999
system.l2.ReadExReq.missRate::cpu.data 0.28262699999999996
system.l2.ReadExReq.missRate::switch_cpus.data 0.16177534173900002
system.l2.ReadExReq.missRate::total 0.16177534173900002
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81320.55147416258
system.l2.ReadExReq.avgMissLatency::total 81320.55147416258
system.l2.ReadExReq.mshrMisses::switch_cpus.data 18694.359898000002
system.l2.ReadExReq.mshrMisses::total 18694.359898000002
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1346118663.2989998
system.l2.ReadExReq.mshrMissLatency::total 1346118663.2989998
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16177534173900002
system.l2.ReadExReq.mshrMissRate::total 0.16177534173900002
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71320.55147416257
system.l2.ReadExReq.avgMshrMissLatency::total 71320.55147416257
system.l2.ReadSharedReq.hits::switch_cpus.data 379407.40603500005
system.l2.ReadSharedReq.hits::total 379407.40603500005
system.l2.ReadSharedReq.misses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.misses::switch_cpus.data 52815.610778
system.l2.ReadSharedReq.misses::total 52815.610778
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4392946770.4965
system.l2.ReadSharedReq.missLatency::total 4392946770.4965
system.l2.ReadSharedReq.accesses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.accesses::switch_cpus.data 432223.0168130001
system.l2.ReadSharedReq.accesses::total 432223.0168130001
system.l2.ReadSharedReq.missRate::cpu.data 0.657219
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.125898412741
system.l2.ReadSharedReq.missRate::total 0.125898412741
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82737.22611582087
system.l2.ReadSharedReq.avgMissLatency::total 82737.22611582087
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 52815.610778
system.l2.ReadSharedReq.mshrMisses::total 52815.610778
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3864790662.7165
system.l2.ReadSharedReq.mshrMissLatency::total 3864790662.7165
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.125898412741
system.l2.ReadSharedReq.mshrMissRate::total 0.125898412741
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72737.22611582089
system.l2.ReadSharedReq.avgMshrMissLatency::total 72737.22611582089
system.l2.WritebackClean.hits::writebacks 746310.829266
system.l2.WritebackClean.hits::total 746310.829266
system.l2.WritebackClean.accesses::writebacks 746310.829266
system.l2.WritebackClean.accesses::total 746310.829266
system.l2.WritebackDirty.hits::writebacks 173359.231897
system.l2.WritebackDirty.hits::total 173359.231897
system.l2.WritebackDirty.accesses::writebacks 173359.231897
system.l2.WritebackDirty.accesses::total 173359.231897
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.l2.tags.tagsInUse 26647.8876688119
system.l2.tags.totalRefs 2833212.782573
system.l2.tags.sampledRefs 82331.391234
system.l2.tags.avgRefs 44.687862616267
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.904798137836
system.l2.tags.occupancies::cpu.data 2.4467739752690005
system.l2.tags.occupancies::switch_cpus.inst 1807.2231015087443
system.l2.tags.occupancies::switch_cpus.data 24747.851906968688
system.l2.tags.avgOccs::cpu.inst 5.8188801000000004e-05
system.l2.tags.avgOccs::cpu.data 7.476884800000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.055152080583
system.l2.tags.avgOccs::switch_cpus.data 0.7552446949380001
system.l2.tags.avgOccs::total 0.8132291100150001
system.l2.tags.occupanciesTaskId::1024 32400.453735999996
system.l2.tags.ageTaskId_1024::0 12.922481
system.l2.tags.ageTaskId_1024::1 80.710071
system.l2.tags.ageTaskId_1024::2 1312.6836159999998
system.l2.tags.ageTaskId_1024::3 8930.337894999999
system.l2.tags.ratioOccsTaskId::1024 0.9887834510119999
system.l2.tags.tagAccesses 20715990.057556998
system.l2.tags.dataAccesses 20715990.057556998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 751.962263
system.mem_ctrls.avgPriority_switch_cpus.data::samples 71503.275537
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.017549646224368755
system.mem_ctrls.numReadWriteTurnArounds 833.4111290000001
system.mem_ctrls.numWriteReadTurnArounds 833.4111290000001
system.mem_ctrls.numStayReadState 168257.34189
system.mem_ctrls.numStayWriteState 13118.989424000001
system.mem_ctrls.readReqs 72261.932939
system.mem_ctrls.writeReqs 13953.104623
system.mem_ctrls.readBursts 72261.932939
system.mem_ctrls.writeBursts 13953.104623
system.mem_ctrls.servicedByWrQ 6.695138999999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.6266662699999999
system.mem_ctrls.avgWrQLen 19.223699909999997
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 72261.932939
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 13953.104623
system.mem_ctrls.rdQLenPdf::0 36524.544300999994
system.mem_ctrls.rdQLenPdf::1 20981.248186000004
system.mem_ctrls.rdQLenPdf::2 9760.601069
system.mem_ctrls.rdQLenPdf::3 4982.498205000001
system.mem_ctrls.rdQLenPdf::4 6.0674899999999985
system.mem_ctrls.rdQLenPdf::5 0.278549
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9944939999999999
system.mem_ctrls.wrQLenPdf::1 0.9944939999999999
system.mem_ctrls.wrQLenPdf::2 0.9944939999999999
system.mem_ctrls.wrQLenPdf::3 0.9944939999999999
system.mem_ctrls.wrQLenPdf::4 0.9944939999999999
system.mem_ctrls.wrQLenPdf::5 0.9944939999999999
system.mem_ctrls.wrQLenPdf::6 0.9944939999999999
system.mem_ctrls.wrQLenPdf::7 0.9944939999999999
system.mem_ctrls.wrQLenPdf::8 0.9944939999999999
system.mem_ctrls.wrQLenPdf::9 0.9944939999999999
system.mem_ctrls.wrQLenPdf::10 0.9944939999999999
system.mem_ctrls.wrQLenPdf::11 0.9944939999999999
system.mem_ctrls.wrQLenPdf::12 0.9944939999999999
system.mem_ctrls.wrQLenPdf::13 0.9944939999999999
system.mem_ctrls.wrQLenPdf::14 0.9944939999999999
system.mem_ctrls.wrQLenPdf::15 209.018205
system.mem_ctrls.wrQLenPdf::16 214.169725
system.mem_ctrls.wrQLenPdf::17 553.6016450000001
system.mem_ctrls.wrQLenPdf::18 738.567136
system.mem_ctrls.wrQLenPdf::19 814.0570799999999
system.mem_ctrls.wrQLenPdf::20 849.8314159999999
system.mem_ctrls.wrQLenPdf::21 858.99499
system.mem_ctrls.wrQLenPdf::22 855.619987
system.mem_ctrls.wrQLenPdf::23 851.1656389999999
system.mem_ctrls.wrQLenPdf::24 854.27311
system.mem_ctrls.wrQLenPdf::25 859.762935
system.mem_ctrls.wrQLenPdf::26 864.5559629999998
system.mem_ctrls.wrQLenPdf::27 870.5335519999999
system.mem_ctrls.wrQLenPdf::28 877.9697289999999
system.mem_ctrls.wrQLenPdf::29 959.7004739999999
system.mem_ctrls.wrQLenPdf::30 865.0396430000001
system.mem_ctrls.wrQLenPdf::31 969.6486450000001
system.mem_ctrls.wrQLenPdf::32 867.8441350000002
system.mem_ctrls.wrQLenPdf::33 2.7856900000000007
system.mem_ctrls.wrQLenPdf::34 0.8497159999999999
system.mem_ctrls.wrQLenPdf::35 0.197798
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 428.48889599999995
system.mem_ctrls.bytesReadSys 4624763.708096
system.mem_ctrls.bytesWrittenSys 892998.695872
system.mem_ctrls.avgRdBWSys 86097687.77061845
system.mem_ctrls.avgWrBWSys 16083240.696156614
system.mem_ctrls.totGap 52465195739.06449
system.mem_ctrls.avgGap 965284.3110565203
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 48125.584832
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4576209.634368
system.mem_ctrls.requestorReadRate::switch_cpus.inst 887655.8658321059
system.mem_ctrls.requestorReadRate::switch_cpus.data 85202043.57834324
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 751.962263
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 71509.970676
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 22641399.550999995
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2268672304.7979994
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 27822.463254119997
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31132.97802113
system.mem_ctrls.dram.bytesRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesRead::cpu.data 189.78169600000004
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 48125.584832
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4576638.123264
system.mem_ctrls.dram.bytesRead::total 4624763.708096
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 48125.584832
system.mem_ctrls.dram.bytesInstRead::total 48125.584832
system.mem_ctrls.dram.numReads::cpu.inst 2.496329
system.mem_ctrls.dram.numReads::cpu.data 2.9653390000000006
system.mem_ctrls.dram.numReads::switch_cpus.inst 751.962263
system.mem_ctrls.dram.numReads::switch_cpus.data 71509.970676
system.mem_ctrls.dram.numReads::total 72261.932939
system.mem_ctrls.dram.bwRead::cpu.inst 30609.856430999997
system.mem_ctrls.dram.bwRead::cpu.data 35613.241306
system.mem_ctrls.dram.bwRead::switch_cpus.inst 887655.905232
system.mem_ctrls.dram.bwRead::switch_cpus.data 85210032.01620899
system.mem_ctrls.dram.bwRead::total 86097687.70406698
system.mem_ctrls.dram.bwInstRead::cpu.inst 30609.856430999997
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 887655.905232
system.mem_ctrls.dram.bwInstRead::total 887655.905232
system.mem_ctrls.dram.bwTotal::cpu.inst 30609.856430999997
system.mem_ctrls.dram.bwTotal::cpu.data 35613.241306
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 887655.905232
system.mem_ctrls.dram.bwTotal::switch_cpus.data 85210032.01620899
system.mem_ctrls.dram.bwTotal::total 102180928.392546
system.mem_ctrls.dram.readBursts 72255.2378
system.mem_ctrls.dram.writeBursts 13927.534081999996
system.mem_ctrls.dram.perBankRdBursts::0 4397.236772000001
system.mem_ctrls.dram.perBankRdBursts::1 4576.42315
system.mem_ctrls.dram.perBankRdBursts::2 4543.994417
system.mem_ctrls.dram.perBankRdBursts::3 4525.005101
system.mem_ctrls.dram.perBankRdBursts::4 4588.814551000001
system.mem_ctrls.dram.perBankRdBursts::5 4611.627741
system.mem_ctrls.dram.perBankRdBursts::6 4419.220326000001
system.mem_ctrls.dram.perBankRdBursts::7 4456.738733
system.mem_ctrls.dram.perBankRdBursts::8 4398.989019
system.mem_ctrls.dram.perBankRdBursts::9 4460.9150070000005
system.mem_ctrls.dram.perBankRdBursts::10 4473.49417
system.mem_ctrls.dram.perBankRdBursts::11 4611.524552999999
system.mem_ctrls.dram.perBankRdBursts::12 4608.746879000001
system.mem_ctrls.dram.perBankRdBursts::13 4709.889053999999
system.mem_ctrls.dram.perBankRdBursts::14 4483.236884000001
system.mem_ctrls.dram.perBankRdBursts::15 4389.381443
system.mem_ctrls.dram.perBankWrBursts::0 837.1008280000001
system.mem_ctrls.dram.perBankWrBursts::1 885.106798
system.mem_ctrls.dram.perBankWrBursts::2 863.12304
system.mem_ctrls.dram.perBankWrBursts::3 815.0749179999999
system.mem_ctrls.dram.perBankWrBursts::4 872.2396050000001
system.mem_ctrls.dram.perBankWrBursts::5 910.8265329999999
system.mem_ctrls.dram.perBankWrBursts::6 851.2222169999999
system.mem_ctrls.dram.perBankWrBursts::7 840.8012779999998
system.mem_ctrls.dram.perBankWrBursts::8 866.6735120000001
system.mem_ctrls.dram.perBankWrBursts::9 861.5254799999999
system.mem_ctrls.dram.perBankWrBursts::10 883.2040889999998
system.mem_ctrls.dram.perBankWrBursts::11 940.822916
system.mem_ctrls.dram.perBankWrBursts::12 938.4837189999998
system.mem_ctrls.dram.perBankWrBursts::13 885.0627859999998
system.mem_ctrls.dram.perBankWrBursts::14 865.7108860000001
system.mem_ctrls.dram.perBankWrBursts::15 810.5554769999999
system.mem_ctrls.dram.totQLat 936527995.599
system.mem_ctrls.dram.totBusLat 361276189.0
system.mem_ctrls.dram.totMemAccLat 2291313704.349
system.mem_ctrls.dram.avgQLat 12359.672946760002
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 31109.67294676
system.mem_ctrls.dram.readRowHits 53861.396167
system.mem_ctrls.dram.writeRowHits 9438.95489
system.mem_ctrls.dram.readRowHitRate 72.23430794000001
system.mem_ctrls.dram.writeRowHitRate 63.14842495999999
system.mem_ctrls.dram.bytesPerActivate::samples 22881.967528
system.mem_ctrls.dram.bytesPerActivate::mean 225.91043786800603
system.mem_ctrls.dram.bytesPerActivate::gmean 168.035053392602
system.mem_ctrls.dram.bytesPerActivate::stdev 190.88530466697196
system.mem_ctrls.dram.bytesPerActivate::0-127 6486.283031000001
system.mem_ctrls.dram.bytesPerActivate::128-255 8614.053323
system.mem_ctrls.dram.bytesPerActivate::256-383 2642.9309360000007
system.mem_ctrls.dram.bytesPerActivate::384-511 3000.5638549999994
system.mem_ctrls.dram.bytesPerActivate::512-639 473.674704
system.mem_ctrls.dram.bytesPerActivate::640-767 333.55428000000006
system.mem_ctrls.dram.bytesPerActivate::768-895 305.643339
system.mem_ctrls.dram.bytesPerActivate::896-1023 144.76302699999997
system.mem_ctrls.dram.bytesPerActivate::1024-1151 880.501033
system.mem_ctrls.dram.bytesPerActivate::total 22881.967528
system.mem_ctrls.dram.dramBytesRead 4624335.2192
system.mem_ctrls.dram.dramBytesWritten 891362.1812479998
system.mem_ctrls.dram.avgRdBW 86.089699355651
system.mem_ctrls.dram.avgWrBW 16.051931829631002
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 0.79816488
system.mem_ctrls.dram.busUtilRead 0.6731626700000001
system.mem_ctrls.dram.busUtilWrite 0.12683540000000001
system.mem_ctrls.dram.pageHitRate 71.21223341
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.mem_ctrls.dram.rank0.actEnergy 82363370.13282
system.mem_ctrls.dram.rank0.preEnergy 43776918.702659994
system.mem_ctrls.dram.rank0.readEnergy 257890094.04773995
system.mem_ctrls.dram.rank0.writeEnergy 35890085.03274
system.mem_ctrls.dram.rank0.refreshEnergy 4141703028.7370405
system.mem_ctrls.dram.rank0.actBackEnergy 5925368970.24069
system.mem_ctrls.dram.rank0.preBackEnergy 15157520512.069921
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 25644512978.96361
system.mem_ctrls.dram.rank0.averagePower 488.419884741249
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 39344475341.94825
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1751994170.19825
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 11370474502.59
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 81017114.55768
system.mem_ctrls.dram.rank1.preEnergy 43060148.06609999
system.mem_ctrls.dram.rank1.readEnergy 258012303.84425995
system.mem_ctrls.dram.rank1.writeEnergy 36811642.8753
system.mem_ctrls.dram.rank1.refreshEnergy 4141703028.7370405
system.mem_ctrls.dram.rank1.actBackEnergy 5945173318.0283985
system.mem_ctrls.dram.rank1.preBackEnergy 15140843166.56448
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 25646620722.673252
system.mem_ctrls.dram.rank1.averagePower 488.473649028674
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 39301106973.787506
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1751994170.19825
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 11413842870.750748
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.membus.transDist::ReadResp 53567.573040999996
system.membus.transDist::ReadExReq 18694.359898000002
system.membus.transDist::ReadExResp 18694.359898000002
system.membus.transDist::ReadSharedReq 53567.573040999996
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 194566.16433699997
system.membus.pktCount::total 194566.16433699997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 5517762.403968
system.membus.pktSize::total 5517762.403968
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 72582.12380700001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 72582.12380700001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 72582.12380700001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.membus.reqLayer0.occupancy 192074400.179
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 380719032.4822499
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 122304.23139800002
system.membus.snoop_filter.hitSingleRequests 49722.10759099999
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 104933888.065362
system.switch_cpus.cpi 1.0490625458439997
system.switch_cpus.ipc 0.9567814222690001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107153920.997052
system.switch_cpus.instsIssued 107326819.29831201
system.switch_cpus.squashedInstsIssued 1821.2014830000003
system.switch_cpus.squashedInstsExamined 1736615.6935629998
system.switch_cpus.squashedOperandsExamined 1233862.736816
system.switch_cpus.numIssuedDist::samples 101761491.37249503
system.switch_cpus.numIssuedDist::mean 1.0573949936790001
system.switch_cpus.numIssuedDist::stdev 1.182580935196
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 44640468.604059994
system.switch_cpus.numIssuedDist::1 26642089.940633997
system.switch_cpus.numIssuedDist::2 13750771.238653
system.switch_cpus.numIssuedDist::3 14608813.592470003
system.switch_cpus.numIssuedDist::4 1526905.253718
system.switch_cpus.numIssuedDist::5 394717.9713969999
system.switch_cpus.numIssuedDist::6 131205.82486200004
system.switch_cpus.numIssuedDist::7 43851.291675
system.switch_cpus.numIssuedDist::8 22667.655026
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 101761491.37249503
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 12306.6341
system.switch_cpus.statFuBusy::IntDiv 7518.834102999999
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.042414
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 2936.227698
system.switch_cpus.statFuBusy::SimdAddAcc 1221.0919740000002
system.switch_cpus.statFuBusy::SimdAlu 1812.7136229999999
system.switch_cpus.statFuBusy::SimdCmp 1468.1403209999999
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 34.279692
system.switch_cpus.statFuBusy::SimdMult 268.55773400000004
system.switch_cpus.statFuBusy::SimdMultAcc 794.7524149999998
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1018.313404
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 68898.078364
system.switch_cpus.statFuBusy::MemWrite 2127.051935
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19791.397316999995
system.switch_cpus.statIssuedInstType_0::IntAlu 50633525.75143801
system.switch_cpus.statIssuedInstType_0::IntMult 3219180.8471020004
system.switch_cpus.statIssuedInstType_0::IntDiv 14369.779025999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 4958.498259
system.switch_cpus.statIssuedInstType_0::FloatCmp 4.039752
system.switch_cpus.statIssuedInstType_0::FloatCvt 2071.377038
system.switch_cpus.statIssuedInstType_0::FloatMult 626.133667
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 1544.237933
system.switch_cpus.statIssuedInstType_0::FloatDiv 84.80971799999999
system.switch_cpus.statIssuedInstType_0::FloatMisc 443602.1120380001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.631728
system.switch_cpus.statIssuedInstType_0::SimdAdd 10246140.349028999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3256869.628675
system.switch_cpus.statIssuedInstType_0::SimdAlu 5347645.279628
system.switch_cpus.statIssuedInstType_0::SimdCmp 1640284.61997
system.switch_cpus.statIssuedInstType_0::SimdCvt 541.4655599999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 1549379.3279020002
system.switch_cpus.statIssuedInstType_0::SimdMult 712618.8392040002
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 680224.1659940002
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1713260.987856
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 539.976979
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20701788.338749
system.switch_cpus.statIssuedInstType_0::MemWrite 7137765.811417999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107326819.29831201
system.switch_cpus.issueRate 1.026021221328
system.switch_cpus.fuBusy 100404.717777
system.switch_cpus.fuBusyRate 0.000933558051
system.switch_cpus.intInstQueueReads 243447079.82532996
system.switch_cpus.intInstQueueWrites 72844814.16977401
system.switch_cpus.intInstQueueWakeupAccesses 70331564.42026201
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 73070275.884215
system.switch_cpus.vecInstQueueWrites 36045724.538994
system.switch_cpus.vecInstQueueWakeupAccesses 35937311.58751101
system.switch_cpus.intAluAccesses 70861224.62776
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 36546207.99101199
system.switch_cpus.numSquashedInsts 294907.453168
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 638226.176417
system.switch_cpus.idleCycles 3172396.6928670006
system.switch_cpus.MemDepUnit__0.insertedLoads 20183466.791124
system.switch_cpus.MemDepUnit__0.insertedStores 7174547.3774149995
system.switch_cpus.MemDepUnit__0.conflictingLoads 2448352.584891
system.switch_cpus.MemDepUnit__0.conflictingStores 0.515091
system.switch_cpus.MemDepUnit__0.MDPLookups 9256489.313325
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 10926977.477799
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2198323.656128
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 138984.887448
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 480793.9886870001
system.switch_cpus.branchPred.lookups_0::CallDirect 140111.093077
system.switch_cpus.branchPred.lookups_0::CallIndirect 366558.373314
system.switch_cpus.branchPred.lookups_0::DirectCond 6483488.958710001
system.switch_cpus.branchPred.lookups_0::DirectUncond 1038230.3314439999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 34240.027541
system.switch_cpus.branchPred.lookups_0::total 8543422.772773001
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 14919.546955000003
system.switch_cpus.branchPred.squashes_0::CallDirect 11274.658975
system.switch_cpus.branchPred.squashes_0::CallIndirect 29520.070211999995
system.switch_cpus.branchPred.squashes_0::DirectCond 304930.12274400005
system.switch_cpus.branchPred.squashes_0::DirectUncond 54634.88043599999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8100.166719000001
system.switch_cpus.branchPred.squashes_0::total 423379.44604099996
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 4.023245
system.switch_cpus.branchPred.corrected_0::CallDirect 7310.837809
system.switch_cpus.branchPred.corrected_0::CallIndirect 56931.549476
system.switch_cpus.branchPred.corrected_0::DirectCond 240568.45819599996
system.switch_cpus.branchPred.corrected_0::DirectUncond 8564.927939
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2386.751407
system.switch_cpus.branchPred.corrected_0::total 315766.54807200003
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 465874.65930999996
system.switch_cpus.branchPred.committed_0::CallDirect 128836.43960799999
system.switch_cpus.branchPred.committed_0::CallIndirect 337038.303102
system.switch_cpus.branchPred.committed_0::DirectCond 6178559.192004
system.switch_cpus.branchPred.committed_0::DirectUncond 983595.5327790002
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 26139.947077999997
system.switch_cpus.branchPred.committed_0::total 8120044.073881
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.6182699999999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6786.429759999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 56329.47262899998
system.switch_cpus.branchPred.mispredicted_0::DirectCond 236260.427086
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6840.508657000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2383.2346890000003
system.switch_cpus.branchPred.mispredicted_0::total 308600.691091
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3686028.3351810006
system.switch_cpus.branchPred.targetProvider_0::BTB 4062856.048496
system.switch_cpus.branchPred.targetProvider_0::RAS 480793.370417
system.switch_cpus.branchPred.targetProvider_0::Indirect 313745.018679
system.switch_cpus.branchPred.targetProvider_0::total 8543422.772773001
system.switch_cpus.branchPred.targetWrong_0::NoBranch 215658.787495
system.switch_cpus.branchPred.targetWrong_0::Return 97936.86772000001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 3.404975
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2167.4878820000004
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 315766.54807200003
system.switch_cpus.branchPred.condPredicted 6483488.958710001
system.switch_cpus.branchPred.condPredictedTaken 2955015.326627
system.switch_cpus.branchPred.condIncorrect 315766.54807200003
system.switch_cpus.branchPred.predTakenBTBMiss 39849.556812999996
system.switch_cpus.branchPred.NotTakenMispredicted 217829.68035199997
system.switch_cpus.branchPred.TakenMispredicted 97936.86772000001
system.switch_cpus.branchPred.BTBLookups 8543422.772773001
system.switch_cpus.branchPred.BTBUpdates 158507.35622399996
system.switch_cpus.branchPred.BTBHits 6237684.044612
system.switch_cpus.branchPred.BTBHitRatio 0.7272092367730001
system.switch_cpus.branchPred.BTBMispredicted 45143.43376000001
system.switch_cpus.branchPred.indirectLookups 400798.400855
system.switch_cpus.branchPred.indirectHits 313745.018679
system.switch_cpus.branchPred.indirectMisses 87053.382176
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 480793.9886870001
system.switch_cpus.branchPred.btb.lookups::CallDirect 140111.093077
system.switch_cpus.branchPred.btb.lookups::CallIndirect 366558.373314
system.switch_cpus.branchPred.btb.lookups::DirectCond 6483488.958710001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1038230.3314439999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 34240.027541
system.switch_cpus.branchPred.btb.lookups::total 8543422.772773001
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 480793.9886870001
system.switch_cpus.branchPred.btb.misses::CallDirect 7768.525437000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 366558.373314
system.switch_cpus.branchPred.btb.misses::DirectCond 1407178.026187
system.switch_cpus.branchPred.btb.misses::DirectUncond 9199.786995
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 34240.027541
system.switch_cpus.branchPred.btb.misses::total 2305738.728161
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 7310.837809
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 142631.59047599998
system.switch_cpus.branchPred.btb.updates::DirectUncond 8564.927939
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 158507.35622399996
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 7310.837809
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 142631.59047599998
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8564.927939
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 158507.35622399996
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.switch_cpus.branchPred.indirectBranchPred.lookups 400798.400855
system.switch_cpus.branchPred.indirectBranchPred.hits 313745.018679
system.switch_cpus.branchPred.indirectBranchPred.misses 87053.382176
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59318.300883
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 460116.701738
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 521589.01334599993
system.switch_cpus.branchPred.ras.pops 521588.717874
system.switch_cpus.branchPred.ras.squashes 55714.27614199999
system.switch_cpus.branchPred.ras.used 465874.65930999996
system.switch_cpus.branchPred.ras.correct 465874.04104000004
system.switch_cpus.branchPred.ras.incorrect 0.6182699999999999
system.switch_cpus.commit.commitSquashedInsts 1737054.2149779997
system.switch_cpus.commit.branchMispredicts 299894.319632
system.switch_cpus.commit.numCommittedDist::samples 101063543.32631198
system.switch_cpus.commit.numCommittedDist::mean 1.0461304819869999
system.switch_cpus.commit.numCommittedDist::stdev 1.1558244014349999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 45162262.130688004
system.switch_cpus.commit.numCommittedDist::1 26666399.410451997
system.switch_cpus.commit.numCommittedDist::2 8928230.139045
system.switch_cpus.commit.numCommittedDist::3 20306651.646126997
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 101063543.32631198
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 465874.74271000014
system.switch_cpus.commit.committedInstType_0::No_OpClass 19787.076158999997
system.switch_cpus.commit.committedInstType_0::IntAlu 49873752.883791015
system.switch_cpus.commit.committedInstType_0::IntMult 3174391.000832
system.switch_cpus.commit.committedInstType_0::IntDiv 14367.942978999998
system.switch_cpus.commit.committedInstType_0::FloatAdd 4876.9458700000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.6207089999999997
system.switch_cpus.commit.committedInstType_0::FloatCvt 1989.0497830000002
system.switch_cpus.commit.committedInstType_0::FloatMult 625.9268969999998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 1544.0607300000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 4.451259
system.switch_cpus.commit.committedInstType_0::FloatMisc 439351.7881800001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.631728
system.switch_cpus.commit.committedInstType_0::SimdAdd 10245215.61018
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3256661.881572
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347010.384757999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1639226.070709
system.switch_cpus.commit.committedInstType_0::SimdCvt 540.991458
system.switch_cpus.commit.committedInstType_0::SimdMisc 1545724.7995599997
system.switch_cpus.commit.committedInstType_0::SimdMult 712578.9402910002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 680189.7116290001
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1712639.043929
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19694136.64496
system.switch_cpus.commit.committedInstType_0::MemWrite 7077654.310659999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105442814.62692298
system.switch_cpus.commit.commitEligibleSamples 20306651.646126997
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 17133.634651999997
system.switch_cpus.commitStats0.numInsts 100025505.42640498
system.switch_cpus.commitStats0.numOps 105442814.62692298
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.04751202
system.switch_cpus.commitStats0.numOpsNotNOP 105417308.24803002
system.switch_cpus.commitStats0.cpi 1.0490625458439997
system.switch_cpus.commitStats0.ipc 0.9567814222690001
system.switch_cpus.commitStats0.numMemRefs 26771790.95562
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75185370.989642
system.switch_cpus.commitStats0.numLoadInsts 19694136.64496
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7077654.310659999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35916196.988501005
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19787.076158999997
system.switch_cpus.commitStats0.committedInstType::IntAlu 49873752.883791015
system.switch_cpus.commitStats0.committedInstType::IntMult 3174391.000832
system.switch_cpus.commitStats0.committedInstType::IntDiv 14367.942978999998
system.switch_cpus.commitStats0.committedInstType::FloatAdd 4876.9458700000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.6207089999999997
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1989.0497830000002
system.switch_cpus.commitStats0.committedInstType::FloatMult 625.9268969999998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 1544.0607300000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 4.451259
system.switch_cpus.commitStats0.committedInstType::FloatMisc 439351.7881800001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.631728
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10245215.61018
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3256661.881572
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347010.384757999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1639226.070709
system.switch_cpus.commitStats0.committedInstType::SimdCvt 540.991458
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1545724.7995599997
system.switch_cpus.commitStats0.committedInstType::SimdMult 712578.9402910002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 680189.7116290001
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1712639.043929
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 539.9659680000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.56199
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.33034199999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19694136.64496
system.switch_cpus.commitStats0.committedInstType::MemWrite 7077654.310659999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105442814.62692298
system.switch_cpus.commitStats0.committedControl::IsControl 8120044.015153
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7290991.105663
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 829052.9094899998
system.switch_cpus.commitStats0.committedControl::IsCondControl 6178559.16264
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1941484.8525130001
system.switch_cpus.commitStats0.committedControl::IsCall 465874.74271000014
system.switch_cpus.commitStats0.committedControl::IsReturn 465874.65930999996
system.switch_cpus.decode.idleCycles 42330921.7974
system.switch_cpus.decode.blockedCycles 7054190.686857999
system.switch_cpus.decode.runCycles 51133661.09709401
system.switch_cpus.decode.unblockCycles 925541.9672800001
system.switch_cpus.decode.squashCycles 317175.823863
system.switch_cpus.decode.branchResolved 4054920.599141001
system.switch_cpus.decode.branchMispred 16096.764623000003
system.switch_cpus.decode.decodedInsts 108255911.326895
system.switch_cpus.decode.squashedInsts 14639.39246
system.switch_cpus.executeStats0.numInsts 107031911.66631001
system.switch_cpus.executeStats0.numNop 25535.337081000005
system.switch_cpus.executeStats0.numBranches 8226747.890958998
system.switch_cpus.executeStats0.numLoadInsts 20609041.229749
system.switch_cpus.executeStats0.numStoreInsts 7125343.393694
system.switch_cpus.executeStats0.instRate 1.023175923135
system.switch_cpus.executeStats0.numCCRegReads 20707625.387631
system.switch_cpus.executeStats0.numCCRegWrites 20329251.776598
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 108207547.039271
system.switch_cpus.executeStats0.numIntRegWrites 52555898.818222
system.switch_cpus.executeStats0.numMemRefs 27734384.623443
system.switch_cpus.executeStats0.numMiscRegReads 76430373.49007401
system.switch_cpus.executeStats0.numMiscRegWrites 10125.337919000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 54654588.98241099
system.switch_cpus.executeStats0.numVecRegWrites 34224533.156915
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4857394.437592001
system.switch_cpus.fetch.cycles 57877455.743751004
system.switch_cpus.fetch.squashCycles 666103.1792220001
system.switch_cpus.fetch.cacheLines 29451700.377416003
system.switch_cpus.fetch.icacheSquashes 156912.49542500003
system.switch_cpus.fetch.nisnDist::samples 101761491.37249503
system.switch_cpus.fetch.nisnDist::mean 1.0719667609410002
system.switch_cpus.fetch.nisnDist::stdev 1.2356639307030002
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48711998.871231996
system.switch_cpus.fetch.nisnDist::1 23149612.35531
system.switch_cpus.fetch.nisnDist::2 4065397.623825
system.switch_cpus.fetch.nisnDist::3 25834482.522127993
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 101761491.37249503
system.switch_cpus.fetchStats0.numInsts 103196559.07143301
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9873387708399999
system.switch_cpus.fetchStats0.numBranches 8543422.772773001
system.switch_cpus.fetchStats0.branchRate 0.082018389111
system.switch_cpus.fetchStats0.icacheStallCycles 43550953.333033994
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 317175.823863
system.switch_cpus.iew.blockCycles 1216256.159362
system.switch_cpus.iew.unblockCycles 697884.5726469998
system.switch_cpus.iew.dispatchedInsts 107179458.35228598
system.switch_cpus.iew.dispSquashedInsts 154173.84882100002
system.switch_cpus.iew.dispLoadInsts 20183466.791124
system.switch_cpus.iew.dispStoreInsts 7174547.3774149995
system.switch_cpus.iew.dispNonSpecInsts 2.0181530000000003
system.switch_cpus.iew.iqFullEvents 5231.597665
system.switch_cpus.iew.lsqFullEvents 677424.8506799999
system.switch_cpus.iew.predictedTakenIncorrect 102439.06617799998
system.switch_cpus.iew.predictedNotTakenIncorrect 205960.85224100002
system.switch_cpus.iew.branchMispredicts 308399.918419
system.switch_cpus.iew.instsToCommit 106313004.490429
system.switch_cpus.iew.writebackCount 106268876.00777298
system.switch_cpus.iew.producerInst 39084081.122947
system.switch_cpus.iew.consumerInst 55262792.09356099
system.switch_cpus.iew.wbRate 1.0159865937850001
system.switch_cpus.iew.wbFanout 0.708970724406
system.switch_cpus.lsq0.forwLoads 48383.613441
system.switch_cpus.lsq0.squashedLoads 489329.543386
system.switch_cpus.lsq0.ignoredResponses 1501.3930080000002
system.switch_cpus.lsq0.memOrderViolation 17398.664588000003
system.switch_cpus.lsq0.squashedStores 96893.59571299999
system.switch_cpus.lsq0.rescheduledLoads 26740.691642
system.switch_cpus.lsq0.blockedByCache 86710.052796
system.switch_cpus.lsq0.loadToUse::samples 19688059.451478
system.switch_cpus.lsq0.loadToUse::mean 5.337143149054
system.switch_cpus.lsq0.loadToUse::stdev 19.801467376027
system.switch_cpus.lsq0.loadToUse::0-9 18980978.970821
system.switch_cpus.lsq0.loadToUse::10-19 80636.407635
system.switch_cpus.lsq0.loadToUse::20-29 430077.27026099997
system.switch_cpus.lsq0.loadToUse::30-39 49721.94023200001
system.switch_cpus.lsq0.loadToUse::40-49 10493.753138
system.switch_cpus.lsq0.loadToUse::50-59 4852.253839
system.switch_cpus.lsq0.loadToUse::60-69 4118.584927
system.switch_cpus.lsq0.loadToUse::70-79 1795.690524
system.switch_cpus.lsq0.loadToUse::80-89 1403.945787
system.switch_cpus.lsq0.loadToUse::90-99 1876.912361
system.switch_cpus.lsq0.loadToUse::100-109 2377.549411
system.switch_cpus.lsq0.loadToUse::110-119 5472.294939
system.switch_cpus.lsq0.loadToUse::120-129 9751.078721
system.switch_cpus.lsq0.loadToUse::130-139 8390.308433
system.switch_cpus.lsq0.loadToUse::140-149 24512.926116
system.switch_cpus.lsq0.loadToUse::150-159 5476.206453999999
system.switch_cpus.lsq0.loadToUse::160-169 5779.061143999999
system.switch_cpus.lsq0.loadToUse::170-179 12035.858422000001
system.switch_cpus.lsq0.loadToUse::180-189 5106.768178000001
system.switch_cpus.lsq0.loadToUse::190-199 3473.5098409999996
system.switch_cpus.lsq0.loadToUse::200-209 3598.743565999999
system.switch_cpus.lsq0.loadToUse::210-219 1645.6176979999996
system.switch_cpus.lsq0.loadToUse::220-229 1107.568112
system.switch_cpus.lsq0.loadToUse::230-239 782.6937739999998
system.switch_cpus.lsq0.loadToUse::240-249 749.989064
system.switch_cpus.lsq0.loadToUse::250-259 972.1053240000001
system.switch_cpus.lsq0.loadToUse::260-269 1042.1058130000001
system.switch_cpus.lsq0.loadToUse::270-279 1176.676293
system.switch_cpus.lsq0.loadToUse::280-289 1583.1877399999998
system.switch_cpus.lsq0.loadToUse::290-299 1685.3126450000004
system.switch_cpus.lsq0.loadToUse::overflows 25384.160265
system.switch_cpus.lsq0.loadToUse::min_value 1.029364
system.switch_cpus.lsq0.loadToUse::max_value 1645.8697849999999
system.switch_cpus.lsq0.loadToUse::total 19688059.451478
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 52466944014.7365
system.switch_cpus.rename.squashCycles 317175.823863
system.switch_cpus.rename.idleCycles 42672014.705069005
system.switch_cpus.rename.blockCycles 3827096.341158999
system.switch_cpus.rename.serializeStallCycles 25535.385573999996
system.switch_cpus.rename.runCycles 51520304.960862994
system.switch_cpus.rename.unblockCycles 3399364.155967
system.switch_cpus.rename.renamedInsts 107862211.14620298
system.switch_cpus.rename.ROBFullEvents 80815.030218
system.switch_cpus.rename.IQFullEvents 841226.184473
system.switch_cpus.rename.LQFullEvents 365103.62645
system.switch_cpus.rename.SQFullEvents 1566443.1624640003
system.switch_cpus.rename.fullRegistersEvents 378323.01813099993
system.switch_cpus.rename.renamedOperands 114961333.92437904
system.switch_cpus.rename.lookups 262967170.898513
system.switch_cpus.rename.intLookups 109125496.231086
system.switch_cpus.rename.vecLookups 54706700.31141501
system.switch_cpus.rename.committedMaps 112185653.88476299
system.switch_cpus.rename.undoneMaps 2775681.385048
system.switch_cpus.rename.serializing 175.29724100000004
system.switch_cpus.rename.tempSerializing 1.099717
system.switch_cpus.rename.skidInsts 1632787.2773680002
system.switch_cpus.rob.reads 187936742.83792603
system.switch_cpus.rob.writes 215058284.89843905
system.switch_cpus.rob.squashedLoads 495932.68750400015
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 97895.578642
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.04751202
system.switch_cpus.thread_0.numOps 105417308.24803002
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1178562.6462449997
system.tol2bus.transDist::WritebackDirty 187312.33652000004
system.tol2bus.transDist::WritebackClean 746310.829266
system.tol2bus.transDist::CleanEvict 406450.360636
system.tol2bus.transDist::ReadExReq 111288.52281699999
system.tol2bus.transDist::ReadExResp 111288.55197699998
system.tol2bus.transDist::ReadCleanReq 746339.6184210001
system.tol2bus.transDist::ReadSharedReq 432223.0168130001
system.tol2bus.pktCount::total 3870620.9092420004
system.tol2bus.pktSize::total 141409360.60064
system.tol2bus.snoops 49885.74339499998
system.tol2bus.snoopTraffic 892998.695872
system.tol2bus.snoopFanout::samples 1340102.286417
system.tol2bus.snoopFanout::mean 0.000133566316
system.tol2bus.snoopFanout::stdev 0.007220138367
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1339938.5478410001
system.tol2bus.snoopFanout::1 163.738576
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9692089999999999
system.tol2bus.snoopFanout::total 1340102.286417
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 52466944014.7365
system.tol2bus.reqLayer0.occupancy 2209872224.1875
system.tol2bus.reqLayer0.utilization 0.0199226
system.tol2bus.respLayer0.occupancy 1120608332.0393572
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 815551586.743376
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2580404.326049
system.tol2bus.snoop_filter.hitSingleRequests 1290187.783027
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 163.738576
system.tol2bus.snoop_filter.hitSingleSnoops 163.738576
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 13953.104623
system.l2.writebacks::total 13953.104623
system.l2.tags.occupancies::writebacks 88.46108782515799
system.l2.tags.avgOccs::writebacks 0.002699648257
system.l2.tags.ageTaskId_1024::4 22067.699948999998
system.mem_ctrls.avgPriority_writebacks::samples 13953.104623
system.mem_ctrls.rdPerTurnAround::samples 833.4111290000001
system.mem_ctrls.rdPerTurnAround::mean 291.37885324789505
system.mem_ctrls.rdPerTurnAround::gmean 115.44509275676398
system.mem_ctrls.rdPerTurnAround::stdev 1634.2264353642918
system.mem_ctrls.rdPerTurnAround::0-1023 829.639522
system.mem_ctrls.rdPerTurnAround::1024-2047 2.175565
system.mem_ctrls.rdPerTurnAround::2048-3071 0.514273
system.mem_ctrls.rdPerTurnAround::3072-4095 0.051386
system.mem_ctrls.rdPerTurnAround::27648-28671 0.236746
system.mem_ctrls.rdPerTurnAround::total 833.4111290000001
system.mem_ctrls.wrPerTurnAround::samples 833.4111290000001
system.mem_ctrls.wrPerTurnAround::mean 16.611441333271998
system.mem_ctrls.wrPerTurnAround::gmean 16.574475455658998
system.mem_ctrls.wrPerTurnAround::stdev 1.1361145204329999
system.mem_ctrls.wrPerTurnAround::16 617.294416
system.mem_ctrls.wrPerTurnAround::18 111.96459499999999
system.mem_ctrls.wrPerTurnAround::19 43.760464999999996
system.mem_ctrls.wrPerTurnAround::20 47.15590699999999
system.mem_ctrls.wrPerTurnAround::21 8.464735
system.mem_ctrls.wrPerTurnAround::total 833.4111290000001
system.mem_ctrls.requestorWriteBytes::writebacks 891362.1812479998
system.mem_ctrls.requestorWriteRate::writebacks 16051931.836138586
system.mem_ctrls.requestorWriteAccesses::writebacks 13953.104623
system.mem_ctrls.requestorWriteTotalLat::writebacks 955896652687.1842
system.mem_ctrls.requestorWriteAvgLat::writebacks 305524442.4054625
system.mem_ctrls.dram.bytesWritten::writebacks 892998.695872
system.mem_ctrls.dram.bytesWritten::total 892998.695872
system.mem_ctrls.dram.numWrites::writebacks 13953.104623
system.mem_ctrls.dram.numWrites::total 13953.104623
system.mem_ctrls.dram.bwWrite::writebacks 16083240.542476002
system.mem_ctrls.dram.bwWrite::total 16083240.542476002
system.mem_ctrls.dram.bwTotal::writebacks 16083240.542476002
system.membus.transDist::WritebackDirty 13953.104623
system.membus.transDist::CleanEvict 35769.00296799999
system.switch_cpus.executeStats0.numVecPredRegReads 113835.941253
system.switch_cpus.executeStats0.numVecPredRegWrites 37960.253656999994
system.switch_cpus.fetch.miscStallCycles 5.3913079999999995
system.switch_cpus.fetch.pendingTrapStallCycles 39.515915
system.switch_cpus.rename.vecPredLookups 76308.409481
system.l2.InvalidateReq.hits::switch_cpus.data 45.22326299999999
system.l2.InvalidateReq.hits::total 45.22326299999999
system.l2.InvalidateReq.accesses::switch_cpus.data 365.38497099999995
system.l2.InvalidateReq.accesses::total 365.38497099999995
system.mem_ctrls.rdPerTurnAround::23552-24575 0.25468999999999997
system.tol2bus.transDist::InvalidateReq 365.38497099999995
system.tol2bus.transDist::InvalidateResp 365.38497099999995
system.l2.InvalidateReq.misses::switch_cpus.data 321.052408
system.l2.InvalidateReq.misses::total 321.052408
system.l2.InvalidateReq.missRate::switch_cpus.data 0.3243137276709999
system.l2.InvalidateReq.missRate::total 0.3243137276709999
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 321.052408
system.l2.InvalidateReq.mshrMisses::total 321.052408
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6122827.3225
system.l2.InvalidateReq.mshrMissLatency::total 6122827.3225
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.3243137276709999
system.l2.InvalidateReq.mshrMissRate::total 0.3243137276709999
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 10608.506560549475
system.l2.InvalidateReq.avgMshrMissLatency::total 10608.506560549475
system.l2.UpgradeReq.hits::switch_cpus.data 0.328712
system.l2.UpgradeReq.hits::total 0.328712
system.l2.UpgradeReq.accesses::switch_cpus.data 0.328712
system.l2.UpgradeReq.accesses::total 0.328712
system.membus.transDist::InvalidateReq 321.052408
system.switch_cpus.nonSpecInstsAdded 2.534465
system.switch_cpus.squashedNonSpecRemoved 1.434748
system.tol2bus.transDist::UpgradeReq 0.328712
system.tol2bus.transDist::UpgradeResp 0.328712
system.mem_ctrls.wrPerTurnAround::17 4.459429
system.switch_cpus.commit.commitNonSpecStalls 1.099717
system.mem_ctrls.rdPerTurnAround::17408-18431 0.125816
system.l2.CleanEvict.mshrMisses::writebacks 0.102772
system.l2.CleanEvict.mshrMisses::total 0.102772
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::26624-27647 0.08890700000000001
system.mem_ctrls.rdPerTurnAround::25600-26623 0.146207
system.mem_ctrls.rdPerTurnAround::24576-25599 0.02916
system.mem_ctrls.wrPerTurnAround::22 0.080954
system.mem_ctrls.wrPerTurnAround::23 0.071574
system.mem_ctrls.wrPerTurnAround::24 0.079527
system.mem_ctrls.wrPerTurnAround::25 0.079527
system.mem_ctrls.rdPerTurnAround::4096-5119 0.035889
system.mem_ctrls.rdPerTurnAround::21504-22527 0.057095999999999994
system.mem_ctrls.rdPerTurnAround::22528-23551 0.025285
system.mem_ctrls.rdPerTurnAround::30720-31743 0.030587
CPI 1.0493388906484469

Per-Address PND Load Violations:
