# 5-Stage Pipelined RISC-V Core

This project is a 5-stage pipelined RISC-V processor core implemented in Verilog HDL. It consists of five stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB).

[ RISC-V Ver.2 ] structural improvement
https://github.com/CourageHW/risc-v
## ğŸš€ Key Features

-   **5-Stage Pipeline**: IF, ID, EX, MEM, WB
-   **RISC-V ISA**: Supports a subset of the RV32I base instruction set.
-   **Data Forwarding**: Supported by forwarding_unit.
-   **Hazard Handling**: Not yet implemented (to be added in the future).
-   **Vivado Simulation**: Supported via the `run_vivado.sh` script.

## ğŸ“‚ Directory Structure

```
/home/yonggi/Project_verilog/risc-v/
â”œâ”€â”€â”€.gitignore
â”œâ”€â”€â”€img/
â”‚   â””â”€â”€â”€blueprint.png
â””â”€â”€â”€riscv_pipeline/
    â”œâ”€â”€â”€run_vivado.sh              # Vivado simulation execution script
    â”œâ”€â”€â”€simulate.tcl               # Vivado Tcl script
    â”œâ”€â”€â”€src/                       # Source code
    â”‚   â”œâ”€â”€â”€program.mem            # Program memory initial values
    â”‚   â”œâ”€â”€â”€riscv_pipeline_core.sv # Top-level module
    â”‚   â”œâ”€â”€â”€1.fetch/               # Fetch Stage modules
    â”‚   â”œâ”€â”€â”€2.decode/              # Decode Stage modules
    â”‚   â”œâ”€â”€â”€3.execute/             # Execute Stage modules
    â”‚   â”œâ”€â”€â”€4.memory/              # Memory Stage modules
    â”‚   â”œâ”€â”€â”€5.writeback/           # Write Back Stage modules
    â”‚   â”œâ”€â”€â”€6.hazard_processing    # hazard_processing modules
    â”‚   â””â”€â”€â”€header/
    â”‚       â””â”€â”€â”€defines.sv         # Global definitions
    â””â”€â”€â”€testbench/
        â””â”€â”€â”€tb_riscv_pipeline_core.sv # Testbench
```

## âš™ï¸ Getting Started

### Simulation

To simulate the project, execute the following command in the `riscv_pipeline` directory.

If you want gui (waveform)
```bash
./run_vivado.sh -gui
```

If you want just result (no waveform)
```bash
./run_vivado.sh
```

This script runs Vivado in batch mode and performs the simulation according to the procedures defined in the `simulate.tcl` file.

## ğŸ› ï¸ Tech Stack

-   **Language**: Verilog HDL (SystemVerilog)
-   **Simulation Tool**: Xilinx Vivado

## ğŸ–¼ï¸ Architecture
![Blueprint](img/blueprint.png)
