v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,system:u0|CameraController:camera_controller_0|cctrl_controller:controller|lpm_mult:Mult1|mult_hbt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,system:u0|CameraController:camera_controller_0|cctrl_controller:controller|lpm_mult:Mult1|mult_hbt:auto_generated|mac_out4,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1,
