// Seed: 3109834457
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  wire  id_6;
  uwire id_7;
  assign id_4 = id_7;
  assign id_4 = 1 == 1 + {id_1{id_2}};
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7
  );
endmodule
