Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_cpu_full_behav xil_defaultlib.riscv_cpu_full xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'ALUR31' [C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/controller.sv:21]
WARNING: [VRFC 10-3129] assignment to input 'Zero' [C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/controller.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reset_ff(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.load_extend
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.store_extend
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv_cpu
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.riscv_cpu_full
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_cpu_full_behav
