*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -sv
    -f ./f.list
        ../src/vhead/nsdm.vh
        ../src/nnu_general_moving.v
        ../src/sdma_ctrl/sdma_top_ctrl.v
        ../src/sdma_ctrl/sdma_section_ctrl.v
        ../src/sdma_ctrl/sdma_addr_path.v
        ../src/sdma_ctrl/sdma_data_path.v
        ../src/utils/sdma_inst_decoder.v
        ../src/utils/sdma_sap_padding_indicator.v
        ../src/utils/sdma_sap_upsample_indicator.v
        ../src/utils/sdma_sdp_lddata.v
        ../src/utils/sdma_addr_mux.v
        ../src/utils/sdma_ready_mux.v
        ../src/utils/sdma_rdata_mux.v
        ../src/utils/sdma_wdata_mux.v
        ../src/utils/rram_addr_demux.v
        ../src/utils/rram_width_reducer.v
        ../src/utils/rram_addr_cyc_align.v
        ../tb/tb_sdma_top.v
        ../tb/rram_ahb_mem/ahb_port2sram.v
        ../tb/rram_ahb_mem/ahb_port_slave.v
        ../tb/rram_ahb_mem/ahb_port_slave_wo_sfifo.v
        ../tb/rram_ahb_mem/ahb_port_slave_w_sfifo.v
        ../tb/rram_ahb_mem/ahb_rram_master.v
        ../tb/rram_ahb_mem/unaligned_ahbram_hb.sv
        ../tb/rram_ahb_mem/rram_ahb_mem.v
        ../tb/rram_ahb_mem/sync_fifo.v

Highest level modules:
TB_sdma_top

Total	0 error(s),   0 warning(s)
