module top
#(parameter param196 = (^{((!((8'hb7) ? (8'had) : (8'h9f))) * (((8'ha0) < (8'ha9)) ? ((8'hb0) & (8'ha6)) : ((8'had) ? (8'haf) : (8'ha3)))), (!(((8'h9d) ? (8'ha8) : (8'ha1)) ? (+(7'h44)) : (!(8'ha3))))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2ea):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire3;
  input wire signed [(5'h14):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire signed [(4'hd):(1'h0)] wire195;
  wire [(2'h3):(1'h0)] wire194;
  wire signed [(3'h4):(1'h0)] wire193;
  wire signed [(5'h11):(1'h0)] wire192;
  wire [(4'ha):(1'h0)] wire191;
  wire [(4'hb):(1'h0)] wire190;
  wire [(5'h12):(1'h0)] wire189;
  wire signed [(5'h14):(1'h0)] wire188;
  wire signed [(3'h4):(1'h0)] wire187;
  wire signed [(4'hb):(1'h0)] wire161;
  wire signed [(4'h8):(1'h0)] wire160;
  wire [(4'h9):(1'h0)] wire159;
  wire [(3'h6):(1'h0)] wire103;
  wire signed [(2'h2):(1'h0)] wire4;
  wire [(3'h4):(1'h0)] wire105;
  wire [(4'he):(1'h0)] wire106;
  wire signed [(3'h6):(1'h0)] wire107;
  wire signed [(4'hb):(1'h0)] wire108;
  wire signed [(5'h13):(1'h0)] wire109;
  wire [(5'h10):(1'h0)] wire110;
  wire [(3'h7):(1'h0)] wire157;
  reg signed [(4'ha):(1'h0)] reg186 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg185 = (1'h0);
  reg [(2'h3):(1'h0)] reg184 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg183 = (1'h0);
  reg [(5'h11):(1'h0)] reg182 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg181 = (1'h0);
  reg [(3'h5):(1'h0)] reg180 = (1'h0);
  reg [(3'h4):(1'h0)] reg179 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg178 = (1'h0);
  reg [(5'h15):(1'h0)] reg177 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg176 = (1'h0);
  reg [(4'h9):(1'h0)] reg175 = (1'h0);
  reg [(2'h2):(1'h0)] reg174 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg173 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg172 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg171 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg170 = (1'h0);
  reg [(3'h4):(1'h0)] reg169 = (1'h0);
  reg [(4'h8):(1'h0)] reg168 = (1'h0);
  reg [(4'hb):(1'h0)] reg167 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg166 = (1'h0);
  reg [(4'h9):(1'h0)] reg165 = (1'h0);
  reg [(4'he):(1'h0)] reg164 = (1'h0);
  reg [(4'hf):(1'h0)] reg163 = (1'h0);
  reg [(4'ha):(1'h0)] reg162 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg23 = (1'h0);
  reg signed [(4'he):(1'h0)] reg22 = (1'h0);
  reg [(5'h15):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg18 = (1'h0);
  reg [(4'ha):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg16 = (1'h0);
  reg [(4'hd):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg14 = (1'h0);
  reg [(5'h11):(1'h0)] reg13 = (1'h0);
  reg [(3'h6):(1'h0)] reg12 = (1'h0);
  reg [(2'h2):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg10 = (1'h0);
  reg signed [(4'he):(1'h0)] reg9 = (1'h0);
  reg [(5'h10):(1'h0)] reg8 = (1'h0);
  reg [(4'h8):(1'h0)] reg7 = (1'h0);
  reg [(5'h10):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg5 = (1'h0);
  assign y = {wire195,
                 wire194,
                 wire193,
                 wire192,
                 wire191,
                 wire190,
                 wire189,
                 wire188,
                 wire187,
                 wire161,
                 wire160,
                 wire159,
                 wire103,
                 wire4,
                 wire105,
                 wire106,
                 wire107,
                 wire108,
                 wire109,
                 wire110,
                 wire157,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = $unsigned($signed($signed(wire1[(4'hb):(3'h4)])));
  always
    @(posedge clk) begin
      reg5 <= (($unsigned($signed($signed((7'h44)))) + $signed(wire0)) ?
          (wire3 >>> $unsigned((-$signed(wire1)))) : (wire4[(1'h1):(1'h0)] + wire4));
      if ($signed((reg5[(4'hb):(2'h2)] ? (wire1 * {wire3}) : wire0)))
        begin
          if ((($unsigned(wire2[(3'h7):(3'h6)]) && $unsigned(wire0)) ?
              (~wire3[(5'h12):(2'h2)]) : {(+reg5[(4'h9):(2'h3)]),
                  (+(^(~reg5)))}))
            begin
              reg6 <= (|((wire4 ? wire2[(3'h4):(1'h0)] : wire1[(4'hb):(4'h9)]) ?
                  (|wire0[(3'h4):(1'h0)]) : wire2));
              reg7 <= (8'ha5);
              reg8 <= $unsigned(reg7);
              reg9 <= reg7[(3'h5):(1'h1)];
              reg10 <= (({{wire2[(4'hf):(3'h4)], reg9}} ?
                      $signed({(reg9 - reg8)}) : (8'hbc)) ?
                  $unsigned({($unsigned(wire2) ?
                          ((8'hbd) ?
                              (8'haa) : reg6) : (wire2 + reg8))}) : (reg9[(4'hc):(4'hb)] ?
                      $unsigned(wire4[(1'h1):(1'h1)]) : ($unsigned((^reg6)) <<< (&$unsigned(reg5)))));
            end
          else
            begin
              reg6 <= reg8;
              reg7 <= $signed(reg6);
              reg8 <= {reg9[(1'h0):(1'h0)]};
              reg9 <= $signed($signed($unsigned($unsigned($unsigned(reg7)))));
              reg10 <= reg9;
            end
          reg11 <= reg6[(4'hf):(4'h9)];
          if ($unsigned(reg10))
            begin
              reg12 <= reg6;
              reg13 <= wire4[(2'h2):(2'h2)];
              reg14 <= $signed(((({reg8} && (wire2 | wire2)) != ((wire0 ?
                      wire1 : reg5) ?
                  $unsigned(wire1) : (reg6 ? wire4 : reg13))) - ($signed(reg7) ?
                  $signed((wire2 ^ reg9)) : $signed((+reg6)))));
              reg15 <= reg9[(3'h4):(1'h1)];
              reg16 <= (($signed(reg9[(4'hb):(1'h1)]) != $unsigned((|$unsigned(reg6)))) == (~|$signed(reg12)));
            end
          else
            begin
              reg12 <= ((($unsigned($unsigned((8'hb0))) && ($signed(reg9) ?
                      $unsigned(reg11) : reg14[(3'h4):(2'h3)])) ?
                  ({$signed(reg9)} ?
                      $signed(reg5[(4'h9):(3'h5)]) : {{reg5, wire1},
                          reg6[(3'h4):(1'h0)]}) : (~^($signed(wire3) ?
                      {wire4} : (wire0 >> (8'haa))))) ~^ reg15);
              reg13 <= $unsigned((~^(8'haa)));
              reg14 <= reg13;
            end
        end
      else
        begin
          reg6 <= ((!reg12) ?
              $unsigned((({wire3} ^ (-reg5)) ?
                  wire0 : (~|reg15))) : $unsigned(wire4));
          reg7 <= $unsigned(wire2[(3'h4):(1'h1)]);
        end
      reg17 <= wire2;
      reg18 <= reg13;
      if ((($signed(($signed(reg6) ^~ (8'ha5))) <<< (reg18[(4'hb):(3'h4)] ?
          $signed($unsigned(reg7)) : $signed((^wire4)))) <= {(|{$signed(wire2),
              $unsigned(reg14)}),
          ((~^wire0[(2'h3):(1'h0)]) >>> $signed($signed(reg10)))}))
        begin
          reg19 <= (wire2[(5'h12):(4'ha)] ?
              {(~&((~&reg5) > $unsigned(wire0))),
                  $unsigned(({wire0} <<< $signed(wire3)))} : (reg17[(3'h5):(3'h5)] * (reg15[(3'h4):(3'h4)] || (-$unsigned(reg5)))));
          reg20 <= (8'hb0);
          if ({((^~(|reg5[(4'hb):(3'h5)])) ?
                  ({{(8'haf)},
                      (^~reg12)} + (-reg7[(2'h3):(2'h3)])) : ($unsigned((reg13 ?
                      reg16 : reg19)) ~^ ({wire4} | (7'h44)))),
              reg5})
            begin
              reg21 <= (^~reg14[(3'h6):(3'h5)]);
            end
          else
            begin
              reg21 <= $unsigned({reg18[(3'h4):(3'h4)]});
              reg22 <= reg19;
              reg23 <= (reg9 * (-$signed(($unsigned(reg10) ?
                  {reg22} : {wire0, (8'hbf)}))));
              reg24 <= {($unsigned((~^(reg9 ?
                      reg14 : (8'ha4)))) == (reg22[(4'ha):(1'h0)] >> ((~^reg23) ^~ {(7'h42)}))),
                  reg15};
            end
          reg25 <= ((~^(~((~|reg23) ?
              (8'hbd) : reg19))) < $unsigned($signed((reg14[(1'h1):(1'h0)] ?
              $signed(reg17) : reg16[(4'h8):(3'h7)]))));
        end
      else
        begin
          reg19 <= wire4[(1'h0):(1'h0)];
          if ((reg23[(1'h0):(1'h0)] >>> $signed(($unsigned((reg19 ?
              reg16 : wire2)) >> reg21))))
            begin
              reg20 <= $signed((reg8 ? reg18[(4'h8):(3'h4)] : (~|reg5)));
              reg21 <= {({reg19[(2'h2):(1'h0)], ((!reg13) && (&(8'hbf)))} ?
                      $unsigned(reg12) : $unsigned({{reg9}, (+reg8)})),
                  ($unsigned((~|$signed((8'haa)))) < $unsigned(((-wire0) && (reg24 != reg20))))};
              reg22 <= $signed((&(($unsigned(reg25) ?
                      (+reg12) : $signed(wire0)) ?
                  (~|wire2[(5'h14):(3'h4)]) : $signed($signed(reg13)))));
              reg23 <= {{($signed(reg11) | (reg7 ?
                          (^~reg10) : (reg15 ? reg15 : reg8))),
                      $unsigned(reg12)},
                  $signed((wire2[(2'h3):(1'h0)] ?
                      ((reg22 <= (7'h44)) ?
                          $signed(reg13) : (reg20 - reg7)) : reg24))};
            end
          else
            begin
              reg20 <= ((((~&$signed((8'hae))) ?
                          reg9[(4'h8):(2'h2)] : $unsigned(wire1)) ?
                      reg20[(1'h1):(1'h1)] : wire4) ?
                  (((|reg20[(1'h1):(1'h1)]) ?
                          reg21[(4'hb):(2'h3)] : $unsigned((reg22 ?
                              reg11 : reg24))) ?
                      wire2[(4'h9):(3'h6)] : reg13[(5'h11):(4'hd)]) : reg22);
              reg21 <= reg11[(1'h1):(1'h0)];
              reg22 <= ({($unsigned({reg19,
                          reg9}) || $unsigned((reg13 ^~ reg6)))} ?
                  $unsigned(((~&wire0) ?
                      ((~|(8'hb2)) ?
                          (+reg24) : ((8'hbe) ?
                              wire3 : reg15)) : ($signed(wire1) >> (reg12 + reg15)))) : $signed($unsigned(((reg24 ?
                          wire1 : reg23) ?
                      {reg25} : (^~reg6)))));
              reg23 <= $unsigned((8'hbd));
            end
          reg24 <= $signed(reg23);
          reg25 <= (~&$unsigned((reg23[(3'h5):(2'h2)] ^~ $signed((reg20 <= reg15)))));
          reg26 <= ((-reg17[(2'h3):(1'h0)]) >> $signed({$signed((~reg10))}));
        end
    end
  module27 #() modinst104 (.wire30(wire2), .clk(clk), .y(wire103), .wire29(reg23), .wire31(reg6), .wire28(reg5));
  assign wire105 = reg11[(2'h2):(1'h0)];
  assign wire106 = ((^~($unsigned((reg14 ? (7'h41) : reg18)) ?
                           $unsigned(reg14) : {((7'h41) ^ wire4),
                               (reg11 ? (8'hb2) : wire2)})) ?
                       $signed((|$signed($signed(reg25)))) : (reg11 && ($unsigned((reg26 | reg24)) < ((reg20 ?
                               reg23 : reg16) ?
                           $signed(wire103) : (-reg5)))));
  assign wire107 = $signed((+(~^((reg21 ? (8'hb4) : reg21) ?
                       reg11 : $unsigned((8'hbe))))));
  assign wire108 = reg26;
  assign wire109 = $signed($signed({(~wire4),
                       $unsigned((reg12 ? (7'h44) : reg19))}));
  assign wire110 = (-$unsigned((~&wire103)));
  module111 #() modinst158 (.wire114(reg19), .wire115(reg15), .clk(clk), .wire113(wire109), .y(wire157), .wire112(reg20));
  assign wire159 = (reg15 <<< (~&($unsigned((&reg6)) == ({wire2} <= $unsigned(wire1)))));
  assign wire160 = $signed(reg24);
  assign wire161 = reg17[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      if ((wire106 ?
          (~^$unsigned($unsigned(reg13))) : (wire161 == (wire1[(2'h3):(2'h2)] ^~ {wire157}))))
        begin
          if (wire159)
            begin
              reg162 <= wire108;
              reg163 <= ({({(reg5 ? reg10 : reg10)} ?
                      $unsigned(wire0) : reg17[(2'h2):(1'h1)]),
                  $unsigned(($signed(reg16) ? reg14 : $signed(reg7)))} * reg14);
              reg164 <= (reg24 ^~ ({$signed(wire3)} & reg24[(2'h3):(1'h1)]));
              reg165 <= {$unsigned((&(wire107 | (+wire159))))};
            end
          else
            begin
              reg162 <= ({{(^~reg6)}} ~^ (^((reg165[(2'h3):(2'h2)] ?
                  reg164 : $signed(reg164)) & $unsigned((wire103 ?
                  reg162 : reg12)))));
              reg163 <= $unsigned(reg9[(4'he):(2'h3)]);
            end
        end
      else
        begin
          reg162 <= ((reg11 ? reg164 : $unsigned($signed(reg20))) ?
              (wire109 <= $signed($unsigned($signed(reg164)))) : {((reg165[(4'h8):(2'h3)] ?
                          (reg8 || reg14) : (wire4 ? wire4 : wire4)) ?
                      $unsigned(wire2) : $signed((8'had)))});
          if ($signed((8'ha4)))
            begin
              reg163 <= $signed($signed($signed(($unsigned(reg22) + {reg13}))));
              reg164 <= $unsigned((~$unsigned(((reg18 >>> reg162) ?
                  ((8'hae) ? (8'ha4) : (8'hb9)) : wire4))));
              reg165 <= $unsigned(reg22);
              reg166 <= $signed(({reg14, ($signed((8'h9e)) >> (&reg9))} ?
                  (8'hb1) : ($unsigned($unsigned(wire110)) ?
                      {(8'hb4)} : $unsigned($signed(reg5)))));
            end
          else
            begin
              reg163 <= reg11;
              reg164 <= ($unsigned(reg166[(3'h6):(2'h3)]) ?
                  $unsigned((($signed((7'h44)) ?
                      (&reg20) : {reg165,
                          (8'hb2)}) >> ((reg23 && reg15) >>> $signed(reg16)))) : wire109[(5'h13):(1'h0)]);
              reg165 <= ($signed((&(^(reg11 ? reg21 : wire110)))) ?
                  reg9 : (~&(|((wire160 != wire108) ?
                      $unsigned(wire110) : $signed(wire157)))));
            end
          reg167 <= reg5;
        end
      reg168 <= reg24;
      reg169 <= $unsigned(($unsigned(reg162) ?
          ((~|$unsigned((8'hac))) ?
              (~(wire159 - reg167)) : ((reg162 >= reg18) < (reg25 ?
                  reg22 : reg26))) : (reg11 & (~^(-(8'ha3))))));
      if (wire3)
        begin
          if ((~&$signed(($signed($unsigned(reg166)) >> (wire160[(1'h1):(1'h0)] ?
              (reg12 ? reg15 : reg18) : (~wire161))))))
            begin
              reg170 <= (reg24[(2'h2):(1'h0)] == reg25[(1'h1):(1'h1)]);
              reg171 <= $signed($unsigned($signed(($signed(reg5) ?
                  (8'ha9) : $signed(wire108)))));
              reg172 <= ((-(^~wire103)) ?
                  ($signed($signed({reg21, reg21})) <<< (^$signed({(8'ha1),
                      reg23}))) : reg11);
            end
          else
            begin
              reg170 <= {$signed(reg24[(1'h0):(1'h0)])};
            end
          reg173 <= reg15;
          reg174 <= $signed(reg166);
        end
      else
        begin
          if (((((!wire159[(3'h7):(3'h7)]) ?
                  wire109 : (wire109[(3'h6):(3'h4)] ?
                      reg165[(2'h2):(2'h2)] : (^(8'hb7)))) >>> reg173[(3'h4):(3'h4)]) ?
              $signed(reg13) : reg10[(1'h0):(1'h0)]))
            begin
              reg170 <= (wire3[(5'h10):(4'hd)] ? reg24 : reg8);
              reg171 <= $signed(reg166[(2'h2):(2'h2)]);
              reg172 <= $signed($unsigned((reg26 ?
                  $signed((reg19 ? reg162 : reg166)) : {reg20, (8'hbe)})));
              reg173 <= wire107;
              reg174 <= ({((~{reg26}) >>> ((~^reg164) ?
                          $signed(reg168) : {reg24}))} ?
                  {reg7, $signed(reg22[(3'h4):(3'h4)])} : (8'ha7));
            end
          else
            begin
              reg170 <= (~^wire108);
              reg171 <= $signed((~^((+reg166[(3'h5):(3'h5)]) && wire2)));
              reg172 <= reg13;
              reg173 <= $unsigned(reg19);
            end
          reg175 <= (-wire108);
          reg176 <= reg166;
        end
      if ($signed(wire161[(3'h6):(3'h5)]))
        begin
          reg177 <= {(8'hb1), reg163};
          reg178 <= reg15[(4'ha):(4'h8)];
          reg179 <= (8'ha7);
          reg180 <= {$signed((reg22 ^~ ($signed(reg9) ?
                  wire3[(4'hc):(1'h1)] : ((8'hbd) ? reg12 : wire109))))};
          reg181 <= $signed((wire105 && reg164[(4'hb):(4'h9)]));
        end
      else
        begin
          if (($signed($unsigned(((reg7 - reg166) ~^ ((8'ha4) ^ wire105)))) <<< $unsigned((((wire157 ?
                      reg19 : (8'hba)) ?
                  $unsigned(reg21) : {(8'hbe), reg23}) ?
              reg23[(1'h1):(1'h0)] : $signed(reg178[(5'h11):(1'h1)])))))
            begin
              reg177 <= {(($signed($signed((8'h9d))) > $signed({reg10,
                          reg174})) ?
                      {(reg172[(3'h6):(1'h1)] ^~ (~&wire161))} : (reg170 ^ reg25))};
              reg178 <= $signed(($unsigned($unsigned(reg13[(2'h3):(1'h0)])) ?
                  (~&(&$signed(reg180))) : $signed((8'hb4))));
              reg179 <= reg163[(4'he):(4'hd)];
              reg180 <= $unsigned((wire4 ?
                  $signed(reg24[(2'h2):(1'h1)]) : $signed(wire160[(3'h7):(3'h6)])));
              reg181 <= (~($signed(reg178[(5'h11):(4'ha)]) ?
                  $unsigned(reg5) : reg9));
            end
          else
            begin
              reg177 <= {reg16[(1'h1):(1'h0)]};
              reg178 <= reg11[(2'h2):(1'h0)];
              reg179 <= (($signed(reg9) || (+$unsigned((reg181 ?
                      reg11 : reg179)))) ?
                  reg22[(4'h9):(2'h2)] : ((^{$signed(wire109),
                      $unsigned(reg170)}) || (+(|{reg170, wire160}))));
            end
          reg182 <= {reg170[(3'h7):(3'h4)], $unsigned($unsigned(reg167))};
          if ({($signed($signed($signed(reg174))) && (~($signed(reg171) ?
                  reg177[(3'h4):(3'h4)] : $signed(wire106)))),
              reg174})
            begin
              reg183 <= (reg6 + $unsigned(wire106[(2'h3):(2'h2)]));
            end
          else
            begin
              reg183 <= (-$signed(reg25[(2'h2):(1'h1)]));
              reg184 <= $signed((~|$signed(($unsigned(reg6) >>> $unsigned(wire4)))));
            end
          reg185 <= reg181;
          reg186 <= (reg176 ?
              {reg167[(4'h8):(3'h7)],
                  ((~^reg17) <= $unsigned(((7'h43) ?
                      reg176 : wire109)))} : $signed(reg165));
        end
    end
  assign wire187 = $unsigned(reg15);
  assign wire188 = (reg170[(1'h0):(1'h0)] ^ (-(((^wire108) + (8'hb2)) ?
                       $signed($unsigned((8'hab))) : ($signed(wire109) <= wire157[(3'h5):(3'h4)]))));
  assign wire189 = ((8'hb6) ?
                       {(reg12[(2'h2):(2'h2)] ~^ $signed($signed(reg186))),
                           ((-(!reg163)) ?
                               {{reg167,
                                       wire109}} : ((|reg185) == $unsigned(reg26)))} : $signed($signed($unsigned((reg9 ?
                           reg185 : reg14)))));
  assign wire190 = reg179;
  assign wire191 = ((|reg13[(4'h9):(1'h1)]) ? (8'h9f) : reg21);
  assign wire192 = ((((+((8'h9d) * reg25)) ?
                       (8'hb5) : $unsigned($unsigned((8'hbd)))) || $signed(((reg17 ?
                       reg18 : (8'h9f)) != (reg179 ?
                       reg173 : wire188)))) ^ $signed(wire161[(1'h1):(1'h0)]));
  assign wire193 = $unsigned($signed($unsigned($signed($unsigned(reg182)))));
  assign wire194 = (~&$signed(reg169[(2'h3):(2'h3)]));
  assign wire195 = wire107[(1'h0):(1'h0)];
endmodule

module module111
#(parameter param156 = {(({{(8'hb6), (8'hbe)}, ((8'hae) >= (8'hb2))} <<< ((^~(8'h9d)) ? ((8'hb3) > (8'ha0)) : ((8'ha1) <<< (8'hb7)))) ? ((^((8'hbf) ? (8'ha6) : (7'h42))) ? (((8'haa) ? (8'ha9) : (8'ha8)) >= {(8'hbc), (8'hbd)}) : (&(+(8'had)))) : ((((8'hba) & (8'h9e)) + {(8'ha0)}) >>> (((8'hbe) || (8'h9c)) == ((8'hb4) ? (8'hbe) : (7'h43)))))})
(y, clk, wire115, wire114, wire113, wire112);
  output wire [(32'h80):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire115;
  input wire [(4'hd):(1'h0)] wire114;
  input wire signed [(4'hb):(1'h0)] wire113;
  input wire signed [(5'h14):(1'h0)] wire112;
  wire [(4'hf):(1'h0)] wire155;
  wire [(5'h10):(1'h0)] wire154;
  wire signed [(5'h12):(1'h0)] wire153;
  wire signed [(2'h3):(1'h0)] wire151;
  wire signed [(5'h10):(1'h0)] wire136;
  wire [(3'h5):(1'h0)] wire135;
  wire signed [(5'h13):(1'h0)] wire134;
  wire signed [(4'he):(1'h0)] wire132;
  wire [(5'h15):(1'h0)] wire116;
  assign y = {wire155,
                 wire154,
                 wire153,
                 wire151,
                 wire136,
                 wire135,
                 wire134,
                 wire132,
                 wire116,
                 (1'h0)};
  assign wire116 = $unsigned($signed((wire113[(3'h6):(2'h3)] <<< wire114[(4'hd):(4'hc)])));
  module117 #() modinst133 (.wire120(wire116), .wire119(wire113), .wire121(wire112), .clk(clk), .y(wire132), .wire118(wire115));
  assign wire134 = ((~{($unsigned(wire115) <<< (-wire116)),
                           ((wire114 | wire116) ? (7'h41) : (8'hb6))}) ?
                       {($unsigned($signed(wire113)) <= $signed(((8'haa) + (8'ha0)))),
                           wire116[(2'h2):(2'h2)]} : $unsigned($unsigned((wire112 ~^ $unsigned(wire112)))));
  assign wire135 = $unsigned((wire112[(3'h4):(2'h2)] ?
                       wire115[(3'h4):(2'h2)] : (^~$unsigned(wire113))));
  assign wire136 = {wire135, (8'hbd)};
  module137 #() modinst152 (wire151, clk, wire116, wire114, wire113, wire132);
  assign wire153 = wire132[(3'h7):(1'h1)];
  assign wire154 = $signed((~|($signed($unsigned(wire134)) ?
                       ((wire132 >>> wire136) ?
                           $signed(wire134) : $unsigned(wire112)) : (-wire136))));
  assign wire155 = (wire153 ?
                       ($unsigned(wire112[(4'hd):(4'ha)]) ?
                           {$unsigned((wire154 == wire113)),
                               ((wire112 != (8'hb3)) ?
                                   wire154[(4'hb):(4'h9)] : $unsigned((8'hb8)))} : $signed($unsigned({wire115}))) : (wire115 ?
                           (~|wire116) : (wire153[(4'h8):(3'h6)] ?
                               (&(wire135 ? wire114 : wire154)) : wire113)));
endmodule

module module27
#(parameter param101 = {((8'hb8) << (((~(8'hbb)) || (8'haa)) & (8'hac))), (((~^((8'ha7) ~^ (8'ha0))) >> (&((8'hb8) ? (8'ha1) : (8'ha1)))) ^~ (!(((8'hb2) - (8'ha2)) > (7'h44))))}, 
parameter param102 = param101)
(y, clk, wire28, wire29, wire30, wire31);
  output wire [(32'h173):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire28;
  input wire signed [(5'h13):(1'h0)] wire29;
  input wire signed [(4'hb):(1'h0)] wire30;
  input wire signed [(3'h6):(1'h0)] wire31;
  wire signed [(5'h13):(1'h0)] wire98;
  wire signed [(5'h11):(1'h0)] wire84;
  wire [(5'h13):(1'h0)] wire83;
  wire signed [(4'hd):(1'h0)] wire82;
  wire signed [(5'h12):(1'h0)] wire81;
  wire [(4'h8):(1'h0)] wire80;
  wire [(3'h4):(1'h0)] wire79;
  wire signed [(4'h8):(1'h0)] wire77;
  wire [(3'h7):(1'h0)] wire65;
  wire signed [(5'h15):(1'h0)] wire34;
  wire signed [(4'hc):(1'h0)] wire63;
  reg [(4'h9):(1'h0)] reg100 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg99 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg97 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg96 = (1'h0);
  reg [(3'h7):(1'h0)] reg95 = (1'h0);
  reg [(4'ha):(1'h0)] reg94 = (1'h0);
  reg [(3'h5):(1'h0)] reg93 = (1'h0);
  reg [(4'ha):(1'h0)] reg92 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg91 = (1'h0);
  reg [(5'h10):(1'h0)] reg90 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg89 = (1'h0);
  reg signed [(4'he):(1'h0)] reg88 = (1'h0);
  reg [(5'h15):(1'h0)] reg87 = (1'h0);
  reg [(5'h12):(1'h0)] reg86 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg85 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg32 = (1'h0);
  assign y = {wire98,
                 wire84,
                 wire83,
                 wire82,
                 wire81,
                 wire80,
                 wire79,
                 wire77,
                 wire65,
                 wire34,
                 wire63,
                 reg100,
                 reg99,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg33,
                 reg32,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg32 <= (!wire31[(2'h2):(1'h0)]);
      reg33 <= $signed((^~({wire28[(4'hd):(4'h8)],
          wire31[(3'h4):(2'h2)]} <<< (wire29[(3'h7):(2'h3)] ?
          wire29[(4'h8):(3'h6)] : wire29))));
    end
  assign wire34 = $signed(reg33);
  module35 #() modinst64 (.clk(clk), .wire37(wire28), .wire40(wire29), .y(wire63), .wire36(reg32), .wire39(reg33), .wire38(wire34));
  assign wire65 = (wire28 ?
                      ((reg33[(1'h1):(1'h0)] <= $signed((wire63 ?
                              wire28 : (8'ha3)))) ?
                          (~&(wire28[(1'h0):(1'h0)] << ((8'h9d) * wire31))) : $signed(wire29)) : $unsigned(wire34));
  module66 #() modinst78 (.clk(clk), .y(wire77), .wire69(wire34), .wire67(wire30), .wire70(wire29), .wire68(wire28));
  assign wire79 = $unsigned(((wire31[(3'h6):(3'h4)] && {(~wire63)}) << $unsigned(((reg33 ?
                      wire28 : wire77) ^ wire63))));
  assign wire80 = $unsigned(wire28[(4'hc):(1'h0)]);
  assign wire81 = {(($unsigned(wire34) != ((wire77 - (8'hb8)) ?
                          $signed((8'hb7)) : wire28)) <<< (($signed(wire34) != wire28[(3'h6):(2'h3)]) - wire65[(3'h7):(2'h2)]))};
  assign wire82 = (8'ha0);
  assign wire83 = (~&{reg32,
                      ($unsigned((&wire82)) ?
                          wire63[(4'hc):(3'h4)] : ((~|wire79) ?
                              (~wire29) : (+wire81)))});
  assign wire84 = {reg33[(2'h3):(2'h2)],
                      $unsigned($signed(((~&wire79) > wire31[(1'h0):(1'h0)])))};
  always
    @(posedge clk) begin
      if (wire31[(2'h2):(2'h2)])
        begin
          reg85 <= (~|((|$unsigned((wire28 ? wire77 : wire63))) || (({(8'hbd),
                  wire65} ?
              (8'hb5) : $signed(reg32)) & (^~(~|wire65)))));
          reg86 <= (-(7'h41));
        end
      else
        begin
          reg85 <= $unsigned((8'ha4));
        end
      if ($unsigned(($unsigned((8'hb0)) && {$unsigned(reg85)})))
        begin
          if (wire65[(2'h2):(1'h0)])
            begin
              reg87 <= (((((wire82 ? wire80 : (8'hb8)) ?
                  reg33 : $unsigned((8'hb4))) ~^ wire65[(3'h7):(2'h3)]) <= (~(wire83 & (wire84 ^~ wire30)))) + wire63[(3'h7):(3'h4)]);
              reg88 <= $signed(((((reg32 >> wire79) ?
                      $signed(wire29) : $unsigned((8'hac))) ?
                  wire30[(4'ha):(3'h7)] : (~&reg85)) == (~$signed({(8'ha2)}))));
              reg89 <= (~^reg33);
              reg90 <= (~^(wire63[(4'hb):(1'h0)] == ($unsigned((~^wire30)) ?
                  {$signed(reg88)} : (^~(wire81 && (8'hb4))))));
              reg91 <= wire63[(4'hc):(1'h1)];
            end
          else
            begin
              reg87 <= (8'h9e);
              reg88 <= (-wire63[(4'h8):(2'h2)]);
            end
          reg92 <= wire79;
          reg93 <= ((wire82[(2'h3):(1'h0)] <= $signed($unsigned((^wire79)))) - ($signed(($unsigned(wire65) ?
                  {wire63, wire30} : (~|reg87))) ?
              $unsigned({$unsigned(reg91),
                  wire31[(1'h0):(1'h0)]}) : $unsigned($unsigned((reg32 ?
                  reg87 : wire30)))));
        end
      else
        begin
          if (wire84)
            begin
              reg87 <= ((reg32[(4'hb):(4'h8)] ~^ ($unsigned($unsigned(reg91)) && ({wire65} >>> $unsigned(reg93)))) ?
                  $unsigned(($unsigned($unsigned((7'h44))) > (~&wire65))) : $signed((wire81[(4'hc):(4'ha)] ?
                      {(!wire84),
                          $unsigned(wire83)} : ((reg90 ^ wire30) << (^~(8'ha6))))));
              reg88 <= ({(((~wire65) == (wire79 ? wire81 : reg93)) > (7'h41)),
                      (~|$signed(reg91))} ?
                  $signed((($signed(wire30) ?
                      $signed((8'hb2)) : (^reg93)) & reg90[(1'h1):(1'h0)])) : (~^$unsigned(($signed((8'ha3)) & reg85[(1'h0):(1'h0)]))));
              reg89 <= reg89[(4'h8):(2'h2)];
              reg90 <= $unsigned(reg32);
              reg91 <= (!(($signed({reg91,
                  reg93}) != {(wire34 & wire80)}) - $signed($unsigned($signed(wire80)))));
            end
          else
            begin
              reg87 <= ($unsigned(reg86[(3'h6):(3'h6)]) || (~&(((8'ha9) != $signed(wire79)) != $unsigned(wire80[(2'h2):(2'h2)]))));
              reg88 <= wire63;
              reg89 <= reg85[(1'h0):(1'h0)];
              reg90 <= $signed(($signed((wire34[(4'hc):(4'hb)] ?
                      wire30[(3'h6):(2'h3)] : ((8'hb9) ? wire63 : reg86))) ?
                  reg92 : reg91));
              reg91 <= (&$unsigned(((|(8'hae)) > (-wire79[(1'h0):(1'h0)]))));
            end
          reg92 <= (~((8'ha4) ?
              (($unsigned(wire80) - reg92[(3'h5):(1'h0)]) ?
                  reg93 : $signed(reg93)) : (|reg89[(1'h0):(1'h0)])));
          reg93 <= wire81[(5'h11):(1'h1)];
          if ($unsigned($unsigned($signed((8'h9f)))))
            begin
              reg94 <= (reg90[(4'ha):(4'h8)] ?
                  $unsigned($signed($signed($unsigned(wire84)))) : $unsigned(((reg33[(3'h7):(1'h1)] | $unsigned(reg89)) * (8'ha9))));
              reg95 <= $signed($signed($unsigned($signed($unsigned(reg90)))));
            end
          else
            begin
              reg94 <= wire30;
              reg95 <= wire34[(4'hd):(4'h8)];
              reg96 <= (+((^~wire34) ?
                  ($signed(reg32[(4'h8):(2'h2)]) ?
                      reg89 : reg91[(3'h5):(2'h2)]) : $signed(reg94)));
            end
          reg97 <= ($signed(((reg85 ^~ $unsigned(reg95)) >>> reg32)) >> $signed(reg89[(5'h10):(5'h10)]));
        end
    end
  assign wire98 = $unsigned((8'ha5));
  always
    @(posedge clk) begin
      reg99 <= (wire98 ?
          (((~|{wire63}) ^ $signed($unsigned((8'hb8)))) ?
              (({(8'hb2)} ? (~&(8'hb8)) : (+wire83)) ?
                  wire98[(4'h9):(3'h4)] : (~|(wire65 << wire82))) : (($signed(reg92) > reg96[(3'h6):(2'h2)]) ?
                  (~|wire63) : ($signed((8'hb7)) ?
                      wire28[(3'h5):(1'h1)] : (~&reg33)))) : {wire84[(5'h11):(5'h10)]});
      reg100 <= wire30;
    end
endmodule

module module66
#(parameter param76 = {((((8'hb0) ? (+(8'hbc)) : ((8'h9f) > (8'haa))) ? {(+(8'hbe)), ((8'ha4) ? (8'ha5) : (7'h42))} : ((&(8'ha0)) < ((8'hae) < (8'haf)))) ? (~|(&(^~(8'hbd)))) : {({(8'haf), (7'h41)} ~^ {(8'h9d)})})})
(y, clk, wire70, wire69, wire68, wire67);
  output wire [(32'h30):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire70;
  input wire signed [(5'h11):(1'h0)] wire69;
  input wire signed [(3'h4):(1'h0)] wire68;
  input wire signed [(4'hb):(1'h0)] wire67;
  wire signed [(4'hf):(1'h0)] wire75;
  wire signed [(3'h4):(1'h0)] wire74;
  wire signed [(5'h10):(1'h0)] wire73;
  wire [(3'h7):(1'h0)] wire72;
  wire [(3'h5):(1'h0)] wire71;
  assign y = {wire75, wire74, wire73, wire72, wire71, (1'h0)};
  assign wire71 = wire68[(2'h2):(1'h1)];
  assign wire72 = (&(-$unsigned(wire70[(3'h4):(3'h4)])));
  assign wire73 = (wire70 == $signed(wire69[(4'hc):(3'h6)]));
  assign wire74 = wire73[(2'h3):(1'h1)];
  assign wire75 = ((8'ha8) ?
                      (~&wire68[(1'h1):(1'h1)]) : (~^(((wire69 <= wire74) ?
                              ((7'h43) << wire74) : wire71) ?
                          ({wire72, wire70} != $signed(wire71)) : (~wire68))));
endmodule

module module35
#(parameter param62 = (&(8'ha1)))
(y, clk, wire40, wire39, wire38, wire37, wire36);
  output wire [(32'hf0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire40;
  input wire signed [(4'hd):(1'h0)] wire39;
  input wire signed [(5'h13):(1'h0)] wire38;
  input wire signed [(5'h13):(1'h0)] wire37;
  input wire signed [(5'h12):(1'h0)] wire36;
  wire [(3'h6):(1'h0)] wire60;
  wire signed [(4'hc):(1'h0)] wire59;
  wire signed [(4'hf):(1'h0)] wire58;
  wire signed [(4'hb):(1'h0)] wire57;
  wire [(3'h6):(1'h0)] wire56;
  reg [(5'h11):(1'h0)] reg61 = (1'h0);
  reg [(3'h4):(1'h0)] reg55 = (1'h0);
  reg [(4'h9):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg53 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg51 = (1'h0);
  reg [(4'hc):(1'h0)] reg50 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg49 = (1'h0);
  reg [(5'h13):(1'h0)] reg48 = (1'h0);
  reg [(5'h12):(1'h0)] reg47 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg46 = (1'h0);
  reg [(4'h9):(1'h0)] reg45 = (1'h0);
  reg [(5'h14):(1'h0)] reg44 = (1'h0);
  reg [(5'h14):(1'h0)] reg43 = (1'h0);
  reg [(3'h5):(1'h0)] reg42 = (1'h0);
  reg [(3'h4):(1'h0)] reg41 = (1'h0);
  assign y = {wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 reg61,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire40[(4'hf):(4'hd)])
        begin
          reg41 <= {{wire37[(4'ha):(1'h0)]}, wire38};
          reg42 <= wire39;
        end
      else
        begin
          reg41 <= ((wire38 ~^ $unsigned(reg41)) ?
              ((~&wire39) >= wire37) : (({{wire38, (8'hb6)}, $signed((8'h9e))} ?
                  $signed(wire39) : $unsigned({wire36,
                      wire37})) == ($unsigned((+reg42)) ?
                  (8'had) : {(-wire37)})));
          reg42 <= (!((&((wire40 == wire39) ?
                  wire39 : (wire38 ? wire37 : wire39))) ?
              reg41[(2'h2):(2'h2)] : wire39));
          reg43 <= ($unsigned({(!wire37[(3'h6):(3'h6)]),
              $signed($unsigned(wire38))}) > {$unsigned({wire36}),
              (^$unsigned($signed((8'h9f))))});
        end
      reg44 <= (wire38[(5'h11):(4'hf)] <= (~wire39));
      reg45 <= {((^wire40[(4'hd):(4'h8)]) ?
              (wire39[(4'h9):(4'h9)] << {(wire39 ?
                      wire39 : reg43)}) : $unsigned($signed((!wire39)))),
          reg41[(1'h0):(1'h0)]};
      if (reg41)
        begin
          reg46 <= reg44;
          reg47 <= {($unsigned((-((8'hb0) >>> reg42))) ?
                  reg42 : (wire38 ^~ $signed(wire38))),
              $signed($unsigned($signed($unsigned(wire39))))};
          if (reg43)
            begin
              reg48 <= reg41;
              reg49 <= reg48;
            end
          else
            begin
              reg48 <= reg44[(4'hc):(2'h3)];
              reg49 <= $signed($unsigned($unsigned($unsigned(wire38[(4'he):(4'h9)]))));
              reg50 <= (((^~reg44[(4'hc):(3'h6)]) ?
                  (+$signed({reg47})) : $unsigned((~reg45))) >> reg43[(4'hc):(4'hc)]);
              reg51 <= (((!$unsigned(wire38)) ?
                      $signed(reg44[(3'h6):(3'h4)]) : reg42) ?
                  (reg42[(2'h3):(1'h1)] ?
                      $unsigned($unsigned({reg49})) : reg44[(5'h14):(5'h10)]) : {$signed({$unsigned(reg46),
                          wire36[(4'h9):(4'h8)]}),
                      reg48});
            end
        end
      else
        begin
          reg46 <= reg41;
          reg47 <= (|{(^~({reg48, wire39} >>> $unsigned(reg42)))});
          if (wire36[(3'h5):(3'h4)])
            begin
              reg48 <= reg43;
              reg49 <= reg43[(4'h8):(3'h7)];
              reg50 <= ($unsigned((~|(~^wire36))) ?
                  $signed(wire40) : $signed((wire38[(4'h8):(3'h4)] ?
                      $signed(reg49[(3'h7):(1'h1)]) : (~^$signed(reg47)))));
              reg51 <= reg41;
            end
          else
            begin
              reg48 <= {$unsigned(wire39), reg49[(3'h7):(3'h7)]};
              reg49 <= $unsigned((^wire36));
              reg50 <= ($signed(($unsigned((-reg46)) && (reg41[(1'h1):(1'h0)] ~^ reg51[(1'h0):(1'h0)]))) ?
                  (wire37 ?
                      $signed($unsigned($unsigned(wire38))) : wire39) : $signed(reg51));
              reg51 <= ((~|(-{$signed(reg43)})) ?
                  (reg46 + wire40[(4'h8):(3'h5)]) : (reg51[(4'hf):(4'hb)] ?
                      (^$signed(reg48)) : (~$unsigned((reg45 ^~ reg47)))));
              reg52 <= $unsigned((((^~$unsigned(reg43)) ?
                  $signed((!reg51)) : $unsigned($signed(reg48))) >> $signed(((reg45 && wire40) >> $signed((8'ha1))))));
            end
          reg53 <= reg50[(4'h8):(3'h6)];
        end
    end
  always
    @(posedge clk) begin
      reg54 <= {($signed((~^reg45)) ?
              ((-{reg45, wire36}) ?
                  ((reg49 ? reg47 : reg52) ?
                      (reg44 ?
                          wire38 : reg46) : {wire40}) : {reg43}) : (8'hbd)),
          (reg43[(5'h14):(4'ha)] == ($signed(reg52[(2'h2):(1'h0)]) ?
              $unsigned(reg48) : reg52[(2'h3):(1'h1)]))};
      reg55 <= $signed((reg46[(2'h2):(2'h2)] ?
          $unsigned(reg42[(2'h2):(1'h1)]) : (reg49[(3'h4):(2'h2)] ?
              (8'ha7) : $signed($signed(reg45)))));
    end
  assign wire56 = reg47;
  assign wire57 = $signed((~^reg49));
  assign wire58 = {(((reg42 && $unsigned((8'hb3))) <<< {$signed(reg51),
                          ((8'hb3) ?
                              (8'hae) : reg55)}) <<< reg42[(2'h2):(2'h2)]),
                      $unsigned($unsigned($unsigned($unsigned(reg52))))};
  assign wire59 = (wire58[(1'h0):(1'h0)] ?
                      (~|{$signed(wire40[(4'hd):(2'h2)])}) : wire56[(3'h5):(3'h4)]);
  assign wire60 = ((reg46[(2'h2):(1'h1)] ?
                          $signed((reg46[(1'h1):(1'h1)] ?
                              reg44 : ((8'hb1) * reg46))) : wire37[(4'hd):(2'h2)]) ?
                      reg46[(1'h0):(1'h0)] : {($signed((~&wire58)) ?
                              reg44[(5'h10):(2'h2)] : {reg46}),
                          reg50});
  always
    @(posedge clk) begin
      reg61 <= wire39[(3'h6):(1'h1)];
    end
endmodule

module module137  (y, clk, wire141, wire140, wire139, wire138);
  output wire [(32'h96):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire141;
  input wire signed [(4'hc):(1'h0)] wire140;
  input wire signed [(4'hb):(1'h0)] wire139;
  input wire [(4'he):(1'h0)] wire138;
  wire signed [(4'hb):(1'h0)] wire150;
  wire [(5'h15):(1'h0)] wire149;
  wire [(5'h11):(1'h0)] wire142;
  reg signed [(4'he):(1'h0)] reg148 = (1'h0);
  reg [(5'h13):(1'h0)] reg147 = (1'h0);
  reg [(5'h13):(1'h0)] reg146 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg145 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg144 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg143 = (1'h0);
  assign y = {wire150,
                 wire149,
                 wire142,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 (1'h0)};
  assign wire142 = $unsigned((^~(wire139[(1'h1):(1'h0)] ?
                       (((8'ha8) ? wire139 : wire141) ?
                           wire139[(4'hb):(1'h0)] : wire141) : $unsigned((wire141 ?
                           wire139 : wire140)))));
  always
    @(posedge clk) begin
      reg143 <= $signed($unsigned(((~(8'ha1)) ?
          ((wire139 ? wire141 : wire142) ?
              wire141[(3'h4):(2'h3)] : $unsigned(wire142)) : ($signed(wire140) ?
              wire141 : (|wire141)))));
      reg144 <= $signed($unsigned(($unsigned($unsigned(wire141)) >> wire140[(2'h2):(2'h2)])));
      reg145 <= ((wire140 ?
          $unsigned(wire142[(4'h8):(1'h1)]) : $signed((~^(~&wire140)))) - {($signed($unsigned(wire142)) ?
              (8'haa) : ((~&reg144) ? (~wire142) : (wire139 ^~ wire140)))});
      reg146 <= (^reg145[(3'h5):(2'h3)]);
    end
  always
    @(posedge clk) begin
      reg147 <= (!(($signed($signed(reg145)) & wire140[(3'h5):(1'h1)]) ?
          $signed($unsigned({(7'h41)})) : $signed(({wire140,
              reg143} ^ $unsigned((8'ha1))))));
      reg148 <= (((wire141 & {$unsigned(reg147),
          $signed(reg144)}) ^ ($unsigned($signed(reg144)) < (-reg146[(2'h3):(2'h3)]))) | $unsigned((8'hb0)));
    end
  assign wire149 = ($signed($signed((wire139 ?
                       (wire141 ^ reg144) : reg144[(4'ha):(1'h0)]))) && reg145);
  assign wire150 = {({(reg145[(4'hd):(4'hd)] ? (!reg145) : reg144),
                               $signed((reg148 ? (7'h43) : reg145))} ?
                           (((~|reg144) != (reg146 ? wire140 : reg144)) ?
                               ((wire141 ?
                                   reg144 : wire149) >= reg145) : wire139[(1'h0):(1'h0)]) : (($unsigned(wire142) ?
                               reg147 : wire149) == ($signed(wire140) && (^reg145)))),
                       ($unsigned((8'hab)) ?
                           $signed(($unsigned(reg147) <<< ((8'ha7) ?
                               reg146 : reg144))) : (($signed(wire140) | $unsigned((8'ha9))) >> ($signed(wire149) >> (wire142 != wire149))))};
endmodule

module module117
#(parameter param130 = ((8'haa) || (((((8'ha3) ? (8'haa) : (8'ha2)) ? ((8'hb3) ? (8'h9f) : (8'ha2)) : {(8'ha5)}) ? (((8'h9d) ? (7'h44) : (8'hae)) ? ((8'hb2) && (7'h44)) : ((8'ha1) ? (8'hbe) : (8'hbd))) : (((8'hb5) ? (8'h9e) : (8'ha8)) & ((8'ha4) ? (8'ha9) : (8'had)))) ? (((8'hb5) * ((8'haf) ? (8'hb5) : (8'hb0))) ? (!((8'ha5) ^~ (8'hbe))) : ({(8'ha2), (8'h9d)} ? {(8'hb1)} : ((8'haa) & (8'hbd)))) : (!(((7'h40) && (8'hb3)) ? (^(8'ha5)) : ((7'h42) ? (8'hb4) : (8'hb5)))))), 
parameter param131 = ((8'ha3) | param130))
(y, clk, wire121, wire120, wire119, wire118);
  output wire [(32'h5c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire121;
  input wire signed [(5'h15):(1'h0)] wire120;
  input wire [(3'h5):(1'h0)] wire119;
  input wire [(4'hb):(1'h0)] wire118;
  wire signed [(2'h3):(1'h0)] wire129;
  wire [(3'h7):(1'h0)] wire123;
  wire [(2'h3):(1'h0)] wire122;
  reg signed [(5'h10):(1'h0)] reg128 = (1'h0);
  reg [(3'h7):(1'h0)] reg127 = (1'h0);
  reg [(5'h10):(1'h0)] reg126 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg125 = (1'h0);
  reg [(5'h12):(1'h0)] reg124 = (1'h0);
  assign y = {wire129,
                 wire123,
                 wire122,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 (1'h0)};
  assign wire122 = $unsigned((($signed((wire120 ? (8'ha2) : wire120)) ?
                       $unsigned((!wire118)) : (wire118 ?
                           $signed(wire118) : {(8'haf),
                               wire118})) >= (~|((wire121 ?
                       wire118 : wire118) ~^ $unsigned(wire118)))));
  assign wire123 = $unsigned(wire120[(4'hd):(2'h3)]);
  always
    @(posedge clk) begin
      reg124 <= $signed(wire119);
      reg125 <= wire123;
      reg126 <= $signed($unsigned(wire121[(2'h3):(1'h0)]));
      reg127 <= wire120;
      reg128 <= $signed(wire119[(3'h5):(3'h4)]);
    end
  assign wire129 = $signed($signed($unsigned(((wire118 ?
                       wire122 : reg127) == $signed((8'had))))));
endmodule
