Warning (10273): Verilog HDL warning at sdram_wr_rd.v(126): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_wr_rd.v Line: 126
Warning (10273): Verilog HDL warning at sdram_wr_rd.v(127): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_wr_rd.v Line: 127
Warning (10273): Verilog HDL warning at sdram_wr_rd.v(128): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_wr_rd.v Line: 128
Warning (10273): Verilog HDL warning at sdram_wr_rd.v(129): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_wr_rd.v Line: 129
Warning (10273): Verilog HDL warning at sdram_wr_rd.v(148): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_wr_rd.v Line: 148
Warning (10273): Verilog HDL warning at sdram_wr_rd.v(149): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_wr_rd.v Line: 149
Warning (10273): Verilog HDL warning at sdram_controller_2.v(150): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_controller_2.v Line: 150
Warning (10273): Verilog HDL warning at sdram_controller_2.v(401): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_controller_2.v Line: 401
Warning (10273): Verilog HDL warning at sdram_controller_2.v(405): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_controller_2.v Line: 405
Warning (10273): Verilog HDL warning at sdram_controller_2.v(408): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/sdram_controller_2.v Line: 408
Warning (10273): Verilog HDL warning at arria5_tst1.v(2600): extended using "x" or "z" File: C:/Work/FPGA_072/project_072_z/arria5_tst1.v Line: 2600
Warning (10720): Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (10720): Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10268): Verilog HDL information at uart_tx_massiv.v(83): always construct contains both blocking and non-blocking assignments File: C:/Work/FPGA_072/project_072_z/uart_tx_massiv.v Line: 83
Warning (10720): Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Work/FPGA_072/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (10268): Verilog HDL information at udp_sender.v(129): always construct contains both blocking and non-blocking assignments File: C:/Work/FPGA_072/project_072_z/udp_sender.v Line: 129
Warning (10720): Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: C:/Work/FPGA_072/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: C:/Work/FPGA_072/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (13024): Output pins are stuck at VCC or GND
