module Sync_RAM (
    input clk,              // Clock Signal
    input we,               // Write Enable (1 = Write, 0 = Read)
    input [3:0] addr,       // 4-bit Address (16 locations)
    input [7:0] data_in,    // 8-bit Data Input
    output reg [7:0] data_out // 8-bit Data Output
);

    // Declare memory as a 16x8-bit array
    reg [7:0] memory [15:0];

    always @(posedge clk) begin
        if (we) 
            memory[addr] <= data_in;  // Write operation
        else 
            data_out <= memory[addr]; // Read operation
    end

endmodule
