// Seed: 1282371471
module module_0;
  assign id_1 = 1;
  wor id_2 = 1;
endmodule
module module_1;
  assign id_1 = 1;
  id_2(
      {id_2{1'd0}}
  );
  wire id_3;
  module_0();
endmodule
module module_2 (
    output wand  id_0,
    input  logic id_1,
    inout  tri   id_2,
    input  logic id_3,
    output logic id_4,
    output logic id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output logic id_8,
    input  tri1  id_9,
    input  wor   id_10
);
  initial @(posedge 1 & "" - id_2 or posedge ((id_10) > id_2)) id_8 <= id_1;
  always begin
    if ((id_10)) id_4 <= !id_3;
    else id_5 <= (1);
  end
  module_0();
  assign id_5 = id_3;
endmodule
