





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-103734.html">
    <link rel="next" href="x86-107226.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-103734.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-107226.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">OUTS            Output String to Port                Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">OUTS</span> DX,source                                       CPU: 186+ <span class="ngb">IOpm</span></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   [port] ← [DS:eSI]</span><br /><span class="line">                if DF = 0</span><br /><span class="line">                   eSI ← eSI + n        ; n = 1 for byte, 2 for word,</span><br /><span class="line">                else                    ;     4 for dword (386+)</span><br /><span class="line">                   eSI ← eSI - n</span><br /><span class="line">                endif</span><br /><span class="line"></span><br /><span class="line">    The OUTS instruction transfers a byte, word, or dword from memory</span><br /><span class="line">    (at DS:eSI) to an output port (specified in the DX register).</span><br /><span class="line">    After the transfer, eSI is updated to point to the next string</span><br /><span class="line">    location. The port is always addressed through DX. If the</span><br /><span class="line">    address-size attribute is 16 bits, SI is used as source-index</span><br /><span class="line">    register; if 32 bits, ESI is used.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Protected mode</span></span><br /><span class="line">    An exception occurs if the current task has insufficient privilege</span><br /><span class="line">    for the I/O. OUTS is not IOPL-sensitive in V86 mode.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Note</span>:       This instruction is always translated by the</span><br /><span class="line">                assembler into OUTSB, Output String Byte, OUTSW,</span><br /><span class="line">                Output String Word, or OUTSD, Output String Dword,</span><br /><span class="line">                depending upon whether destination refers to a string</span><br /><span class="line">                of bytes, words or doublewords. In either case, you</span><br /><span class="line">                must explicitly load the DS and eSI registers with</span><br /><span class="line">                the location of the source.</span><br /><span class="line"></span><br /><span class="line">                OUTSB, OUTSW, and OUTSD are synonyms for the byte, word,</span><br /><span class="line">                and doubleword OUTS instructions that do not require an</span><br /><span class="line">                operand. They are simpler to use but provide no type</span><br /><span class="line">                or segment checking.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    These instructions normally use a REP prefix to indicate a block</span><br /><span class="line">    write of the number of bytes as specified in eCX.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Example</span>:</span><br /><span class="line">        lds     si,[pSec]               ; Point DS:SI to storage</span><br /><span class="line">        mov     dx,PORT_NUM             ; DX = port number</span><br /><span class="line">        mov     cx,512                  ; No. of bytes to write</span><br /><span class="line">        cld                             ; String ops forward</span><br /><span class="line">        rep     outsb                   ; Write to the port</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    6E          OUTS DX,m8              ; = OUTSB (186+)</span><br /><span class="line">    6F          OUTS DX,m16             ; = OUTSW (186+)</span><br /><span class="line">    6F          OUTS DX,m32             ; = OUTSD (386+)</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Variations  Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    outsb        1              14       5      14      17      13   NP</span><br /><span class="line">    outsw        1              14       5      14      17      13   NP</span><br /><span class="line">    outsd        1               -       -      14      17      13   NP</span><br /><span class="line"></span><br /><span class="line">                             <span class="ngb">Protected Mode</span></span><br /><span class="line"></span><br /><span class="line">                Bytes                           386     486     Pentium</span><br /><span class="line">                 1                           8/28/28 10/32/30 10/27/25 NP</span><br /><span class="line"></span><br /><span class="line">                Cycles for: CPL &lt;= IOPL / CPL &gt; IOPL / V86</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-125491.html">REP</a></li>
        
          <li><a href="x86-103734.html">OUT</a></li>
        
          <li><a href="x86-55994.html">IN</a></li>
        
          <li><a href="x86-57745.html">INS</a></li>
        
          <li><a href="x86-194054.html">IOPL</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

