-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top is
generic (
    C_M_AXI_GMEM_IN_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_IN_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_IN_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_OUT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_OUT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_IN_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_IN_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_IN_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM_OUT_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_OUT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_OUT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_local_block : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_in_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_in_AWREADY : IN STD_LOGIC;
    m_axi_gmem_in_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_in_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_in_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_WVALID : OUT STD_LOGIC;
    m_axi_gmem_in_WREADY : IN STD_LOGIC;
    m_axi_gmem_in_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_DATA_WIDTH-1 downto 0);
    m_axi_gmem_in_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_in_WLAST : OUT STD_LOGIC;
    m_axi_gmem_in_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_in_ARREADY : IN STD_LOGIC;
    m_axi_gmem_in_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_in_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_in_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_RVALID : IN STD_LOGIC;
    m_axi_gmem_in_RREADY : OUT STD_LOGIC;
    m_axi_gmem_in_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_DATA_WIDTH-1 downto 0);
    m_axi_gmem_in_RLAST : IN STD_LOGIC;
    m_axi_gmem_in_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_BVALID : IN STD_LOGIC;
    m_axi_gmem_in_BREADY : OUT STD_LOGIC;
    m_axi_gmem_in_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_BUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_out_AWREADY : IN STD_LOGIC;
    m_axi_gmem_out_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_out_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_WVALID : OUT STD_LOGIC;
    m_axi_gmem_out_WREADY : IN STD_LOGIC;
    m_axi_gmem_out_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_DATA_WIDTH-1 downto 0);
    m_axi_gmem_out_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_out_WLAST : OUT STD_LOGIC;
    m_axi_gmem_out_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_out_ARREADY : IN STD_LOGIC;
    m_axi_gmem_out_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_out_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_RVALID : IN STD_LOGIC;
    m_axi_gmem_out_RREADY : OUT STD_LOGIC;
    m_axi_gmem_out_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_DATA_WIDTH-1 downto 0);
    m_axi_gmem_out_RLAST : IN STD_LOGIC;
    m_axi_gmem_out_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_BVALID : IN STD_LOGIC;
    m_axi_gmem_out_BREADY : OUT STD_LOGIC;
    m_axi_gmem_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "qpsk_hls_top_qpsk_hls_top,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=16836281,HLS_SYN_TPT=none,HLS_SYN_MEM=151,HLS_SYN_DSP=0,HLS_SYN_FF=32271,HLS_SYN_LUT=51376,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state148 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state149 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state150 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (160 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state152 : STD_LOGIC_VECTOR (160 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state153 : STD_LOGIC_VECTOR (160 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state154 : STD_LOGIC_VECTOR (160 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state155 : STD_LOGIC_VECTOR (160 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state156 : STD_LOGIC_VECTOR (160 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state157 : STD_LOGIC_VECTOR (160 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state158 : STD_LOGIC_VECTOR (160 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state159 : STD_LOGIC_VECTOR (160 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state160 : STD_LOGIC_VECTOR (160 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state161 : STD_LOGIC_VECTOR (160 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_2004 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_40490FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000010010010000111111011011";
    constant ap_const_lv32_C0C90FDB : STD_LOGIC_VECTOR (31 downto 0) := "11000000110010010000111111011011";
    constant ap_const_lv32_3E000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_43340000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011001101000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_8D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001101";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv61_7FF00200 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000001111111111100000000001000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv61_0 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv46_0 : STD_LOGIC_VECTOR (45 downto 0) := "0000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_local_deadlock : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal ddr_in_buffer_packed : STD_LOGIC_VECTOR (63 downto 0);
    signal ddr_out_buffer : STD_LOGIC_VECTOR (63 downto 0);
    signal out_ser_preamble : STD_LOGIC_VECTOR (31 downto 0);
    signal out_ser_preamble_ap_vld : STD_LOGIC;
    signal g_preamble_syms_ideal_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal g_preamble_syms_ideal_i_V_ce0 : STD_LOGIC;
    signal g_preamble_syms_ideal_i_V_we0 : STD_LOGIC;
    signal g_preamble_syms_ideal_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_preamble_syms_ideal_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal g_preamble_syms_ideal_q_V_ce0 : STD_LOGIC;
    signal g_preamble_syms_ideal_q_V_we0 : STD_LOGIC;
    signal g_preamble_syms_ideal_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_matched_filter_template_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal g_matched_filter_template_i_V_ce0 : STD_LOGIC;
    signal g_matched_filter_template_i_V_we0 : STD_LOGIC;
    signal g_matched_filter_template_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_matched_filter_template_i_V_ce1 : STD_LOGIC;
    signal g_matched_filter_template_i_V_we1 : STD_LOGIC;
    signal g_matched_filter_template_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal g_matched_filter_template_q_V_ce0 : STD_LOGIC;
    signal g_matched_filter_template_q_V_we0 : STD_LOGIC;
    signal g_matched_filter_template_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_matched_filter_template_q_V_ce1 : STD_LOGIC;
    signal g_matched_filter_template_q_V_we1 : STD_LOGIC;
    signal g_rx_samples_int_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_int_i_V_ce0 : STD_LOGIC;
    signal g_rx_samples_int_i_V_we0 : STD_LOGIC;
    signal g_rx_samples_int_i_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_rx_samples_int_i_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_rx_samples_int_i_V_ce1 : STD_LOGIC;
    signal g_rx_samples_int_i_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_rx_samples_int_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_int_q_V_ce0 : STD_LOGIC;
    signal g_rx_samples_int_q_V_we0 : STD_LOGIC;
    signal g_rx_samples_int_q_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_rx_samples_int_q_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_rx_samples_int_q_V_ce1 : STD_LOGIC;
    signal g_rx_samples_int_q_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_rx_samples_fixed_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_fixed_i_V_ce0 : STD_LOGIC;
    signal g_rx_samples_fixed_i_V_we0 : STD_LOGIC;
    signal g_rx_samples_fixed_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_rx_samples_fixed_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_fixed_q_V_ce0 : STD_LOGIC;
    signal g_rx_samples_fixed_q_V_we0 : STD_LOGIC;
    signal g_rx_samples_fixed_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_preamble_phases_ideal_deg_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal g_preamble_phases_ideal_deg_ce0 : STD_LOGIC;
    signal g_preamble_phases_ideal_deg_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_baseband_data_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_baseband_data_i_V_ce0 : STD_LOGIC;
    signal g_baseband_data_i_V_we0 : STD_LOGIC;
    signal g_baseband_data_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal g_baseband_data_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_baseband_data_q_V_ce0 : STD_LOGIC;
    signal g_baseband_data_q_V_we0 : STD_LOGIC;
    signal g_baseband_data_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal gmem_in_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal gmem_out_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state155 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state155 : signal is "none";
    signal gmem_out_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state156 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state156 : signal is "none";
    signal gmem_out_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state161 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state161 : signal is "none";
    signal icmp_ln173_reg_2827 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ddr_out_buffer_read_reg_2483 : STD_LOGIC_VECTOR (63 downto 0);
    signal ddr_in_buffer_packed_read_reg_2489 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_fu_807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln69_reg_2566 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln69_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln9_reg_2587 : STD_LOGIC_VECTOR (61 downto 0);
    signal g_preamble_phases_ideal_deg_load_reg_2593 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_763_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_reg_2598 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal p_Result_s_reg_2604 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal exp_tmp_reg_2609 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln574_fu_869_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln574_reg_2614 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln580_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_reg_2619 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_2_fu_899_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_2627 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal sh_amt_fu_930_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_2632 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln591_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_reg_2637 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln592_fu_944_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln592_reg_2642 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln594_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_reg_2648 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_reg_2653 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_reg_2659 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_2_fu_1073_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_2_reg_2665 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln580_3_fu_1080_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_3_reg_2670 : STD_LOGIC_VECTOR (17 downto 0);
    signal rad_V_fu_1091_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal rad_V_reg_2675 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal mul_ln1558_fu_1118_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1558_reg_2685 : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal tmp_reg_2690 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_reg_2696 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1558_1_fu_1146_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln1558_1_reg_2702 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_66_reg_2707 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_2713 : STD_LOGIC_VECTOR (15 downto 0);
    signal mean_i_fu_1197_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mean_i_reg_2719 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal mean_q_fu_1231_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mean_q_reg_2724 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln134_fu_1245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln134_reg_2732 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal icmp_ln134_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_reg_2746 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal p_Result_102_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal exp_tmp_1_reg_2756 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln574_1_fu_1301_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln574_1_reg_2761 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln580_1_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_1_reg_2766 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_5_fu_1331_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_5_reg_2774 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal sh_amt_1_fu_1362_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_2779 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln591_1_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_1_reg_2784 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln592_1_fu_1376_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln592_1_reg_2789 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln594_1_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_1_reg_2795 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_1_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_1_reg_2800 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_2_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_2_reg_2806 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_7_fu_1506_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_7_reg_2812 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal select_ln580_8_fu_1513_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_8_reg_2817 : STD_LOGIC_VECTOR (17 downto 0);
    signal rad_V_1_fu_1524_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal rad_V_1_reg_2822 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal icmp_ln173_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal frame_start_sample_fu_1544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal frame_start_sample_reg_2852 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln174_1_fu_1550_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln174_1_reg_2857 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln194_fu_1586_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln194_reg_2865 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal icmp_ln193_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln229_fu_1596_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln229_reg_2871 : STD_LOGIC_VECTOR (11 downto 0);
    signal mean_i_1_fu_1657_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_i_1_reg_2877 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal mean_q_V_fu_1716_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal mean_q_V_reg_2882 : STD_LOGIC_VECTOR (17 downto 0);
    signal var_i_V_fu_1789_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal var_i_V_reg_2887 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal var_q_V_fu_1847_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal var_q_V_reg_2892 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_sqrt_fixed_18_2_s_fu_656_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal op_V_reg_2897 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal grp_sqrt_fixed_18_2_s_fu_661_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal op2_V_reg_2902 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_atan2_cordic_float_s_fu_678_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal phase_offset_rad_reg_2913 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state139 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state139 : signal is "none";
    signal bitcast_ln245_1_fu_1922_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln245_1_reg_2918 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state140 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state140 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_684_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_2_reg_2924 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state141 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state141 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_699_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_3_reg_2930 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_104_reg_2936 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state143 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state143 : signal is "none";
    signal exp_tmp_2_reg_2941 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln574_2_fu_1954_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln574_2_reg_2946 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln580_2_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_2_reg_2951 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_106_reg_2959 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_tmp_3_reg_2964 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln574_3_fu_1990_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln574_3_reg_2969 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln580_3_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_3_reg_2974 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_8_fu_2020_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_8_reg_2982 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_CS_fsm_state144 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state144 : signal is "none";
    signal sh_amt_2_fu_2051_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_reg_2987 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln591_2_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_2_reg_2992 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln592_2_fu_2065_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln592_2_reg_2997 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln594_2_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_2_reg_3003 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_2_fu_2092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_2_reg_3008 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_4_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_4_reg_3014 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_11_fu_2141_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_11_reg_3020 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_3_fu_2172_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_3025 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln591_3_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_3_reg_3030 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln592_3_fu_2186_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln592_3_reg_3035 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln594_3_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_3_reg_3041 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_3_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_3_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_6_fu_2237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_6_reg_3052 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_12_fu_2361_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_12_reg_3058 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state145 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state145 : signal is "none";
    signal select_ln580_13_fu_2368_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_13_reg_3063 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_17_fu_2402_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_17_reg_3068 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_18_fu_2409_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_18_reg_3073 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_i_i_i176_i_fu_2430_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_i_i_i176_i_reg_3078 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_CS_fsm_state146 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state146 : signal is "none";
    signal shl_i_i_i144_i_fu_2445_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_i_i_i144_i_reg_3083 : STD_LOGIC_VECTOR (33 downto 0);
    signal gmem_out_addr_reg_3088 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state154 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state154 : signal is "none";
    signal lo_lut_i_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal lo_lut_i_V_ce0 : STD_LOGIC;
    signal lo_lut_i_V_we0 : STD_LOGIC;
    signal lo_lut_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal lo_lut_q_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal lo_lut_q_V_ce0 : STD_LOGIC;
    signal lo_lut_q_V_we0 : STD_LOGIC;
    signal lo_lut_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal frame_data_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal frame_data_i_V_ce0 : STD_LOGIC;
    signal frame_data_i_V_we0 : STD_LOGIC;
    signal frame_data_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal frame_data_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal frame_data_q_V_ce0 : STD_LOGIC;
    signal frame_data_q_V_we0 : STD_LOGIC;
    signal frame_data_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal preamble_wf_i_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal preamble_wf_i_V_ce0 : STD_LOGIC;
    signal preamble_wf_i_V_we0 : STD_LOGIC;
    signal preamble_wf_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal preamble_wf_q_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal preamble_wf_q_V_ce0 : STD_LOGIC;
    signal preamble_wf_q_V_we0 : STD_LOGIC;
    signal preamble_wf_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sampled_syms_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sampled_syms_i_V_ce0 : STD_LOGIC;
    signal sampled_syms_i_V_we0 : STD_LOGIC;
    signal sampled_syms_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sampled_syms_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sampled_syms_q_V_ce0 : STD_LOGIC;
    signal sampled_syms_q_V_we0 : STD_LOGIC;
    signal sampled_syms_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal rx_preamble_syms_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal rx_preamble_syms_i_V_ce0 : STD_LOGIC;
    signal rx_preamble_syms_i_V_we0 : STD_LOGIC;
    signal rx_preamble_syms_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal rx_preamble_syms_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal rx_preamble_syms_q_V_ce0 : STD_LOGIC;
    signal rx_preamble_syms_q_V_we0 : STD_LOGIC;
    signal rx_preamble_syms_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal corrected_frame_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal corrected_frame_i_V_ce0 : STD_LOGIC;
    signal corrected_frame_i_V_we0 : STD_LOGIC;
    signal corrected_frame_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal corrected_frame_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal corrected_frame_q_V_ce0 : STD_LOGIC;
    signal corrected_frame_q_V_we0 : STD_LOGIC;
    signal corrected_frame_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal rx_syms_i_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rx_syms_i_V_ce0 : STD_LOGIC;
    signal rx_syms_i_V_we0 : STD_LOGIC;
    signal rx_syms_i_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal rx_syms_q_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rx_syms_q_V_ce0 : STD_LOGIC;
    signal rx_syms_q_V_we0 : STD_LOGIC;
    signal rx_syms_q_V_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal decoded_bits_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal decoded_bits_0_ce0 : STD_LOGIC;
    signal decoded_bits_0_we0 : STD_LOGIC;
    signal decoded_bits_0_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal decoded_bits_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal decoded_bits_1_ce0 : STD_LOGIC;
    signal decoded_bits_1_we0 : STD_LOGIC;
    signal decoded_bits_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_18_2_s_fu_523_ap_start : STD_LOGIC;
    signal grp_generic_sincos_18_2_s_fu_523_ap_done : STD_LOGIC;
    signal grp_generic_sincos_18_2_s_fu_523_ap_idle : STD_LOGIC;
    signal grp_generic_sincos_18_2_s_fu_523_ap_ready : STD_LOGIC;
    signal grp_generic_sincos_18_2_s_fu_523_in_r : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_generic_sincos_18_2_s_fu_523_ap_return_0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_generic_sincos_18_2_s_fu_523_ap_return_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WLAST : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_BREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce : STD_LOGIC;
    signal grp_atan2_cordic_float_s_fu_678_y_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atan2_cordic_float_s_fu_678_x_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sin_or_cos_float_s_fu_684_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_684_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_684_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_684_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_699_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_699_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_699_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_699_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_RREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out_ap_vld : STD_LOGIC;
    signal gmem_in_AWREADY : STD_LOGIC;
    signal gmem_in_WREADY : STD_LOGIC;
    signal gmem_in_ARVALID : STD_LOGIC;
    signal gmem_in_ARREADY : STD_LOGIC;
    signal gmem_in_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_in_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_in_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_in_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_in_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_in_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_in_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_RVALID : STD_LOGIC;
    signal gmem_in_RREADY : STD_LOGIC;
    signal gmem_in_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_RLAST : STD_LOGIC;
    signal gmem_in_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_in_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_BVALID : STD_LOGIC;
    signal gmem_in_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_AWVALID : STD_LOGIC;
    signal gmem_out_AWREADY : STD_LOGIC;
    signal gmem_out_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_out_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_out_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_out_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_out_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_out_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_out_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_out_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_WVALID : STD_LOGIC;
    signal gmem_out_WREADY : STD_LOGIC;
    signal gmem_out_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_out_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_WLAST : STD_LOGIC;
    signal gmem_out_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_ARREADY : STD_LOGIC;
    signal gmem_out_RVALID : STD_LOGIC;
    signal gmem_out_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_out_RLAST : STD_LOGIC;
    signal gmem_out_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem_out_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_BVALID : STD_LOGIC;
    signal gmem_out_BREADY : STD_LOGIC;
    signal gmem_out_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_generic_sincos_18_2_s_fu_523_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg : STD_LOGIC := '0';
    signal grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (160 downto 0);
    signal ap_NS_fsm_state60 : STD_LOGIC;
    signal peak_idx_2_loc_fu_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_684_ap_start_reg : STD_LOGIC := '0';
    signal grp_sin_or_cos_float_s_fu_699_ap_start_reg : STD_LOGIC := '0';
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state148 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state148 : signal is "none";
    signal ap_CS_fsm_state149 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state149 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state150 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state150 : signal is "none";
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state152 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state152 : signal is "none";
    signal ap_CS_fsm_state153 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state153 : signal is "none";
    signal ascii_idx_loc_fu_288 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln88_fu_1098_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln314_fu_2461_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state161 : BOOLEAN;
    signal i_fu_284 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln69_fu_818_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_4_fu_400 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln134_fu_1255_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal max_sep_V_fu_404 : STD_LOGIC_VECTOR (17 downto 0);
    signal max_sep_V_2_fu_1876_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal best_sym_offset_fu_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_sym_offset_4_fu_1887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal best_sym_offset_1_fu_412 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln193_fu_1580_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_756_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_768_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state142 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state142 : signal is "none";
    signal grp_fu_771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_fu_843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln564_fu_847_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_101_fu_882_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_fu_889_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_893_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln501_fu_879_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_906_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln590_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln590_fu_918_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_fu_924_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln591_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln612_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln590_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln612_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln590_fu_1000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln595_fu_1003_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln595_fu_1007_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal bitcast_ln714_fu_1016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_fu_1019_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln590cast_fu_1035_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln580_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_fu_1039_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln594_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln595_fu_1012_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln597_fu_1027_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln591_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_fu_1058_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_1_fu_1065_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln580_1_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1558_fu_1118_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1124_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln1558_1_fu_1146_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_1152_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln1558_fu_1170_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_64_fu_1175_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1558_fu_1185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1558_1_fu_1191_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1558_2_fu_1204_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_67_fu_1209_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1558_2_fu_1219_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1558_3_fu_1225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln135_fu_1261_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ireg_1_fu_1275_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln564_1_fu_1279_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_103_fu_1314_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_1_fu_1321_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_4_fu_1325_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln501_1_fu_1311_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_fu_1338_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln590_1_fu_1344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln590_1_fu_1350_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_1_fu_1356_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln591_1_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_1_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_1_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln612_1_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln590_1_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln612_1_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln590_1_fu_1432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln595_1_fu_1435_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln595_1_fu_1439_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal bitcast_ln714_2_fu_1448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_fu_1452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln590_1cast_fu_1468_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln580_1_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_1_fu_1472_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln594_1_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln595_1_fu_1444_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln597_1_fu_1460_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln591_1_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_5_fu_1491_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_6_fu_1498_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln580_3_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln174_fu_1540_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1201_fu_1615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1201_4_fu_1621_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln1201_1_fu_1631_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_77_fu_1607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1637_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_28_fu_1647_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1201_2_fu_1674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1201_6_fu_1680_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln1201_3_fu_1690_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_78_fu_1666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1696_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_fu_1706_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln209_1_fu_1735_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sub_ln1201_4_fu_1747_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal trunc_ln1201_8_fu_1753_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln1201_5_fu_1763_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_79_fu_1739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1769_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_fu_1779_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln209_fu_1731_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal sub_ln1201_6_fu_1805_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal trunc_ln1201_s_fu_1811_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln1201_7_fu_1821_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_80_fu_1797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1827_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_34_fu_1837_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln712_fu_1861_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln1279_fu_1858_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sep_V_fu_1864_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1547_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln221_fu_1884_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln245_fu_1913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln245_fu_1916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ireg_2_fu_1928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln564_2_fu_1932_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_3_fu_1964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln564_3_fu_1968_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_105_fu_2003_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_2_fu_2010_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_7_fu_2014_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln501_2_fu_2000_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_2_fu_2027_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln590_2_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln590_2_fu_2039_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_2_fu_2045_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln591_2_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_2_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_2_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln612_2_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln590_2_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln612_2_fu_2110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_107_fu_2124_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_3_fu_2131_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_10_fu_2135_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln501_3_fu_2121_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_3_fu_2148_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln590_3_fu_2154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln590_3_fu_2160_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_3_fu_2166_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln591_3_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_3_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_3_fu_2219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln612_3_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln590_3_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln612_3_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln590_2_fu_2242_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln595_2_fu_2245_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal bitcast_ln714_4_fu_2254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln590_2cast_fu_2265_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln580_2_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln590_3_fu_2288_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln595_3_fu_2291_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal bitcast_ln714_6_fu_2300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln590_3cast_fu_2311_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln580_3_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_2_fu_2269_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ashr_ln595_2_fu_2249_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_74_fu_2257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln594_2_fu_2284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_106_fu_2341_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln597_2_fu_2345_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_10_fu_2334_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_11_fu_2353_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln591_2_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_3_fu_2315_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ashr_ln595_3_fu_2295_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_76_fu_2303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln594_3_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_108_fu_2382_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln597_3_fu_2386_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_15_fu_2375_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln580_16_fu_2394_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln591_3_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln580_5_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_14_fu_2424_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln580_7_fu_2420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_19_fu_2439_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln314_fu_2457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_3094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3094_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3094_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3094_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_block_state34_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_block_state141_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ST_fsm_state148_blk : STD_LOGIC;
    signal ap_ST_fsm_state149_blk : STD_LOGIC;
    signal ap_ST_fsm_state150_blk : STD_LOGIC;
    signal ap_ST_fsm_state151_blk : STD_LOGIC;
    signal ap_ST_fsm_state152_blk : STD_LOGIC;
    signal ap_ST_fsm_state153_blk : STD_LOGIC;
    signal ap_ST_fsm_state154_blk : STD_LOGIC;
    signal ap_ST_fsm_state155_blk : STD_LOGIC;
    signal ap_ST_fsm_state156_blk : STD_LOGIC;
    signal ap_ST_fsm_state157_blk : STD_LOGIC;
    signal ap_ST_fsm_state158_blk : STD_LOGIC;
    signal ap_ST_fsm_state159_blk : STD_LOGIC;
    signal ap_ST_fsm_state160_blk : STD_LOGIC;
    signal ap_ST_fsm_state161_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_generic_sincos_18_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_i_V_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_preamble_syms_ideal_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_q_V_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_matched_filter_template_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_i_V_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_i_V_we0 : OUT STD_LOGIC;
        g_matched_filter_template_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        g_matched_filter_template_i_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_i_V_ce1 : OUT STD_LOGIC;
        g_matched_filter_template_i_V_we1 : OUT STD_LOGIC;
        g_matched_filter_template_i_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        g_matched_filter_template_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_q_V_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_q_V_we0 : OUT STD_LOGIC;
        g_matched_filter_template_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        g_matched_filter_template_q_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_q_V_ce1 : OUT STD_LOGIC;
        g_matched_filter_template_q_V_we1 : OUT STD_LOGIC;
        g_matched_filter_template_q_V_d1 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_IMPORT_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_in_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_in_AWREADY : IN STD_LOGIC;
        m_axi_gmem_in_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_in_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_WVALID : OUT STD_LOGIC;
        m_axi_gmem_in_WREADY : IN STD_LOGIC;
        m_axi_gmem_in_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_WLAST : OUT STD_LOGIC;
        m_axi_gmem_in_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_in_ARREADY : IN STD_LOGIC;
        m_axi_gmem_in_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_in_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_RVALID : IN STD_LOGIC;
        m_axi_gmem_in_RREADY : OUT STD_LOGIC;
        m_axi_gmem_in_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_RLAST : IN STD_LOGIC;
        m_axi_gmem_in_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_in_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_BVALID : IN STD_LOGIC;
        m_axi_gmem_in_BREADY : OUT STD_LOGIC;
        m_axi_gmem_in_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln88 : IN STD_LOGIC_VECTOR (61 downto 0);
        mean_q_accum_V_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        mean_q_accum_V_out_ap_vld : OUT STD_LOGIC;
        mean_i_accum_V_out : OUT STD_LOGIC_VECTOR (29 downto 0);
        mean_i_accum_V_out_ap_vld : OUT STD_LOGIC;
        g_rx_samples_int_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_i_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_int_i_V_we0 : OUT STD_LOGIC;
        g_rx_samples_int_i_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_int_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_q_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_int_q_V_we0 : OUT STD_LOGIC;
        g_rx_samples_int_q_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_FIND_MAX_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mean_i : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_q : IN STD_LOGIC_VECTOR (15 downto 0);
        max_abs_val_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        max_abs_val_V_out_ap_vld : OUT STD_LOGIC;
        g_rx_samples_int_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_i_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_int_i_V_we0 : OUT STD_LOGIC;
        g_rx_samples_int_i_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_int_i_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_i_V_ce1 : OUT STD_LOGIC;
        g_rx_samples_int_i_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_int_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_q_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_int_q_V_we0 : OUT STD_LOGIC;
        g_rx_samples_int_q_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_int_q_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_q_V_ce1 : OUT STD_LOGIC;
        g_rx_samples_int_q_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_NORM_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln120 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_int_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_i_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_int_i_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_int_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_int_q_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_int_q_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_rx_samples_fixed_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_fixed_i_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_fixed_i_V_we0 : OUT STD_LOGIC;
        g_rx_samples_fixed_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        g_rx_samples_fixed_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_fixed_q_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_fixed_q_V_we0 : OUT STD_LOGIC;
        g_rx_samples_fixed_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lo_lut_i_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lo_lut_i_V_ce0 : OUT STD_LOGIC;
        lo_lut_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        lo_lut_q_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lo_lut_q_V_ce0 : OUT STD_LOGIC;
        lo_lut_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_rx_samples_fixed_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_fixed_i_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_fixed_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_rx_samples_fixed_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_fixed_q_V_ce0 : OUT STD_LOGIC;
        g_rx_samples_fixed_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_baseband_data_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_i_V_ce0 : OUT STD_LOGIC;
        g_baseband_data_i_V_we0 : OUT STD_LOGIC;
        g_baseband_data_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        g_baseband_data_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_q_V_ce0 : OUT STD_LOGIC;
        g_baseband_data_q_V_we0 : OUT STD_LOGIC;
        g_baseband_data_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        peak_idx_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        peak_idx_2_out_ap_vld : OUT STD_LOGIC;
        g_baseband_data_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_i_V_ce0 : OUT STD_LOGIC;
        g_baseband_data_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_baseband_data_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_q_V_ce0 : OUT STD_LOGIC;
        g_baseband_data_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_matched_filter_template_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_i_V_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_matched_filter_template_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_q_V_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln178 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln174_1 : IN STD_LOGIC_VECTOR (13 downto 0);
        frame_data_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_V_ce0 : OUT STD_LOGIC;
        frame_data_i_V_we0 : OUT STD_LOGIC;
        frame_data_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        frame_data_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_V_ce0 : OUT STD_LOGIC;
        frame_data_q_V_we0 : OUT STD_LOGIC;
        frame_data_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        g_baseband_data_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_i_V_ce0 : OUT STD_LOGIC;
        g_baseband_data_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_baseband_data_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_q_V_ce0 : OUT STD_LOGIC;
        g_baseband_data_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        frame_data_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_V_ce0 : OUT STD_LOGIC;
        frame_data_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        frame_data_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_V_ce0 : OUT STD_LOGIC;
        frame_data_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        preamble_wf_i_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        preamble_wf_i_V_ce0 : OUT STD_LOGIC;
        preamble_wf_i_V_we0 : OUT STD_LOGIC;
        preamble_wf_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        preamble_wf_q_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        preamble_wf_q_V_ce0 : OUT STD_LOGIC;
        preamble_wf_q_V_we0 : OUT STD_LOGIC;
        preamble_wf_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln193 : IN STD_LOGIC_VECTOR (2 downto 0);
        preamble_wf_i_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        preamble_wf_i_V_ce0 : OUT STD_LOGIC;
        preamble_wf_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        preamble_wf_q_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        preamble_wf_q_V_ce0 : OUT STD_LOGIC;
        preamble_wf_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        sampled_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sampled_syms_i_V_ce0 : OUT STD_LOGIC;
        sampled_syms_i_V_we0 : OUT STD_LOGIC;
        sampled_syms_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        sampled_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sampled_syms_q_V_ce0 : OUT STD_LOGIC;
        sampled_syms_q_V_we0 : OUT STD_LOGIC;
        sampled_syms_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        mean_q_sym_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mean_q_sym_V_out_ap_vld : OUT STD_LOGIC;
        mean_i_sym_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mean_i_sym_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln14 : IN STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_V_ce0 : OUT STD_LOGIC;
        frame_data_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        frame_data_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_V_ce0 : OUT STD_LOGIC;
        frame_data_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        rx_preamble_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_i_V_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_i_V_we0 : OUT STD_LOGIC;
        rx_preamble_syms_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        rx_preamble_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_q_V_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_q_V_we0 : OUT STD_LOGIC;
        rx_preamble_syms_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sampled_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sampled_syms_i_V_ce0 : OUT STD_LOGIC;
        sampled_syms_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        mean_i_1 : IN STD_LOGIC_VECTOR (17 downto 0);
        sampled_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        sampled_syms_q_V_ce0 : OUT STD_LOGIC;
        sampled_syms_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        mean_q_V : IN STD_LOGIC_VECTOR (17 downto 0);
        var_q_accum_V_2_out : OUT STD_LOGIC_VECTOR (47 downto 0);
        var_q_accum_V_2_out_ap_vld : OUT STD_LOGIC;
        var_i_accum_V_2_out : OUT STD_LOGIC_VECTOR (47 downto 0);
        var_i_accum_V_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_sqrt_fixed_18_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (17 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_preamble_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_i_V_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        rx_preamble_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_q_V_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        phase_sum_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        phase_sum_i_out_ap_vld : OUT STD_LOGIC;
        phase_sum_q_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        phase_sum_q_out_ap_vld : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_i_V_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        g_preamble_syms_ideal_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_q_V_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_3094_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3094_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_atan2_cordic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (31 downto 0);
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_sin_or_cos_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        do_cos : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        frame_data_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_V_ce0 : OUT STD_LOGIC;
        frame_data_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        frame_data_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_V_ce0 : OUT STD_LOGIC;
        frame_data_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        shl_i_i_i176_i2644_cast : IN STD_LOGIC_VECTOR (33 downto 0);
        sext_ln249 : IN STD_LOGIC_VECTOR (33 downto 0);
        corrected_frame_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_i_V_ce0 : OUT STD_LOGIC;
        corrected_frame_i_V_we0 : OUT STD_LOGIC;
        corrected_frame_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        corrected_frame_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_q_V_ce0 : OUT STD_LOGIC;
        corrected_frame_q_V_we0 : OUT STD_LOGIC;
        corrected_frame_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln14 : IN STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_i_V_ce0 : OUT STD_LOGIC;
        corrected_frame_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        corrected_frame_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_q_V_ce0 : OUT STD_LOGIC;
        corrected_frame_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        rx_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_i_V_ce0 : OUT STD_LOGIC;
        rx_syms_i_V_we0 : OUT STD_LOGIC;
        rx_syms_i_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        rx_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_q_V_ce0 : OUT STD_LOGIC;
        rx_syms_q_V_we0 : OUT STD_LOGIC;
        rx_syms_q_V_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_q_V_ce0 : OUT STD_LOGIC;
        rx_syms_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        rx_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_i_V_ce0 : OUT STD_LOGIC;
        rx_syms_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        decoded_bits_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_0_ce0 : OUT STD_LOGIC;
        decoded_bits_0_we0 : OUT STD_LOGIC;
        decoded_bits_0_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        decoded_bits_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_1_ce0 : OUT STD_LOGIC;
        decoded_bits_1_we0 : OUT STD_LOGIC;
        decoded_bits_1_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        preamble_errors_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        preamble_errors_out_ap_vld : OUT STD_LOGIC;
        grp_atan2_cordic_float_s_fu_678_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_atan2_cordic_float_s_fu_678_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_atan2_cordic_float_s_fu_678_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_3094_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_3094_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_out_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_out_AWREADY : IN STD_LOGIC;
        m_axi_gmem_out_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_out_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_WVALID : OUT STD_LOGIC;
        m_axi_gmem_out_WREADY : IN STD_LOGIC;
        m_axi_gmem_out_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_out_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_WLAST : OUT STD_LOGIC;
        m_axi_gmem_out_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_out_ARREADY : IN STD_LOGIC;
        m_axi_gmem_out_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_out_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_RVALID : IN STD_LOGIC;
        m_axi_gmem_out_RREADY : OUT STD_LOGIC;
        m_axi_gmem_out_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_out_RLAST : IN STD_LOGIC;
        m_axi_gmem_out_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_out_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_BVALID : IN STD_LOGIC;
        m_axi_gmem_out_BREADY : OUT STD_LOGIC;
        m_axi_gmem_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ddr_out_buffer : IN STD_LOGIC_VECTOR (63 downto 0);
        decoded_bits_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_0_ce0 : OUT STD_LOGIC;
        decoded_bits_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        decoded_bits_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_1_ce0 : OUT STD_LOGIC;
        decoded_bits_1_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ascii_idx_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        ascii_idx_out_ap_vld : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_sitofp_32ns_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component qpsk_hls_top_mul_30s_32ns_61_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (60 downto 0) );
    end component;


    component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_g_preamble_syms_ideal_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_g_matched_filter_template_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_g_rx_samples_int_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_g_preamble_phases_ideal_deg_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_lo_lut_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component qpsk_hls_top_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ddr_in_buffer_packed : OUT STD_LOGIC_VECTOR (63 downto 0);
        ddr_out_buffer : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_ser_preamble : IN STD_LOGIC_VECTOR (31 downto 0);
        out_ser_preamble_ap_vld : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_local_deadlock : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_gmem_in_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_gmem_out_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    g_preamble_syms_ideal_i_V_U : component qpsk_hls_top_g_preamble_syms_ideal_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_preamble_syms_ideal_i_V_address0,
        ce0 => g_preamble_syms_ideal_i_V_ce0,
        we0 => g_preamble_syms_ideal_i_V_we0,
        d0 => grp_generic_sincos_18_2_s_fu_523_ap_return_1,
        q0 => g_preamble_syms_ideal_i_V_q0);

    g_preamble_syms_ideal_q_V_U : component qpsk_hls_top_g_preamble_syms_ideal_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_preamble_syms_ideal_q_V_address0,
        ce0 => g_preamble_syms_ideal_q_V_ce0,
        we0 => g_preamble_syms_ideal_q_V_we0,
        d0 => grp_generic_sincos_18_2_s_fu_523_ap_return_0,
        q0 => g_preamble_syms_ideal_q_V_q0);

    g_matched_filter_template_i_V_U : component qpsk_hls_top_g_matched_filter_template_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_matched_filter_template_i_V_address0,
        ce0 => g_matched_filter_template_i_V_ce0,
        we0 => g_matched_filter_template_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d0,
        q0 => g_matched_filter_template_i_V_q0,
        address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address1,
        ce1 => g_matched_filter_template_i_V_ce1,
        we1 => g_matched_filter_template_i_V_we1,
        d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d1);

    g_matched_filter_template_q_V_U : component qpsk_hls_top_g_matched_filter_template_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_matched_filter_template_q_V_address0,
        ce0 => g_matched_filter_template_q_V_ce0,
        we0 => g_matched_filter_template_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d0,
        q0 => g_matched_filter_template_q_V_q0,
        address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address1,
        ce1 => g_matched_filter_template_q_V_ce1,
        we1 => g_matched_filter_template_q_V_we1,
        d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d1);

    g_rx_samples_int_i_V_U : component qpsk_hls_top_g_rx_samples_int_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_rx_samples_int_i_V_address0,
        ce0 => g_rx_samples_int_i_V_ce0,
        we0 => g_rx_samples_int_i_V_we0,
        d0 => g_rx_samples_int_i_V_d0,
        q0 => g_rx_samples_int_i_V_q0,
        address1 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address1,
        ce1 => g_rx_samples_int_i_V_ce1,
        q1 => g_rx_samples_int_i_V_q1);

    g_rx_samples_int_q_V_U : component qpsk_hls_top_g_rx_samples_int_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_rx_samples_int_q_V_address0,
        ce0 => g_rx_samples_int_q_V_ce0,
        we0 => g_rx_samples_int_q_V_we0,
        d0 => g_rx_samples_int_q_V_d0,
        q0 => g_rx_samples_int_q_V_q0,
        address1 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address1,
        ce1 => g_rx_samples_int_q_V_ce1,
        q1 => g_rx_samples_int_q_V_q1);

    g_rx_samples_fixed_i_V_U : component qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_rx_samples_fixed_i_V_address0,
        ce0 => g_rx_samples_fixed_i_V_ce0,
        we0 => g_rx_samples_fixed_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_d0,
        q0 => g_rx_samples_fixed_i_V_q0);

    g_rx_samples_fixed_q_V_U : component qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_rx_samples_fixed_q_V_address0,
        ce0 => g_rx_samples_fixed_q_V_ce0,
        we0 => g_rx_samples_fixed_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_d0,
        q0 => g_rx_samples_fixed_q_V_q0);

    g_preamble_phases_ideal_deg_U : component qpsk_hls_top_g_preamble_phases_ideal_deg_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_preamble_phases_ideal_deg_address0,
        ce0 => g_preamble_phases_ideal_deg_ce0,
        q0 => g_preamble_phases_ideal_deg_q0);

    g_baseband_data_i_V_U : component qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_baseband_data_i_V_address0,
        ce0 => g_baseband_data_i_V_ce0,
        we0 => g_baseband_data_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_d0,
        q0 => g_baseband_data_i_V_q0);

    g_baseband_data_q_V_U : component qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_baseband_data_q_V_address0,
        ce0 => g_baseband_data_q_V_ce0,
        we0 => g_baseband_data_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_d0,
        q0 => g_baseband_data_q_V_q0);

    lo_lut_i_V_U : component qpsk_hls_top_lo_lut_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lo_lut_i_V_address0,
        ce0 => lo_lut_i_V_ce0,
        we0 => lo_lut_i_V_we0,
        d0 => grp_generic_sincos_18_2_s_fu_523_ap_return_1,
        q0 => lo_lut_i_V_q0);

    lo_lut_q_V_U : component qpsk_hls_top_lo_lut_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lo_lut_q_V_address0,
        ce0 => lo_lut_q_V_ce0,
        we0 => lo_lut_q_V_we0,
        d0 => grp_generic_sincos_18_2_s_fu_523_ap_return_0,
        q0 => lo_lut_q_V_q0);

    frame_data_i_V_U : component qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_data_i_V_address0,
        ce0 => frame_data_i_V_ce0,
        we0 => frame_data_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_d0,
        q0 => frame_data_i_V_q0);

    frame_data_q_V_U : component qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_data_q_V_address0,
        ce0 => frame_data_q_V_ce0,
        we0 => frame_data_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_d0,
        q0 => frame_data_q_V_q0);

    preamble_wf_i_V_U : component qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => preamble_wf_i_V_address0,
        ce0 => preamble_wf_i_V_ce0,
        we0 => preamble_wf_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_d0,
        q0 => preamble_wf_i_V_q0);

    preamble_wf_q_V_U : component qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => preamble_wf_q_V_address0,
        ce0 => preamble_wf_q_V_ce0,
        we0 => preamble_wf_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_d0,
        q0 => preamble_wf_q_V_q0);

    sampled_syms_i_V_U : component qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sampled_syms_i_V_address0,
        ce0 => sampled_syms_i_V_ce0,
        we0 => sampled_syms_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_d0,
        q0 => sampled_syms_i_V_q0);

    sampled_syms_q_V_U : component qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sampled_syms_q_V_address0,
        ce0 => sampled_syms_q_V_ce0,
        we0 => sampled_syms_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_d0,
        q0 => sampled_syms_q_V_q0);

    rx_preamble_syms_i_V_U : component qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_preamble_syms_i_V_address0,
        ce0 => rx_preamble_syms_i_V_ce0,
        we0 => rx_preamble_syms_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_d0,
        q0 => rx_preamble_syms_i_V_q0);

    rx_preamble_syms_q_V_U : component qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_preamble_syms_q_V_address0,
        ce0 => rx_preamble_syms_q_V_ce0,
        we0 => rx_preamble_syms_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_d0,
        q0 => rx_preamble_syms_q_V_q0);

    corrected_frame_i_V_U : component qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => corrected_frame_i_V_address0,
        ce0 => corrected_frame_i_V_ce0,
        we0 => corrected_frame_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_d0,
        q0 => corrected_frame_i_V_q0);

    corrected_frame_q_V_U : component qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => corrected_frame_q_V_address0,
        ce0 => corrected_frame_q_V_ce0,
        we0 => corrected_frame_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_d0,
        q0 => corrected_frame_q_V_q0);

    rx_syms_i_V_U : component qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_syms_i_V_address0,
        ce0 => rx_syms_i_V_ce0,
        we0 => rx_syms_i_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_d0,
        q0 => rx_syms_i_V_q0);

    rx_syms_q_V_U : component qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 18,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_syms_q_V_address0,
        ce0 => rx_syms_q_V_ce0,
        we0 => rx_syms_q_V_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_d0,
        q0 => rx_syms_q_V_q0);

    decoded_bits_0_U : component qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => decoded_bits_0_address0,
        ce0 => decoded_bits_0_ce0,
        we0 => decoded_bits_0_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_d0,
        q0 => decoded_bits_0_q0);

    decoded_bits_1_U : component qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => decoded_bits_1_address0,
        ce0 => decoded_bits_1_ce0,
        we0 => decoded_bits_1_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_d0,
        q0 => decoded_bits_1_q0);

    grp_generic_sincos_18_2_s_fu_523 : component qpsk_hls_top_generic_sincos_18_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_generic_sincos_18_2_s_fu_523_ap_start,
        ap_done => grp_generic_sincos_18_2_s_fu_523_ap_done,
        ap_idle => grp_generic_sincos_18_2_s_fu_523_ap_idle,
        ap_ready => grp_generic_sincos_18_2_s_fu_523_ap_ready,
        in_r => grp_generic_sincos_18_2_s_fu_523_in_r,
        ap_return_0 => grp_generic_sincos_18_2_s_fu_523_ap_return_0,
        ap_return_1 => grp_generic_sincos_18_2_s_fu_523_ap_return_1);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_ready,
        g_preamble_syms_ideal_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0,
        g_preamble_syms_ideal_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0,
        g_preamble_syms_ideal_i_V_q0 => g_preamble_syms_ideal_i_V_q0,
        g_preamble_syms_ideal_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0,
        g_preamble_syms_ideal_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0,
        g_preamble_syms_ideal_q_V_q0 => g_preamble_syms_ideal_q_V_q0,
        g_matched_filter_template_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0,
        g_matched_filter_template_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0,
        g_matched_filter_template_i_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0,
        g_matched_filter_template_i_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d0,
        g_matched_filter_template_i_V_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address1,
        g_matched_filter_template_i_V_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1,
        g_matched_filter_template_i_V_we1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1,
        g_matched_filter_template_i_V_d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d1,
        g_matched_filter_template_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0,
        g_matched_filter_template_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0,
        g_matched_filter_template_q_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0,
        g_matched_filter_template_q_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d0,
        g_matched_filter_template_q_V_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address1,
        g_matched_filter_template_q_V_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1,
        g_matched_filter_template_q_V_we1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1,
        g_matched_filter_template_q_V_d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d1);

    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542 : component qpsk_hls_top_qpsk_hls_top_Pipeline_IMPORT_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_ready,
        m_axi_gmem_in_AWVALID => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY => ap_const_logic_0,
        m_axi_gmem_in_AWADDR => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY => ap_const_logic_0,
        m_axi_gmem_in_WDATA => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY => gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID => gmem_in_RVALID,
        m_axi_gmem_in_RREADY => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA => gmem_in_RDATA,
        m_axi_gmem_in_RLAST => gmem_in_RLAST,
        m_axi_gmem_in_RID => gmem_in_RID,
        m_axi_gmem_in_RFIFONUM => gmem_in_RFIFONUM,
        m_axi_gmem_in_RUSER => gmem_in_RUSER,
        m_axi_gmem_in_RRESP => gmem_in_RRESP,
        m_axi_gmem_in_BVALID => ap_const_logic_0,
        m_axi_gmem_in_BREADY => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP => ap_const_lv2_0,
        m_axi_gmem_in_BID => ap_const_lv1_0,
        m_axi_gmem_in_BUSER => ap_const_lv1_0,
        sext_ln88 => trunc_ln9_reg_2587,
        mean_q_accum_V_out => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out,
        mean_q_accum_V_out_ap_vld => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out_ap_vld,
        mean_i_accum_V_out => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out,
        mean_i_accum_V_out_ap_vld => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out_ap_vld,
        g_rx_samples_int_i_V_address0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0,
        g_rx_samples_int_i_V_ce0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0,
        g_rx_samples_int_i_V_we0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0,
        g_rx_samples_int_i_V_d0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0,
        g_rx_samples_int_q_V_address0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0,
        g_rx_samples_int_q_V_ce0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0,
        g_rx_samples_int_q_V_we0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0,
        g_rx_samples_int_q_V_d0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0);

    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555 : component qpsk_hls_top_qpsk_hls_top_Pipeline_FIND_MAX_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_ready,
        mean_i => mean_i_reg_2719,
        mean_q => mean_q_reg_2724,
        max_abs_val_V_out => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out,
        max_abs_val_V_out_ap_vld => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out_ap_vld,
        g_rx_samples_int_i_V_address0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0,
        g_rx_samples_int_i_V_ce0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0,
        g_rx_samples_int_i_V_we0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0,
        g_rx_samples_int_i_V_d0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0,
        g_rx_samples_int_i_V_address1 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address1,
        g_rx_samples_int_i_V_ce1 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1,
        g_rx_samples_int_i_V_q1 => g_rx_samples_int_i_V_q1,
        g_rx_samples_int_q_V_address0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0,
        g_rx_samples_int_q_V_ce0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0,
        g_rx_samples_int_q_V_we0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0,
        g_rx_samples_int_q_V_d0 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0,
        g_rx_samples_int_q_V_address1 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address1,
        g_rx_samples_int_q_V_ce1 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1,
        g_rx_samples_int_q_V_q1 => g_rx_samples_int_q_V_q1);

    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566 : component qpsk_hls_top_qpsk_hls_top_Pipeline_NORM_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_ready,
        sext_ln120 => grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out,
        g_rx_samples_int_i_V_address0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0,
        g_rx_samples_int_i_V_ce0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0,
        g_rx_samples_int_i_V_q0 => g_rx_samples_int_i_V_q0,
        g_rx_samples_int_q_V_address0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0,
        g_rx_samples_int_q_V_ce0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0,
        g_rx_samples_int_q_V_q0 => g_rx_samples_int_q_V_q0,
        g_rx_samples_fixed_i_V_address0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0,
        g_rx_samples_fixed_i_V_ce0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0,
        g_rx_samples_fixed_i_V_we0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0,
        g_rx_samples_fixed_i_V_d0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_d0,
        g_rx_samples_fixed_q_V_address0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0,
        g_rx_samples_fixed_q_V_ce0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0,
        g_rx_samples_fixed_q_V_we0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0,
        g_rx_samples_fixed_q_V_d0 => grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_d0);

    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579 : component qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_ready,
        lo_lut_i_V_address0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0,
        lo_lut_i_V_ce0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0,
        lo_lut_i_V_q0 => lo_lut_i_V_q0,
        lo_lut_q_V_address0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0,
        lo_lut_q_V_ce0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0,
        lo_lut_q_V_q0 => lo_lut_q_V_q0,
        g_rx_samples_fixed_i_V_address0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0,
        g_rx_samples_fixed_i_V_ce0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0,
        g_rx_samples_fixed_i_V_q0 => g_rx_samples_fixed_i_V_q0,
        g_rx_samples_fixed_q_V_address0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0,
        g_rx_samples_fixed_q_V_ce0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0,
        g_rx_samples_fixed_q_V_q0 => g_rx_samples_fixed_q_V_q0,
        g_baseband_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0,
        g_baseband_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0,
        g_baseband_data_i_V_we0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0,
        g_baseband_data_i_V_d0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_d0,
        g_baseband_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0,
        g_baseband_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0,
        g_baseband_data_q_V_we0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0,
        g_baseband_data_q_V_d0 => grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_d0);

    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593 : component qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_ready,
        peak_idx_2_out => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out,
        peak_idx_2_out_ap_vld => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out_ap_vld,
        g_baseband_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0,
        g_baseband_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0,
        g_baseband_data_i_V_q0 => g_baseband_data_i_V_q0,
        g_baseband_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0,
        g_baseband_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0,
        g_baseband_data_q_V_q0 => g_baseband_data_q_V_q0,
        g_matched_filter_template_i_V_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0,
        g_matched_filter_template_i_V_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0,
        g_matched_filter_template_i_V_q0 => g_matched_filter_template_i_V_q0,
        g_matched_filter_template_q_V_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0,
        g_matched_filter_template_q_V_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0,
        g_matched_filter_template_q_V_q0 => g_matched_filter_template_q_V_q0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_ready,
        sext_ln178 => frame_start_sample_reg_2852,
        add_ln174_1 => add_ln174_1_reg_2857,
        frame_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0,
        frame_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0,
        frame_data_i_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0,
        frame_data_i_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_d0,
        frame_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0,
        frame_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0,
        frame_data_q_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0,
        frame_data_q_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_d0,
        g_baseband_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0,
        g_baseband_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0,
        g_baseband_data_i_V_q0 => g_baseband_data_i_V_q0,
        g_baseband_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0,
        g_baseband_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0,
        g_baseband_data_q_V_q0 => g_baseband_data_q_V_q0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_ready,
        frame_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0,
        frame_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0,
        frame_data_i_V_q0 => frame_data_i_V_q0,
        frame_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0,
        frame_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0,
        frame_data_q_V_q0 => frame_data_q_V_q0,
        preamble_wf_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0,
        preamble_wf_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0,
        preamble_wf_i_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0,
        preamble_wf_i_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_d0,
        preamble_wf_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0,
        preamble_wf_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0,
        preamble_wf_q_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0,
        preamble_wf_q_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_d0);

    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626 : component qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_ready,
        zext_ln193 => trunc_ln194_reg_2865,
        preamble_wf_i_V_address0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0,
        preamble_wf_i_V_ce0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0,
        preamble_wf_i_V_q0 => preamble_wf_i_V_q0,
        preamble_wf_q_V_address0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0,
        preamble_wf_q_V_ce0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0,
        preamble_wf_q_V_q0 => preamble_wf_q_V_q0,
        sampled_syms_i_V_address0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0,
        sampled_syms_i_V_ce0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0,
        sampled_syms_i_V_we0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0,
        sampled_syms_i_V_d0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_d0,
        sampled_syms_q_V_address0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0,
        sampled_syms_q_V_ce0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0,
        sampled_syms_q_V_we0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0,
        sampled_syms_q_V_d0 => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_d0,
        mean_q_sym_V_out => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out,
        mean_q_sym_V_out_ap_vld => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out_ap_vld,
        mean_i_sym_V_out => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out,
        mean_i_sym_V_out_ap_vld => grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out_ap_vld);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_ready,
        trunc_ln14 => trunc_ln229_reg_2871,
        frame_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0,
        frame_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0,
        frame_data_i_V_q0 => frame_data_i_V_q0,
        frame_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0,
        frame_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0,
        frame_data_q_V_q0 => frame_data_q_V_q0,
        rx_preamble_syms_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0,
        rx_preamble_syms_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0,
        rx_preamble_syms_i_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0,
        rx_preamble_syms_i_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_d0,
        rx_preamble_syms_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0,
        rx_preamble_syms_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0,
        rx_preamble_syms_q_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0,
        rx_preamble_syms_q_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_d0);

    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646 : component qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_ready,
        sampled_syms_i_V_address0 => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0,
        sampled_syms_i_V_ce0 => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0,
        sampled_syms_i_V_q0 => sampled_syms_i_V_q0,
        mean_i_1 => mean_i_1_reg_2877,
        sampled_syms_q_V_address0 => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0,
        sampled_syms_q_V_ce0 => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0,
        sampled_syms_q_V_q0 => sampled_syms_q_V_q0,
        mean_q_V => mean_q_V_reg_2882,
        var_q_accum_V_2_out => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out,
        var_q_accum_V_2_out_ap_vld => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out_ap_vld,
        var_i_accum_V_2_out => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out,
        var_i_accum_V_2_out_ap_vld => grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out_ap_vld);

    grp_sqrt_fixed_18_2_s_fu_656 : component qpsk_hls_top_sqrt_fixed_18_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        x => var_i_V_reg_2887,
        ap_return => grp_sqrt_fixed_18_2_s_fu_656_ap_return);

    grp_sqrt_fixed_18_2_s_fu_661 : component qpsk_hls_top_sqrt_fixed_18_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        x => var_q_V_reg_2892,
        ap_return => grp_sqrt_fixed_18_2_s_fu_661_ap_return);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_ready,
        rx_preamble_syms_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0,
        rx_preamble_syms_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0,
        rx_preamble_syms_i_V_q0 => rx_preamble_syms_i_V_q0,
        rx_preamble_syms_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0,
        rx_preamble_syms_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0,
        rx_preamble_syms_q_V_q0 => rx_preamble_syms_q_V_q0,
        phase_sum_i_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out,
        phase_sum_i_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out_ap_vld,
        phase_sum_q_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out,
        phase_sum_q_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out_ap_vld,
        g_preamble_syms_ideal_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0,
        g_preamble_syms_ideal_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0,
        g_preamble_syms_ideal_i_V_q0 => g_preamble_syms_ideal_i_V_q0,
        g_preamble_syms_ideal_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0,
        g_preamble_syms_ideal_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0,
        g_preamble_syms_ideal_q_V_q0 => g_preamble_syms_ideal_q_V_q0,
        grp_fu_3094_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0,
        grp_fu_3094_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1,
        grp_fu_3094_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_opcode,
        grp_fu_3094_p_dout0 => grp_fu_3094_p2,
        grp_fu_3094_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce);

    grp_atan2_cordic_float_s_fu_678 : component qpsk_hls_top_atan2_cordic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        y_in => grp_atan2_cordic_float_s_fu_678_y_in,
        x_in => grp_atan2_cordic_float_s_fu_678_x_in,
        ap_return => grp_atan2_cordic_float_s_fu_678_ap_return);

    grp_sin_or_cos_float_s_fu_684 : component qpsk_hls_top_sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sin_or_cos_float_s_fu_684_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_684_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_684_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_684_ap_ready,
        t_in => bitcast_ln245_1_reg_2918,
        do_cos => ap_const_lv1_1,
        ap_return => grp_sin_or_cos_float_s_fu_684_ap_return);

    grp_sin_or_cos_float_s_fu_699 : component qpsk_hls_top_sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sin_or_cos_float_s_fu_699_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_699_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_699_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_699_ap_ready,
        t_in => bitcast_ln245_1_reg_2918,
        do_cos => ap_const_lv1_0,
        ap_return => grp_sin_or_cos_float_s_fu_699_ap_return);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_ready,
        frame_data_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0,
        frame_data_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0,
        frame_data_i_V_q0 => frame_data_i_V_q0,
        frame_data_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0,
        frame_data_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0,
        frame_data_q_V_q0 => frame_data_q_V_q0,
        shl_i_i_i176_i2644_cast => shl_i_i_i176_i_reg_3078,
        sext_ln249 => shl_i_i_i144_i_reg_3083,
        corrected_frame_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0,
        corrected_frame_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0,
        corrected_frame_i_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0,
        corrected_frame_i_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_d0,
        corrected_frame_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0,
        corrected_frame_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0,
        corrected_frame_q_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0,
        corrected_frame_q_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_d0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_ready,
        trunc_ln14 => trunc_ln229_reg_2871,
        corrected_frame_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0,
        corrected_frame_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0,
        corrected_frame_i_V_q0 => corrected_frame_i_V_q0,
        corrected_frame_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0,
        corrected_frame_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0,
        corrected_frame_q_V_q0 => corrected_frame_q_V_q0,
        rx_syms_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0,
        rx_syms_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0,
        rx_syms_i_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0,
        rx_syms_i_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_d0,
        rx_syms_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0,
        rx_syms_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0,
        rx_syms_q_V_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0,
        rx_syms_q_V_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_d0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_ready,
        rx_syms_q_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0,
        rx_syms_q_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0,
        rx_syms_q_V_q0 => rx_syms_q_V_q0,
        rx_syms_i_V_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0,
        rx_syms_i_V_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0,
        rx_syms_i_V_q0 => rx_syms_i_V_q0,
        decoded_bits_0_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0,
        decoded_bits_0_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0,
        decoded_bits_0_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0,
        decoded_bits_0_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_d0,
        decoded_bits_1_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0,
        decoded_bits_1_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0,
        decoded_bits_1_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0,
        decoded_bits_1_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_d0,
        preamble_errors_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out,
        preamble_errors_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out_ap_vld,
        grp_atan2_cordic_float_s_fu_678_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1,
        grp_atan2_cordic_float_s_fu_678_p_din2 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2,
        grp_atan2_cordic_float_s_fu_678_p_dout0 => grp_atan2_cordic_float_s_fu_678_ap_return,
        grp_fu_3094_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0,
        grp_fu_3094_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1,
        grp_fu_3094_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_opcode,
        grp_fu_3094_p_dout0 => grp_fu_3094_p2,
        grp_fu_3094_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_ready,
        m_axi_gmem_out_AWVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY => gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY => gmem_out_WREADY,
        m_axi_gmem_out_WDATA => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY => ap_const_logic_0,
        m_axi_gmem_out_ARADDR => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID => ap_const_logic_0,
        m_axi_gmem_out_RREADY => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA => ap_const_lv8_0,
        m_axi_gmem_out_RLAST => ap_const_logic_0,
        m_axi_gmem_out_RID => ap_const_lv1_0,
        m_axi_gmem_out_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem_out_RUSER => ap_const_lv1_0,
        m_axi_gmem_out_RRESP => ap_const_lv2_0,
        m_axi_gmem_out_BVALID => gmem_out_BVALID,
        m_axi_gmem_out_BREADY => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP => gmem_out_BRESP,
        m_axi_gmem_out_BID => gmem_out_BID,
        m_axi_gmem_out_BUSER => gmem_out_BUSER,
        ddr_out_buffer => ddr_out_buffer_read_reg_2483,
        decoded_bits_0_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0,
        decoded_bits_0_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0,
        decoded_bits_0_q0 => decoded_bits_0_q0,
        decoded_bits_1_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0,
        decoded_bits_1_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0,
        decoded_bits_1_q0 => decoded_bits_1_q0,
        ascii_idx_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out,
        ascii_idx_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out_ap_vld);

    control_s_axi_U : component qpsk_hls_top_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ddr_in_buffer_packed => ddr_in_buffer_packed,
        ddr_out_buffer => ddr_out_buffer,
        out_ser_preamble => out_ser_preamble,
        out_ser_preamble_ap_vld => out_ser_preamble_ap_vld,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_local_deadlock => ap_local_deadlock);

    gmem_in_m_axi_U : component qpsk_hls_top_gmem_in_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_IN_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_IN_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_IN_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_IN_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_IN_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_IN_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_IN_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_IN_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_IN_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_IN_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_IN_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_in_AWVALID,
        AWREADY => m_axi_gmem_in_AWREADY,
        AWADDR => m_axi_gmem_in_AWADDR,
        AWID => m_axi_gmem_in_AWID,
        AWLEN => m_axi_gmem_in_AWLEN,
        AWSIZE => m_axi_gmem_in_AWSIZE,
        AWBURST => m_axi_gmem_in_AWBURST,
        AWLOCK => m_axi_gmem_in_AWLOCK,
        AWCACHE => m_axi_gmem_in_AWCACHE,
        AWPROT => m_axi_gmem_in_AWPROT,
        AWQOS => m_axi_gmem_in_AWQOS,
        AWREGION => m_axi_gmem_in_AWREGION,
        AWUSER => m_axi_gmem_in_AWUSER,
        WVALID => m_axi_gmem_in_WVALID,
        WREADY => m_axi_gmem_in_WREADY,
        WDATA => m_axi_gmem_in_WDATA,
        WSTRB => m_axi_gmem_in_WSTRB,
        WLAST => m_axi_gmem_in_WLAST,
        WID => m_axi_gmem_in_WID,
        WUSER => m_axi_gmem_in_WUSER,
        ARVALID => m_axi_gmem_in_ARVALID,
        ARREADY => m_axi_gmem_in_ARREADY,
        ARADDR => m_axi_gmem_in_ARADDR,
        ARID => m_axi_gmem_in_ARID,
        ARLEN => m_axi_gmem_in_ARLEN,
        ARSIZE => m_axi_gmem_in_ARSIZE,
        ARBURST => m_axi_gmem_in_ARBURST,
        ARLOCK => m_axi_gmem_in_ARLOCK,
        ARCACHE => m_axi_gmem_in_ARCACHE,
        ARPROT => m_axi_gmem_in_ARPROT,
        ARQOS => m_axi_gmem_in_ARQOS,
        ARREGION => m_axi_gmem_in_ARREGION,
        ARUSER => m_axi_gmem_in_ARUSER,
        RVALID => m_axi_gmem_in_RVALID,
        RREADY => m_axi_gmem_in_RREADY,
        RDATA => m_axi_gmem_in_RDATA,
        RLAST => m_axi_gmem_in_RLAST,
        RID => m_axi_gmem_in_RID,
        RUSER => m_axi_gmem_in_RUSER,
        RRESP => m_axi_gmem_in_RRESP,
        BVALID => m_axi_gmem_in_BVALID,
        BREADY => m_axi_gmem_in_BREADY,
        BRESP => m_axi_gmem_in_BRESP,
        BID => m_axi_gmem_in_BID,
        BUSER => m_axi_gmem_in_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_in_ARVALID,
        I_ARREADY => gmem_in_ARREADY,
        I_ARADDR => gmem_in_ARADDR,
        I_ARID => gmem_in_ARID,
        I_ARLEN => gmem_in_ARLEN,
        I_ARSIZE => gmem_in_ARSIZE,
        I_ARLOCK => gmem_in_ARLOCK,
        I_ARCACHE => gmem_in_ARCACHE,
        I_ARQOS => gmem_in_ARQOS,
        I_ARPROT => gmem_in_ARPROT,
        I_ARUSER => gmem_in_ARUSER,
        I_ARBURST => gmem_in_ARBURST,
        I_ARREGION => gmem_in_ARREGION,
        I_RVALID => gmem_in_RVALID,
        I_RREADY => gmem_in_RREADY,
        I_RDATA => gmem_in_RDATA,
        I_RFIFONUM => gmem_in_RFIFONUM,
        I_RID => gmem_in_RID,
        I_RUSER => gmem_in_RUSER,
        I_RRESP => gmem_in_RRESP,
        I_RLAST => gmem_in_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_in_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_in_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem_in_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem_in_BRESP,
        I_BID => gmem_in_BID,
        I_BUSER => gmem_in_BUSER);

    gmem_out_m_axi_U : component qpsk_hls_top_gmem_out_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 11,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_OUT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_OUT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_OUT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_OUT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_OUT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_OUT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_OUT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_OUT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_OUT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_OUT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_OUT_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_out_AWVALID,
        AWREADY => m_axi_gmem_out_AWREADY,
        AWADDR => m_axi_gmem_out_AWADDR,
        AWID => m_axi_gmem_out_AWID,
        AWLEN => m_axi_gmem_out_AWLEN,
        AWSIZE => m_axi_gmem_out_AWSIZE,
        AWBURST => m_axi_gmem_out_AWBURST,
        AWLOCK => m_axi_gmem_out_AWLOCK,
        AWCACHE => m_axi_gmem_out_AWCACHE,
        AWPROT => m_axi_gmem_out_AWPROT,
        AWQOS => m_axi_gmem_out_AWQOS,
        AWREGION => m_axi_gmem_out_AWREGION,
        AWUSER => m_axi_gmem_out_AWUSER,
        WVALID => m_axi_gmem_out_WVALID,
        WREADY => m_axi_gmem_out_WREADY,
        WDATA => m_axi_gmem_out_WDATA,
        WSTRB => m_axi_gmem_out_WSTRB,
        WLAST => m_axi_gmem_out_WLAST,
        WID => m_axi_gmem_out_WID,
        WUSER => m_axi_gmem_out_WUSER,
        ARVALID => m_axi_gmem_out_ARVALID,
        ARREADY => m_axi_gmem_out_ARREADY,
        ARADDR => m_axi_gmem_out_ARADDR,
        ARID => m_axi_gmem_out_ARID,
        ARLEN => m_axi_gmem_out_ARLEN,
        ARSIZE => m_axi_gmem_out_ARSIZE,
        ARBURST => m_axi_gmem_out_ARBURST,
        ARLOCK => m_axi_gmem_out_ARLOCK,
        ARCACHE => m_axi_gmem_out_ARCACHE,
        ARPROT => m_axi_gmem_out_ARPROT,
        ARQOS => m_axi_gmem_out_ARQOS,
        ARREGION => m_axi_gmem_out_ARREGION,
        ARUSER => m_axi_gmem_out_ARUSER,
        RVALID => m_axi_gmem_out_RVALID,
        RREADY => m_axi_gmem_out_RREADY,
        RDATA => m_axi_gmem_out_RDATA,
        RLAST => m_axi_gmem_out_RLAST,
        RID => m_axi_gmem_out_RID,
        RUSER => m_axi_gmem_out_RUSER,
        RRESP => m_axi_gmem_out_RRESP,
        BVALID => m_axi_gmem_out_BVALID,
        BREADY => m_axi_gmem_out_BREADY,
        BRESP => m_axi_gmem_out_BRESP,
        BID => m_axi_gmem_out_BID,
        BUSER => m_axi_gmem_out_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem_out_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_out_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem_out_RDATA,
        I_RFIFONUM => gmem_out_RFIFONUM,
        I_RID => gmem_out_RID,
        I_RUSER => gmem_out_RUSER,
        I_RRESP => gmem_out_RRESP,
        I_RLAST => gmem_out_RLAST,
        I_AWVALID => gmem_out_AWVALID,
        I_AWREADY => gmem_out_AWREADY,
        I_AWADDR => gmem_out_AWADDR,
        I_AWID => gmem_out_AWID,
        I_AWLEN => gmem_out_AWLEN,
        I_AWSIZE => gmem_out_AWSIZE,
        I_AWLOCK => gmem_out_AWLOCK,
        I_AWCACHE => gmem_out_AWCACHE,
        I_AWQOS => gmem_out_AWQOS,
        I_AWPROT => gmem_out_AWPROT,
        I_AWUSER => gmem_out_AWUSER,
        I_AWBURST => gmem_out_AWBURST,
        I_AWREGION => gmem_out_AWREGION,
        I_WVALID => gmem_out_WVALID,
        I_WREADY => gmem_out_WREADY,
        I_WDATA => gmem_out_WDATA,
        I_WID => gmem_out_WID,
        I_WUSER => gmem_out_WUSER,
        I_WLAST => gmem_out_WLAST,
        I_WSTRB => gmem_out_WSTRB,
        I_BVALID => gmem_out_BVALID,
        I_BREADY => gmem_out_BREADY,
        I_BRESP => gmem_out_BRESP,
        I_BID => gmem_out_BID,
        I_BUSER => gmem_out_BUSER);

    fmul_32ns_32ns_32_4_max_dsp_1_U196 : component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_756_p0,
        din1 => grp_fu_756_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_756_p2);

    fdiv_32ns_32ns_32_12_no_dsp_0_U197 : component qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => reg_792,
        din1 => ap_const_lv32_43340000,
        ce => ap_const_logic_1,
        dout => grp_fu_763_p2);

    sitofp_32ns_32_5_no_dsp_1_U198 : component qpsk_hls_top_sitofp_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_768_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_768_p1);

    fpext_32ns_64_2_no_dsp_1_U199 : component qpsk_hls_top_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_771_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_771_p1);

    fpext_32ns_64_2_no_dsp_1_U200 : component qpsk_hls_top_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => v_assign_3_reg_2930,
        ce => ap_const_logic_1,
        dout => grp_fu_774_p1);

    mul_30s_32ns_61_1_1_U201 : component qpsk_hls_top_mul_30s_32ns_61_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 32,
        dout_WIDTH => 61)
    port map (
        din0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out,
        din1 => mul_ln1558_fu_1118_p1,
        dout => mul_ln1558_fu_1118_p2);

    mul_30s_32ns_61_1_1_U202 : component qpsk_hls_top_mul_30s_32ns_61_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 32,
        dout_WIDTH => 61)
    port map (
        din0 => grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out,
        din1 => mul_ln1558_1_fu_1146_p1,
        dout => mul_ln1558_1_fu_1146_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U203 : component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_3094_p0,
        din1 => grp_fu_3094_p1,
        ce => grp_fu_3094_ce,
        dout => grp_fu_3094_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_generic_sincos_18_2_s_fu_523_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_generic_sincos_18_2_s_fu_523_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                    grp_generic_sincos_18_2_s_fu_523_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_sincos_18_2_s_fu_523_ap_ready = ap_const_logic_1)) then 
                    grp_generic_sincos_18_2_s_fu_523_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln134_fu_1249_p2 = ap_const_lv1_1))) then 
                    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln193_fu_1574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
                    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln193_fu_1574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state148)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state150)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state152)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state60) and (ap_const_logic_1 = ap_CS_fsm_state59))) then 
                    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_684_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sin_or_cos_float_s_fu_684_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
                    grp_sin_or_cos_float_s_fu_684_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_684_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_684_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_699_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sin_or_cos_float_s_fu_699_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
                    grp_sin_or_cos_float_s_fu_699_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_699_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_699_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    best_sym_offset_1_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln173_fu_1534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                best_sym_offset_1_fu_412 <= ap_const_lv4_0;
            elsif (((icmp_ln193_fu_1574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
                best_sym_offset_1_fu_412 <= add_ln193_fu_1580_p2;
            end if; 
        end if;
    end process;

    best_sym_offset_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln173_fu_1534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                best_sym_offset_fu_408 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
                best_sym_offset_fu_408 <= best_sym_offset_4_fu_1887_p3;
            end if; 
        end if;
    end process;

    i_4_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln69_fu_812_p2 = ap_const_lv1_1))) then 
                i_4_fu_400 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln134_fu_1249_p2 = ap_const_lv1_0))) then 
                i_4_fu_400 <= add_ln134_fu_1255_p2;
            end if; 
        end if;
    end process;

    i_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_284 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln69_fu_812_p2 = ap_const_lv1_0))) then 
                i_fu_284 <= add_ln69_fu_818_p2;
            end if; 
        end if;
    end process;

    max_sep_V_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln173_fu_1534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                max_sep_V_fu_404 <= ap_const_lv18_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
                max_sep_V_fu_404 <= max_sep_V_2_fu_1876_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln173_fu_1534_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                add_ln174_1_reg_2857 <= add_ln174_1_fu_1550_p2;
                frame_start_sample_reg_2852 <= frame_start_sample_fu_1544_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                and_ln590_1_reg_2800 <= and_ln590_1_fu_1403_p2;
                icmp_ln591_1_reg_2784 <= icmp_ln591_1_fu_1370_p2;
                icmp_ln594_1_reg_2795 <= icmp_ln594_1_fu_1380_p2;
                man_V_5_reg_2774 <= man_V_5_fu_1331_p3;
                or_ln580_2_reg_2806 <= or_ln580_2_fu_1427_p2;
                sh_amt_1_reg_2779 <= sh_amt_1_fu_1362_p3;
                trunc_ln592_1_reg_2789 <= trunc_ln592_1_fu_1376_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state144)) then
                and_ln590_2_reg_3008 <= and_ln590_2_fu_2092_p2;
                and_ln590_3_reg_3046 <= and_ln590_3_fu_2213_p2;
                icmp_ln591_2_reg_2992 <= icmp_ln591_2_fu_2059_p2;
                icmp_ln591_3_reg_3030 <= icmp_ln591_3_fu_2180_p2;
                icmp_ln594_2_reg_3003 <= icmp_ln594_2_fu_2069_p2;
                icmp_ln594_3_reg_3041 <= icmp_ln594_3_fu_2190_p2;
                man_V_11_reg_3020 <= man_V_11_fu_2141_p3;
                man_V_8_reg_2982 <= man_V_8_fu_2020_p3;
                or_ln580_4_reg_3014 <= or_ln580_4_fu_2116_p2;
                or_ln580_6_reg_3052 <= or_ln580_6_fu_2237_p2;
                sh_amt_2_reg_2987 <= sh_amt_2_fu_2051_p3;
                sh_amt_3_reg_3025 <= sh_amt_3_fu_2172_p3;
                trunc_ln592_2_reg_2997 <= trunc_ln592_2_fu_2065_p1;
                trunc_ln592_3_reg_3035 <= trunc_ln592_3_fu_2186_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                and_ln590_reg_2653 <= and_ln590_fu_971_p2;
                icmp_ln591_reg_2637 <= icmp_ln591_fu_938_p2;
                icmp_ln594_reg_2648 <= icmp_ln594_fu_948_p2;
                man_V_2_reg_2627 <= man_V_2_fu_899_p3;
                or_ln580_reg_2659 <= or_ln580_fu_995_p2;
                sh_amt_reg_2632 <= sh_amt_fu_930_p3;
                trunc_ln592_reg_2642 <= trunc_ln592_fu_944_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state153) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out_ap_vld = ap_const_logic_1))) then
                ascii_idx_loc_fu_288 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state140)) then
                bitcast_ln245_1_reg_2918 <= bitcast_ln245_1_fu_1922_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                conv_reg_2746 <= grp_fu_768_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                ddr_in_buffer_packed_read_reg_2489 <= ddr_in_buffer_packed;
                ddr_out_buffer_read_reg_2483 <= ddr_out_buffer;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                exp_tmp_1_reg_2756 <= ireg_1_fu_1275_p1(62 downto 52);
                icmp_ln580_1_reg_2766 <= icmp_ln580_1_fu_1305_p2;
                p_Result_102_reg_2751 <= ireg_1_fu_1275_p1(63 downto 63);
                trunc_ln574_1_reg_2761 <= trunc_ln574_1_fu_1301_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state143)) then
                exp_tmp_2_reg_2941 <= ireg_2_fu_1928_p1(62 downto 52);
                exp_tmp_3_reg_2964 <= ireg_3_fu_1964_p1(62 downto 52);
                icmp_ln580_2_reg_2951 <= icmp_ln580_2_fu_1958_p2;
                icmp_ln580_3_reg_2974 <= icmp_ln580_3_fu_1994_p2;
                p_Result_104_reg_2936 <= ireg_2_fu_1928_p1(63 downto 63);
                p_Result_106_reg_2959 <= ireg_3_fu_1964_p1(63 downto 63);
                trunc_ln574_2_reg_2946 <= trunc_ln574_2_fu_1954_p1;
                trunc_ln574_3_reg_2969 <= trunc_ln574_3_fu_1990_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                exp_tmp_reg_2609 <= ireg_fu_843_p1(62 downto 52);
                icmp_ln580_reg_2619 <= icmp_ln580_fu_873_p2;
                p_Result_s_reg_2604 <= ireg_fu_843_p1(63 downto 63);
                trunc_ln574_reg_2614 <= trunc_ln574_fu_869_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                g_preamble_phases_ideal_deg_load_reg_2593 <= g_preamble_phases_ideal_deg_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state154)) then
                gmem_out_addr_reg_3088 <= add_ln314_fu_2461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                icmp_ln173_reg_2827 <= icmp_ln173_fu_1534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                mean_i_1_reg_2877 <= mean_i_1_fu_1657_p3;
                mean_q_V_reg_2882 <= mean_q_V_fu_1716_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                mean_i_reg_2719 <= mean_i_fu_1197_p3;
                mean_q_reg_2724 <= mean_q_fu_1231_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                mul_ln1558_1_reg_2702 <= mul_ln1558_1_fu_1146_p2;
                mul_ln1558_reg_2685 <= mul_ln1558_fu_1118_p2;
                tmp_65_reg_2696 <= mul_ln1558_fu_1118_p2(59 downto 44);
                tmp_66_reg_2707 <= tmp_66_fu_1152_p1(29 downto 29);
                tmp_68_reg_2713 <= mul_ln1558_1_fu_1146_p2(59 downto 44);
                tmp_reg_2690 <= tmp_fu_1124_p1(29 downto 29);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                op2_V_reg_2902 <= grp_sqrt_fixed_18_2_s_fu_661_ap_return;
                op_V_reg_2897 <= grp_sqrt_fixed_18_2_s_fu_656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out_ap_vld = ap_const_logic_1))) then
                peak_idx_2_loc_fu_320 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state139)) then
                phase_offset_rad_reg_2913 <= grp_atan2_cordic_float_s_fu_678_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                rad_V_1_reg_2822 <= rad_V_1_fu_1524_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                rad_V_reg_2675 <= rad_V_fu_1091_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state7))) then
                reg_792 <= grp_fu_756_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state145)) then
                select_ln580_12_reg_3058 <= select_ln580_12_fu_2361_p3;
                select_ln580_13_reg_3063 <= select_ln580_13_fu_2368_p3;
                select_ln580_17_reg_3068 <= select_ln580_17_fu_2402_p3;
                select_ln580_18_reg_3073 <= select_ln580_18_fu_2409_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                select_ln580_2_reg_2665 <= select_ln580_2_fu_1073_p3;
                select_ln580_3_reg_2670 <= select_ln580_3_fu_1080_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                select_ln580_7_reg_2812 <= select_ln580_7_fu_1506_p3;
                select_ln580_8_reg_2817 <= select_ln580_8_fu_1513_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then
                    shl_i_i_i144_i_reg_3083(33 downto 16) <= shl_i_i_i144_i_fu_2445_p3(33 downto 16);
                    shl_i_i_i176_i_reg_3078(33 downto 16) <= shl_i_i_i176_i_fu_2430_p3(33 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln193_fu_1574_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                trunc_ln194_reg_2865 <= trunc_ln194_fu_1586_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln193_fu_1574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                trunc_ln229_reg_2871 <= trunc_ln229_fu_1596_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln69_fu_812_p2 = ap_const_lv1_1))) then
                trunc_ln9_reg_2587 <= ddr_in_buffer_packed_read_reg_2489(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state141)) then
                v_assign_2_reg_2924 <= grp_sin_or_cos_float_s_fu_684_ap_return;
                v_assign_3_reg_2930 <= grp_sin_or_cos_float_s_fu_699_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                v_assign_reg_2598 <= grp_fu_763_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                var_i_V_reg_2887 <= var_i_V_fu_1789_p3;
                var_q_V_reg_2892 <= var_q_V_fu_1847_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                    zext_ln134_reg_2732(3 downto 0) <= zext_ln134_fu_1245_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    zext_ln69_reg_2566(6 downto 0) <= zext_ln69_fu_807_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln69_reg_2566(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    zext_ln134_reg_2732(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    shl_i_i_i176_i_reg_3078(15 downto 0) <= "0000000000000000";
    shl_i_i_i144_i_reg_3083(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state26, ap_CS_fsm_state155, ap_CS_fsm_state156, ap_CS_fsm_state161, icmp_ln173_reg_2827, ap_CS_fsm_state2, icmp_ln69_fu_812_p2, ap_CS_fsm_state40, icmp_ln134_fu_1249_p2, icmp_ln173_fu_1534_p2, ap_CS_fsm_state62, ap_CS_fsm_state67, icmp_ln193_fu_1574_p2, ap_CS_fsm_state141, grp_generic_sincos_18_2_s_fu_523_ap_done, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done, grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done, grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done, grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done, gmem_in_ARREADY, gmem_out_AWREADY, gmem_out_WREADY, gmem_out_BVALID, ap_CS_fsm_state25, ap_CS_fsm_state58, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state39, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state64, ap_CS_fsm_state66, ap_CS_fsm_state68, ap_CS_fsm_state85, ap_CS_fsm_state70, ap_CS_fsm_state87, ap_CS_fsm_state147, ap_CS_fsm_state149, ap_CS_fsm_state151, ap_CS_fsm_state153, ap_block_state34_on_subcall_done, ap_block_state141_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln69_fu_812_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (gmem_in_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_boolean_0 = ap_block_state34_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (icmp_ln134_fu_1249_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state61) and (grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if (((icmp_ln173_fu_1534_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state161;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state64) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                if (((icmp_ln193_fu_1574_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state68 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state68) and (grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state68;
                end if;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state85 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state85) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state87) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state88;
                else
                    ap_NS_fsm <= ap_ST_fsm_state87;
                end if;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state141) and (ap_const_boolean_0 = ap_block_state141_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state142;
                else
                    ap_NS_fsm <= ap_ST_fsm_state141;
                end if;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                ap_NS_fsm <= ap_ST_fsm_state147;
            when ap_ST_fsm_state147 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state147) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state148;
                else
                    ap_NS_fsm <= ap_ST_fsm_state147;
                end if;
            when ap_ST_fsm_state148 => 
                ap_NS_fsm <= ap_ST_fsm_state149;
            when ap_ST_fsm_state149 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state149) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state150;
                else
                    ap_NS_fsm <= ap_ST_fsm_state149;
                end if;
            when ap_ST_fsm_state150 => 
                ap_NS_fsm <= ap_ST_fsm_state151;
            when ap_ST_fsm_state151 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state151) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state152;
                else
                    ap_NS_fsm <= ap_ST_fsm_state151;
                end if;
            when ap_ST_fsm_state152 => 
                ap_NS_fsm <= ap_ST_fsm_state153;
            when ap_ST_fsm_state153 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state153) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state154;
                else
                    ap_NS_fsm <= ap_ST_fsm_state153;
                end if;
            when ap_ST_fsm_state154 => 
                ap_NS_fsm <= ap_ST_fsm_state155;
            when ap_ST_fsm_state155 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state155) and (gmem_out_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state156;
                else
                    ap_NS_fsm <= ap_ST_fsm_state155;
                end if;
            when ap_ST_fsm_state156 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state156) and (gmem_out_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state157;
                else
                    ap_NS_fsm <= ap_ST_fsm_state156;
                end if;
            when ap_ST_fsm_state157 => 
                ap_NS_fsm <= ap_ST_fsm_state158;
            when ap_ST_fsm_state158 => 
                ap_NS_fsm <= ap_ST_fsm_state159;
            when ap_ST_fsm_state159 => 
                ap_NS_fsm <= ap_ST_fsm_state160;
            when ap_ST_fsm_state160 => 
                ap_NS_fsm <= ap_ST_fsm_state161;
            when ap_ST_fsm_state161 => 
                if ((not(((icmp_ln173_reg_2827 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state161))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state161;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_1_fu_1338_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln501_1_fu_1311_p1));
    F2_2_fu_2027_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln501_2_fu_2000_p1));
    F2_3_fu_2148_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln501_3_fu_2121_p1));
    F2_fu_906_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln501_fu_879_p1));
    add_ln134_fu_1255_p2 <= std_logic_vector(unsigned(i_4_fu_400) + unsigned(ap_const_lv4_1));
    add_ln174_1_fu_1550_p2 <= std_logic_vector(unsigned(trunc_ln174_fu_1540_p1) + unsigned(ap_const_lv14_1));
    add_ln193_fu_1580_p2 <= std_logic_vector(unsigned(best_sym_offset_1_fu_412) + unsigned(ap_const_lv4_1));
    add_ln314_fu_2461_p2 <= std_logic_vector(unsigned(zext_ln314_fu_2457_p1) + unsigned(ddr_out_buffer_read_reg_2483));
    add_ln590_1_fu_1350_p2 <= std_logic_vector(unsigned(F2_1_fu_1338_p2) + unsigned(ap_const_lv12_FF0));
    add_ln590_2_fu_2039_p2 <= std_logic_vector(unsigned(F2_2_fu_2027_p2) + unsigned(ap_const_lv12_FF0));
    add_ln590_3_fu_2160_p2 <= std_logic_vector(unsigned(F2_3_fu_2148_p2) + unsigned(ap_const_lv12_FF0));
    add_ln590_fu_918_p2 <= std_logic_vector(unsigned(F2_fu_906_p2) + unsigned(ap_const_lv12_FF0));
    add_ln69_fu_818_p2 <= std_logic_vector(unsigned(i_fu_284) + unsigned(ap_const_lv7_1));
    and_ln590_1_fu_1403_p2 <= (xor_ln591_1_fu_1397_p2 and icmp_ln590_1_fu_1344_p2);
    and_ln590_2_fu_2092_p2 <= (xor_ln591_2_fu_2086_p2 and icmp_ln590_2_fu_2033_p2);
    and_ln590_3_fu_2213_p2 <= (xor_ln591_3_fu_2207_p2 and icmp_ln590_3_fu_2154_p2);
    and_ln590_fu_971_p2 <= (xor_ln591_fu_965_p2 and icmp_ln590_fu_912_p2);
    and_ln591_1_fu_1482_p2 <= (xor_ln580_1_fu_1477_p2 and icmp_ln591_1_reg_2784);
    and_ln591_2_fu_2279_p2 <= (xor_ln580_2_fu_2274_p2 and icmp_ln591_2_reg_2992);
    and_ln591_3_fu_2325_p2 <= (xor_ln580_3_fu_2320_p2 and icmp_ln591_3_reg_3030);
    and_ln591_fu_1049_p2 <= (xor_ln580_fu_1044_p2 and icmp_ln591_reg_2637);
    and_ln594_1_fu_1487_p2 <= (icmp_ln594_1_reg_2795 and and_ln590_1_reg_2800);
    and_ln594_2_fu_2284_p2 <= (icmp_ln594_2_reg_3003 and and_ln590_2_reg_3008);
    and_ln594_3_fu_2330_p2 <= (icmp_ln594_3_reg_3041 and and_ln590_3_reg_3046);
    and_ln594_fu_1054_p2 <= (icmp_ln594_reg_2648 and and_ln590_reg_2653);
    and_ln612_1_fu_1421_p2 <= (xor_ln590_1_fu_1415_p2 and icmp_ln612_1_fu_1386_p2);
    and_ln612_2_fu_2110_p2 <= (xor_ln590_2_fu_2104_p2 and icmp_ln612_2_fu_2075_p2);
    and_ln612_3_fu_2231_p2 <= (xor_ln590_3_fu_2225_p2 and icmp_ln612_3_fu_2196_p2);
    and_ln612_fu_989_p2 <= (xor_ln590_fu_983_p2 and icmp_ln612_fu_954_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state139 <= ap_CS_fsm(138);
    ap_CS_fsm_state140 <= ap_CS_fsm(139);
    ap_CS_fsm_state141 <= ap_CS_fsm(140);
    ap_CS_fsm_state142 <= ap_CS_fsm(141);
    ap_CS_fsm_state143 <= ap_CS_fsm(142);
    ap_CS_fsm_state144 <= ap_CS_fsm(143);
    ap_CS_fsm_state145 <= ap_CS_fsm(144);
    ap_CS_fsm_state146 <= ap_CS_fsm(145);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state148 <= ap_CS_fsm(147);
    ap_CS_fsm_state149 <= ap_CS_fsm(148);
    ap_CS_fsm_state150 <= ap_CS_fsm(149);
    ap_CS_fsm_state151 <= ap_CS_fsm(150);
    ap_CS_fsm_state152 <= ap_CS_fsm(151);
    ap_CS_fsm_state153 <= ap_CS_fsm(152);
    ap_CS_fsm_state154 <= ap_CS_fsm(153);
    ap_CS_fsm_state155 <= ap_CS_fsm(154);
    ap_CS_fsm_state156 <= ap_CS_fsm(155);
    ap_CS_fsm_state161 <= ap_CS_fsm(160);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_NS_fsm_state60 <= ap_NS_fsm(59);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;
    ap_ST_fsm_state118_blk <= ap_const_logic_0;
    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;

    ap_ST_fsm_state141_blk_assign_proc : process(ap_block_state141_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state141_on_subcall_done)) then 
            ap_ST_fsm_state141_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state141_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;
    ap_ST_fsm_state144_blk <= ap_const_logic_0;
    ap_ST_fsm_state145_blk <= ap_const_logic_0;
    ap_ST_fsm_state146_blk <= ap_const_logic_0;

    ap_ST_fsm_state147_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state147_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state147_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state148_blk <= ap_const_logic_0;

    ap_ST_fsm_state149_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state149_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state149_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state150_blk <= ap_const_logic_0;

    ap_ST_fsm_state151_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state151_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state151_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state152_blk <= ap_const_logic_0;

    ap_ST_fsm_state153_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state153_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state153_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state154_blk <= ap_const_logic_0;

    ap_ST_fsm_state155_blk_assign_proc : process(gmem_out_AWREADY)
    begin
        if ((gmem_out_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state155_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state155_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state156_blk_assign_proc : process(gmem_out_WREADY)
    begin
        if ((gmem_out_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state156_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state156_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state157_blk <= ap_const_logic_0;
    ap_ST_fsm_state158_blk <= ap_const_logic_0;
    ap_ST_fsm_state159_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state160_blk <= ap_const_logic_0;

    ap_ST_fsm_state161_blk_assign_proc : process(icmp_ln173_reg_2827, gmem_out_BVALID)
    begin
        if (((icmp_ln173_reg_2827 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state161_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state161_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done)
    begin
        if ((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(gmem_in_ARREADY)
    begin
        if ((gmem_in_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(ap_block_state34_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state34_on_subcall_done)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;

    ap_ST_fsm_state37_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;

    ap_ST_fsm_state58_blk_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done)
    begin
        if ((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state59_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;

    ap_ST_fsm_state64_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state67_blk <= ap_const_logic_0;

    ap_ST_fsm_state68_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state68_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state68_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;

    ap_ST_fsm_state85_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state85_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state85_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state86_blk <= ap_const_logic_0;

    ap_ST_fsm_state87_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state87_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state87_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state141_on_subcall_done_assign_proc : process(grp_sin_or_cos_float_s_fu_684_ap_done, grp_sin_or_cos_float_s_fu_699_ap_done)
    begin
                ap_block_state141_on_subcall_done <= ((grp_sin_or_cos_float_s_fu_699_ap_done = ap_const_logic_0) or (grp_sin_or_cos_float_s_fu_684_ap_done = ap_const_logic_0));
    end process;


    ap_block_state161_assign_proc : process(icmp_ln173_reg_2827, gmem_out_BVALID)
    begin
                ap_block_state161 <= ((icmp_ln173_reg_2827 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0));
    end process;


    ap_block_state34_on_subcall_done_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done, grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done)
    begin
                ap_block_state34_on_subcall_done <= ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done = ap_const_logic_0) or (grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state161, icmp_ln173_reg_2827, gmem_out_BVALID)
    begin
        if ((not(((icmp_ln173_reg_2827 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state161))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_lv1_0;

    ap_ready_assign_proc : process(ap_CS_fsm_state161, icmp_ln173_reg_2827, gmem_out_BVALID)
    begin
        if ((not(((icmp_ln173_reg_2827 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state161))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ashr_ln595_1_fu_1439_p2 <= std_logic_vector(shift_right(signed(man_V_5_reg_2774),to_integer(unsigned('0' & zext_ln595_1_fu_1435_p1(31-1 downto 0)))));
    ashr_ln595_2_fu_2249_p2 <= std_logic_vector(shift_right(signed(man_V_8_reg_2982),to_integer(unsigned('0' & zext_ln595_2_fu_2245_p1(31-1 downto 0)))));
    ashr_ln595_3_fu_2295_p2 <= std_logic_vector(shift_right(signed(man_V_11_reg_3020),to_integer(unsigned('0' & zext_ln595_3_fu_2291_p1(31-1 downto 0)))));
    ashr_ln595_fu_1007_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_2627),to_integer(unsigned('0' & zext_ln595_fu_1003_p1(31-1 downto 0)))));
    best_sym_offset_4_fu_1887_p3 <= 
        zext_ln221_fu_1884_p1 when (icmp_ln1547_fu_1870_p2(0) = '1') else 
        best_sym_offset_fu_408;
    bitcast_ln245_1_fu_1922_p1 <= xor_ln245_fu_1916_p2;
    bitcast_ln245_fu_1913_p1 <= phase_offset_rad_reg_2913;
    bitcast_ln714_2_fu_1448_p1 <= reg_792;
    bitcast_ln714_4_fu_2254_p1 <= v_assign_2_reg_2924;
    bitcast_ln714_6_fu_2300_p1 <= v_assign_3_reg_2930;
    bitcast_ln714_fu_1016_p1 <= v_assign_reg_2598;

    corrected_frame_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0, ap_CS_fsm_state147, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            corrected_frame_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            corrected_frame_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0;
        else 
            corrected_frame_i_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    corrected_frame_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0, ap_CS_fsm_state147, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            corrected_frame_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            corrected_frame_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0;
        else 
            corrected_frame_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    corrected_frame_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            corrected_frame_i_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0;
        else 
            corrected_frame_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corrected_frame_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0, ap_CS_fsm_state147, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            corrected_frame_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            corrected_frame_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0;
        else 
            corrected_frame_q_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    corrected_frame_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0, ap_CS_fsm_state147, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            corrected_frame_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            corrected_frame_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0;
        else 
            corrected_frame_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    corrected_frame_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            corrected_frame_q_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0;
        else 
            corrected_frame_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_0_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0, ap_CS_fsm_state151, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state153)) then 
            decoded_bits_0_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            decoded_bits_0_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0;
        else 
            decoded_bits_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    decoded_bits_0_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0, ap_CS_fsm_state151, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state153)) then 
            decoded_bits_0_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            decoded_bits_0_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0;
        else 
            decoded_bits_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_0_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            decoded_bits_0_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0;
        else 
            decoded_bits_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_1_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0, ap_CS_fsm_state151, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state153)) then 
            decoded_bits_1_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            decoded_bits_1_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0;
        else 
            decoded_bits_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    decoded_bits_1_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0, ap_CS_fsm_state151, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state153)) then 
            decoded_bits_1_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            decoded_bits_1_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0;
        else 
            decoded_bits_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_1_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            decoded_bits_1_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0;
        else 
            decoded_bits_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_106_fu_2341_p1 <= ashr_ln595_2_fu_2249_p2(18 - 1 downto 0);
    empty_108_fu_2382_p1 <= ashr_ln595_3_fu_2295_p2(18 - 1 downto 0);

    frame_data_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0, ap_CS_fsm_state64, ap_CS_fsm_state66, ap_CS_fsm_state85, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            frame_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            frame_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            frame_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            frame_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0;
        else 
            frame_data_i_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    frame_data_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0, ap_CS_fsm_state64, ap_CS_fsm_state66, ap_CS_fsm_state85, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            frame_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            frame_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            frame_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            frame_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0;
        else 
            frame_data_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            frame_data_i_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0;
        else 
            frame_data_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0, ap_CS_fsm_state64, ap_CS_fsm_state66, ap_CS_fsm_state85, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            frame_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            frame_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            frame_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            frame_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0;
        else 
            frame_data_q_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    frame_data_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0, ap_CS_fsm_state64, ap_CS_fsm_state66, ap_CS_fsm_state85, ap_CS_fsm_state147)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            frame_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            frame_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            frame_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            frame_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0;
        else 
            frame_data_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            frame_data_q_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0;
        else 
            frame_data_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_start_sample_fu_1544_p2 <= std_logic_vector(unsigned(peak_idx_2_loc_fu_320) + unsigned(ap_const_lv32_1));

    g_baseband_data_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            g_baseband_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_baseband_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_baseband_data_i_V_address0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0;
        else 
            g_baseband_data_i_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_baseband_data_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            g_baseband_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_baseband_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_baseband_data_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0;
        else 
            g_baseband_data_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_baseband_data_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_baseband_data_i_V_we0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0;
        else 
            g_baseband_data_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_baseband_data_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            g_baseband_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_baseband_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_baseband_data_q_V_address0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0;
        else 
            g_baseband_data_q_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_baseband_data_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            g_baseband_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_baseband_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_baseband_data_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0;
        else 
            g_baseband_data_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_baseband_data_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_baseband_data_q_V_we0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0;
        else 
            g_baseband_data_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0, ap_CS_fsm_state34, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_matched_filter_template_i_V_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0;
        else 
            g_matched_filter_template_i_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    g_matched_filter_template_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0, ap_CS_fsm_state34, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_matched_filter_template_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0;
        else 
            g_matched_filter_template_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_V_ce1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_i_V_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1;
        else 
            g_matched_filter_template_i_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_i_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0;
        else 
            g_matched_filter_template_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_V_we1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_i_V_we1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1;
        else 
            g_matched_filter_template_i_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0, ap_CS_fsm_state34, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_matched_filter_template_q_V_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0;
        else 
            g_matched_filter_template_q_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    g_matched_filter_template_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0, ap_CS_fsm_state34, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            g_matched_filter_template_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0;
        else 
            g_matched_filter_template_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_V_ce1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_q_V_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1;
        else 
            g_matched_filter_template_q_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_q_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0;
        else 
            g_matched_filter_template_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_V_we1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_matched_filter_template_q_V_we1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1;
        else 
            g_matched_filter_template_q_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    g_preamble_phases_ideal_deg_address0 <= zext_ln69_fu_807_p1(6 - 1 downto 0);

    g_preamble_phases_ideal_deg_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_preamble_phases_ideal_deg_ce0 <= ap_const_logic_1;
        else 
            g_preamble_phases_ideal_deg_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_i_V_address0_assign_proc : process(zext_ln69_reg_2566, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0, ap_CS_fsm_state25, ap_CS_fsm_state34, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            g_preamble_syms_ideal_i_V_address0 <= zext_ln69_reg_2566(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            g_preamble_syms_ideal_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_preamble_syms_ideal_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0;
        else 
            g_preamble_syms_ideal_i_V_address0 <= "XXXXXX";
        end if; 
    end process;


    g_preamble_syms_ideal_i_V_ce0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0, ap_CS_fsm_state25, ap_CS_fsm_state34, ap_CS_fsm_state87)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            g_preamble_syms_ideal_i_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            g_preamble_syms_ideal_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_preamble_syms_ideal_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0;
        else 
            g_preamble_syms_ideal_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_i_V_we0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, ap_CS_fsm_state25)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            g_preamble_syms_ideal_i_V_we0 <= ap_const_logic_1;
        else 
            g_preamble_syms_ideal_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_q_V_address0_assign_proc : process(zext_ln69_reg_2566, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0, ap_CS_fsm_state25, ap_CS_fsm_state34, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            g_preamble_syms_ideal_q_V_address0 <= zext_ln69_reg_2566(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            g_preamble_syms_ideal_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_preamble_syms_ideal_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0;
        else 
            g_preamble_syms_ideal_q_V_address0 <= "XXXXXX";
        end if; 
    end process;


    g_preamble_syms_ideal_q_V_ce0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0, ap_CS_fsm_state25, ap_CS_fsm_state34, ap_CS_fsm_state87)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            g_preamble_syms_ideal_q_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            g_preamble_syms_ideal_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_preamble_syms_ideal_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0;
        else 
            g_preamble_syms_ideal_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_q_V_we0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, ap_CS_fsm_state25)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            g_preamble_syms_ideal_q_V_we0 <= ap_const_logic_1;
        else 
            g_preamble_syms_ideal_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_fixed_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0, ap_CS_fsm_state39, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_rx_samples_fixed_i_V_address0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_fixed_i_V_address0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0;
        else 
            g_rx_samples_fixed_i_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_fixed_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0, ap_CS_fsm_state39, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_rx_samples_fixed_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_fixed_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0;
        else 
            g_rx_samples_fixed_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_fixed_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_fixed_i_V_we0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0;
        else 
            g_rx_samples_fixed_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_fixed_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0, ap_CS_fsm_state39, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_rx_samples_fixed_q_V_address0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_fixed_q_V_address0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0;
        else 
            g_rx_samples_fixed_q_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_fixed_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0, ap_CS_fsm_state39, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_rx_samples_fixed_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_fixed_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0;
        else 
            g_rx_samples_fixed_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_fixed_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_fixed_q_V_we0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0;
        else 
            g_rx_samples_fixed_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0, grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_int_i_V_address0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_i_V_address0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_i_V_address0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0;
        else 
            g_rx_samples_int_i_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_int_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0, grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_int_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0;
        else 
            g_rx_samples_int_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_i_V_ce1_assign_proc : process(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_i_V_ce1 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1;
        else 
            g_rx_samples_int_i_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_i_V_d0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0, ap_CS_fsm_state34, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_i_V_d0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_i_V_d0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0;
        else 
            g_rx_samples_int_i_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_int_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0, ap_CS_fsm_state34, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_i_V_we0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_i_V_we0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0;
        else 
            g_rx_samples_int_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0, grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_int_q_V_address0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_q_V_address0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_q_V_address0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0;
        else 
            g_rx_samples_int_q_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_int_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0, grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0, ap_CS_fsm_state34, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            g_rx_samples_int_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0;
        else 
            g_rx_samples_int_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_q_V_ce1_assign_proc : process(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_q_V_ce1 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1;
        else 
            g_rx_samples_int_q_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_int_q_V_d0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0, ap_CS_fsm_state34, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_q_V_d0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_q_V_d0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0;
        else 
            g_rx_samples_int_q_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_int_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0, grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0, ap_CS_fsm_state34, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            g_rx_samples_int_q_V_we0 <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            g_rx_samples_int_q_V_we0 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0;
        else 
            g_rx_samples_int_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_in_ARADDR_assign_proc : process(ap_CS_fsm_state26, grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR, gmem_in_ARREADY, ap_CS_fsm_state33, ap_CS_fsm_state34, sext_ln88_fu_1098_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (gmem_in_ARREADY = ap_const_logic_1))) then 
            gmem_in_ARADDR <= sext_ln88_fu_1098_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARADDR <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR;
        else 
            gmem_in_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_in_ARBURST_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARBURST <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST;
        else 
            gmem_in_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_in_ARCACHE_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARCACHE <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE;
        else 
            gmem_in_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_in_ARID_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARID <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID;
        else 
            gmem_in_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_in_ARLEN_assign_proc : process(ap_CS_fsm_state26, grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN, gmem_in_ARREADY, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (gmem_in_ARREADY = ap_const_logic_1))) then 
            gmem_in_ARLEN <= ap_const_lv32_2004;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARLEN <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN;
        else 
            gmem_in_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_in_ARLOCK_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARLOCK <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK;
        else 
            gmem_in_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_in_ARPROT_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARPROT <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT;
        else 
            gmem_in_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_in_ARQOS_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARQOS <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS;
        else 
            gmem_in_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_in_ARREGION_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARREGION <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION;
        else 
            gmem_in_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_in_ARSIZE_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARSIZE <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE;
        else 
            gmem_in_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_in_ARUSER_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARUSER <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER;
        else 
            gmem_in_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_in_ARVALID_assign_proc : process(ap_CS_fsm_state26, grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID, gmem_in_ARREADY, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) and (gmem_in_ARREADY = ap_const_logic_1))) then 
            gmem_in_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_ARVALID <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID;
        else 
            gmem_in_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_in_RREADY_assign_proc : process(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem_in_RREADY <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY;
        else 
            gmem_in_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_in_blk_n_AR_assign_proc : process(m_axi_gmem_in_ARREADY, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            gmem_in_blk_n_AR <= m_axi_gmem_in_ARREADY;
        else 
            gmem_in_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_out_AWADDR_assign_proc : process(ap_CS_fsm_state155, gmem_out_addr_reg_3088, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR, gmem_out_AWREADY, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state155) and (gmem_out_AWREADY = ap_const_logic_1))) then 
            gmem_out_AWADDR <= gmem_out_addr_reg_3088;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWADDR <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR;
        else 
            gmem_out_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_out_AWBURST_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWBURST <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST;
        else 
            gmem_out_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_out_AWCACHE_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWCACHE <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE;
        else 
            gmem_out_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_out_AWID_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID;
        else 
            gmem_out_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_AWLEN_assign_proc : process(ap_CS_fsm_state155, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN, gmem_out_AWREADY, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state155) and (gmem_out_AWREADY = ap_const_logic_1))) then 
            gmem_out_AWLEN <= ap_const_lv32_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWLEN <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN;
        else 
            gmem_out_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_out_AWLOCK_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWLOCK <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK;
        else 
            gmem_out_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_out_AWPROT_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWPROT <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT;
        else 
            gmem_out_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_out_AWQOS_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWQOS <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS;
        else 
            gmem_out_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_out_AWREGION_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWREGION <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION;
        else 
            gmem_out_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_out_AWSIZE_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWSIZE <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE;
        else 
            gmem_out_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_out_AWUSER_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWUSER <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER;
        else 
            gmem_out_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_AWVALID_assign_proc : process(ap_CS_fsm_state155, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID, gmem_out_AWREADY, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state155) and (gmem_out_AWREADY = ap_const_logic_1))) then 
            gmem_out_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_AWVALID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID;
        else 
            gmem_out_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_BREADY_assign_proc : process(ap_CS_fsm_state161, icmp_ln173_reg_2827, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY, gmem_out_BVALID, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if ((not(((icmp_ln173_reg_2827 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state161) and (icmp_ln173_reg_2827 = ap_const_lv1_0))) then 
            gmem_out_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_BREADY <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY;
        else 
            gmem_out_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_WDATA_assign_proc : process(ap_CS_fsm_state156, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            gmem_out_WDATA <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_WDATA <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA;
        else 
            gmem_out_WDATA <= "XXXXXXXX";
        end if; 
    end process;


    gmem_out_WID_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_WID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID;
        else 
            gmem_out_WID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_WLAST_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_WLAST <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST;
        else 
            gmem_out_WLAST <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_WSTRB_assign_proc : process(ap_CS_fsm_state156, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            gmem_out_WSTRB <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_WSTRB <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB;
        else 
            gmem_out_WSTRB <= "X";
        end if; 
    end process;


    gmem_out_WUSER_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_WUSER <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER;
        else 
            gmem_out_WUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_WVALID_assign_proc : process(ap_CS_fsm_state156, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID, gmem_out_WREADY, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state156) and (gmem_out_WREADY = ap_const_logic_1))) then 
            gmem_out_WVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152))) then 
            gmem_out_WVALID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID;
        else 
            gmem_out_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_blk_n_AW_assign_proc : process(m_axi_gmem_out_AWREADY, ap_CS_fsm_state155)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state155)) then 
            gmem_out_blk_n_AW <= m_axi_gmem_out_AWREADY;
        else 
            gmem_out_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_out_blk_n_B_assign_proc : process(m_axi_gmem_out_BVALID, ap_CS_fsm_state161, icmp_ln173_reg_2827)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state161) and (icmp_ln173_reg_2827 = ap_const_lv1_0))) then 
            gmem_out_blk_n_B <= m_axi_gmem_out_BVALID;
        else 
            gmem_out_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_out_blk_n_W_assign_proc : process(m_axi_gmem_out_WREADY, ap_CS_fsm_state156)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            gmem_out_blk_n_W <= m_axi_gmem_out_WREADY;
        else 
            gmem_out_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_atan2_cordic_float_s_fu_678_x_in_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2, ap_CS_fsm_state88, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            grp_atan2_cordic_float_s_fu_678_x_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            grp_atan2_cordic_float_s_fu_678_x_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out;
        else 
            grp_atan2_cordic_float_s_fu_678_x_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_atan2_cordic_float_s_fu_678_y_in_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1, ap_CS_fsm_state88, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            grp_atan2_cordic_float_s_fu_678_y_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            grp_atan2_cordic_float_s_fu_678_y_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out;
        else 
            grp_atan2_cordic_float_s_fu_678_y_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3094_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce, ap_CS_fsm_state87, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            grp_fu_3094_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            grp_fu_3094_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce;
        else 
            grp_fu_3094_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_3094_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0, ap_CS_fsm_state87, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            grp_fu_3094_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            grp_fu_3094_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0;
        else 
            grp_fu_3094_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3094_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1, ap_CS_fsm_state87, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            grp_fu_3094_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            grp_fu_3094_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1;
        else 
            grp_fu_3094_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_756_p0_assign_proc : process(reg_792, g_preamble_phases_ideal_deg_load_reg_2593, conv_reg_2746, ap_CS_fsm_state4, ap_CS_fsm_state45, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_756_p0 <= reg_792;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_756_p0 <= conv_reg_2746;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_756_p0 <= g_preamble_phases_ideal_deg_load_reg_2593;
        else 
            grp_fu_756_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_756_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state45, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            grp_fu_756_p1 <= ap_const_lv32_3E000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_756_p1 <= ap_const_lv32_C0C90FDB;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_756_p1 <= ap_const_lv32_40490FDB;
        else 
            grp_fu_756_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_768_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln135_fu_1261_p1),32));

    grp_fu_771_p0_assign_proc : process(reg_792, v_assign_reg_2598, v_assign_2_reg_2924, ap_CS_fsm_state20, ap_CS_fsm_state53, ap_CS_fsm_state142)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
            grp_fu_771_p0 <= v_assign_2_reg_2924;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            grp_fu_771_p0 <= reg_792;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_771_p0 <= v_assign_reg_2598;
        else 
            grp_fu_771_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_sincos_18_2_s_fu_523_ap_start <= grp_generic_sincos_18_2_s_fu_523_ap_start_reg;

    grp_generic_sincos_18_2_s_fu_523_in_r_assign_proc : process(rad_V_reg_2675, rad_V_1_reg_2822, ap_CS_fsm_state25, ap_CS_fsm_state58)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            grp_generic_sincos_18_2_s_fu_523_in_r <= rad_V_1_reg_2822;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_generic_sincos_18_2_s_fu_523_in_r <= rad_V_reg_2675;
        else 
            grp_generic_sincos_18_2_s_fu_523_in_r <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start <= grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start <= grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg;
    grp_sin_or_cos_float_s_fu_684_ap_start <= grp_sin_or_cos_float_s_fu_684_ap_start_reg;
    grp_sin_or_cos_float_s_fu_699_ap_start <= grp_sin_or_cos_float_s_fu_699_ap_start_reg;
    icmp_ln134_fu_1249_p2 <= "1" when (i_4_fu_400 = ap_const_lv4_8) else "0";
    icmp_ln1547_fu_1870_p2 <= "1" when (signed(sep_V_fu_1864_p2) > signed(max_sep_V_fu_404)) else "0";
    icmp_ln173_fu_1534_p2 <= "1" when (peak_idx_2_loc_fu_320 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln193_fu_1574_p2 <= "1" when (best_sym_offset_1_fu_412 = ap_const_lv4_8) else "0";
    icmp_ln580_1_fu_1305_p2 <= "1" when (trunc_ln564_1_fu_1279_p1 = ap_const_lv63_0) else "0";
    icmp_ln580_2_fu_1958_p2 <= "1" when (trunc_ln564_2_fu_1932_p1 = ap_const_lv63_0) else "0";
    icmp_ln580_3_fu_1994_p2 <= "1" when (trunc_ln564_3_fu_1968_p1 = ap_const_lv63_0) else "0";
    icmp_ln580_fu_873_p2 <= "1" when (trunc_ln564_fu_847_p1 = ap_const_lv63_0) else "0";
    icmp_ln590_1_fu_1344_p2 <= "1" when (signed(F2_1_fu_1338_p2) > signed(ap_const_lv12_10)) else "0";
    icmp_ln590_2_fu_2033_p2 <= "1" when (signed(F2_2_fu_2027_p2) > signed(ap_const_lv12_10)) else "0";
    icmp_ln590_3_fu_2154_p2 <= "1" when (signed(F2_3_fu_2148_p2) > signed(ap_const_lv12_10)) else "0";
    icmp_ln590_fu_912_p2 <= "1" when (signed(F2_fu_906_p2) > signed(ap_const_lv12_10)) else "0";
    icmp_ln591_1_fu_1370_p2 <= "1" when (F2_1_fu_1338_p2 = ap_const_lv12_10) else "0";
    icmp_ln591_2_fu_2059_p2 <= "1" when (F2_2_fu_2027_p2 = ap_const_lv12_10) else "0";
    icmp_ln591_3_fu_2180_p2 <= "1" when (F2_3_fu_2148_p2 = ap_const_lv12_10) else "0";
    icmp_ln591_fu_938_p2 <= "1" when (F2_fu_906_p2 = ap_const_lv12_10) else "0";
    icmp_ln594_1_fu_1380_p2 <= "1" when (unsigned(sh_amt_1_fu_1362_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln594_2_fu_2069_p2 <= "1" when (unsigned(sh_amt_2_fu_2051_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln594_3_fu_2190_p2 <= "1" when (unsigned(sh_amt_3_fu_2172_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln594_fu_948_p2 <= "1" when (unsigned(sh_amt_fu_930_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln612_1_fu_1386_p2 <= "1" when (unsigned(sh_amt_1_fu_1362_p3) < unsigned(ap_const_lv12_12)) else "0";
    icmp_ln612_2_fu_2075_p2 <= "1" when (unsigned(sh_amt_2_fu_2051_p3) < unsigned(ap_const_lv12_12)) else "0";
    icmp_ln612_3_fu_2196_p2 <= "1" when (unsigned(sh_amt_3_fu_2172_p3) < unsigned(ap_const_lv12_12)) else "0";
    icmp_ln612_fu_954_p2 <= "1" when (unsigned(sh_amt_fu_930_p3) < unsigned(ap_const_lv12_12)) else "0";
    icmp_ln69_fu_812_p2 <= "1" when (i_fu_284 = ap_const_lv7_40) else "0";
    ireg_1_fu_1275_p1 <= grp_fu_771_p1;
    ireg_2_fu_1928_p1 <= grp_fu_771_p1;
    ireg_3_fu_1964_p1 <= grp_fu_774_p1;
    ireg_fu_843_p1 <= grp_fu_771_p1;

    lo_lut_i_V_address0_assign_proc : process(zext_ln134_reg_2732, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            lo_lut_i_V_address0 <= zext_ln134_reg_2732(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            lo_lut_i_V_address0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0;
        else 
            lo_lut_i_V_address0 <= "XXX";
        end if; 
    end process;


    lo_lut_i_V_ce0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            lo_lut_i_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            lo_lut_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0;
        else 
            lo_lut_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lo_lut_i_V_we0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, ap_CS_fsm_state58)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            lo_lut_i_V_we0 <= ap_const_logic_1;
        else 
            lo_lut_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lo_lut_q_V_address0_assign_proc : process(zext_ln134_reg_2732, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            lo_lut_q_V_address0 <= zext_ln134_reg_2732(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            lo_lut_q_V_address0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0;
        else 
            lo_lut_q_V_address0 <= "XXX";
        end if; 
    end process;


    lo_lut_q_V_ce0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            lo_lut_q_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            lo_lut_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0;
        else 
            lo_lut_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lo_lut_q_V_we0_assign_proc : process(grp_generic_sincos_18_2_s_fu_523_ap_done, ap_CS_fsm_state58)
    begin
        if (((grp_generic_sincos_18_2_s_fu_523_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            lo_lut_q_V_we0 <= ap_const_logic_1;
        else 
            lo_lut_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    man_V_10_fu_2135_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_3_fu_2131_p1));
    man_V_11_fu_2141_p3 <= 
        man_V_10_fu_2135_p2 when (p_Result_106_reg_2959(0) = '1') else 
        zext_ln578_3_fu_2131_p1;
    man_V_1_fu_893_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_fu_889_p1));
    man_V_2_fu_899_p3 <= 
        man_V_1_fu_893_p2 when (p_Result_s_reg_2604(0) = '1') else 
        zext_ln578_fu_889_p1;
    man_V_4_fu_1325_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_1_fu_1321_p1));
    man_V_5_fu_1331_p3 <= 
        man_V_4_fu_1325_p2 when (p_Result_102_reg_2751(0) = '1') else 
        zext_ln578_1_fu_1321_p1;
    man_V_7_fu_2014_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_2_fu_2010_p1));
    man_V_8_fu_2020_p3 <= 
        man_V_7_fu_2014_p2 when (p_Result_104_reg_2936(0) = '1') else 
        zext_ln578_2_fu_2010_p1;
    max_sep_V_2_fu_1876_p3 <= 
        sep_V_fu_1864_p2 when (icmp_ln1547_fu_1870_p2(0) = '1') else 
        max_sep_V_fu_404;
    mean_i_1_fu_1657_p3 <= 
        tmp_s_fu_1637_p4 when (tmp_77_fu_1607_p3(0) = '1') else 
        tmp_28_fu_1647_p4;
    mean_i_fu_1197_p3 <= 
        sub_ln1558_1_fu_1191_p2 when (tmp_reg_2690(0) = '1') else 
        tmp_65_reg_2696;
    mean_q_V_fu_1716_p3 <= 
        tmp_29_fu_1696_p4 when (tmp_78_fu_1666_p3(0) = '1') else 
        tmp_30_fu_1706_p4;
    mean_q_fu_1231_p3 <= 
        sub_ln1558_3_fu_1225_p2 when (tmp_66_reg_2707(0) = '1') else 
        tmp_68_reg_2713;
    mul_ln1558_1_fu_1146_p1 <= ap_const_lv61_7FF00200(32 - 1 downto 0);
    mul_ln1558_fu_1118_p1 <= ap_const_lv61_7FF00200(32 - 1 downto 0);
    or_ln580_1_fu_1087_p2 <= (or_ln580_reg_2659 or and_ln590_reg_2653);
    or_ln580_2_fu_1427_p2 <= (icmp_ln580_1_reg_2766 or and_ln612_1_fu_1421_p2);
    or_ln580_3_fu_1520_p2 <= (or_ln580_2_reg_2806 or and_ln590_1_reg_2800);
    or_ln580_4_fu_2116_p2 <= (icmp_ln580_2_reg_2951 or and_ln612_2_fu_2110_p2);
    or_ln580_5_fu_2416_p2 <= (or_ln580_4_reg_3014 or and_ln590_2_reg_3008);
    or_ln580_6_fu_2237_p2 <= (icmp_ln580_3_reg_2974 or and_ln612_3_fu_2231_p2);
    or_ln580_7_fu_2420_p2 <= (or_ln580_6_reg_3052 or and_ln590_3_reg_3046);
    or_ln580_fu_995_p2 <= (icmp_ln580_reg_2619 or and_ln612_fu_989_p2);
    or_ln590_1_fu_1409_p2 <= (or_ln591_1_fu_1392_p2 or icmp_ln590_1_fu_1344_p2);
    or_ln590_2_fu_2098_p2 <= (or_ln591_2_fu_2081_p2 or icmp_ln590_2_fu_2033_p2);
    or_ln590_3_fu_2219_p2 <= (or_ln591_3_fu_2202_p2 or icmp_ln590_3_fu_2154_p2);
    or_ln590_fu_977_p2 <= (or_ln591_fu_960_p2 or icmp_ln590_fu_912_p2);
    or_ln591_1_fu_1392_p2 <= (icmp_ln591_1_fu_1370_p2 or icmp_ln580_1_reg_2766);
    or_ln591_2_fu_2081_p2 <= (icmp_ln591_2_fu_2059_p2 or icmp_ln580_2_reg_2951);
    or_ln591_3_fu_2202_p2 <= (icmp_ln591_3_fu_2180_p2 or icmp_ln580_3_reg_2974);
    or_ln591_fu_960_p2 <= (icmp_ln591_fu_938_p2 or icmp_ln580_reg_2619);

    out_ser_preamble_assign_proc : process(ap_CS_fsm_state156, icmp_ln173_fu_1534_p2, ap_CS_fsm_state62, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            out_ser_preamble <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out;
        elsif (((icmp_ln173_fu_1534_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            out_ser_preamble <= ap_const_lv32_FFFFFFFF;
        else 
            out_ser_preamble <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_ser_preamble_ap_vld_assign_proc : process(ap_CS_fsm_state156, icmp_ln173_fu_1534_p2, ap_CS_fsm_state62, gmem_out_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state156) and (gmem_out_WREADY = ap_const_logic_1)) or ((icmp_ln173_fu_1534_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62)))) then 
            out_ser_preamble_ap_vld <= ap_const_logic_1;
        else 
            out_ser_preamble_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_101_fu_882_p3 <= (ap_const_lv1_1 & trunc_ln574_reg_2614);
    p_Result_103_fu_1314_p3 <= (ap_const_lv1_1 & trunc_ln574_1_reg_2761);
    p_Result_105_fu_2003_p3 <= (ap_const_lv1_1 & trunc_ln574_2_reg_2946);
    p_Result_107_fu_2124_p3 <= (ap_const_lv1_1 & trunc_ln574_3_reg_2969);

    preamble_wf_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0, grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            preamble_wf_i_V_address0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            preamble_wf_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0;
        else 
            preamble_wf_i_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    preamble_wf_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0, grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            preamble_wf_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            preamble_wf_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0;
        else 
            preamble_wf_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    preamble_wf_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            preamble_wf_i_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0;
        else 
            preamble_wf_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    preamble_wf_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0, grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            preamble_wf_q_V_address0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            preamble_wf_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0;
        else 
            preamble_wf_q_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    preamble_wf_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0, grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0, ap_CS_fsm_state66, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            preamble_wf_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            preamble_wf_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0;
        else 
            preamble_wf_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    preamble_wf_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0, ap_CS_fsm_state66)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            preamble_wf_q_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0;
        else 
            preamble_wf_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    rad_V_1_fu_1524_p3 <= 
        select_ln580_8_reg_2817 when (or_ln580_3_fu_1520_p2(0) = '1') else 
        select_ln580_7_reg_2812;
    rad_V_fu_1091_p3 <= 
        select_ln580_3_reg_2670 when (or_ln580_1_fu_1087_p2(0) = '1') else 
        select_ln580_2_reg_2665;

    rx_preamble_syms_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            rx_preamble_syms_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            rx_preamble_syms_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0;
        else 
            rx_preamble_syms_i_V_address0 <= "XXXXXX";
        end if; 
    end process;


    rx_preamble_syms_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            rx_preamble_syms_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            rx_preamble_syms_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0;
        else 
            rx_preamble_syms_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            rx_preamble_syms_i_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0;
        else 
            rx_preamble_syms_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            rx_preamble_syms_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            rx_preamble_syms_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0;
        else 
            rx_preamble_syms_q_V_address0 <= "XXXXXX";
        end if; 
    end process;


    rx_preamble_syms_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0, ap_CS_fsm_state85, ap_CS_fsm_state87)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            rx_preamble_syms_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            rx_preamble_syms_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0;
        else 
            rx_preamble_syms_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0, ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            rx_preamble_syms_q_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0;
        else 
            rx_preamble_syms_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0, ap_CS_fsm_state149, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            rx_syms_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            rx_syms_i_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0;
        else 
            rx_syms_i_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rx_syms_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0, ap_CS_fsm_state149, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            rx_syms_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            rx_syms_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0;
        else 
            rx_syms_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            rx_syms_i_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0;
        else 
            rx_syms_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0, ap_CS_fsm_state149, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            rx_syms_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            rx_syms_q_V_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0;
        else 
            rx_syms_q_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rx_syms_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0, ap_CS_fsm_state149, ap_CS_fsm_state151)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            rx_syms_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            rx_syms_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0;
        else 
            rx_syms_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            rx_syms_q_V_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0;
        else 
            rx_syms_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sampled_syms_i_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0, grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0, ap_CS_fsm_state68, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            sampled_syms_i_V_address0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            sampled_syms_i_V_address0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0;
        else 
            sampled_syms_i_V_address0 <= "XXXXXX";
        end if; 
    end process;


    sampled_syms_i_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0, grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0, ap_CS_fsm_state68, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            sampled_syms_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            sampled_syms_i_V_ce0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0;
        else 
            sampled_syms_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sampled_syms_i_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            sampled_syms_i_V_we0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0;
        else 
            sampled_syms_i_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sampled_syms_q_V_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0, grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0, ap_CS_fsm_state68, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            sampled_syms_q_V_address0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            sampled_syms_q_V_address0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0;
        else 
            sampled_syms_q_V_address0 <= "XXXXXX";
        end if; 
    end process;


    sampled_syms_q_V_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0, grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0, ap_CS_fsm_state68, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            sampled_syms_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            sampled_syms_q_V_ce0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0;
        else 
            sampled_syms_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sampled_syms_q_V_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            sampled_syms_q_V_we0 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0;
        else 
            sampled_syms_q_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1558_2_fu_1219_p3 <= 
        tmp_67_fu_1209_p4 when (tmp_66_reg_2707(0) = '1') else 
        tmp_68_reg_2713;
    select_ln1558_fu_1185_p3 <= 
        tmp_64_fu_1175_p4 when (tmp_reg_2690(0) = '1') else 
        tmp_65_reg_2696;
    select_ln580_10_fu_2334_p3 <= 
        ap_const_lv18_0 when (icmp_ln580_2_reg_2951(0) = '1') else 
        shl_ln613_2_fu_2269_p2;
    select_ln580_11_fu_2353_p3 <= 
        empty_106_fu_2341_p1 when (and_ln594_2_fu_2284_p2(0) = '1') else 
        select_ln597_2_fu_2345_p3;
    select_ln580_12_fu_2361_p3 <= 
        select_ln580_10_fu_2334_p3 when (or_ln580_4_reg_3014(0) = '1') else 
        select_ln580_11_fu_2353_p3;
    select_ln580_13_fu_2368_p3 <= 
        trunc_ln592_2_reg_2997 when (and_ln591_2_fu_2279_p2(0) = '1') else 
        ap_const_lv18_0;
    select_ln580_14_fu_2424_p3 <= 
        select_ln580_12_reg_3058 when (or_ln580_5_fu_2416_p2(0) = '1') else 
        select_ln580_13_reg_3063;
    select_ln580_15_fu_2375_p3 <= 
        ap_const_lv18_0 when (icmp_ln580_3_reg_2974(0) = '1') else 
        shl_ln613_3_fu_2315_p2;
    select_ln580_16_fu_2394_p3 <= 
        empty_108_fu_2382_p1 when (and_ln594_3_fu_2330_p2(0) = '1') else 
        select_ln597_3_fu_2386_p3;
    select_ln580_17_fu_2402_p3 <= 
        select_ln580_15_fu_2375_p3 when (or_ln580_6_reg_3052(0) = '1') else 
        select_ln580_16_fu_2394_p3;
    select_ln580_18_fu_2409_p3 <= 
        trunc_ln592_3_reg_3035 when (and_ln591_3_fu_2325_p2(0) = '1') else 
        ap_const_lv18_0;
    select_ln580_19_fu_2439_p3 <= 
        select_ln580_17_reg_3068 when (or_ln580_7_fu_2420_p2(0) = '1') else 
        select_ln580_18_reg_3073;
    select_ln580_1_fu_1065_p3 <= 
        trunc_ln595_fu_1012_p1 when (and_ln594_fu_1054_p2(0) = '1') else 
        select_ln597_fu_1027_p3;
    select_ln580_2_fu_1073_p3 <= 
        trunc_ln592_reg_2642 when (and_ln591_fu_1049_p2(0) = '1') else 
        ap_const_lv18_0;
    select_ln580_3_fu_1080_p3 <= 
        select_ln580_fu_1058_p3 when (or_ln580_reg_2659(0) = '1') else 
        select_ln580_1_fu_1065_p3;
    select_ln580_5_fu_1491_p3 <= 
        ap_const_lv18_0 when (icmp_ln580_1_reg_2766(0) = '1') else 
        shl_ln613_1_fu_1472_p2;
    select_ln580_6_fu_1498_p3 <= 
        trunc_ln595_1_fu_1444_p1 when (and_ln594_1_fu_1487_p2(0) = '1') else 
        select_ln597_1_fu_1460_p3;
    select_ln580_7_fu_1506_p3 <= 
        trunc_ln592_1_reg_2789 when (and_ln591_1_fu_1482_p2(0) = '1') else 
        ap_const_lv18_0;
    select_ln580_8_fu_1513_p3 <= 
        select_ln580_5_fu_1491_p3 when (or_ln580_2_reg_2806(0) = '1') else 
        select_ln580_6_fu_1498_p3;
    select_ln580_fu_1058_p3 <= 
        ap_const_lv18_0 when (icmp_ln580_reg_2619(0) = '1') else 
        shl_ln613_fu_1039_p2;
    select_ln597_1_fu_1460_p3 <= 
        ap_const_lv18_3FFFF when (tmp_72_fu_1452_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln597_2_fu_2345_p3 <= 
        ap_const_lv18_3FFFF when (tmp_74_fu_2257_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln597_3_fu_2386_p3 <= 
        ap_const_lv18_3FFFF when (tmp_76_fu_2303_p3(0) = '1') else 
        ap_const_lv18_0;
    select_ln597_fu_1027_p3 <= 
        ap_const_lv18_3FFFF when (tmp_70_fu_1019_p3(0) = '1') else 
        ap_const_lv18_0;
    sep_V_fu_1864_p2 <= std_logic_vector(unsigned(zext_ln712_fu_1861_p1) + unsigned(zext_ln1279_fu_1858_p1));
        sext_ln590_1_fu_1432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_2779),32));

    sext_ln590_1cast_fu_1468_p1 <= sext_ln590_1_fu_1432_p1(18 - 1 downto 0);
        sext_ln590_2_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_reg_2987),32));

    sext_ln590_2cast_fu_2265_p1 <= sext_ln590_2_fu_2242_p1(18 - 1 downto 0);
        sext_ln590_3_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_3025),32));

    sext_ln590_3cast_fu_2311_p1 <= sext_ln590_3_fu_2288_p1(18 - 1 downto 0);
        sext_ln590_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_reg_2632),32));

    sext_ln590cast_fu_1035_p1 <= sext_ln590_fu_1000_p1(18 - 1 downto 0);
        sext_ln88_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_reg_2587),64));

    sh_amt_1_fu_1362_p3 <= 
        add_ln590_1_fu_1350_p2 when (icmp_ln590_1_fu_1344_p2(0) = '1') else 
        sub_ln590_1_fu_1356_p2;
    sh_amt_2_fu_2051_p3 <= 
        add_ln590_2_fu_2039_p2 when (icmp_ln590_2_fu_2033_p2(0) = '1') else 
        sub_ln590_2_fu_2045_p2;
    sh_amt_3_fu_2172_p3 <= 
        add_ln590_3_fu_2160_p2 when (icmp_ln590_3_fu_2154_p2(0) = '1') else 
        sub_ln590_3_fu_2166_p2;
    sh_amt_fu_930_p3 <= 
        add_ln590_fu_918_p2 when (icmp_ln590_fu_912_p2(0) = '1') else 
        sub_ln590_fu_924_p2;
    shl_i_i_i144_i_fu_2445_p3 <= (select_ln580_19_fu_2439_p3 & ap_const_lv16_0);
    shl_i_i_i176_i_fu_2430_p3 <= (select_ln580_14_fu_2424_p3 & ap_const_lv16_0);
    shl_ln613_1_fu_1472_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln592_1_reg_2789),to_integer(unsigned('0' & sext_ln590_1cast_fu_1468_p1(18-1 downto 0)))));
    shl_ln613_2_fu_2269_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln592_2_reg_2997),to_integer(unsigned('0' & sext_ln590_2cast_fu_2265_p1(18-1 downto 0)))));
    shl_ln613_3_fu_2315_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln592_3_reg_3035),to_integer(unsigned('0' & sext_ln590_3cast_fu_2311_p1(18-1 downto 0)))));
    shl_ln613_fu_1039_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln592_reg_2642),to_integer(unsigned('0' & sext_ln590cast_fu_1035_p1(18-1 downto 0)))));
    sub_ln1201_1_fu_1631_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(trunc_ln1201_4_fu_1621_p4));
    sub_ln1201_2_fu_1674_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out));
    sub_ln1201_3_fu_1690_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(trunc_ln1201_6_fu_1680_p4));
    sub_ln1201_4_fu_1747_p2 <= std_logic_vector(unsigned(ap_const_lv46_0) - unsigned(trunc_ln209_1_fu_1735_p1));
    sub_ln1201_5_fu_1763_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(trunc_ln1201_8_fu_1753_p4));
    sub_ln1201_6_fu_1805_p2 <= std_logic_vector(unsigned(ap_const_lv46_0) - unsigned(trunc_ln209_fu_1731_p1));
    sub_ln1201_7_fu_1821_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(trunc_ln1201_s_fu_1811_p4));
    sub_ln1201_fu_1615_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out));
    sub_ln1558_1_fu_1191_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(select_ln1558_fu_1185_p3));
    sub_ln1558_2_fu_1204_p2 <= std_logic_vector(unsigned(ap_const_lv61_0) - unsigned(mul_ln1558_1_reg_2702));
    sub_ln1558_3_fu_1225_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(select_ln1558_2_fu_1219_p3));
    sub_ln1558_fu_1170_p2 <= std_logic_vector(unsigned(ap_const_lv61_0) - unsigned(mul_ln1558_reg_2685));
    sub_ln590_1_fu_1356_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_1_fu_1338_p2));
    sub_ln590_2_fu_2045_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_2_fu_2027_p2));
    sub_ln590_3_fu_2166_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_3_fu_2148_p2));
    sub_ln590_fu_924_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_fu_906_p2));
    tmp_28_fu_1647_p4 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out(31 downto 14);
    tmp_29_fu_1696_p4 <= sub_ln1201_3_fu_1690_p2(25 downto 8);
    tmp_30_fu_1706_p4 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out(31 downto 14);
    tmp_31_fu_1769_p4 <= sub_ln1201_5_fu_1763_p2(39 downto 22);
    tmp_32_fu_1779_p4 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out(45 downto 28);
    tmp_33_fu_1827_p4 <= sub_ln1201_7_fu_1821_p2(39 downto 22);
    tmp_34_fu_1837_p4 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out(45 downto 28);
    tmp_64_fu_1175_p4 <= sub_ln1558_fu_1170_p2(59 downto 44);
    tmp_66_fu_1152_p1 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out;
    tmp_67_fu_1209_p4 <= sub_ln1558_2_fu_1204_p2(59 downto 44);
    tmp_70_fu_1019_p3 <= bitcast_ln714_fu_1016_p1(31 downto 31);
    tmp_72_fu_1452_p3 <= bitcast_ln714_2_fu_1448_p1(31 downto 31);
    tmp_74_fu_2257_p3 <= bitcast_ln714_4_fu_2254_p1(31 downto 31);
    tmp_76_fu_2303_p3 <= bitcast_ln714_6_fu_2300_p1(31 downto 31);
    tmp_77_fu_1607_p3 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out(31 downto 31);
    tmp_78_fu_1666_p3 <= grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out(31 downto 31);
    tmp_79_fu_1739_p3 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out(47 downto 47);
    tmp_80_fu_1797_p3 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out(47 downto 47);
    tmp_fu_1124_p1 <= grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out;
    tmp_s_fu_1637_p4 <= sub_ln1201_1_fu_1631_p2(25 downto 8);
    trunc_ln1201_4_fu_1621_p4 <= sub_ln1201_fu_1615_p2(31 downto 6);
    trunc_ln1201_6_fu_1680_p4 <= sub_ln1201_2_fu_1674_p2(31 downto 6);
    trunc_ln1201_8_fu_1753_p4 <= sub_ln1201_4_fu_1747_p2(45 downto 6);
    trunc_ln1201_s_fu_1811_p4 <= sub_ln1201_6_fu_1805_p2(45 downto 6);
    trunc_ln135_fu_1261_p1 <= i_4_fu_400(3 - 1 downto 0);
    trunc_ln174_fu_1540_p1 <= peak_idx_2_loc_fu_320(14 - 1 downto 0);
    trunc_ln194_fu_1586_p1 <= best_sym_offset_1_fu_412(3 - 1 downto 0);
    trunc_ln209_1_fu_1735_p1 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out(46 - 1 downto 0);
    trunc_ln209_fu_1731_p1 <= grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out(46 - 1 downto 0);
    trunc_ln229_fu_1596_p1 <= best_sym_offset_fu_408(12 - 1 downto 0);
    trunc_ln564_1_fu_1279_p1 <= ireg_1_fu_1275_p1(63 - 1 downto 0);
    trunc_ln564_2_fu_1932_p1 <= ireg_2_fu_1928_p1(63 - 1 downto 0);
    trunc_ln564_3_fu_1968_p1 <= ireg_3_fu_1964_p1(63 - 1 downto 0);
    trunc_ln564_fu_847_p1 <= ireg_fu_843_p1(63 - 1 downto 0);
    trunc_ln574_1_fu_1301_p1 <= ireg_1_fu_1275_p1(52 - 1 downto 0);
    trunc_ln574_2_fu_1954_p1 <= ireg_2_fu_1928_p1(52 - 1 downto 0);
    trunc_ln574_3_fu_1990_p1 <= ireg_3_fu_1964_p1(52 - 1 downto 0);
    trunc_ln574_fu_869_p1 <= ireg_fu_843_p1(52 - 1 downto 0);
    trunc_ln592_1_fu_1376_p1 <= man_V_5_fu_1331_p3(18 - 1 downto 0);
    trunc_ln592_2_fu_2065_p1 <= man_V_8_fu_2020_p3(18 - 1 downto 0);
    trunc_ln592_3_fu_2186_p1 <= man_V_11_fu_2141_p3(18 - 1 downto 0);
    trunc_ln592_fu_944_p1 <= man_V_2_fu_899_p3(18 - 1 downto 0);
    trunc_ln595_1_fu_1444_p1 <= ashr_ln595_1_fu_1439_p2(18 - 1 downto 0);
    trunc_ln595_fu_1012_p1 <= ashr_ln595_fu_1007_p2(18 - 1 downto 0);
    var_i_V_fu_1789_p3 <= 
        tmp_31_fu_1769_p4 when (tmp_79_fu_1739_p3(0) = '1') else 
        tmp_32_fu_1779_p4;
    var_q_V_fu_1847_p3 <= 
        tmp_33_fu_1827_p4 when (tmp_80_fu_1797_p3(0) = '1') else 
        tmp_34_fu_1837_p4;
    xor_ln245_fu_1916_p2 <= (bitcast_ln245_fu_1913_p1 xor ap_const_lv32_80000000);
    xor_ln580_1_fu_1477_p2 <= (icmp_ln580_1_reg_2766 xor ap_const_lv1_1);
    xor_ln580_2_fu_2274_p2 <= (icmp_ln580_2_reg_2951 xor ap_const_lv1_1);
    xor_ln580_3_fu_2320_p2 <= (icmp_ln580_3_reg_2974 xor ap_const_lv1_1);
    xor_ln580_fu_1044_p2 <= (icmp_ln580_reg_2619 xor ap_const_lv1_1);
    xor_ln590_1_fu_1415_p2 <= (or_ln590_1_fu_1409_p2 xor ap_const_lv1_1);
    xor_ln590_2_fu_2104_p2 <= (or_ln590_2_fu_2098_p2 xor ap_const_lv1_1);
    xor_ln590_3_fu_2225_p2 <= (or_ln590_3_fu_2219_p2 xor ap_const_lv1_1);
    xor_ln590_fu_983_p2 <= (or_ln590_fu_977_p2 xor ap_const_lv1_1);
    xor_ln591_1_fu_1397_p2 <= (or_ln591_1_fu_1392_p2 xor ap_const_lv1_1);
    xor_ln591_2_fu_2086_p2 <= (or_ln591_2_fu_2081_p2 xor ap_const_lv1_1);
    xor_ln591_3_fu_2207_p2 <= (or_ln591_3_fu_2202_p2 xor ap_const_lv1_1);
    xor_ln591_fu_965_p2 <= (or_ln591_fu_960_p2 xor ap_const_lv1_1);
    zext_ln1279_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op_V_reg_2897),18));
    zext_ln134_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_4_fu_400),64));
    zext_ln221_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln194_reg_2865),32));
    zext_ln314_fu_2457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ascii_idx_loc_fu_288),64));
    zext_ln501_1_fu_1311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_1_reg_2756),12));
    zext_ln501_2_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_2_reg_2941),12));
    zext_ln501_3_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_3_reg_2964),12));
    zext_ln501_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_reg_2609),12));
    zext_ln578_1_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_103_fu_1314_p3),54));
    zext_ln578_2_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_105_fu_2003_p3),54));
    zext_ln578_3_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_107_fu_2124_p3),54));
    zext_ln578_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_101_fu_882_p3),54));
    zext_ln595_1_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_1_fu_1432_p1),54));
    zext_ln595_2_fu_2245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_2_fu_2242_p1),54));
    zext_ln595_3_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_3_fu_2288_p1),54));
    zext_ln595_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_fu_1000_p1),54));
    zext_ln69_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_284),64));
    zext_ln712_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op2_V_reg_2902),18));
end behav;
