# compile vhdl design source files
vhdl microblaze_v11_0_10  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_microblaze_0_1/sim/mb_zoom_microblaze_0_1.vhd" \

vhdl lmb_v10_v3_0_12  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_dlmb_v10_1/sim/mb_zoom_dlmb_v10_1.vhd" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_ilmb_v10_1/sim/mb_zoom_ilmb_v10_1.vhd" \

vhdl lmb_bram_if_cntlr_v4_0_21  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/a177/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_dlmb_bram_if_cntlr_1/sim/mb_zoom_dlmb_bram_if_cntlr_1.vhd" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_ilmb_bram_if_cntlr_1/sim/mb_zoom_ilmb_bram_if_cntlr_1.vhd" \

vhdl fifo_generator_v13_2_7  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl axi_lite_ipif_v3_0_4  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl axi_intc_v4_1_17  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_microblaze_0_axi_intc_0/sim/mb_zoom_microblaze_0_axi_intc_0.vhd" \

vhdl mdm_v3_2_23  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/b8f4/hdl/mdm_v3_2_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_mdm_1_1/sim/mb_zoom_mdm_1_1.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_13  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_rst_clk_wiz_1_100M_1/sim/mb_zoom_rst_clk_wiz_1_100M_1.vhd" \

vhdl lib_pkg_v1_0_2  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_2  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl axi_uartlite_v2_0_31  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_axi_uartlite_0_0/sim/mb_zoom_axi_uartlite_0_0.vhd" \

vhdl interrupt_control_v3_1_4  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_gpio_v2_0_29  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_0/sim/mb_zoom_axi_gpio_0_0.vhd" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_1/sim/mb_zoom_axi_gpio_0_1.vhd" \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_axi_gpio_0_2/sim/mb_zoom_axi_gpio_0_2.vhd" \

vhdl axi_timer_v2_0_29  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_axi_timer_0_0/sim/mb_zoom_axi_timer_0_0.vhd" \

vhdl lib_fifo_v1_0_16  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \

vhdl axi_quad_spi_v3_2_26  \
"../../../../final_project.gen/sources_1/bd/mb_zoom/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../final_project.ip_user_files/bd/mb_zoom/ip/mb_zoom_axi_quad_spi_0_0/sim/mb_zoom_axi_quad_spi_0_0.vhd" \

# Do not sort compile order
nosort
