### File Name: .\all_digital_modulator_fil\all_digital_modulator_fil.log
### Created: 29-Dec-2017 22:14:53
### Generated by MATLAB 9.3 

### FPGA-in-the-Loop Summary
###    Board: XUP Atlys Spartan-6 development board
###    DUT frequency: 50MHz

### Saving the current state of filWizard in .\all_digital_modulator_fil\all_digital_modulator_fil.mat ...
###    C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\all_digital_modulator_fil.mat
### 
### To restore filWizard: Use the MAT-file to launch FPGA-in-the-Loop wizard with data 
### from current session: 
###    filWizard('.\all_digital_modulator_fil\all_digital_modulator_fil.mat')

### Generating ISE project and running HDL compilation ...
###    Project:
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\fpgaproj\all_digital_modulator_fil.xise
###    Target Device:
###       Spartan6 xc6slx45-2csg324
###    Property Settings:
###       "Optimization Goal" = "Speed"
###       "Combinatorial Logic Optimization" = "True" (Map)
###    User design files:
###       C:\Newcomputer\DSM_Final\DSM_Final\float_pkg_c.vhdl
###       C:\Newcomputer\DSM_Final\DSM_Final\fixed_pkg_c.vhdl
###       C:\Newcomputer\DSM_Final\DSM_Final\fixed_float_types_c.vhdl
###       C:\Newcomputer\DSM_Final\DSM_Final\cordic_types.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\trigonometric_fct_generator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\top_level_ddfs.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\Second_order_delta_sigma_modulator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\PLL_CLOCK.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\phase_generator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\phase_accumulator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\MATLAB_Function.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\Halfband_4_491_52.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\Fourth_order_delta_sigma_modulator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\Eight_order_delta_sigma_modulator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ddfs_ctrl.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\cordic_core.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\Channel_Filter.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\all_digital_modulator.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Clock_Generator_1.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Clock_Generator_2.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\dds.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Halfband_1_61_44.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Halfband_2_122_88.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\ipcore_dir\Halfband_3_245_76.vhd
###    Generated files:
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWClkMgr.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwrxmac.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwtxmac.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwpingram.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWMAC.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWDPRAM.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILUDPCRC.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILPktMUX.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCmdProc.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWAsyncFIFO.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILDataProc.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWPKTBuffer.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWUDPPKTBuilder.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILPktProc.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCommLayer.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dpscram.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_udfifo.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_bus2dut.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_chifcore.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_controller.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_dut2bus.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_wrapper.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\mwfil_chiftop.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\FILCore.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\MWMdioBasic.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_fil.vhd
###       C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\filsrc\all_digital_modulator_fil.ucf
### 
### Running HDL compilation ...

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\all_digital_modulator_fil\all_digital_modulator_fil.bit

