--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ram.twx ram.ncd -o ram.twr ram.pcf

Design file:              ram.ncd
Physical constraint file: ram.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    5.268(R)|      SLOW  |    0.547(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<0>  |    5.336(R)|      SLOW  |    0.245(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<1>  |    5.095(R)|      SLOW  |    0.352(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<2>  |    4.005(R)|      SLOW  |    0.619(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<3>  |    4.357(R)|      SLOW  |    0.218(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<4>  |    4.250(R)|      SLOW  |    0.195(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<5>  |    3.416(R)|      SLOW  |    0.418(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<6>  |    1.828(R)|      SLOW  |   -0.157(R)|      SLOW  |Clk_BUFGP         |   0.000|
address<7>  |    1.964(R)|      SLOW  |    0.122(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<0>  |    2.394(R)|      SLOW  |    0.505(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<1>  |    2.038(R)|      SLOW  |    0.176(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<2>  |    2.608(R)|      SLOW  |    0.309(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<3>  |    2.220(R)|      SLOW  |    0.350(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<4>  |    2.343(R)|      SLOW  |    0.395(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<5>  |    2.926(R)|      SLOW  |    0.237(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<6>  |    3.571(R)|      SLOW  |    0.321(R)|      SLOW  |Clk_BUFGP         |   0.000|
databus<7>  |    3.006(R)|      SLOW  |    0.357(R)|      SLOW  |Clk_BUFGP         |   0.000|
oe          |    0.770(R)|      FAST  |   -0.075(R)|      SLOW  |Clk_BUFGP         |   0.000|
write_en    |    4.935(R)|      SLOW  |    0.202(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
databus<0>  |         8.336(R)|      SLOW  |         3.899(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<1>  |         8.650(R)|      SLOW  |         3.861(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<2>  |         8.687(R)|      SLOW  |         4.096(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<3>  |         8.150(R)|      SLOW  |         3.849(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<4>  |         8.332(R)|      SLOW  |         3.971(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<5>  |         8.738(R)|      SLOW  |         4.237(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<6>  |         8.788(R)|      SLOW  |         4.269(R)|      FAST  |Clk_BUFGP         |   0.000|
databus<7>  |         8.775(R)|      SLOW  |         4.210(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<0> |         6.495(R)|      SLOW  |         3.281(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<1> |         6.683(R)|      SLOW  |         3.443(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<2> |         6.683(R)|      SLOW  |         3.443(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<3> |         6.495(R)|      SLOW  |         3.281(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<4> |         6.484(R)|      SLOW  |         3.285(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<5> |         6.672(R)|      SLOW  |         3.447(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<6> |         6.672(R)|      SLOW  |         3.447(R)|      FAST  |Clk_BUFGP         |   0.000|
switches<7> |         6.716(R)|      SLOW  |         3.435(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.190|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
address<0>     |databus<0>     |    7.988|
address<0>     |databus<1>     |    8.373|
address<0>     |databus<2>     |    8.658|
address<0>     |databus<3>     |    8.097|
address<0>     |databus<4>     |    8.248|
address<0>     |databus<5>     |    9.085|
address<0>     |databus<6>     |    8.623|
address<0>     |databus<7>     |    9.244|
address<1>     |databus<0>     |    7.976|
address<1>     |databus<1>     |    8.422|
address<1>     |databus<2>     |    8.592|
address<1>     |databus<3>     |    8.245|
address<1>     |databus<4>     |    8.202|
address<1>     |databus<5>     |    8.988|
address<1>     |databus<6>     |    8.758|
address<1>     |databus<7>     |    9.218|
address<2>     |databus<0>     |    8.286|
address<2>     |databus<1>     |    7.907|
address<2>     |databus<2>     |    9.002|
address<2>     |databus<3>     |    8.304|
address<2>     |databus<4>     |    7.958|
address<2>     |databus<5>     |    9.493|
address<2>     |databus<6>     |    8.314|
address<2>     |databus<7>     |    9.355|
address<3>     |databus<0>     |    8.224|
address<3>     |databus<1>     |    8.110|
address<3>     |databus<2>     |    8.998|
address<3>     |databus<3>     |    8.710|
address<3>     |databus<4>     |    7.774|
address<3>     |databus<5>     |    9.412|
address<3>     |databus<6>     |    8.970|
address<3>     |databus<7>     |    9.121|
address<4>     |databus<0>     |    8.823|
address<4>     |databus<1>     |    8.376|
address<4>     |databus<2>     |    9.998|
address<4>     |databus<3>     |    9.281|
address<4>     |databus<4>     |    8.346|
address<4>     |databus<5>     |   10.405|
address<4>     |databus<6>     |    8.872|
address<4>     |databus<7>     |    8.852|
address<5>     |databus<0>     |    7.874|
address<5>     |databus<1>     |    7.819|
address<5>     |databus<2>     |    8.502|
address<5>     |databus<3>     |    8.144|
address<5>     |databus<4>     |    7.658|
address<5>     |databus<5>     |    8.822|
address<5>     |databus<6>     |    7.952|
address<5>     |databus<7>     |    8.349|
address<6>     |databus<0>     |    7.951|
address<6>     |databus<1>     |    8.526|
address<6>     |databus<2>     |    8.534|
address<6>     |databus<3>     |    8.387|
address<6>     |databus<4>     |    8.195|
address<6>     |databus<5>     |    9.235|
address<6>     |databus<6>     |    8.338|
address<6>     |databus<7>     |    8.364|
address<7>     |databus<0>     |    8.320|
address<7>     |databus<1>     |    8.513|
address<7>     |databus<2>     |    8.937|
address<7>     |databus<3>     |    8.605|
address<7>     |databus<4>     |    7.663|
address<7>     |databus<5>     |    8.808|
address<7>     |databus<6>     |    8.491|
address<7>     |databus<7>     |    9.285|
oe             |databus<0>     |    6.670|
oe             |databus<1>     |    6.613|
oe             |databus<2>     |    7.538|
oe             |databus<3>     |    7.062|
oe             |databus<4>     |    7.004|
oe             |databus<5>     |    7.394|
oe             |databus<6>     |    7.353|
oe             |databus<7>     |    7.533|
---------------+---------------+---------+


Analysis completed Tue Jan 19 01:32:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



