
bare-metal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aec4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000964  0800b058  0800b058  0001b058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9bc  0800b9bc  00020934  2**0
                  CONTENTS
  4 .ARM          00000000  0800b9bc  0800b9bc  00020934  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b9bc  0800b9bc  00020934  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9bc  0800b9bc  0001b9bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9c0  0800b9c0  0001b9c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000934  20000000  0800b9c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  20000934  0800c2f8  00020934  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d70  0800c2f8  00020d70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020934  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020964  2**0
                  CONTENTS, READONLY
 13 .debug_info   000185ee  00000000  00000000  000209a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000357e  00000000  00000000  00038f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001480  00000000  00000000  0003c518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001016  00000000  00000000  0003d998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f0ef  00000000  00000000  0003e9ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b290  00000000  00000000  0005da9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b1de4  00000000  00000000  00078d2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006930  00000000  00000000  0012ab14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00131444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000934 	.word	0x20000934
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b03c 	.word	0x0800b03c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000938 	.word	0x20000938
 80001cc:	0800b03c 	.word	0x0800b03c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <LED>:
  int paramValues[COMMAND_PARAMS];
  void (*cmdFunction)(char*, int*); // the command support function...
};
///////////////////////////////////////////////////
// Define cmd-line Command support functions below.
void LED(char* paramStr, int* paramValues) {
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
	if (strncmp(paramStr, "ON", 2) == 0) {
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	4939      	ldr	r1, [pc, #228]	; (8000cbc <LED+0xf4>)
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f008 fa70 	bl	80090bc <strncmp>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d111      	bne.n	8000c06 <LED+0x3e>
		printf("\r\nLED ON");
 8000be2:	4837      	ldr	r0, [pc, #220]	; (8000cc0 <LED+0xf8>)
 8000be4:	f008 f84e 	bl	8008c84 <iprintf>
		paramValues[0] = 1;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2201      	movs	r2, #1
 8000bec:	601a      	str	r2, [r3, #0]
		paramValues[1] = 0;
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	3304      	adds	r3, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	3308      	adds	r3, #8
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
      led2 = ON;
 8000bfe:	4b31      	ldr	r3, [pc, #196]	; (8000cc4 <LED+0xfc>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	701a      	strb	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
   }
	else {
		printf("\r\nUNKNOWN LED COMMAND");
	}
}
 8000c04:	e055      	b.n	8000cb2 <LED+0xea>
	else if (strncmp(paramStr, "OFF", 3) == 0) {
 8000c06:	2203      	movs	r2, #3
 8000c08:	492f      	ldr	r1, [pc, #188]	; (8000cc8 <LED+0x100>)
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f008 fa56 	bl	80090bc <strncmp>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d111      	bne.n	8000c3a <LED+0x72>
		printf("\r\nLED OFF");
 8000c16:	482d      	ldr	r0, [pc, #180]	; (8000ccc <LED+0x104>)
 8000c18:	f008 f834 	bl	8008c84 <iprintf>
		paramValues[0] = 0;
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
		paramValues[1] = 1;
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	3304      	adds	r3, #4
 8000c26:	2201      	movs	r2, #1
 8000c28:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	3308      	adds	r3, #8
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
      led2 = OFF;
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <LED+0xfc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
}
 8000c38:	e03b      	b.n	8000cb2 <LED+0xea>
	else if (strncmp(paramStr, "BLINK", 5) == 0) {
 8000c3a:	2205      	movs	r2, #5
 8000c3c:	4924      	ldr	r1, [pc, #144]	; (8000cd0 <LED+0x108>)
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f008 fa3c 	bl	80090bc <strncmp>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d130      	bne.n	8000cac <LED+0xe4>
		if (strncmp(&paramStr[6], "0", 3) != 0) {
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3306      	adds	r3, #6
 8000c4e:	4921      	ldr	r1, [pc, #132]	; (8000cd4 <LED+0x10c>)
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fabd 	bl	80001d0 <strcmp>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d01c      	beq.n	8000c96 <LED+0xce>
		   paramValues[2] = atoi(&paramStr[6]);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	1d9a      	adds	r2, r3, #6
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	f103 0408 	add.w	r4, r3, #8
 8000c66:	4610      	mov	r0, r2
 8000c68:	f007 f992 	bl	8007f90 <atoi>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	6023      	str	r3, [r4, #0]
		   msValue = atoi(&paramStr[6]);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3306      	adds	r3, #6
 8000c74:	4618      	mov	r0, r3
 8000c76:	f007 f98b 	bl	8007f90 <atoi>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4a16      	ldr	r2, [pc, #88]	; (8000cd8 <LED+0x110>)
 8000c7e:	6013      	str	r3, [r2, #0]
         paramValues[0] = 0;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
         paramValues[1] = 0;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
         led2 = BLINKING;
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <LED+0xfc>)
 8000c90:	2202      	movs	r2, #2
 8000c92:	701a      	strb	r2, [r3, #0]
 8000c94:	e003      	b.n	8000c9e <LED+0xd6>
			paramValues[2] = 0;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3308      	adds	r3, #8
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <LED+0x110>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	480d      	ldr	r0, [pc, #52]	; (8000cdc <LED+0x114>)
 8000ca6:	f007 ffed 	bl	8008c84 <iprintf>
}
 8000caa:	e002      	b.n	8000cb2 <LED+0xea>
		printf("\r\nUNKNOWN LED COMMAND");
 8000cac:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <LED+0x118>)
 8000cae:	f007 ffe9 	bl	8008c84 <iprintf>
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd90      	pop	{r4, r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	0800b058 	.word	0x0800b058
 8000cc0:	0800b05c 	.word	0x0800b05c
 8000cc4:	20000c18 	.word	0x20000c18
 8000cc8:	0800b068 	.word	0x0800b068
 8000ccc:	0800b06c 	.word	0x0800b06c
 8000cd0:	0800b078 	.word	0x0800b078
 8000cd4:	0800b080 	.word	0x0800b080
 8000cd8:	20000954 	.word	0x20000954
 8000cdc:	0800b084 	.word	0x0800b084
 8000ce0:	0800b094 	.word	0x0800b094

08000ce4 <ADC>:

void ADC(char* paramStr, int* paramValues){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "RO", 2) == 0) {
 8000cee:	2202      	movs	r2, #2
 8000cf0:	491c      	ldr	r1, [pc, #112]	; (8000d64 <ADC+0x80>)
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f008 f9e2 	bl	80090bc <strncmp>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d11b      	bne.n	8000d36 <ADC+0x52>
      printf("\r\nADC READ ONCE");
 8000cfe:	481a      	ldr	r0, [pc, #104]	; (8000d68 <ADC+0x84>)
 8000d00:	f007 ffc0 	bl	8008c84 <iprintf>
      // Start ADC Conversion
      HAL_ADC_Start(&hadc1);
 8000d04:	4819      	ldr	r0, [pc, #100]	; (8000d6c <ADC+0x88>)
 8000d06:	f001 fd59 	bl	80027bc <HAL_ADC_Start>
      HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4817      	ldr	r0, [pc, #92]	; (8000d6c <ADC+0x88>)
 8000d0e:	f001 fe8e 	bl	8002a2e <HAL_ADCEx_Calibration_Start>

      // Poll ADC1 Peripheral & TimeOut = 1mSec
      HAL_ADC_PollForConversion(&hadc1, 1);
 8000d12:	2101      	movs	r1, #1
 8000d14:	4815      	ldr	r0, [pc, #84]	; (8000d6c <ADC+0x88>)
 8000d16:	f001 fdbf 	bl	8002898 <HAL_ADC_PollForConversion>
      // Read The ADC Conversion Result - using 3300 + 400 offset to
      // calculate the analog value
      printf("\r\nAA Battery voltage: %ld mV", 3700*HAL_ADC_GetValue(&hadc1)/4096);
 8000d1a:	4814      	ldr	r0, [pc, #80]	; (8000d6c <ADC+0x88>)
 8000d1c:	f001 fe7a 	bl	8002a14 <HAL_ADC_GetValue>
 8000d20:	4603      	mov	r3, r0
 8000d22:	f640 6274 	movw	r2, #3700	; 0xe74
 8000d26:	fb02 f303 	mul.w	r3, r2, r3
 8000d2a:	0b1b      	lsrs	r3, r3, #12
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4810      	ldr	r0, [pc, #64]	; (8000d70 <ADC+0x8c>)
 8000d30:	f007 ffa8 	bl	8008c84 <iprintf>
            "AVRAGE (not implemented)\r\nPOLL (not implemented)\r\nHELP = this printout.");
   }
   else {
      printf("\r\nUNKNOWN ADC COMMAND");
   }
}
 8000d34:	e011      	b.n	8000d5a <ADC+0x76>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000d36:	2202      	movs	r2, #2
 8000d38:	490e      	ldr	r1, [pc, #56]	; (8000d74 <ADC+0x90>)
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f008 f9be 	bl	80090bc <strncmp>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d106      	bne.n	8000d54 <ADC+0x70>
      printf("\r\nThe ADC command takes the following parameters\r\n");
 8000d46:	480c      	ldr	r0, [pc, #48]	; (8000d78 <ADC+0x94>)
 8000d48:	f008 f802 	bl	8008d50 <puts>
      printf("RO = Read Once\r\n" \
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <ADC+0x98>)
 8000d4e:	f007 ff99 	bl	8008c84 <iprintf>
}
 8000d52:	e002      	b.n	8000d5a <ADC+0x76>
      printf("\r\nUNKNOWN ADC COMMAND");
 8000d54:	480a      	ldr	r0, [pc, #40]	; (8000d80 <ADC+0x9c>)
 8000d56:	f007 ff95 	bl	8008c84 <iprintf>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	0800b0ac 	.word	0x0800b0ac
 8000d68:	0800b0b0 	.word	0x0800b0b0
 8000d6c:	20000958 	.word	0x20000958
 8000d70:	0800b0c0 	.word	0x0800b0c0
 8000d74:	0800b0e0 	.word	0x0800b0e0
 8000d78:	0800b0e8 	.word	0x0800b0e8
 8000d7c:	0800b11c 	.word	0x0800b11c
 8000d80:	0800b174 	.word	0x0800b174

08000d84 <TIM>:

void TIM(char* paramStr, int* paramValues) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "OS", 2) == 0) {      
 8000d8e:	2202      	movs	r2, #2
 8000d90:	493b      	ldr	r1, [pc, #236]	; (8000e80 <TIM+0xfc>)
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f008 f992 	bl	80090bc <strncmp>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d11b      	bne.n	8000dd6 <TIM+0x52>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[3]));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3303      	adds	r3, #3
 8000da2:	4618      	mov	r0, r3
 8000da4:	f007 f8f4 	bl	8007f90 <atoi>
 8000da8:	4602      	mov	r2, r0
 8000daa:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <TIM+0x100>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3303      	adds	r3, #3
 8000db4:	4618      	mov	r0, r3
 8000db6:	f007 f8eb 	bl	8007f90 <atoi>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <TIM+0x100>)
 8000dc0:	60da      	str	r2, [r3, #12]
      printf("\r\nOne Shot timer with period: %d", (int)htim2.Init.Period);
 8000dc2:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <TIM+0x100>)
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	482f      	ldr	r0, [pc, #188]	; (8000e88 <TIM+0x104>)
 8000dca:	f007 ff5b 	bl	8008c84 <iprintf>
      // The timer2 struct is updated accordingly to the __HAL_TIM_SET_AUTORELOAD() function.
      
      HAL_TIM_Base_Start_IT(&htim2);
 8000dce:	482d      	ldr	r0, [pc, #180]	; (8000e84 <TIM+0x100>)
 8000dd0:	f005 fa98 	bl	8006304 <HAL_TIM_Base_Start_IT>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
   }
   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 8000dd4:	e04f      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "PERIOD", 6) == 0) {
 8000dd6:	2206      	movs	r2, #6
 8000dd8:	492c      	ldr	r1, [pc, #176]	; (8000e8c <TIM+0x108>)
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f008 f96e 	bl	80090bc <strncmp>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d118      	bne.n	8000e18 <TIM+0x94>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[7]));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3307      	adds	r3, #7
 8000dea:	4618      	mov	r0, r3
 8000dec:	f007 f8d0 	bl	8007f90 <atoi>
 8000df0:	4602      	mov	r2, r0
 8000df2:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <TIM+0x100>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3307      	adds	r3, #7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f007 f8c7 	bl	8007f90 <atoi>
 8000e02:	4603      	mov	r3, r0
 8000e04:	461a      	mov	r2, r3
 8000e06:	4b1f      	ldr	r3, [pc, #124]	; (8000e84 <TIM+0x100>)
 8000e08:	60da      	str	r2, [r3, #12]
      printf("\r\nAuto-reload period: %d", (int)htim2.Init.Period);
 8000e0a:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <TIM+0x100>)
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	481f      	ldr	r0, [pc, #124]	; (8000e90 <TIM+0x10c>)
 8000e12:	f007 ff37 	bl	8008c84 <iprintf>
}
 8000e16:	e02e      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "REPEAT", 6) == 0) {
 8000e18:	2206      	movs	r2, #6
 8000e1a:	491e      	ldr	r1, [pc, #120]	; (8000e94 <TIM+0x110>)
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f008 f94d 	bl	80090bc <strncmp>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d117      	bne.n	8000e58 <TIM+0xd4>
      timRepeat = atoi(&paramStr[7]);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3307      	adds	r3, #7
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f007 f8af 	bl	8007f90 <atoi>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4a18      	ldr	r2, [pc, #96]	; (8000e98 <TIM+0x114>)
 8000e36:	6013      	str	r3, [r2, #0]
      timRepeatCount = 0;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <TIM+0x118>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
      HAL_TIM_Base_Start_IT(&htim2);
 8000e3e:	4811      	ldr	r0, [pc, #68]	; (8000e84 <TIM+0x100>)
 8000e40:	f005 fa60 	bl	8006304 <HAL_TIM_Base_Start_IT>
      timMode = REPEAT;
 8000e44:	4b16      	ldr	r3, [pc, #88]	; (8000ea0 <TIM+0x11c>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	701a      	strb	r2, [r3, #0]
      printf("\r\nAuto-reload repeat % times", timRepeat);
 8000e4a:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <TIM+0x114>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4814      	ldr	r0, [pc, #80]	; (8000ea4 <TIM+0x120>)
 8000e52:	f007 ff17 	bl	8008c84 <iprintf>
}
 8000e56:	e00e      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000e58:	2202      	movs	r2, #2
 8000e5a:	4913      	ldr	r1, [pc, #76]	; (8000ea8 <TIM+0x124>)
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f008 f92d 	bl	80090bc <strncmp>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d103      	bne.n	8000e70 <TIM+0xec>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
 8000e68:	4810      	ldr	r0, [pc, #64]	; (8000eac <TIM+0x128>)
 8000e6a:	f007 ff0b 	bl	8008c84 <iprintf>
}
 8000e6e:	e002      	b.n	8000e76 <TIM+0xf2>
      printf("\r\nUNKNOWN TCD COMMAND");
 8000e70:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <TIM+0x12c>)
 8000e72:	f007 ff07 	bl	8008c84 <iprintf>
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	0800b18c 	.word	0x0800b18c
 8000e84:	20000a54 	.word	0x20000a54
 8000e88:	0800b190 	.word	0x0800b190
 8000e8c:	0800b1b4 	.word	0x0800b1b4
 8000e90:	0800b1bc 	.word	0x0800b1bc
 8000e94:	0800b1d8 	.word	0x0800b1d8
 8000e98:	20000000 	.word	0x20000000
 8000e9c:	20000950 	.word	0x20000950
 8000ea0:	20000c19 	.word	0x20000c19
 8000ea4:	0800b1e0 	.word	0x0800b1e0
 8000ea8:	0800b0e0 	.word	0x0800b0e0
 8000eac:	0800b200 	.word	0x0800b200
 8000eb0:	0800b244 	.word	0x0800b244

08000eb4 <SYS>:

void SYS(char* paramStr, int* paramValues){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "BN", 2) == 0) {
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	4915      	ldr	r1, [pc, #84]	; (8000f18 <SYS+0x64>)
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f008 f8fa 	bl	80090bc <strncmp>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d105      	bne.n	8000eda <SYS+0x26>
      printf("\r\nBuild no.:%d", BUILD);
 8000ece:	f240 119f 	movw	r1, #415	; 0x19f
 8000ed2:	4812      	ldr	r0, [pc, #72]	; (8000f1c <SYS+0x68>)
 8000ed4:	f007 fed6 	bl	8008c84 <iprintf>
   }
   else if (strncmp(paramStr, "VER", 2) == 0) {
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
   }

}
 8000ed8:	e019      	b.n	8000f0e <SYS+0x5a>
   else if (strncmp(paramStr, "BD", 2) == 0) {
 8000eda:	2202      	movs	r2, #2
 8000edc:	4910      	ldr	r1, [pc, #64]	; (8000f20 <SYS+0x6c>)
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f008 f8ec 	bl	80090bc <strncmp>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d104      	bne.n	8000ef4 <SYS+0x40>
      printf("\r\nBuild date: %s", BUILD_DATE_AND_TIME);
 8000eea:	490e      	ldr	r1, [pc, #56]	; (8000f24 <SYS+0x70>)
 8000eec:	480e      	ldr	r0, [pc, #56]	; (8000f28 <SYS+0x74>)
 8000eee:	f007 fec9 	bl	8008c84 <iprintf>
}
 8000ef2:	e00c      	b.n	8000f0e <SYS+0x5a>
   else if (strncmp(paramStr, "VER", 2) == 0) {
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	490d      	ldr	r1, [pc, #52]	; (8000f2c <SYS+0x78>)
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f008 f8df 	bl	80090bc <strncmp>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d104      	bne.n	8000f0e <SYS+0x5a>
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2100      	movs	r1, #0
 8000f08:	4809      	ldr	r0, [pc, #36]	; (8000f30 <SYS+0x7c>)
 8000f0a:	f007 febb 	bl	8008c84 <iprintf>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	0800b25c 	.word	0x0800b25c
 8000f1c:	0800b260 	.word	0x0800b260
 8000f20:	0800b270 	.word	0x0800b270
 8000f24:	0800b274 	.word	0x0800b274
 8000f28:	0800b290 	.word	0x0800b290
 8000f2c:	0800b2a4 	.word	0x0800b2a4
 8000f30:	0800b2a8 	.word	0x0800b2a8

08000f34 <CO2>:

void CO2(char* paramStr, int* paramValues) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08a      	sub	sp, #40	; 0x28
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "START", 5) == 0) {
 8000f3e:	2205      	movs	r2, #5
 8000f40:	4945      	ldr	r1, [pc, #276]	; (8001058 <CO2+0x124>)
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f008 f8ba 	bl	80090bc <strncmp>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d103      	bne.n	8000f56 <CO2+0x22>
      ContinuousMeasurement(0);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f000 fe58 	bl	8001c04 <ContinuousMeasurement>
   *************/

   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 8000f54:	e07c      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "STOP", 4) == 0) {
 8000f56:	2204      	movs	r2, #4
 8000f58:	4940      	ldr	r1, [pc, #256]	; (800105c <CO2+0x128>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f008 f8ae 	bl	80090bc <strncmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <CO2+0x38>
      StopContinuousMeasurement();
 8000f66:	f000 fe83 	bl	8001c70 <StopContinuousMeasurement>
}
 8000f6a:	e071      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "VERSION", 7) == 0) {
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	493c      	ldr	r1, [pc, #240]	; (8001060 <CO2+0x12c>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f008 f8a3 	bl	80090bc <strncmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <CO2+0x4e>
      ReadFirmwareVersion();
 8000f7c:	f000 fe0a 	bl	8001b94 <ReadFirmwareVersion>
}
 8000f80:	e066      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "INTERVAL", sizeof("INTERVAL")) == 0){
 8000f82:	4938      	ldr	r1, [pc, #224]	; (8001064 <CO2+0x130>)
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f7ff f923 	bl	80001d0 <strcmp>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d103      	bne.n	8000f98 <CO2+0x64>
      SetMeasurementInterval(2); // will probably only work with 2 sec interval since the crc is pre-calculated for this value.
 8000f90:	2002      	movs	r0, #2
 8000f92:	f000 fe91 	bl	8001cb8 <SetMeasurementInterval>
}
 8000f96:	e05b      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "READ", 4) == 0) {
 8000f98:	2204      	movs	r2, #4
 8000f9a:	4933      	ldr	r1, [pc, #204]	; (8001068 <CO2+0x134>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f008 f88d 	bl	80090bc <strncmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d144      	bne.n	8001032 <CO2+0xfe>
      if (1 == ReadMeasurement(data, sizeof(data))) {
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2114      	movs	r1, #20
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 feb8 	bl	8001d24 <ReadMeasurement>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d137      	bne.n	800102a <CO2+0xf6>
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fba:	7b3b      	ldrb	r3, [r7, #12]
 8000fbc:	061a      	lsls	r2, r3, #24
         (((unsigned int)data[1]) << 16) |
 8000fbe:	7b7b      	ldrb	r3, [r7, #13]
 8000fc0:	041b      	lsls	r3, r3, #16
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fc2:	431a      	orrs	r2, r3
         (((unsigned int)data[3]) << 8) |
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	021b      	lsls	r3, r3, #8
         (((unsigned int)data[1]) << 16) |
 8000fc8:	4313      	orrs	r3, r2
         ((unsigned int)data[4]));
 8000fca:	7c3a      	ldrb	r2, [r7, #16]
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	60bb      	str	r3, [r7, #8]
         co2Concentration = *(float*)&tempU32; // co2Concentration
 8000fd0:	f107 0308 	add.w	r3, r7, #8
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fd8:	7cbb      	ldrb	r3, [r7, #18]
 8000fda:	061a      	lsls	r2, r3, #24
         (((unsigned int)data[7]) << 16) |
 8000fdc:	7cfb      	ldrb	r3, [r7, #19]
 8000fde:	041b      	lsls	r3, r3, #16
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fe0:	431a      	orrs	r2, r3
         (((unsigned int)data[9]) << 8) |
 8000fe2:	7d7b      	ldrb	r3, [r7, #21]
 8000fe4:	021b      	lsls	r3, r3, #8
         (((unsigned int)data[7]) << 16) |
 8000fe6:	4313      	orrs	r3, r2
         ((unsigned int)data[10]));
 8000fe8:	7dba      	ldrb	r2, [r7, #22]
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fea:	4313      	orrs	r3, r2
 8000fec:	60bb      	str	r3, [r7, #8]
         temperature = *(float*)&tempU32;
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	623b      	str	r3, [r7, #32]
         printf("\r\nco2Concentration = %f", co2Concentration);
 8000ff6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ff8:	f7ff fab6 	bl	8000568 <__aeabi_f2d>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	481a      	ldr	r0, [pc, #104]	; (800106c <CO2+0x138>)
 8001002:	f007 fe3f 	bl	8008c84 <iprintf>
         printf("\r\ntemperature = %f", temperature);
 8001006:	6a38      	ldr	r0, [r7, #32]
 8001008:	f7ff faae 	bl	8000568 <__aeabi_f2d>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	4817      	ldr	r0, [pc, #92]	; (8001070 <CO2+0x13c>)
 8001012:	f007 fe37 	bl	8008c84 <iprintf>
         sprintf((char*) paramValues, "co2 Concentration = %f", co2Concentration);
 8001016:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001018:	f7ff faa6 	bl	8000568 <__aeabi_f2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4914      	ldr	r1, [pc, #80]	; (8001074 <CO2+0x140>)
 8001022:	6838      	ldr	r0, [r7, #0]
 8001024:	f007 ff4a 	bl	8008ebc <siprintf>
}
 8001028:	e012      	b.n	8001050 <CO2+0x11c>
         printf("\r\nReading sensor-data failed!");
 800102a:	4813      	ldr	r0, [pc, #76]	; (8001078 <CO2+0x144>)
 800102c:	f007 fe2a 	bl	8008c84 <iprintf>
}
 8001030:	e00e      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "HELP", 4) == 0){
 8001032:	2204      	movs	r2, #4
 8001034:	4911      	ldr	r1, [pc, #68]	; (800107c <CO2+0x148>)
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f008 f840 	bl	80090bc <strncmp>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d103      	bne.n	800104a <CO2+0x116>
      printf("\r\nSome help text for the CO2 Measurement command-set here...");
 8001042:	480f      	ldr	r0, [pc, #60]	; (8001080 <CO2+0x14c>)
 8001044:	f007 fe1e 	bl	8008c84 <iprintf>
}
 8001048:	e002      	b.n	8001050 <CO2+0x11c>
      printf("\r\nUNKNOWN TCD COMMAND");
 800104a:	480e      	ldr	r0, [pc, #56]	; (8001084 <CO2+0x150>)
 800104c:	f007 fe1a 	bl	8008c84 <iprintf>
}
 8001050:	bf00      	nop
 8001052:	3728      	adds	r7, #40	; 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	0800b2b8 	.word	0x0800b2b8
 800105c:	0800b2c0 	.word	0x0800b2c0
 8001060:	0800b2c8 	.word	0x0800b2c8
 8001064:	0800b2d0 	.word	0x0800b2d0
 8001068:	0800b2dc 	.word	0x0800b2dc
 800106c:	0800b2e4 	.word	0x0800b2e4
 8001070:	0800b2fc 	.word	0x0800b2fc
 8001074:	0800b310 	.word	0x0800b310
 8001078:	0800b328 	.word	0x0800b328
 800107c:	0800b0e0 	.word	0x0800b0e0
 8001080:	0800b348 	.word	0x0800b348
 8001084:	0800b244 	.word	0x0800b244

08001088 <promt>:
  {"TCD", 4, 7, {"OS", "PERIOD", "REPEAT", "HELP"}, {0, 500, 10, 0}, &TIM},
  {"CO2", 4, 7, {"READ", "VERSION", "INTERVAL", "HELP"}, {0, 1000, 60, 0}, &CO2},
  {"SYS", 3, 4, {"BN", "BD", "VER"}, {0, 0, 0}, &SYS}
};

void promt() {
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
   printf("\r\nNUCLEO> ");
 800108c:	4805      	ldr	r0, [pc, #20]	; (80010a4 <promt+0x1c>)
 800108e:	f007 fdf9 	bl	8008c84 <iprintf>
   fflush(stdout);
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <promt+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4618      	mov	r0, r3
 800109a:	f007 fd1d 	bl	8008ad8 <fflush>
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	0800b388 	.word	0x0800b388
 80010a8:	200007c4 	.word	0x200007c4

080010ac <executeCmd>:

uint8_t executeCmd(char *termInput, int cmdLength) {
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
   int i = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
   size_t numberOfCommands = sizeof(mcuCmds) / sizeof(mcuCmds[0]);
 80010ba:	2305      	movs	r3, #5
 80010bc:	60bb      	str	r3, [r7, #8]

   // Check if the entered command is part of the command-list for this application.
   for (; i < numberOfCommands; i++) {
 80010be:	e03d      	b.n	800113c <executeCmd+0x90>
 	  if (strncmp(mcuCmds[i].name, termInput, strlen(mcuCmds[i].name)) == 0) {
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	22ac      	movs	r2, #172	; 0xac
 80010c4:	fb02 f303 	mul.w	r3, r2, r3
 80010c8:	4a27      	ldr	r2, [pc, #156]	; (8001168 <executeCmd+0xbc>)
 80010ca:	189c      	adds	r4, r3, r2
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	22ac      	movs	r2, #172	; 0xac
 80010d0:	fb02 f303 	mul.w	r3, r2, r3
 80010d4:	4a24      	ldr	r2, [pc, #144]	; (8001168 <executeCmd+0xbc>)
 80010d6:	4413      	add	r3, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f8d9 	bl	8000290 <strlen>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	4620      	mov	r0, r4
 80010e6:	f007 ffe9 	bl	80090bc <strncmp>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d122      	bne.n	8001136 <executeCmd+0x8a>
 		 mcuCmds[i].cmdFunction((char*)&termInput[strlen(mcuCmds[i].name)+1], (int*) &mcuCmds[i].paramValues);
 80010f0:	4a1d      	ldr	r2, [pc, #116]	; (8001168 <executeCmd+0xbc>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	21ac      	movs	r1, #172	; 0xac
 80010f6:	fb01 f303 	mul.w	r3, r1, r3
 80010fa:	4413      	add	r3, r2
 80010fc:	33a8      	adds	r3, #168	; 0xa8
 80010fe:	681c      	ldr	r4, [r3, #0]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	22ac      	movs	r2, #172	; 0xac
 8001104:	fb02 f303 	mul.w	r3, r2, r3
 8001108:	4a17      	ldr	r2, [pc, #92]	; (8001168 <executeCmd+0xbc>)
 800110a:	4413      	add	r3, r2
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff f8bf 	bl	8000290 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	3301      	adds	r3, #1
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	441a      	add	r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	21ac      	movs	r1, #172	; 0xac
 800111e:	fb01 f303 	mul.w	r3, r1, r3
 8001122:	3380      	adds	r3, #128	; 0x80
 8001124:	4910      	ldr	r1, [pc, #64]	; (8001168 <executeCmd+0xbc>)
 8001126:	440b      	add	r3, r1
 8001128:	4619      	mov	r1, r3
 800112a:	4610      	mov	r0, r2
 800112c:	47a0      	blx	r4
       /*** for test only...
 		 printf("\r\nparamValues[0]: %d, paramValues[1]: %d, paramValues[2]: %d",
               mcuCmds[i].paramValues[0],mcuCmds[i].paramValues[1],mcuCmds[i].paramValues[2]);
               ***/
 		 promt();
 800112e:	f7ff ffab 	bl	8001088 <promt>
     	 return 0;
 8001132:	2300      	movs	r3, #0
 8001134:	e014      	b.n	8001160 <executeCmd+0xb4>
   for (; i < numberOfCommands; i++) {
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	3301      	adds	r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	429a      	cmp	r2, r3
 8001142:	d8bd      	bhi.n	80010c0 <executeCmd+0x14>
      }
   }

   // Execute the command if part of the command-list.
   if (i >= numberOfCommands) {
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	429a      	cmp	r2, r3
 800114a:	d808      	bhi.n	800115e <executeCmd+0xb2>
      printf("\r\nThe command: %s[%d], is not recognized", termInput, numberOfCommands);
 800114c:	68ba      	ldr	r2, [r7, #8]
 800114e:	6879      	ldr	r1, [r7, #4]
 8001150:	4806      	ldr	r0, [pc, #24]	; (800116c <executeCmd+0xc0>)
 8001152:	f007 fd97 	bl	8008c84 <iprintf>
      promt();
 8001156:	f7ff ff97 	bl	8001088 <promt>
      return -1;
 800115a:	23ff      	movs	r3, #255	; 0xff
 800115c:	e000      	b.n	8001160 <executeCmd+0xb4>
   }
   else {
	  return -2;
 800115e:	23fe      	movs	r3, #254	; 0xfe
   }
}
 8001160:	4618      	mov	r0, r3
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	bd90      	pop	{r4, r7, pc}
 8001168:	20000004 	.word	0x20000004
 800116c:	0800b394 	.word	0x0800b394

08001170 <load4BitBus>:
   // 00: No pull-up, pull-down
   GPIOB->PUPDR |= 0b0000000000000000;
  return 0;
}

void load4BitBus(uint8_t bits) {
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
   // B7 B6 B5 B4
   GPIOB->ODR &= ~0xf0; //
 800117a:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <load4BitBus+0x34>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	4a09      	ldr	r2, [pc, #36]	; (80011a4 <load4BitBus+0x34>)
 8001180:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001184:	6153      	str	r3, [r2, #20]
   GPIOB->ODR |= bits & 0xf0;
 8001186:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <load4BitBus+0x34>)
 8001188:	695a      	ldr	r2, [r3, #20]
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001190:	4904      	ldr	r1, [pc, #16]	; (80011a4 <load4BitBus+0x34>)
 8001192:	4313      	orrs	r3, r2
 8001194:	614b      	str	r3, [r1, #20]
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	48000400 	.word	0x48000400

080011a8 <pulseEnable>:

void pulseEnable() {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
   GPIOB->ODR &= ~0x2; // Enable 0
 80011ac:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <pulseEnable+0x38>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	4a0b      	ldr	r2, [pc, #44]	; (80011e0 <pulseEnable+0x38>)
 80011b2:	f023 0302 	bic.w	r3, r3, #2
 80011b6:	6153      	str	r3, [r2, #20]
   GPIOB->ODR |= 0x2; // Enable 1
 80011b8:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <pulseEnable+0x38>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a08      	ldr	r2, [pc, #32]	; (80011e0 <pulseEnable+0x38>)
 80011be:	f043 0302 	orr.w	r3, r3, #2
 80011c2:	6153      	str	r3, [r2, #20]
   delay_us(10);
 80011c4:	200a      	movs	r0, #10
 80011c6:	f000 f969 	bl	800149c <delay_us>
   GPIOB->ODR &= ~0x2; // Enable 0
 80011ca:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <pulseEnable+0x38>)
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <pulseEnable+0x38>)
 80011d0:	f023 0302 	bic.w	r3, r3, #2
 80011d4:	6153      	str	r3, [r2, #20]
   delay_us(100);
 80011d6:	2064      	movs	r0, #100	; 0x64
 80011d8:	f000 f960 	bl	800149c <delay_us>
}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	48000400 	.word	0x48000400

080011e4 <lcd4wireHwInit>:
 * HD44780 display controller.
 * It will load the instructions according to the recommended initialization
 * sequence for the HD44780 display controller's.
 *
 */
void lcd4wireHwInit() {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
   HAL_Delay(50); // Wait 50 ms after power is applied - could reduce this time
 80011e8:	2032      	movs	r0, #50	; 0x32
 80011ea:	f001 f93d 	bl	8002468 <HAL_Delay>
   // Clear the bits in the GPIO Port B that is used for communication with the
   // LCD, alike Hitachi HD44780 display controller.
   GPIOB->ODR &= ~0xf3; // RS = 0 (PB6) & EN = 0 (PB7) & D4-D7 = 0 (PB0-PB3)
 80011ee:	4b15      	ldr	r3, [pc, #84]	; (8001244 <lcd4wireHwInit+0x60>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a14      	ldr	r2, [pc, #80]	; (8001244 <lcd4wireHwInit+0x60>)
 80011f4:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80011f8:	6153      	str	r3, [r2, #20]

   load4BitBus(0x30); // Set D4-D7 = 0b0011xxxx (PB4-PB7)
 80011fa:	2030      	movs	r0, #48	; 0x30
 80011fc:	f7ff ffb8 	bl	8001170 <load4BitBus>
   pulseEnable();
 8001200:	f7ff ffd2 	bl	80011a8 <pulseEnable>
   delay_us(4500);
 8001204:	f241 1094 	movw	r0, #4500	; 0x1194
 8001208:	f000 f948 	bl	800149c <delay_us>

   load4BitBus(0x30); // Set D4-D7 = 0b0011xxxx (PB4-PB7)
 800120c:	2030      	movs	r0, #48	; 0x30
 800120e:	f7ff ffaf 	bl	8001170 <load4BitBus>
   pulseEnable();
 8001212:	f7ff ffc9 	bl	80011a8 <pulseEnable>
   delay_us(4500);
 8001216:	f241 1094 	movw	r0, #4500	; 0x1194
 800121a:	f000 f93f 	bl	800149c <delay_us>

   load4BitBus(0x30); // Set D4-D7 = 0b0011xxxx (PB4-PB7)
 800121e:	2030      	movs	r0, #48	; 0x30
 8001220:	f7ff ffa6 	bl	8001170 <load4BitBus>
   pulseEnable();
 8001224:	f7ff ffc0 	bl	80011a8 <pulseEnable>
   delay_us(150);
 8001228:	2096      	movs	r0, #150	; 0x96
 800122a:	f000 f937 	bl	800149c <delay_us>

   load4BitBus(0x20); // Set D4-D7 = 0b0010xxxx (PB4-PB7)
 800122e:	2020      	movs	r0, #32
 8001230:	f7ff ff9e 	bl	8001170 <load4BitBus>
   pulseEnable();
 8001234:	f7ff ffb8 	bl	80011a8 <pulseEnable>
   delay_us(150);
 8001238:	2096      	movs	r0, #150	; 0x96
 800123a:	f000 f92f 	bl	800149c <delay_us>
   /****
   load4BitBus(0x20); // Set D4-D7 = 0b0010 (PB4-PB7)
   pulseEnable();
   delay_us(150);
   ***/
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	48000400 	.word	0x48000400

08001248 <loadLcdRegister>:

void loadLcdRegister(uint8_t regValue, uint8_t regType) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	460a      	mov	r2, r1
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
   // Loads a 8-bit value into either a Instruction register or a Data register
   // depending on the regType.
   // regType 0 = Instruction register
   // regType 1 = Data register
   if (regType == 1) {
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d106      	bne.n	800126c <loadLcdRegister+0x24>
      GPIOB->ODR |= 0x1;
 800125e:	4b0f      	ldr	r3, [pc, #60]	; (800129c <loadLcdRegister+0x54>)
 8001260:	695b      	ldr	r3, [r3, #20]
 8001262:	4a0e      	ldr	r2, [pc, #56]	; (800129c <loadLcdRegister+0x54>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	6153      	str	r3, [r2, #20]
 800126a:	e005      	b.n	8001278 <loadLcdRegister+0x30>
      //printf("\r\nD=0x%x", (unsigned int)GPIOB->ODR);
   }
   else
      GPIOB->ODR &= ~0x1;
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <loadLcdRegister+0x54>)
 800126e:	695b      	ldr	r3, [r3, #20]
 8001270:	4a0a      	ldr	r2, [pc, #40]	; (800129c <loadLcdRegister+0x54>)
 8001272:	f023 0301 	bic.w	r3, r3, #1
 8001276:	6153      	str	r3, [r2, #20]

   load4BitBus(regValue);
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff78 	bl	8001170 <load4BitBus>
   pulseEnable();
 8001280:	f7ff ff92 	bl	80011a8 <pulseEnable>
   load4BitBus((regValue << 4) & 0xf0);
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	b2db      	uxtb	r3, r3
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff70 	bl	8001170 <load4BitBus>
   pulseEnable();
 8001290:	f7ff ff8a 	bl	80011a8 <pulseEnable>
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	48000400 	.word	0x48000400

080012a0 <lcdConfig>:

int lcdConfig() {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
   lcd4wireHwInit();
 80012a4:	f7ff ff9e 	bl	80011e4 <lcd4wireHwInit>
   loadLcdRegister(FUNCTION_SET | FUNCTION_4BIT_BUS | FUNCTION_2LINE_DISPLAY, 0);
 80012a8:	2100      	movs	r1, #0
 80012aa:	2028      	movs	r0, #40	; 0x28
 80012ac:	f7ff ffcc 	bl	8001248 <loadLcdRegister>
   //loadLcdRegister(0x28);

   loadLcdRegister(DISPLAY_SETUP | DISPLAY_SETUP_ON, 0);
 80012b0:	2100      	movs	r1, #0
 80012b2:	200c      	movs	r0, #12
 80012b4:	f7ff ffc8 	bl	8001248 <loadLcdRegister>
   //loadLcdRegister(0x0c);

   loadLcdRegister(ENTRY_MODE | ENTRY_MODE_INCR, 0);
 80012b8:	2100      	movs	r1, #0
 80012ba:	2006      	movs	r0, #6
 80012bc:	f7ff ffc4 	bl	8001248 <loadLcdRegister>
   //loadLcdRegister(0x06);
   return 0;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <lcdInit>:

void lcdInit() {
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08a      	sub	sp, #40	; 0x28
 80012cc:	af00      	add	r7, sp, #0
   //lcdInterfaceInit(); // the bus-interface is configured in the ioc gui.
   lcdConfig();
 80012ce:	f7ff ffe7 	bl	80012a0 <lcdConfig>

   // Write a character to the display?
   uint8_t txt[] = {'N', 'U', 'C', 'L', 'E', 'O', ' ', 'b', 'a', 'r', 'e', '-'};
 80012d2:	4a24      	ldr	r2, [pc, #144]	; (8001364 <lcdInit+0x9c>)
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80012da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   uint8_t txt2[] = {'m', 'e', 't', 'a', 'l', ' ', '2', '0', '2', '4'};
 80012de:	4a22      	ldr	r2, [pc, #136]	; (8001368 <lcdInit+0xa0>)
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012e4:	c303      	stmia	r3!, {r0, r1}
 80012e6:	801a      	strh	r2, [r3, #0]
   for (int i = 0; i < sizeof(txt); i++) {
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
 80012ec:	e00e      	b.n	800130c <lcdInit+0x44>
      loadLcdRegister(txt[i], 1);
 80012ee:	f107 0210 	add.w	r2, r7, #16
 80012f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2101      	movs	r1, #1
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff ffa4 	bl	8001248 <loadLcdRegister>
      HAL_Delay(1);
 8001300:	2001      	movs	r0, #1
 8001302:	f001 f8b1 	bl	8002468 <HAL_Delay>
   for (int i = 0; i < sizeof(txt); i++) {
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001308:	3301      	adds	r3, #1
 800130a:	627b      	str	r3, [r7, #36]	; 0x24
 800130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130e:	2b0b      	cmp	r3, #11
 8001310:	d9ed      	bls.n	80012ee <lcdInit+0x26>
   // In a 2-line display, the cursor moves to the second line when it passes
   // the 40th digit of the first line. Note that the first and second line
   // displays will shift at the same time.
   // ref. https://cdn-shop.adafruit.com/datasheets/HD44780.pdf
   //
   for (int i = 0; i < (40-sizeof(txt)); i++) {
 8001312:	2300      	movs	r3, #0
 8001314:	623b      	str	r3, [r7, #32]
 8001316:	e009      	b.n	800132c <lcdInit+0x64>
      loadLcdRegister(0x20, 1);
 8001318:	2101      	movs	r1, #1
 800131a:	2020      	movs	r0, #32
 800131c:	f7ff ff94 	bl	8001248 <loadLcdRegister>
      HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f001 f8a1 	bl	8002468 <HAL_Delay>
   for (int i = 0; i < (40-sizeof(txt)); i++) {
 8001326:	6a3b      	ldr	r3, [r7, #32]
 8001328:	3301      	adds	r3, #1
 800132a:	623b      	str	r3, [r7, #32]
 800132c:	6a3b      	ldr	r3, [r7, #32]
 800132e:	2b1b      	cmp	r3, #27
 8001330:	d9f2      	bls.n	8001318 <lcdInit+0x50>
   }
   // next line...
   for (int i = 0; i < sizeof(txt2); i++) {
 8001332:	2300      	movs	r3, #0
 8001334:	61fb      	str	r3, [r7, #28]
 8001336:	e00d      	b.n	8001354 <lcdInit+0x8c>
      loadLcdRegister(txt2[i], 1);
 8001338:	1d3a      	adds	r2, r7, #4
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	4413      	add	r3, r2
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2101      	movs	r1, #1
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff ff80 	bl	8001248 <loadLcdRegister>
      HAL_Delay(1);
 8001348:	2001      	movs	r0, #1
 800134a:	f001 f88d 	bl	8002468 <HAL_Delay>
   for (int i = 0; i < sizeof(txt2); i++) {
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	3301      	adds	r3, #1
 8001352:	61fb      	str	r3, [r7, #28]
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	2b09      	cmp	r3, #9
 8001358:	d9ee      	bls.n	8001338 <lcdInit+0x70>
   }
}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	; 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	0800b3c0 	.word	0x0800b3c0
 8001368:	0800b3cc 	.word	0x0800b3cc

0800136c <_write>:
static void MX_DAC_Init(void);
static void MX_TIM6_Init(void);
static void MX_TIM15_Init(void);
/* USER CODE BEGIN PFP */

int _write(int fd, char *ptr, int len) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 1000);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	b29a      	uxth	r2, r3
 800137c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001380:	68b9      	ldr	r1, [r7, #8]
 8001382:	4804      	ldr	r0, [pc, #16]	; (8001394 <_write+0x28>)
 8001384:	f005 fc2c 	bl	8006be0 <HAL_UART_Transmit>
	return len;
 8001388:	687b      	ldr	r3, [r7, #4]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000b38 	.word	0x20000b38

08001398 <HAL_UART_RxCpltCallback>:
uint8_t relHours = 0;
uint8_t relMinutes = 0;
uint8_t relSeconds = 0;
uint8_t relHundreds = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	//uint8_t UARTnewLine = 10;
	if (UART1_rxBuffer == 13) {
 80013a0:	4b21      	ldr	r3, [pc, #132]	; (8001428 <HAL_UART_RxCpltCallback+0x90>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b0d      	cmp	r3, #13
 80013a6:	d126      	bne.n	80013f6 <HAL_UART_RxCpltCallback+0x5e>
		//HAL_UART_Transmit(&huart1, &UARTnewLine, 1, 100);
		if (bytesReceived > 0) {
 80013a8:	4b20      	ldr	r3, [pc, #128]	; (800142c <HAL_UART_RxCpltCallback+0x94>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dd1a      	ble.n	80013e6 <HAL_UART_RxCpltCallback+0x4e>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b6:	481e      	ldr	r0, [pc, #120]	; (8001430 <HAL_UART_RxCpltCallback+0x98>)
 80013b8:	f002 fcec 	bl	8003d94 <HAL_GPIO_WritePin>

			executeCmd(&termInputBuffer[0], bytesReceived);
 80013bc:	4b1b      	ldr	r3, [pc, #108]	; (800142c <HAL_UART_RxCpltCallback+0x94>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4619      	mov	r1, r3
 80013c2:	481c      	ldr	r0, [pc, #112]	; (8001434 <HAL_UART_RxCpltCallback+0x9c>)
 80013c4:	f7ff fe72 	bl	80010ac <executeCmd>
			bytesReceived = 0;
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <HAL_UART_RxCpltCallback+0x94>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
			memset(termInputBuffer, 0, 80);
 80013ce:	2250      	movs	r2, #80	; 0x50
 80013d0:	2100      	movs	r1, #0
 80013d2:	4818      	ldr	r0, [pc, #96]	; (8001434 <HAL_UART_RxCpltCallback+0x9c>)
 80013d4:	f007 fe6a 	bl	80090ac <memset>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013de:	4814      	ldr	r0, [pc, #80]	; (8001430 <HAL_UART_RxCpltCallback+0x98>)
 80013e0:	f002 fcd8 	bl	8003d94 <HAL_GPIO_WritePin>
 80013e4:	e001      	b.n	80013ea <HAL_UART_RxCpltCallback+0x52>
		} else {
			promt();
 80013e6:	f7ff fe4f 	bl	8001088 <promt>
		}
		HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 80013ea:	2201      	movs	r2, #1
 80013ec:	490e      	ldr	r1, [pc, #56]	; (8001428 <HAL_UART_RxCpltCallback+0x90>)
 80013ee:	4812      	ldr	r0, [pc, #72]	; (8001438 <HAL_UART_RxCpltCallback+0xa0>)
 80013f0:	f005 fc80 	bl	8006cf4 <HAL_UART_Receive_IT>
		return;
 80013f4:	e015      	b.n	8001422 <HAL_UART_RxCpltCallback+0x8a>
	}
	HAL_UART_Transmit(&huart1, &UART1_rxBuffer, 1, 100);
 80013f6:	2364      	movs	r3, #100	; 0x64
 80013f8:	2201      	movs	r2, #1
 80013fa:	490b      	ldr	r1, [pc, #44]	; (8001428 <HAL_UART_RxCpltCallback+0x90>)
 80013fc:	480e      	ldr	r0, [pc, #56]	; (8001438 <HAL_UART_RxCpltCallback+0xa0>)
 80013fe:	f005 fbef 	bl	8006be0 <HAL_UART_Transmit>
	termInputBuffer[bytesReceived] = UART1_rxBuffer;
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <HAL_UART_RxCpltCallback+0x94>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a08      	ldr	r2, [pc, #32]	; (8001428 <HAL_UART_RxCpltCallback+0x90>)
 8001408:	7811      	ldrb	r1, [r2, #0]
 800140a:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <HAL_UART_RxCpltCallback+0x9c>)
 800140c:	54d1      	strb	r1, [r2, r3]
	bytesReceived++;
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <HAL_UART_RxCpltCallback+0x94>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	3301      	adds	r3, #1
 8001414:	4a05      	ldr	r2, [pc, #20]	; (800142c <HAL_UART_RxCpltCallback+0x94>)
 8001416:	6013      	str	r3, [r2, #0]
	// re-trigger the interrupt...
	HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 8001418:	2201      	movs	r2, #1
 800141a:	4903      	ldr	r1, [pc, #12]	; (8001428 <HAL_UART_RxCpltCallback+0x90>)
 800141c:	4806      	ldr	r0, [pc, #24]	; (8001438 <HAL_UART_RxCpltCallback+0xa0>)
 800141e:	f005 fc69 	bl	8006cf4 <HAL_UART_Receive_IT>
}
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000bc0 	.word	0x20000bc0
 800142c:	20000c14 	.word	0x20000c14
 8001430:	48000400 	.word	0x48000400
 8001434:	20000bc4 	.word	0x20000bc4
 8001438:	20000b38 	.word	0x20000b38

0800143c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
   if (timMode == ONE_SHOT) {
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d108      	bne.n	800145e <HAL_TIM_PeriodElapsedCallback+0x22>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800144c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001450:	480e      	ldr	r0, [pc, #56]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001452:	f002 fcb7 	bl	8003dc4 <HAL_GPIO_TogglePin>
      HAL_TIM_Base_Stop_IT(&htim2);
 8001456:	480e      	ldr	r0, [pc, #56]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001458:	f004 ffa8 	bl	80063ac <HAL_TIM_Base_Stop_IT>
         HAL_TIM_Base_Stop_IT(&htim2);
      }
   }
   //printf("\r\nHAL_TIM_PeriodElapsedCallback");
   //promt();
}
 800145c:	e010      	b.n	8001480 <HAL_TIM_PeriodElapsedCallback+0x44>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800145e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001462:	480a      	ldr	r0, [pc, #40]	; (800148c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001464:	f002 fcae 	bl	8003dc4 <HAL_GPIO_TogglePin>
      if (timRepeatCount++ > timRepeat) {
 8001468:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	1c5a      	adds	r2, r3, #1
 800146e:	4909      	ldr	r1, [pc, #36]	; (8001494 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001470:	600a      	str	r2, [r1, #0]
 8001472:	4a09      	ldr	r2, [pc, #36]	; (8001498 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	4293      	cmp	r3, r2
 8001478:	dd02      	ble.n	8001480 <HAL_TIM_PeriodElapsedCallback+0x44>
         HAL_TIM_Base_Stop_IT(&htim2);
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800147c:	f004 ff96 	bl	80063ac <HAL_TIM_Base_Stop_IT>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000c19 	.word	0x20000c19
 800148c:	48000400 	.word	0x48000400
 8001490:	20000a54 	.word	0x20000a54
 8001494:	20000950 	.word	0x20000950
 8001498:	20000000 	.word	0x20000000

0800149c <delay_us>:

void delay_us(volatile uint16_t au16_us)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	80fb      	strh	r3, [r7, #6]
   htim15.Instance->CNT = 0;
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <delay_us+0x30>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2200      	movs	r2, #0
 80014ac:	625a      	str	r2, [r3, #36]	; 0x24
   while (htim15.Instance->CNT < au16_us);
 80014ae:	bf00      	nop
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <delay_us+0x30>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	88fa      	ldrh	r2, [r7, #6]
 80014b8:	b292      	uxth	r2, r2
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d3f8      	bcc.n	80014b0 <delay_us+0x14>
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	20000aec 	.word	0x20000aec

080014d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  //uint8_t values[32];
  setvbuf(stdout, NULL, _IONBF, 0);
 80014d6:	4b3c      	ldr	r3, [pc, #240]	; (80015c8 <main+0xf8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6898      	ldr	r0, [r3, #8]
 80014dc:	2300      	movs	r3, #0
 80014de:	2202      	movs	r2, #2
 80014e0:	2100      	movs	r1, #0
 80014e2:	f007 fc3d 	bl	8008d60 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e6:	f000 ff59 	bl	800239c <HAL_Init>
  /* USER CODE BEGIN Init */
	//uint8_t* msg = "hello world\n";
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ea:	f000 f885 	bl	80015f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ee:	f000 fadf 	bl	8001ab0 <MX_GPIO_Init>
  MX_DMA_Init();
 80014f2:	f000 fabf 	bl	8001a74 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80014f6:	f000 fa8d 	bl	8001a14 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80014fa:	f000 f8d3 	bl	80016a4 <MX_ADC1_Init>
  MX_TIM2_Init();
 80014fe:	f000 f9b1 	bl	8001864 <MX_TIM2_Init>
  MX_I2C3_Init();
 8001502:	f000 f96f 	bl	80017e4 <MX_I2C3_Init>
  MX_DAC_Init();
 8001506:	f000 f943 	bl	8001790 <MX_DAC_Init>
  MX_TIM6_Init();
 800150a:	f000 f9fb 	bl	8001904 <MX_TIM6_Init>
  MX_TIM15_Init();
 800150e:	f000 fa2f 	bl	8001970 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 8001512:	2201      	movs	r2, #1
 8001514:	492d      	ldr	r1, [pc, #180]	; (80015cc <main+0xfc>)
 8001516:	482e      	ldr	r0, [pc, #184]	; (80015d0 <main+0x100>)
 8001518:	f005 fbec 	bl	8006cf4 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start(&htim15);
 800151c:	482d      	ldr	r0, [pc, #180]	; (80015d4 <main+0x104>)
 800151e:	f004 fea5 	bl	800626c <HAL_TIM_Base_Start>
  //HAL_TIM_Base_Start_IT(&htim6);
  //HAL_DMA_Start_IT(&hdma_dac_ch1, (uint32_t)sinData, (uint32_t)&DAC1->DHR8R1, 256);
  //htim6.Instance->ARR = 32000;
  //HAL_DAC_Start(&hdac, DAC_CHANNEL_1);

  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)sinData, 256, DAC_ALIGN_8B_R);
 8001522:	2308      	movs	r3, #8
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	f44f 7380 	mov.w	r3, #256	; 0x100
 800152a:	4a2b      	ldr	r2, [pc, #172]	; (80015d8 <main+0x108>)
 800152c:	2100      	movs	r1, #0
 800152e:	482b      	ldr	r0, [pc, #172]	; (80015dc <main+0x10c>)
 8001530:	f001 ffbe 	bl	80034b0 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim6);
 8001534:	482a      	ldr	r0, [pc, #168]	; (80015e0 <main+0x110>)
 8001536:	f004 fe99 	bl	800626c <HAL_TIM_Base_Start>

  uint8_t ledState = OFF;
 800153a:	2300      	movs	r3, #0
 800153c:	71fb      	strb	r3, [r7, #7]
  printf("\r\n\r\nBare-Metal SW on STM32-NUCLEO-F302R8 development board");
 800153e:	4829      	ldr	r0, [pc, #164]	; (80015e4 <main+0x114>)
 8001540:	f007 fba0 	bl	8008c84 <iprintf>
  printf("\r\nBuild No. %d", BUILD);
 8001544:	f240 119f 	movw	r1, #415	; 0x19f
 8001548:	4827      	ldr	r0, [pc, #156]	; (80015e8 <main+0x118>)
 800154a:	f007 fb9b 	bl	8008c84 <iprintf>
  // Check if a I2C device is connected.
  //ReadFirmwareVersion(); // NOT OBVIOUS THAT THIS IS A I2C SENSOR....

  lcdInit();
 800154e:	f7ff febb 	bl	80012c8 <lcdInit>
  promt();
 8001552:	f7ff fd99 	bl	8001088 <promt>
  HAL_Delay(2000);
 8001556:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800155a:	f000 ff85 	bl	8002468 <HAL_Delay>
  //uint32_t DAC_OUT[4] = {0, 64, 128, 250};
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (led2 != ledState) {
 800155e:	4b23      	ldr	r3, [pc, #140]	; (80015ec <main+0x11c>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	79fa      	ldrb	r2, [r7, #7]
 8001564:	429a      	cmp	r2, r3
 8001566:	d013      	beq.n	8001590 <main+0xc0>
			ledState = led2;
 8001568:	4b20      	ldr	r3, [pc, #128]	; (80015ec <main+0x11c>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	71fb      	strb	r3, [r7, #7]
			if (led2 == ON) {
 800156e:	4b1f      	ldr	r3, [pc, #124]	; (80015ec <main+0x11c>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d106      	bne.n	8001584 <main+0xb4>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001576:	2201      	movs	r2, #1
 8001578:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800157c:	481c      	ldr	r0, [pc, #112]	; (80015f0 <main+0x120>)
 800157e:	f002 fc09 	bl	8003d94 <HAL_GPIO_WritePin>
 8001582:	e005      	b.n	8001590 <main+0xc0>
			} else {
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001584:	2200      	movs	r2, #0
 8001586:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800158a:	4819      	ldr	r0, [pc, #100]	; (80015f0 <main+0x120>)
 800158c:	f002 fc02 	bl	8003d94 <HAL_GPIO_WritePin>
			}
		}

		if (led2 == BLINKING) {
 8001590:	4b16      	ldr	r3, [pc, #88]	; (80015ec <main+0x11c>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b02      	cmp	r3, #2
 8001596:	d1e2      	bne.n	800155e <main+0x8e>
		   if (msValue > 0) {
 8001598:	4b16      	ldr	r3, [pc, #88]	; (80015f4 <main+0x124>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	dd0a      	ble.n	80015b6 <main+0xe6>
			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015a4:	4812      	ldr	r0, [pc, #72]	; (80015f0 <main+0x120>)
 80015a6:	f002 fc0d 	bl	8003dc4 <HAL_GPIO_TogglePin>
			  HAL_Delay(msValue);
 80015aa:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <main+0x124>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f000 ff5a 	bl	8002468 <HAL_Delay>
 80015b4:	e7d3      	b.n	800155e <main+0x8e>
		   } else {
			   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015bc:	480c      	ldr	r0, [pc, #48]	; (80015f0 <main+0x120>)
 80015be:	f002 fbe9 	bl	8003d94 <HAL_GPIO_WritePin>
			   ledState = OFF;
 80015c2:	2300      	movs	r3, #0
 80015c4:	71fb      	strb	r3, [r7, #7]
		if (led2 != ledState) {
 80015c6:	e7ca      	b.n	800155e <main+0x8e>
 80015c8:	200007c4 	.word	0x200007c4
 80015cc:	20000bc0 	.word	0x20000bc0
 80015d0:	20000b38 	.word	0x20000b38
 80015d4:	20000aec 	.word	0x20000aec
 80015d8:	20000360 	.word	0x20000360
 80015dc:	200009a8 	.word	0x200009a8
 80015e0:	20000aa0 	.word	0x20000aa0
 80015e4:	0800b400 	.word	0x0800b400
 80015e8:	0800b43c 	.word	0x0800b43c
 80015ec:	20000c18 	.word	0x20000c18
 80015f0:	48000400 	.word	0x48000400
 80015f4:	20000954 	.word	0x20000954

080015f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b09c      	sub	sp, #112	; 0x70
 80015fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001602:	2228      	movs	r2, #40	; 0x28
 8001604:	2100      	movs	r1, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f007 fd50 	bl	80090ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800160c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800161c:	463b      	mov	r3, r7
 800161e:	2234      	movs	r2, #52	; 0x34
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f007 fd42 	bl	80090ac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001628:	2302      	movs	r3, #2
 800162a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800162c:	2301      	movs	r3, #1
 800162e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001630:	2310      	movs	r3, #16
 8001632:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001634:	2300      	movs	r3, #0
 8001636:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001638:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800163c:	4618      	mov	r0, r3
 800163e:	f003 f9b7 	bl	80049b0 <HAL_RCC_OscConfig>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001648:	f000 fa9e 	bl	8001b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800164c:	230f      	movs	r3, #15
 800164e:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001650:	2300      	movs	r3, #0
 8001652:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800165c:	2300      	movs	r3, #0
 800165e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001660:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f004 f9e0 	bl	8005a2c <HAL_RCC_ClockConfig>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001672:	f000 fa89 	bl	8001b88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 8001676:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <SystemClock_Config+0xa8>)
 8001678:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM15;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 8001682:	2300      	movs	r3, #0
 8001684:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001686:	463b      	mov	r3, r7
 8001688:	4618      	mov	r0, r3
 800168a:	f004 fc05 	bl	8005e98 <HAL_RCCEx_PeriphCLKConfig>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001694:	f000 fa78 	bl	8001b88 <Error_Handler>
  }
}
 8001698:	bf00      	nop
 800169a:	3770      	adds	r7, #112	; 0x70
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	00048001 	.word	0x00048001

080016a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016aa:	463b      	mov	r3, r7
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
 80016b8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016ba:	4b34      	ldr	r3, [pc, #208]	; (800178c <MX_ADC1_Init+0xe8>)
 80016bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80016c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016c2:	4b32      	ldr	r3, [pc, #200]	; (800178c <MX_ADC1_Init+0xe8>)
 80016c4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80016c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016ca:	4b30      	ldr	r3, [pc, #192]	; (800178c <MX_ADC1_Init+0xe8>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80016d0:	4b2e      	ldr	r3, [pc, #184]	; (800178c <MX_ADC1_Init+0xe8>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016d6:	4b2d      	ldr	r3, [pc, #180]	; (800178c <MX_ADC1_Init+0xe8>)
 80016d8:	2201      	movs	r2, #1
 80016da:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016dc:	4b2b      	ldr	r3, [pc, #172]	; (800178c <MX_ADC1_Init+0xe8>)
 80016de:	2200      	movs	r2, #0
 80016e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016e4:	4b29      	ldr	r3, [pc, #164]	; (800178c <MX_ADC1_Init+0xe8>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016ea:	4b28      	ldr	r3, [pc, #160]	; (800178c <MX_ADC1_Init+0xe8>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016f0:	4b26      	ldr	r3, [pc, #152]	; (800178c <MX_ADC1_Init+0xe8>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80016f6:	4b25      	ldr	r3, [pc, #148]	; (800178c <MX_ADC1_Init+0xe8>)
 80016f8:	2203      	movs	r2, #3
 80016fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016fc:	4b23      	ldr	r3, [pc, #140]	; (800178c <MX_ADC1_Init+0xe8>)
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001704:	4b21      	ldr	r3, [pc, #132]	; (800178c <MX_ADC1_Init+0xe8>)
 8001706:	2208      	movs	r2, #8
 8001708:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800170a:	4b20      	ldr	r3, [pc, #128]	; (800178c <MX_ADC1_Init+0xe8>)
 800170c:	2200      	movs	r2, #0
 800170e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001710:	4b1e      	ldr	r3, [pc, #120]	; (800178c <MX_ADC1_Init+0xe8>)
 8001712:	2200      	movs	r2, #0
 8001714:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001716:	481d      	ldr	r0, [pc, #116]	; (800178c <MX_ADC1_Init+0xe8>)
 8001718:	f000 feca 	bl	80024b0 <HAL_ADC_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8001722:	f000 fa31 	bl	8001b88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001726:	230f      	movs	r3, #15
 8001728:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800172a:	2301      	movs	r3, #1
 800172c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001732:	2300      	movs	r3, #0
 8001734:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800173a:	2300      	movs	r3, #0
 800173c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800173e:	463b      	mov	r3, r7
 8001740:	4619      	mov	r1, r3
 8001742:	4812      	ldr	r0, [pc, #72]	; (800178c <MX_ADC1_Init+0xe8>)
 8001744:	f001 f9e6 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800174e:	f000 fa1b 	bl	8001b88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001752:	2302      	movs	r3, #2
 8001754:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001756:	463b      	mov	r3, r7
 8001758:	4619      	mov	r1, r3
 800175a:	480c      	ldr	r0, [pc, #48]	; (800178c <MX_ADC1_Init+0xe8>)
 800175c:	f001 f9da 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001766:	f000 fa0f 	bl	8001b88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800176a:	2303      	movs	r3, #3
 800176c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800176e:	463b      	mov	r3, r7
 8001770:	4619      	mov	r1, r3
 8001772:	4806      	ldr	r0, [pc, #24]	; (800178c <MX_ADC1_Init+0xe8>)
 8001774:	f001 f9ce 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800177e:	f000 fa03 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000958 	.word	0x20000958

08001790 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80017a0:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_DAC_Init+0x4c>)
 80017a2:	4a0f      	ldr	r2, [pc, #60]	; (80017e0 <MX_DAC_Init+0x50>)
 80017a4:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80017a6:	480d      	ldr	r0, [pc, #52]	; (80017dc <MX_DAC_Init+0x4c>)
 80017a8:	f001 fe41 	bl	800342e <HAL_DAC_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_DAC_Init+0x26>
  {
    Error_Handler();
 80017b2:	f000 f9e9 	bl	8001b88 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80017b6:	2304      	movs	r3, #4
 80017b8:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017ba:	2300      	movs	r3, #0
 80017bc:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	2200      	movs	r2, #0
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_DAC_Init+0x4c>)
 80017c6:	f001 fee1 	bl	800358c <HAL_DAC_ConfigChannel>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_DAC_Init+0x44>
  {
    Error_Handler();
 80017d0:	f000 f9da 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80017d4:	bf00      	nop
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200009a8 	.word	0x200009a8
 80017e0:	40007400 	.word	0x40007400

080017e4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017e8:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <MX_I2C3_Init+0x74>)
 80017ea:	4a1c      	ldr	r2, [pc, #112]	; (800185c <MX_I2C3_Init+0x78>)
 80017ec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x2000090E;
 80017ee:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <MX_I2C3_Init+0x74>)
 80017f0:	4a1b      	ldr	r2, [pc, #108]	; (8001860 <MX_I2C3_Init+0x7c>)
 80017f2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80017f4:	4b18      	ldr	r3, [pc, #96]	; (8001858 <MX_I2C3_Init+0x74>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017fa:	4b17      	ldr	r3, [pc, #92]	; (8001858 <MX_I2C3_Init+0x74>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001800:	4b15      	ldr	r3, [pc, #84]	; (8001858 <MX_I2C3_Init+0x74>)
 8001802:	2200      	movs	r2, #0
 8001804:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001806:	4b14      	ldr	r3, [pc, #80]	; (8001858 <MX_I2C3_Init+0x74>)
 8001808:	2200      	movs	r2, #0
 800180a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <MX_I2C3_Init+0x74>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_I2C3_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8001818:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <MX_I2C3_Init+0x74>)
 800181a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800181e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001820:	480d      	ldr	r0, [pc, #52]	; (8001858 <MX_I2C3_Init+0x74>)
 8001822:	f002 fb0c 	bl	8003e3e <HAL_I2C_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800182c:	f000 f9ac 	bl	8001b88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001830:	2100      	movs	r1, #0
 8001832:	4809      	ldr	r0, [pc, #36]	; (8001858 <MX_I2C3_Init+0x74>)
 8001834:	f003 f804 	bl	8004840 <HAL_I2CEx_ConfigAnalogFilter>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800183e:	f000 f9a3 	bl	8001b88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001842:	2100      	movs	r1, #0
 8001844:	4804      	ldr	r0, [pc, #16]	; (8001858 <MX_I2C3_Init+0x74>)
 8001846:	f003 f846 	bl	80048d6 <HAL_I2CEx_ConfigDigitalFilter>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001850:	f000 f99a 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000a00 	.word	0x20000a00
 800185c:	40007800 	.word	0x40007800
 8001860:	2000090e 	.word	0x2000090e

08001864 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b088      	sub	sp, #32
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186a:	f107 0310 	add.w	r3, r7, #16
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001878:	1d3b      	adds	r3, r7, #4
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001882:	4b1f      	ldr	r3, [pc, #124]	; (8001900 <MX_TIM2_Init+0x9c>)
 8001884:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001888:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1024;
 800188a:	4b1d      	ldr	r3, [pc, #116]	; (8001900 <MX_TIM2_Init+0x9c>)
 800188c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001890:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001892:	4b1b      	ldr	r3, [pc, #108]	; (8001900 <MX_TIM2_Init+0x9c>)
 8001894:	2200      	movs	r2, #0
 8001896:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32000;
 8001898:	4b19      	ldr	r3, [pc, #100]	; (8001900 <MX_TIM2_Init+0x9c>)
 800189a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800189e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80018a0:	4b17      	ldr	r3, [pc, #92]	; (8001900 <MX_TIM2_Init+0x9c>)
 80018a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018a8:	4b15      	ldr	r3, [pc, #84]	; (8001900 <MX_TIM2_Init+0x9c>)
 80018aa:	2280      	movs	r2, #128	; 0x80
 80018ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018ae:	4814      	ldr	r0, [pc, #80]	; (8001900 <MX_TIM2_Init+0x9c>)
 80018b0:	f004 fc84 	bl	80061bc <HAL_TIM_Base_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80018ba:	f000 f965 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4619      	mov	r1, r3
 80018ca:	480d      	ldr	r0, [pc, #52]	; (8001900 <MX_TIM2_Init+0x9c>)
 80018cc:	f004 febc 	bl	8006648 <HAL_TIM_ConfigClockSource>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80018d6:	f000 f957 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	4619      	mov	r1, r3
 80018e6:	4806      	ldr	r0, [pc, #24]	; (8001900 <MX_TIM2_Init+0x9c>)
 80018e8:	f005 f8a8 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80018f2:	f000 f949 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018f6:	bf00      	nop
 80018f8:	3720      	adds	r7, #32
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000a54 	.word	0x20000a54

08001904 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001914:	4b14      	ldr	r3, [pc, #80]	; (8001968 <MX_TIM6_Init+0x64>)
 8001916:	4a15      	ldr	r2, [pc, #84]	; (800196c <MX_TIM6_Init+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800191a:	4b13      	ldr	r3, [pc, #76]	; (8001968 <MX_TIM6_Init+0x64>)
 800191c:	2200      	movs	r2, #0
 800191e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001920:	4b11      	ldr	r3, [pc, #68]	; (8001968 <MX_TIM6_Init+0x64>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 624;
 8001926:	4b10      	ldr	r3, [pc, #64]	; (8001968 <MX_TIM6_Init+0x64>)
 8001928:	f44f 721c 	mov.w	r2, #624	; 0x270
 800192c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <MX_TIM6_Init+0x64>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001934:	480c      	ldr	r0, [pc, #48]	; (8001968 <MX_TIM6_Init+0x64>)
 8001936:	f004 fc41 	bl	80061bc <HAL_TIM_Base_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001940:	f000 f922 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001944:	2320      	movs	r3, #32
 8001946:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	4619      	mov	r1, r3
 8001950:	4805      	ldr	r0, [pc, #20]	; (8001968 <MX_TIM6_Init+0x64>)
 8001952:	f005 f873 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800195c:	f000 f914 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001960:	bf00      	nop
 8001962:	3710      	adds	r7, #16
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000aa0 	.word	0x20000aa0
 800196c:	40001000 	.word	0x40001000

08001970 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001976:	f107 0310 	add.w	r3, r7, #16
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800198e:	4b1f      	ldr	r3, [pc, #124]	; (8001a0c <MX_TIM15_Init+0x9c>)
 8001990:	4a1f      	ldr	r2, [pc, #124]	; (8001a10 <MX_TIM15_Init+0xa0>)
 8001992:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001994:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <MX_TIM15_Init+0x9c>)
 8001996:	2200      	movs	r2, #0
 8001998:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199a:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <MX_TIM15_Init+0x9c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80019a0:	4b1a      	ldr	r3, [pc, #104]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019a6:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a8:	4b18      	ldr	r3, [pc, #96]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80019ae:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019b4:	4b15      	ldr	r3, [pc, #84]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80019ba:	4814      	ldr	r0, [pc, #80]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019bc:	f004 fbfe 	bl	80061bc <HAL_TIM_Base_Init>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80019c6:	f000 f8df 	bl	8001b88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	4619      	mov	r1, r3
 80019d6:	480d      	ldr	r0, [pc, #52]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019d8:	f004 fe36 	bl	8006648 <HAL_TIM_ConfigClockSource>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 80019e2:	f000 f8d1 	bl	8001b88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80019ee:	1d3b      	adds	r3, r7, #4
 80019f0:	4619      	mov	r1, r3
 80019f2:	4806      	ldr	r0, [pc, #24]	; (8001a0c <MX_TIM15_Init+0x9c>)
 80019f4:	f005 f822 	bl	8006a3c <HAL_TIMEx_MasterConfigSynchronization>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 80019fe:	f000 f8c3 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001a02:	bf00      	nop
 8001a04:	3720      	adds	r7, #32
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000aec 	.word	0x20000aec
 8001a10:	40014000 	.word	0x40014000

08001a14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a18:	4b14      	ldr	r3, [pc, #80]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a1a:	4a15      	ldr	r2, [pc, #84]	; (8001a70 <MX_USART1_UART_Init+0x5c>)
 8001a1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001a1e:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a20:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a32:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a38:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a44:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a4a:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a56:	4805      	ldr	r0, [pc, #20]	; (8001a6c <MX_USART1_UART_Init+0x58>)
 8001a58:	f005 f874 	bl	8006b44 <HAL_UART_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001a62:	f000 f891 	bl	8001b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000b38 	.word	0x20000b38
 8001a70:	40013800 	.word	0x40013800

08001a74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <MX_DMA_Init+0x38>)
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	4a0b      	ldr	r2, [pc, #44]	; (8001aac <MX_DMA_Init+0x38>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6153      	str	r3, [r2, #20]
 8001a86:	4b09      	ldr	r3, [pc, #36]	; (8001aac <MX_DMA_Init+0x38>)
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	200d      	movs	r0, #13
 8001a98:	f001 fc93 	bl	80033c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a9c:	200d      	movs	r0, #13
 8001a9e:	f001 fcac 	bl	80033fa <HAL_NVIC_EnableIRQ>

}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b088      	sub	sp, #32
 8001ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab6:	f107 030c 	add.w	r3, r7, #12
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac6:	4b2d      	ldr	r3, [pc, #180]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	4a2c      	ldr	r2, [pc, #176]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad0:	6153      	str	r3, [r2, #20]
 8001ad2:	4b2a      	ldr	r3, [pc, #168]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ade:	4b27      	ldr	r3, [pc, #156]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	4a26      	ldr	r2, [pc, #152]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001ae4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ae8:	6153      	str	r3, [r2, #20]
 8001aea:	4b24      	ldr	r3, [pc, #144]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af6:	4b21      	ldr	r3, [pc, #132]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001af8:	695b      	ldr	r3, [r3, #20]
 8001afa:	4a20      	ldr	r2, [pc, #128]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b00:	6153      	str	r3, [r2, #20]
 8001b02:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <MX_GPIO_Init+0xcc>)
 8001b04:	695b      	ldr	r3, [r3, #20]
 8001b06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin|GPIO_PIN_4
 8001b0e:	2200      	movs	r2, #0
 8001b10:	f242 01f3 	movw	r1, #8435	; 0x20f3
 8001b14:	481a      	ldr	r0, [pc, #104]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b16:	f002 f93d 	bl	8003d94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB0 PB1 LD2_Pin PB4
                           PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin|GPIO_PIN_4
 8001b1a:	f242 03f3 	movw	r3, #8435	; 0x20f3
 8001b1e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b20:	2301      	movs	r3, #1
 8001b22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2c:	f107 030c 	add.w	r3, r7, #12
 8001b30:	4619      	mov	r1, r3
 8001b32:	4813      	ldr	r0, [pc, #76]	; (8001b80 <MX_GPIO_Init+0xd0>)
 8001b34:	f001 ffbc 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b3e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001b42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b48:	f107 030c 	add.w	r3, r7, #12
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	480d      	ldr	r0, [pc, #52]	; (8001b84 <MX_GPIO_Init+0xd4>)
 8001b50:	f001 ffae 	bl	8003ab0 <HAL_GPIO_Init>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB6_FMP);
 8001b54:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001b58:	f002 ff0a 	bl	8004970 <HAL_I2CEx_EnableFastModePlus>

  /**/
  HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB7_FMP);
 8001b5c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001b60:	f002 ff06 	bl	8004970 <HAL_I2CEx_EnableFastModePlus>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b64:	2200      	movs	r2, #0
 8001b66:	2100      	movs	r1, #0
 8001b68:	2028      	movs	r0, #40	; 0x28
 8001b6a:	f001 fc2a 	bl	80033c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b6e:	2028      	movs	r0, #40	; 0x28
 8001b70:	f001 fc43 	bl	80033fa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b74:	bf00      	nop
 8001b76:	3720      	adds	r7, #32
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	48000400 	.word	0x48000400
 8001b84:	48000800 	.word	0x48000800

08001b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b8c:	b672      	cpsid	i
}
 8001b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b90:	e7fe      	b.n	8001b90 <Error_Handler+0x8>
	...

08001b94 <ReadFirmwareVersion>:
#define GET_DATA_READY_STATUS 0x0202
#define READ_MEASURMENT 0x0300

extern I2C_HandleTypeDef hi2c3;

void ReadFirmwareVersion() {
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af04      	add	r7, sp, #16
   uint8_t firmwareVersion[4] = {0xd1,0,0,0};
 8001b9a:	23d1      	movs	r3, #209	; 0xd1
 8001b9c:	603b      	str	r3, [r7, #0]
   uint16_t firmware = 0xD100;
 8001b9e:	f44f 4351 	mov.w	r3, #53504	; 0xd100
 8001ba2:	80fb      	strh	r3, [r7, #6]

   // Send a specific command to the Sensiron I2C slave... the command is a two byte register address...
   HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, firmwareVersion, 2, 1000);
 8001ba4:	463a      	mov	r2, r7
 8001ba6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001baa:	9300      	str	r3, [sp, #0]
 8001bac:	2302      	movs	r3, #2
 8001bae:	21c2      	movs	r1, #194	; 0xc2
 8001bb0:	4811      	ldr	r0, [pc, #68]	; (8001bf8 <ReadFirmwareVersion+0x64>)
 8001bb2:	f002 f9d3 	bl	8003f5c <HAL_I2C_Master_Transmit>

   if (HAL_I2C_Mem_Read(&hi2c3, SENSIRION_ADDRESS, firmware, I2C_MEMADD_SIZE_16BIT, &firmwareVersion[0], 3, 1000) != HAL_OK) {
 8001bb6:	88fa      	ldrh	r2, [r7, #6]
 8001bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbc:	9302      	str	r3, [sp, #8]
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	9301      	str	r3, [sp, #4]
 8001bc2:	463b      	mov	r3, r7
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	21c2      	movs	r1, #194	; 0xc2
 8001bca:	480b      	ldr	r0, [pc, #44]	; (8001bf8 <ReadFirmwareVersion+0x64>)
 8001bcc:	f002 faba 	bl	8004144 <HAL_I2C_Mem_Read>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <ReadFirmwareVersion+0x4a>
      printf("\r\nHAL_I2C_Mem_Read() FAILED!");
 8001bd6:	4809      	ldr	r0, [pc, #36]	; (8001bfc <ReadFirmwareVersion+0x68>)
 8001bd8:	f007 f854 	bl	8008c84 <iprintf>
   }
   else {
      printf("\r\nSensiron SCD30 Ver.:0x%02x.0x%02x crc=0x%02x", firmwareVersion[0],firmwareVersion[1], firmwareVersion[2]);
   }
}
 8001bdc:	e007      	b.n	8001bee <ReadFirmwareVersion+0x5a>
      printf("\r\nSensiron SCD30 Ver.:0x%02x.0x%02x crc=0x%02x", firmwareVersion[0],firmwareVersion[1], firmwareVersion[2]);
 8001bde:	783b      	ldrb	r3, [r7, #0]
 8001be0:	4619      	mov	r1, r3
 8001be2:	787b      	ldrb	r3, [r7, #1]
 8001be4:	461a      	mov	r2, r3
 8001be6:	78bb      	ldrb	r3, [r7, #2]
 8001be8:	4805      	ldr	r0, [pc, #20]	; (8001c00 <ReadFirmwareVersion+0x6c>)
 8001bea:	f007 f84b 	bl	8008c84 <iprintf>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20000a00 	.word	0x20000a00
 8001bfc:	0800b44c 	.word	0x0800b44c
 8001c00:	0800b46c 	.word	0x0800b46c

08001c04 <ContinuousMeasurement>:

void ContinuousMeasurement(uint16_t AmbientPressureCompensation) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af02      	add	r7, sp, #8
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80fb      	strh	r3, [r7, #6]
   uint8_t cm[5] = {0, 0x10, 0, 0, 0x81};
 8001c0e:	4a14      	ldr	r2, [pc, #80]	; (8001c60 <ContinuousMeasurement+0x5c>)
 8001c10:	f107 0308 	add.w	r3, r7, #8
 8001c14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c18:	6018      	str	r0, [r3, #0]
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	7019      	strb	r1, [r3, #0]
   cm[2] = (AmbientPressureCompensation>>8) & 0xff;
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	72bb      	strb	r3, [r7, #10]
   cm[3] = AmbientPressureCompensation & 0xff;
 8001c28:	88fb      	ldrh	r3, [r7, #6]
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	72fb      	strb	r3, [r7, #11]

   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 5, 1000)!= HAL_OK) {
 8001c2e:	f107 0208 	add.w	r2, r7, #8
 8001c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	2305      	movs	r3, #5
 8001c3a:	21c2      	movs	r1, #194	; 0xc2
 8001c3c:	4809      	ldr	r0, [pc, #36]	; (8001c64 <ContinuousMeasurement+0x60>)
 8001c3e:	f002 f98d 	bl	8003f5c <HAL_I2C_Master_Transmit>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <ContinuousMeasurement+0x4c>
      printf("\r\nStarting Continuous Measurement FAILED!");
 8001c48:	4807      	ldr	r0, [pc, #28]	; (8001c68 <ContinuousMeasurement+0x64>)
 8001c4a:	f007 f81b 	bl	8008c84 <iprintf>
   }
   else {
      printf("\r\nContinuous Measurement started.");
   }
}
 8001c4e:	e002      	b.n	8001c56 <ContinuousMeasurement+0x52>
      printf("\r\nContinuous Measurement started.");
 8001c50:	4806      	ldr	r0, [pc, #24]	; (8001c6c <ContinuousMeasurement+0x68>)
 8001c52:	f007 f817 	bl	8008c84 <iprintf>
}
 8001c56:	bf00      	nop
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	0800b4ec 	.word	0x0800b4ec
 8001c64:	20000a00 	.word	0x20000a00
 8001c68:	0800b49c 	.word	0x0800b49c
 8001c6c:	0800b4c8 	.word	0x0800b4c8

08001c70 <StopContinuousMeasurement>:

void StopContinuousMeasurement() {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af02      	add	r7, sp, #8
   uint8_t cm[2] = {0x01, 0x04};
 8001c76:	f240 4301 	movw	r3, #1025	; 0x401
 8001c7a:	80bb      	strh	r3, [r7, #4]
   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 2, 1000)!= HAL_OK) {
 8001c7c:	1d3a      	adds	r2, r7, #4
 8001c7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	2302      	movs	r3, #2
 8001c86:	21c2      	movs	r1, #194	; 0xc2
 8001c88:	4808      	ldr	r0, [pc, #32]	; (8001cac <StopContinuousMeasurement+0x3c>)
 8001c8a:	f002 f967 	bl	8003f5c <HAL_I2C_Master_Transmit>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <StopContinuousMeasurement+0x2c>
      printf("\r\nStopping Continuous Measurement FAILED!");
 8001c94:	4806      	ldr	r0, [pc, #24]	; (8001cb0 <StopContinuousMeasurement+0x40>)
 8001c96:	f006 fff5 	bl	8008c84 <iprintf>
   }
   else {
      printf("\r\nContinuous Measurement stopped.");
   }
}
 8001c9a:	e002      	b.n	8001ca2 <StopContinuousMeasurement+0x32>
      printf("\r\nContinuous Measurement stopped.");
 8001c9c:	4805      	ldr	r0, [pc, #20]	; (8001cb4 <StopContinuousMeasurement+0x44>)
 8001c9e:	f006 fff1 	bl	8008c84 <iprintf>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	20000a00 	.word	0x20000a00
 8001cb0:	0800b4f4 	.word	0x0800b4f4
 8001cb4:	0800b520 	.word	0x0800b520

08001cb8 <SetMeasurementInterval>:

void SetMeasurementInterval(uint16_t interval) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	80fb      	strh	r3, [r7, #6]
   uint8_t cm[5] = {0x46, 0x00, 0x00, 0x02, 0xE3};
 8001cc2:	4a14      	ldr	r2, [pc, #80]	; (8001d14 <SetMeasurementInterval+0x5c>)
 8001cc4:	f107 0308 	add.w	r3, r7, #8
 8001cc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ccc:	6018      	str	r0, [r3, #0]
 8001cce:	3304      	adds	r3, #4
 8001cd0:	7019      	strb	r1, [r3, #0]
   cm[2] = (interval>>8) & 0xff;
 8001cd2:	88fb      	ldrh	r3, [r7, #6]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	72bb      	strb	r3, [r7, #10]
   cm[3] = interval & 0xff;
 8001cdc:	88fb      	ldrh	r3, [r7, #6]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	72fb      	strb	r3, [r7, #11]

   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 5, 1000)!= HAL_OK) {
 8001ce2:	f107 0208 	add.w	r2, r7, #8
 8001ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	2305      	movs	r3, #5
 8001cee:	21c2      	movs	r1, #194	; 0xc2
 8001cf0:	4809      	ldr	r0, [pc, #36]	; (8001d18 <SetMeasurementInterval+0x60>)
 8001cf2:	f002 f933 	bl	8003f5c <HAL_I2C_Master_Transmit>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d003      	beq.n	8001d04 <SetMeasurementInterval+0x4c>
      printf("\r\nSetting Measurement Interval FAILED!");
 8001cfc:	4807      	ldr	r0, [pc, #28]	; (8001d1c <SetMeasurementInterval+0x64>)
 8001cfe:	f006 ffc1 	bl	8008c84 <iprintf>
   }
   else {
      printf("\r\nMeasurement Interval is set.");
   }
}
 8001d02:	e002      	b.n	8001d0a <SetMeasurementInterval+0x52>
      printf("\r\nMeasurement Interval is set.");
 8001d04:	4806      	ldr	r0, [pc, #24]	; (8001d20 <SetMeasurementInterval+0x68>)
 8001d06:	f006 ffbd 	bl	8008c84 <iprintf>
}
 8001d0a:	bf00      	nop
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	0800b58c 	.word	0x0800b58c
 8001d18:	20000a00 	.word	0x20000a00
 8001d1c:	0800b544 	.word	0x0800b544
 8001d20:	0800b56c 	.word	0x0800b56c

08001d24 <ReadMeasurement>:
      else
         return 0;
   }
}

int ReadMeasurement(uint8_t* data, uint8_t len) {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b088      	sub	sp, #32
 8001d28:	af04      	add	r7, sp, #16
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	70fb      	strb	r3, [r7, #3]
   uint8_t cm[2] = {0x03, 0x00};
 8001d30:	2303      	movs	r3, #3
 8001d32:	81bb      	strh	r3, [r7, #12]

   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 2, 1000)!= HAL_OK) {
 8001d34:	f107 020c 	add.w	r2, r7, #12
 8001d38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	2302      	movs	r3, #2
 8001d40:	21c2      	movs	r1, #194	; 0xc2
 8001d42:	4811      	ldr	r0, [pc, #68]	; (8001d88 <ReadMeasurement+0x64>)
 8001d44:	f002 f90a 	bl	8003f5c <HAL_I2C_Master_Transmit>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d005      	beq.n	8001d5a <ReadMeasurement+0x36>
      printf("\r\nRead Measurement FAILED!");
 8001d4e:	480f      	ldr	r0, [pc, #60]	; (8001d8c <ReadMeasurement+0x68>)
 8001d50:	f006 ff98 	bl	8008c84 <iprintf>
      return -1;
 8001d54:	f04f 33ff 	mov.w	r3, #4294967295
 8001d58:	e012      	b.n	8001d80 <ReadMeasurement+0x5c>
   }
   else {
      //HAL_Delay(5); // Should we use the GetDataReadyStatus() prior to this?
      HAL_I2C_Mem_Read(&hi2c3, SENSIRION_ADDRESS, READ_MEASURMENT, I2C_MEMADD_SIZE_16BIT, data, len, 1000);
 8001d5a:	78fb      	ldrb	r3, [r7, #3]
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d62:	9202      	str	r2, [sp, #8]
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001d70:	21c2      	movs	r1, #194	; 0xc2
 8001d72:	4805      	ldr	r0, [pc, #20]	; (8001d88 <ReadMeasurement+0x64>)
 8001d74:	f002 f9e6 	bl	8004144 <HAL_I2C_Mem_Read>
      printf("\r\nMeasurement read.");
 8001d78:	4805      	ldr	r0, [pc, #20]	; (8001d90 <ReadMeasurement+0x6c>)
 8001d7a:	f006 ff83 	bl	8008c84 <iprintf>
      return 1;
 8001d7e:	2301      	movs	r3, #1
   }
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000a00 	.word	0x20000a00
 8001d8c:	0800b5e0 	.word	0x0800b5e0
 8001d90:	0800b5fc 	.word	0x0800b5fc

08001d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <HAL_MspInit+0x44>)
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	4a0e      	ldr	r2, [pc, #56]	; (8001dd8 <HAL_MspInit+0x44>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	6193      	str	r3, [r2, #24]
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <HAL_MspInit+0x44>)
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <HAL_MspInit+0x44>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	4a08      	ldr	r2, [pc, #32]	; (8001dd8 <HAL_MspInit+0x44>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	61d3      	str	r3, [r2, #28]
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_MspInit+0x44>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	40021000 	.word	0x40021000

08001ddc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b08a      	sub	sp, #40	; 0x28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de4:	f107 0314 	add.w	r3, r7, #20
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dfc:	d124      	bne.n	8001e48 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dfe:	4b14      	ldr	r3, [pc, #80]	; (8001e50 <HAL_ADC_MspInit+0x74>)
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	4a13      	ldr	r2, [pc, #76]	; (8001e50 <HAL_ADC_MspInit+0x74>)
 8001e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e08:	6153      	str	r3, [r2, #20]
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <HAL_ADC_MspInit+0x74>)
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <HAL_ADC_MspInit+0x74>)
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	4a0d      	ldr	r2, [pc, #52]	; (8001e50 <HAL_ADC_MspInit+0x74>)
 8001e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e20:	6153      	str	r3, [r2, #20]
 8001e22:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <HAL_ADC_MspInit+0x74>)
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e2e:	2380      	movs	r3, #128	; 0x80
 8001e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e32:	2303      	movs	r3, #3
 8001e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	f107 0314 	add.w	r3, r7, #20
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e44:	f001 fe34 	bl	8003ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e48:	bf00      	nop
 8001e4a:	3728      	adds	r7, #40	; 0x28
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40021000 	.word	0x40021000

08001e54 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	; 0x28
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a2d      	ldr	r2, [pc, #180]	; (8001f28 <HAL_DAC_MspInit+0xd4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d153      	bne.n	8001f1e <HAL_DAC_MspInit+0xca>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001e76:	4b2d      	ldr	r3, [pc, #180]	; (8001f2c <HAL_DAC_MspInit+0xd8>)
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	4a2c      	ldr	r2, [pc, #176]	; (8001f2c <HAL_DAC_MspInit+0xd8>)
 8001e7c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001e80:	61d3      	str	r3, [r2, #28]
 8001e82:	4b2a      	ldr	r3, [pc, #168]	; (8001f2c <HAL_DAC_MspInit+0xd8>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8e:	4b27      	ldr	r3, [pc, #156]	; (8001f2c <HAL_DAC_MspInit+0xd8>)
 8001e90:	695b      	ldr	r3, [r3, #20]
 8001e92:	4a26      	ldr	r2, [pc, #152]	; (8001f2c <HAL_DAC_MspInit+0xd8>)
 8001e94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e98:	6153      	str	r3, [r2, #20]
 8001e9a:	4b24      	ldr	r3, [pc, #144]	; (8001f2c <HAL_DAC_MspInit+0xd8>)
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ea6:	2310      	movs	r3, #16
 8001ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb2:	f107 0314 	add.w	r3, r7, #20
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ebc:	f001 fdf8 	bl	8003ab0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8001ec0:	4b1b      	ldr	r3, [pc, #108]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ec2:	4a1c      	ldr	r2, [pc, #112]	; (8001f34 <HAL_DAC_MspInit+0xe0>)
 8001ec4:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ec8:	2210      	movs	r2, #16
 8001eca:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ecc:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001ed2:	4b17      	ldr	r3, [pc, #92]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ed4:	2280      	movs	r2, #128	; 0x80
 8001ed6:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ed8:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001eda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ede:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ee0:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ee2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ee6:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001eea:	2220      	movs	r2, #32
 8001eec:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ef0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ef4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8001ef6:	480e      	ldr	r0, [pc, #56]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001ef8:	f001 fbcb 	bl	8003692 <HAL_DMA_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 8001f02:	f7ff fe41 	bl	8001b88 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8001f06:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <HAL_DAC_MspInit+0xe4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a0b      	ldr	r2, [pc, #44]	; (8001f38 <HAL_DAC_MspInit+0xe4>)
 8001f0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f10:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a06      	ldr	r2, [pc, #24]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	4a05      	ldr	r2, [pc, #20]	; (8001f30 <HAL_DAC_MspInit+0xdc>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001f1e:	bf00      	nop
 8001f20:	3728      	adds	r7, #40	; 0x28
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40007400 	.word	0x40007400
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	200009bc 	.word	0x200009bc
 8001f34:	40020030 	.word	0x40020030
 8001f38:	40010000 	.word	0x40010000

08001f3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	; 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a26      	ldr	r2, [pc, #152]	; (8001ff4 <HAL_I2C_MspInit+0xb8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d146      	bne.n	8001fec <HAL_I2C_MspInit+0xb0>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f5e:	4b26      	ldr	r3, [pc, #152]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001f60:	695b      	ldr	r3, [r3, #20]
 8001f62:	4a25      	ldr	r2, [pc, #148]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001f64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f68:	6153      	str	r3, [r2, #20]
 8001f6a:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	4b20      	ldr	r3, [pc, #128]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001f78:	695b      	ldr	r3, [r3, #20]
 8001f7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f80:	6153      	str	r3, [r2, #20]
 8001f82:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f94:	2312      	movs	r3, #18
 8001f96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4814      	ldr	r0, [pc, #80]	; (8001ffc <HAL_I2C_MspInit+0xc0>)
 8001fac:	f001 fd80 	bl	8003ab0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb6:	2312      	movs	r3, #18
 8001fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fd0:	f001 fd6e 	bl	8003ab0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001fd6:	69db      	ldr	r3, [r3, #28]
 8001fd8:	4a07      	ldr	r2, [pc, #28]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001fda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001fde:	61d3      	str	r3, [r2, #28]
 8001fe0:	4b05      	ldr	r3, [pc, #20]	; (8001ff8 <HAL_I2C_MspInit+0xbc>)
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001fe8:	60bb      	str	r3, [r7, #8]
 8001fea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001fec:	bf00      	nop
 8001fee:	3728      	adds	r7, #40	; 0x28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40007800 	.word	0x40007800
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	48000800 	.word	0x48000800

08002000 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002010:	d114      	bne.n	800203c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002012:	4b1e      	ldr	r3, [pc, #120]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	4a1d      	ldr	r2, [pc, #116]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	61d3      	str	r3, [r2, #28]
 800201e:	4b1b      	ldr	r3, [pc, #108]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	617b      	str	r3, [r7, #20]
 8002028:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800202a:	2200      	movs	r2, #0
 800202c:	2100      	movs	r1, #0
 800202e:	201c      	movs	r0, #28
 8002030:	f001 f9c7 	bl	80033c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002034:	201c      	movs	r0, #28
 8002036:	f001 f9e0 	bl	80033fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800203a:	e022      	b.n	8002082 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a13      	ldr	r2, [pc, #76]	; (8002090 <HAL_TIM_Base_MspInit+0x90>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d10c      	bne.n	8002060 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002046:	4b11      	ldr	r3, [pc, #68]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	4a10      	ldr	r2, [pc, #64]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 800204c:	f043 0310 	orr.w	r3, r3, #16
 8002050:	61d3      	str	r3, [r2, #28]
 8002052:	4b0e      	ldr	r3, [pc, #56]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 0310 	and.w	r3, r3, #16
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]
}
 800205e:	e010      	b.n	8002082 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM15)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a0b      	ldr	r2, [pc, #44]	; (8002094 <HAL_TIM_Base_MspInit+0x94>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d10b      	bne.n	8002082 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800206a:	4b08      	ldr	r3, [pc, #32]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	4a07      	ldr	r2, [pc, #28]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002074:	6193      	str	r3, [r2, #24]
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <HAL_TIM_Base_MspInit+0x8c>)
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
}
 8002082:	bf00      	nop
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	40001000 	.word	0x40001000
 8002094:	40014000 	.word	0x40014000

08002098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08a      	sub	sp, #40	; 0x28
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 0314 	add.w	r3, r7, #20
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a1b      	ldr	r2, [pc, #108]	; (8002124 <HAL_UART_MspInit+0x8c>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d12f      	bne.n	800211a <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020ba:	4b1b      	ldr	r3, [pc, #108]	; (8002128 <HAL_UART_MspInit+0x90>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	4a1a      	ldr	r2, [pc, #104]	; (8002128 <HAL_UART_MspInit+0x90>)
 80020c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020c4:	6193      	str	r3, [r2, #24]
 80020c6:	4b18      	ldr	r3, [pc, #96]	; (8002128 <HAL_UART_MspInit+0x90>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <HAL_UART_MspInit+0x90>)
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	4a14      	ldr	r2, [pc, #80]	; (8002128 <HAL_UART_MspInit+0x90>)
 80020d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020dc:	6153      	str	r3, [r2, #20]
 80020de:	4b12      	ldr	r3, [pc, #72]	; (8002128 <HAL_UART_MspInit+0x90>)
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020ea:	2330      	movs	r3, #48	; 0x30
 80020ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020fa:	2307      	movs	r3, #7
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020fe:	f107 0314 	add.w	r3, r7, #20
 8002102:	4619      	mov	r1, r3
 8002104:	4809      	ldr	r0, [pc, #36]	; (800212c <HAL_UART_MspInit+0x94>)
 8002106:	f001 fcd3 	bl	8003ab0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	2025      	movs	r0, #37	; 0x25
 8002110:	f001 f957 	bl	80033c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002114:	2025      	movs	r0, #37	; 0x25
 8002116:	f001 f970 	bl	80033fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800211a:	bf00      	nop
 800211c:	3728      	adds	r7, #40	; 0x28
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40013800 	.word	0x40013800
 8002128:	40021000 	.word	0x40021000
 800212c:	48000800 	.word	0x48000800

08002130 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002134:	e7fe      	b.n	8002134 <NMI_Handler+0x4>

08002136 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800213a:	e7fe      	b.n	800213a <HardFault_Handler+0x4>

0800213c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002140:	e7fe      	b.n	8002140 <MemManage_Handler+0x4>

08002142 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002142:	b480      	push	{r7}
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002146:	e7fe      	b.n	8002146 <BusFault_Handler+0x4>

08002148 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800214c:	e7fe      	b.n	800214c <UsageFault_Handler+0x4>

0800214e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800214e:	b480      	push	{r7}
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800216e:	bf00      	nop
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800217c:	f000 f954 	bl	8002428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002180:	bf00      	nop
 8002182:	bd80      	pop	{r7, pc}

08002184 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8002188:	4802      	ldr	r0, [pc, #8]	; (8002194 <DMA1_Channel3_IRQHandler+0x10>)
 800218a:	f001 fb9f 	bl	80038cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200009bc 	.word	0x200009bc

08002198 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800219c:	4802      	ldr	r0, [pc, #8]	; (80021a8 <TIM2_IRQHandler+0x10>)
 800219e:	f004 f934 	bl	800640a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000a54 	.word	0x20000a54

080021ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <USART1_IRQHandler+0x10>)
 80021b2:	f004 fde3 	bl	8006d7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000b38 	.word	0x20000b38

080021c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80021c4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80021c8:	f001 fe16 	bl	8003df8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
	return 1;
 80021d4:	2301      	movs	r3, #1
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <_kill>:

int _kill(int pid, int sig)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021ea:	f006 ffc3 	bl	8009174 <__errno>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2216      	movs	r2, #22
 80021f2:	601a      	str	r2, [r3, #0]
	return -1;
 80021f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <_exit>:

void _exit (int status)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ffe7 	bl	80021e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002212:	e7fe      	b.n	8002212 <_exit+0x12>

08002214 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	e00a      	b.n	800223c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002226:	f3af 8000 	nop.w
 800222a:	4601      	mov	r1, r0
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	60ba      	str	r2, [r7, #8]
 8002232:	b2ca      	uxtb	r2, r1
 8002234:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	3301      	adds	r3, #1
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	429a      	cmp	r2, r3
 8002242:	dbf0      	blt.n	8002226 <_read+0x12>
	}

return len;
 8002244:	687b      	ldr	r3, [r7, #4]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <_close>:
	}
	return len;
}

int _close(int file)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
	return -1;
 8002256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800225a:	4618      	mov	r0, r3
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr

08002266 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002266:	b480      	push	{r7}
 8002268:	b083      	sub	sp, #12
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
 800226e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002276:	605a      	str	r2, [r3, #4]
	return 0;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <_isatty>:

int _isatty(int file)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
	return 1;
 800228e:	2301      	movs	r3, #1
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
	return 0;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3714      	adds	r7, #20
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
	...

080022b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022c0:	4a14      	ldr	r2, [pc, #80]	; (8002314 <_sbrk+0x5c>)
 80022c2:	4b15      	ldr	r3, [pc, #84]	; (8002318 <_sbrk+0x60>)
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022cc:	4b13      	ldr	r3, [pc, #76]	; (800231c <_sbrk+0x64>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d102      	bne.n	80022da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022d4:	4b11      	ldr	r3, [pc, #68]	; (800231c <_sbrk+0x64>)
 80022d6:	4a12      	ldr	r2, [pc, #72]	; (8002320 <_sbrk+0x68>)
 80022d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <_sbrk+0x64>)
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4413      	add	r3, r2
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d207      	bcs.n	80022f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022e8:	f006 ff44 	bl	8009174 <__errno>
 80022ec:	4603      	mov	r3, r0
 80022ee:	220c      	movs	r2, #12
 80022f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022f2:	f04f 33ff 	mov.w	r3, #4294967295
 80022f6:	e009      	b.n	800230c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022f8:	4b08      	ldr	r3, [pc, #32]	; (800231c <_sbrk+0x64>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022fe:	4b07      	ldr	r3, [pc, #28]	; (800231c <_sbrk+0x64>)
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4413      	add	r3, r2
 8002306:	4a05      	ldr	r2, [pc, #20]	; (800231c <_sbrk+0x64>)
 8002308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800230a:	68fb      	ldr	r3, [r7, #12]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20004000 	.word	0x20004000
 8002318:	00000400 	.word	0x00000400
 800231c:	20000c1c 	.word	0x20000c1c
 8002320:	20000d70 	.word	0x20000d70

08002324 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002328:	4b06      	ldr	r3, [pc, #24]	; (8002344 <SystemInit+0x20>)
 800232a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800232e:	4a05      	ldr	r2, [pc, #20]	; (8002344 <SystemInit+0x20>)
 8002330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002334:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002348:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002380 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800234c:	f7ff ffea 	bl	8002324 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002350:	480c      	ldr	r0, [pc, #48]	; (8002384 <LoopForever+0x6>)
  ldr r1, =_edata
 8002352:	490d      	ldr	r1, [pc, #52]	; (8002388 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002354:	4a0d      	ldr	r2, [pc, #52]	; (800238c <LoopForever+0xe>)
  movs r3, #0
 8002356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002358:	e002      	b.n	8002360 <LoopCopyDataInit>

0800235a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800235a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800235c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800235e:	3304      	adds	r3, #4

08002360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002364:	d3f9      	bcc.n	800235a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002366:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002368:	4c0a      	ldr	r4, [pc, #40]	; (8002394 <LoopForever+0x16>)
  movs r3, #0
 800236a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800236c:	e001      	b.n	8002372 <LoopFillZerobss>

0800236e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800236e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002370:	3204      	adds	r2, #4

08002372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002374:	d3fb      	bcc.n	800236e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002376:	f006 ff03 	bl	8009180 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800237a:	f7ff f8a9 	bl	80014d0 <main>

0800237e <LoopForever>:

LoopForever:
    b LoopForever
 800237e:	e7fe      	b.n	800237e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002380:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002384:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002388:	20000934 	.word	0x20000934
  ldr r2, =_sidata
 800238c:	0800b9c4 	.word	0x0800b9c4
  ldr r2, =_sbss
 8002390:	20000934 	.word	0x20000934
  ldr r4, =_ebss
 8002394:	20000d70 	.word	0x20000d70

08002398 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002398:	e7fe      	b.n	8002398 <ADC1_IRQHandler>
	...

0800239c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <HAL_Init+0x28>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a07      	ldr	r2, [pc, #28]	; (80023c4 <HAL_Init+0x28>)
 80023a6:	f043 0310 	orr.w	r3, r3, #16
 80023aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f000 fffd 	bl	80033ac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023b2:	200f      	movs	r0, #15
 80023b4:	f000 f808 	bl	80023c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b8:	f7ff fcec 	bl	8001d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40022000 	.word	0x40022000

080023c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d0:	4b12      	ldr	r3, [pc, #72]	; (800241c <HAL_InitTick+0x54>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_InitTick+0x58>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023de:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e6:	4618      	mov	r0, r3
 80023e8:	f001 f815 	bl	8003416 <HAL_SYSTICK_Config>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e00e      	b.n	8002414 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b0f      	cmp	r3, #15
 80023fa:	d80a      	bhi.n	8002412 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023fc:	2200      	movs	r2, #0
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	f000 ffdd 	bl	80033c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002408:	4a06      	ldr	r2, [pc, #24]	; (8002424 <HAL_InitTick+0x5c>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	e000      	b.n	8002414 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
}
 8002414:	4618      	mov	r0, r3
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20000760 	.word	0x20000760
 8002420:	20000768 	.word	0x20000768
 8002424:	20000764 	.word	0x20000764

08002428 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800242c:	4b06      	ldr	r3, [pc, #24]	; (8002448 <HAL_IncTick+0x20>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	461a      	mov	r2, r3
 8002432:	4b06      	ldr	r3, [pc, #24]	; (800244c <HAL_IncTick+0x24>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4413      	add	r3, r2
 8002438:	4a04      	ldr	r2, [pc, #16]	; (800244c <HAL_IncTick+0x24>)
 800243a:	6013      	str	r3, [r2, #0]
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	20000768 	.word	0x20000768
 800244c:	20000c20 	.word	0x20000c20

08002450 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  return uwTick;  
 8002454:	4b03      	ldr	r3, [pc, #12]	; (8002464 <HAL_GetTick+0x14>)
 8002456:	681b      	ldr	r3, [r3, #0]
}
 8002458:	4618      	mov	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	20000c20 	.word	0x20000c20

08002468 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002470:	f7ff ffee 	bl	8002450 <HAL_GetTick>
 8002474:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002480:	d005      	beq.n	800248e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <HAL_Delay+0x44>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	461a      	mov	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4413      	add	r3, r2
 800248c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800248e:	bf00      	nop
 8002490:	f7ff ffde 	bl	8002450 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	429a      	cmp	r2, r3
 800249e:	d8f7      	bhi.n	8002490 <HAL_Delay+0x28>
  {
  }
}
 80024a0:	bf00      	nop
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000768 	.word	0x20000768

080024b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b09a      	sub	sp, #104	; 0x68
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80024c2:	2300      	movs	r3, #0
 80024c4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e169      	b.n	80027a4 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	f003 0310 	and.w	r3, r3, #16
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d176      	bne.n	80025d0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d152      	bne.n	8002590 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7ff fc69 	bl	8001ddc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d13b      	bne.n	8002590 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 fe11 	bl	8003140 <ADC_Disable>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	f003 0310 	and.w	r3, r3, #16
 800252c:	2b00      	cmp	r3, #0
 800252e:	d12f      	bne.n	8002590 <HAL_ADC_Init+0xe0>
 8002530:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002534:	2b00      	cmp	r3, #0
 8002536:	d12b      	bne.n	8002590 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002540:	f023 0302 	bic.w	r3, r3, #2
 8002544:	f043 0202 	orr.w	r2, r3, #2
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800255a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800256a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800256c:	4b8f      	ldr	r3, [pc, #572]	; (80027ac <HAL_ADC_Init+0x2fc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a8f      	ldr	r2, [pc, #572]	; (80027b0 <HAL_ADC_Init+0x300>)
 8002572:	fba2 2303 	umull	r2, r3, r2, r3
 8002576:	0c9a      	lsrs	r2, r3, #18
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002582:	e002      	b.n	800258a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	3b01      	subs	r3, #1
 8002588:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1f9      	bne.n	8002584 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d007      	beq.n	80025ae <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025ac:	d110      	bne.n	80025d0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	f023 0312 	bic.w	r3, r3, #18
 80025b6:	f043 0210 	orr.w	r2, r3, #16
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	f043 0201 	orr.w	r2, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f003 0310 	and.w	r3, r3, #16
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f040 80d6 	bne.w	800278a <HAL_ADC_Init+0x2da>
 80025de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	f040 80d1 	bne.w	800278a <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f040 80c9 	bne.w	800278a <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002600:	f043 0202 	orr.w	r2, r3, #2
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002608:	4b6a      	ldr	r3, [pc, #424]	; (80027b4 <HAL_ADC_Init+0x304>)
 800260a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	2b01      	cmp	r3, #1
 800261c:	d108      	bne.n	8002630 <HAL_ADC_Init+0x180>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_ADC_Init+0x180>
 800262c:	2301      	movs	r3, #1
 800262e:	e000      	b.n	8002632 <HAL_ADC_Init+0x182>
 8002630:	2300      	movs	r3, #0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d11c      	bne.n	8002670 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002636:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002638:	2b00      	cmp	r3, #0
 800263a:	d010      	beq.n	800265e <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_ADC_Init+0x1a8>
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <HAL_ADC_Init+0x1a8>
 8002654:	2301      	movs	r3, #1
 8002656:	e000      	b.n	800265a <HAL_ADC_Init+0x1aa>
 8002658:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800265a:	2b00      	cmp	r3, #0
 800265c:	d108      	bne.n	8002670 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800265e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	431a      	orrs	r2, r3
 800266c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800266e:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	7e5b      	ldrb	r3, [r3, #25]
 8002674:	035b      	lsls	r3, r3, #13
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800267a:	2a01      	cmp	r2, #1
 800267c:	d002      	beq.n	8002684 <HAL_ADC_Init+0x1d4>
 800267e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002682:	e000      	b.n	8002686 <HAL_ADC_Init+0x1d6>
 8002684:	2200      	movs	r2, #0
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	4313      	orrs	r3, r2
 8002694:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002696:	4313      	orrs	r3, r2
 8002698:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d11b      	bne.n	80026dc <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	7e5b      	ldrb	r3, [r3, #25]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d109      	bne.n	80026c0 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	3b01      	subs	r3, #1
 80026b2:	045a      	lsls	r2, r3, #17
 80026b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026bc:	663b      	str	r3, [r7, #96]	; 0x60
 80026be:	e00d      	b.n	80026dc <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80026c8:	f043 0220 	orr.w	r2, r3, #32
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d4:	f043 0201 	orr.w	r2, r3, #1
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d007      	beq.n	80026f4 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ec:	4313      	orrs	r3, r2
 80026ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026f0:	4313      	orrs	r3, r2
 80026f2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d114      	bne.n	800272c <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002710:	f023 0302 	bic.w	r3, r3, #2
 8002714:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	7e1b      	ldrb	r3, [r3, #24]
 800271a:	039a      	lsls	r2, r3, #14
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	4313      	orrs	r3, r2
 8002726:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002728:	4313      	orrs	r3, r2
 800272a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	4b21      	ldr	r3, [pc, #132]	; (80027b8 <HAL_ADC_Init+0x308>)
 8002734:	4013      	ands	r3, r2
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6812      	ldr	r2, [r2, #0]
 800273a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800273c:	430b      	orrs	r3, r1
 800273e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d10c      	bne.n	8002762 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	f023 010f 	bic.w	r1, r3, #15
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	1e5a      	subs	r2, r3, #1
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	631a      	str	r2, [r3, #48]	; 0x30
 8002760:	e007      	b.n	8002772 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 020f 	bic.w	r2, r2, #15
 8002770:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277c:	f023 0303 	bic.w	r3, r3, #3
 8002780:	f043 0201 	orr.w	r2, r3, #1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	641a      	str	r2, [r3, #64]	; 0x40
 8002788:	e00a      	b.n	80027a0 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	f023 0312 	bic.w	r3, r3, #18
 8002792:	f043 0210 	orr.w	r2, r3, #16
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800279a:	2301      	movs	r3, #1
 800279c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80027a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3768      	adds	r7, #104	; 0x68
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20000760 	.word	0x20000760
 80027b0:	431bde83 	.word	0x431bde83
 80027b4:	50000300 	.word	0x50000300
 80027b8:	fff0c007 	.word	0xfff0c007

080027bc <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d158      	bne.n	8002888 <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d101      	bne.n	80027e4 <HAL_ADC_Start+0x28>
 80027e0:	2302      	movs	r3, #2
 80027e2:	e054      	b.n	800288e <HAL_ADC_Start+0xd2>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 fc43 	bl	8003078 <ADC_Enable>
 80027f2:	4603      	mov	r3, r0
 80027f4:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d140      	bne.n	800287e <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002804:	f023 0301 	bic.w	r3, r3, #1
 8002808:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	641a      	str	r2, [r3, #64]	; 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d007      	beq.n	800283a <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002832:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	641a      	str	r2, [r3, #64]	; 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002846:	d106      	bne.n	8002856 <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284c:	f023 0206 	bic.w	r2, r3, #6
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	645a      	str	r2, [r3, #68]	; 0x44
 8002854:	e002      	b.n	800285c <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	221c      	movs	r2, #28
 800286a:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0204 	orr.w	r2, r2, #4
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	e006      	b.n	800288c <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002886:	e001      	b.n	800288c <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002888:	2302      	movs	r3, #2
 800288a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800288c:	7bfb      	ldrb	r3, [r7, #15]
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	2b08      	cmp	r3, #8
 80028ac:	d102      	bne.n	80028b4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80028ae:	2308      	movs	r3, #8
 80028b0:	617b      	str	r3, [r7, #20]
 80028b2:	e02e      	b.n	8002912 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028b4:	4b56      	ldr	r3, [pc, #344]	; (8002a10 <HAL_ADC_PollForConversion+0x178>)
 80028b6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 031f 	and.w	r3, r3, #31
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d112      	bne.n	80028ea <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d11d      	bne.n	800290e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f043 0220 	orr.w	r2, r3, #32
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e08d      	b.n	8002a06 <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00b      	beq.n	800290e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f043 0220 	orr.w	r2, r3, #32
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e07b      	b.n	8002a06 <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800290e:	230c      	movs	r3, #12
 8002910:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800291a:	f7ff fd99 	bl	8002450 <HAL_GetTick>
 800291e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002920:	e021      	b.n	8002966 <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002928:	d01d      	beq.n	8002966 <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d007      	beq.n	8002940 <HAL_ADC_PollForConversion+0xa8>
 8002930:	f7ff fd8e 	bl	8002450 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	429a      	cmp	r2, r3
 800293e:	d212      	bcs.n	8002966 <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	4013      	ands	r3, r2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d10b      	bne.n	8002966 <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	f043 0204 	orr.w	r2, r3, #4
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e04f      	b.n	8002a06 <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	4013      	ands	r3, r2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0d6      	beq.n	8002922 <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800298a:	2b00      	cmp	r3, #0
 800298c:	d131      	bne.n	80029f2 <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002994:	2b00      	cmp	r3, #0
 8002996:	d12c      	bne.n	80029f2 <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d125      	bne.n	80029f2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 0304 	and.w	r3, r3, #4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d112      	bne.n	80029da <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d112      	bne.n	80029f2 <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d0:	f043 0201 	orr.w	r2, r3, #1
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	641a      	str	r2, [r3, #64]	; 0x40
 80029d8:	e00b      	b.n	80029f2 <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f043 0220 	orr.w	r2, r3, #32
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ea:	f043 0201 	orr.w	r2, r3, #1
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d103      	bne.n	8002a04 <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	697a      	ldr	r2, [r7, #20]
 8002a02:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	50000300 	.word	0x50000300

08002a14 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d101      	bne.n	8002a4a <HAL_ADCEx_Calibration_Start+0x1c>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e05f      	b.n	8002b0a <HAL_ADCEx_Calibration_Start+0xdc>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 fb74 	bl	8003140 <ADC_Disable>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a5c:	7bfb      	ldrb	r3, [r7, #15]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d14e      	bne.n	8002b00 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002a76:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d107      	bne.n	8002a8e <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a8c:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002a9c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002a9e:	f7ff fcd7 	bl	8002450 <HAL_GetTick>
 8002aa2:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002aa4:	e01c      	b.n	8002ae0 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002aa6:	f7ff fcd3 	bl	8002450 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b0a      	cmp	r3, #10
 8002ab2:	d915      	bls.n	8002ae0 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002abe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ac2:	d10d      	bne.n	8002ae0 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	f023 0312 	bic.w	r3, r3, #18
 8002acc:	f043 0210 	orr.w	r2, r3, #16
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e014      	b.n	8002b0a <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002aea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002aee:	d0da      	beq.n	8002aa6 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f023 0303 	bic.w	r3, r3, #3
 8002af8:	f043 0201 	orr.w	r2, r3, #1
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b09b      	sub	sp, #108	; 0x6c
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d101      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x22>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e295      	b.n	8003062 <HAL_ADC_ConfigChannel+0x54e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f040 8279 	bne.w	8003040 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b04      	cmp	r3, #4
 8002b54:	d81c      	bhi.n	8002b90 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	461a      	mov	r2, r3
 8002b6a:	231f      	movs	r3, #31
 8002b6c:	4093      	lsls	r3, r2
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	4019      	ands	r1, r3
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	6818      	ldr	r0, [r3, #0]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	4413      	add	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	fa00 f203 	lsl.w	r2, r0, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	631a      	str	r2, [r3, #48]	; 0x30
 8002b8e:	e063      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b09      	cmp	r3, #9
 8002b96:	d81e      	bhi.n	8002bd6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	4413      	add	r3, r2
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	3b1e      	subs	r3, #30
 8002bac:	221f      	movs	r2, #31
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	4019      	ands	r1, r3
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	4413      	add	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	3b1e      	subs	r3, #30
 8002bc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	635a      	str	r2, [r3, #52]	; 0x34
 8002bd4:	e040      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b0e      	cmp	r3, #14
 8002bdc:	d81e      	bhi.n	8002c1c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	4613      	mov	r3, r2
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	3b3c      	subs	r3, #60	; 0x3c
 8002bf2:	221f      	movs	r2, #31
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	4019      	ands	r1, r3
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	4613      	mov	r3, r2
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	4413      	add	r3, r2
 8002c0a:	005b      	lsls	r3, r3, #1
 8002c0c:	3b3c      	subs	r3, #60	; 0x3c
 8002c0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	639a      	str	r2, [r3, #56]	; 0x38
 8002c1a:	e01d      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	3b5a      	subs	r3, #90	; 0x5a
 8002c30:	221f      	movs	r2, #31
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	4019      	ands	r1, r3
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6818      	ldr	r0, [r3, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	4613      	mov	r3, r2
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	4413      	add	r3, r2
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	3b5a      	subs	r3, #90	; 0x5a
 8002c4c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f040 80e5 	bne.w	8002e32 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b09      	cmp	r3, #9
 8002c6e:	d91c      	bls.n	8002caa <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6999      	ldr	r1, [r3, #24]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4413      	add	r3, r2
 8002c80:	3b1e      	subs	r3, #30
 8002c82:	2207      	movs	r2, #7
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	4019      	ands	r1, r3
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	6898      	ldr	r0, [r3, #8]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4613      	mov	r3, r2
 8002c96:	005b      	lsls	r3, r3, #1
 8002c98:	4413      	add	r3, r2
 8002c9a:	3b1e      	subs	r3, #30
 8002c9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	619a      	str	r2, [r3, #24]
 8002ca8:	e019      	b.n	8002cde <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6959      	ldr	r1, [r3, #20]
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	4413      	add	r3, r2
 8002cba:	2207      	movs	r2, #7
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	4019      	ands	r1, r3
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	6898      	ldr	r0, [r3, #8]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	4413      	add	r3, r2
 8002cd2:	fa00 f203 	lsl.w	r2, r0, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	08db      	lsrs	r3, r3, #3
 8002cea:	f003 0303 	and.w	r3, r3, #3
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d84f      	bhi.n	8002da0 <HAL_ADC_ConfigChannel+0x28c>
 8002d00:	a201      	add	r2, pc, #4	; (adr r2, 8002d08 <HAL_ADC_ConfigChannel+0x1f4>)
 8002d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d06:	bf00      	nop
 8002d08:	08002d19 	.word	0x08002d19
 8002d0c:	08002d3b 	.word	0x08002d3b
 8002d10:	08002d5d 	.word	0x08002d5d
 8002d14:	08002d7f 	.word	0x08002d7f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d1e:	4b97      	ldr	r3, [pc, #604]	; (8002f7c <HAL_ADC_ConfigChannel+0x468>)
 8002d20:	4013      	ands	r3, r2
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	0691      	lsls	r1, r2, #26
 8002d28:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d36:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d38:	e07b      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002d40:	4b8e      	ldr	r3, [pc, #568]	; (8002f7c <HAL_ADC_ConfigChannel+0x468>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	0691      	lsls	r1, r2, #26
 8002d4a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d58:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d5a:	e06a      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002d62:	4b86      	ldr	r3, [pc, #536]	; (8002f7c <HAL_ADC_ConfigChannel+0x468>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	6812      	ldr	r2, [r2, #0]
 8002d6a:	0691      	lsls	r1, r2, #26
 8002d6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	431a      	orrs	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d7a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d7c:	e059      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d84:	4b7d      	ldr	r3, [pc, #500]	; (8002f7c <HAL_ADC_ConfigChannel+0x468>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	0691      	lsls	r1, r2, #26
 8002d8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d90:	430a      	orrs	r2, r1
 8002d92:	431a      	orrs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d9c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d9e:	e048      	b.n	8002e32 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002da6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	069b      	lsls	r3, r3, #26
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d107      	bne.n	8002dc4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002dc2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002dca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	069b      	lsls	r3, r3, #26
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d107      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002de6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	069b      	lsls	r3, r3, #26
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d107      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e0a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	069b      	lsls	r3, r3, #26
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d107      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e2e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002e30:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d108      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x33e>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x33e>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x340>
 8002e52:	2300      	movs	r3, #0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f040 80fe 	bne.w	8003056 <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d00f      	beq.n	8002e82 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43da      	mvns	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	400a      	ands	r2, r1
 8002e7c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002e80:	e049      	b.n	8002f16 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	409a      	lsls	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b09      	cmp	r3, #9
 8002ea2:	d91c      	bls.n	8002ede <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6999      	ldr	r1, [r3, #24]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4413      	add	r3, r2
 8002eb4:	3b1b      	subs	r3, #27
 8002eb6:	2207      	movs	r2, #7
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	4019      	ands	r1, r3
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	6898      	ldr	r0, [r3, #8]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	4413      	add	r3, r2
 8002ece:	3b1b      	subs	r3, #27
 8002ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	619a      	str	r2, [r3, #24]
 8002edc:	e01b      	b.n	8002f16 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6959      	ldr	r1, [r3, #20]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	1c5a      	adds	r2, r3, #1
 8002eea:	4613      	mov	r3, r2
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	4413      	add	r3, r2
 8002ef0:	2207      	movs	r2, #7
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	4019      	ands	r1, r3
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	6898      	ldr	r0, [r3, #8]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	4613      	mov	r3, r2
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	4413      	add	r3, r2
 8002f0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f16:	4b1a      	ldr	r3, [pc, #104]	; (8002f80 <HAL_ADC_ConfigChannel+0x46c>)
 8002f18:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b10      	cmp	r3, #16
 8002f20:	d105      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d014      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f32:	2b11      	cmp	r3, #17
 8002f34:	d105      	bne.n	8002f42 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002f36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00a      	beq.n	8002f58 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002f46:	2b12      	cmp	r3, #18
 8002f48:	f040 8085 	bne.w	8003056 <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002f4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d17e      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d10c      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x470>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d105      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x470>
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e004      	b.n	8002f86 <HAL_ADC_ConfigChannel+0x472>
 8002f7c:	83fff000 	.word	0x83fff000
 8002f80:	50000300 	.word	0x50000300
 8002f84:	2300      	movs	r3, #0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d150      	bne.n	800302c <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002f8a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d010      	beq.n	8002fb2 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f003 0303 	and.w	r3, r3, #3
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d107      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x498>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d101      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x498>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_ADC_ConfigChannel+0x49a>
 8002fac:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d13c      	bne.n	800302c <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2b10      	cmp	r3, #16
 8002fb8:	d11d      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x4e2>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fc2:	d118      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002fc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002fcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fce:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fd0:	4b27      	ldr	r3, [pc, #156]	; (8003070 <HAL_ADC_ConfigChannel+0x55c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a27      	ldr	r2, [pc, #156]	; (8003074 <HAL_ADC_ConfigChannel+0x560>)
 8002fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fda:	0c9a      	lsrs	r2, r3, #18
 8002fdc:	4613      	mov	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002fe6:	e002      	b.n	8002fee <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1f9      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ff4:	e02e      	b.n	8003054 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b11      	cmp	r3, #17
 8002ffc:	d10b      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x502>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003006:	d106      	bne.n	8003016 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003008:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003010:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003012:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003014:	e01e      	b.n	8003054 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b12      	cmp	r3, #18
 800301c:	d11a      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800301e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003026:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003028:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800302a:	e013      	b.n	8003054 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	f043 0220 	orr.w	r2, r3, #32
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800303e:	e00a      	b.n	8003056 <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003044:	f043 0220 	orr.w	r2, r3, #32
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003052:	e000      	b.n	8003056 <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003054:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800305e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003062:	4618      	mov	r0, r3
 8003064:	376c      	adds	r7, #108	; 0x6c
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	20000760 	.word	0x20000760
 8003074:	431bde83 	.word	0x431bde83

08003078 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	2b01      	cmp	r3, #1
 8003090:	d108      	bne.n	80030a4 <ADC_Enable+0x2c>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <ADC_Enable+0x2c>
 80030a0:	2301      	movs	r3, #1
 80030a2:	e000      	b.n	80030a6 <ADC_Enable+0x2e>
 80030a4:	2300      	movs	r3, #0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d143      	bne.n	8003132 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	4b22      	ldr	r3, [pc, #136]	; (800313c <ADC_Enable+0xc4>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00d      	beq.n	80030d4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030bc:	f043 0210 	orr.w	r2, r3, #16
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c8:	f043 0201 	orr.w	r2, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e02f      	b.n	8003134 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80030e4:	f7ff f9b4 	bl	8002450 <HAL_GetTick>
 80030e8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030ea:	e01b      	b.n	8003124 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030ec:	f7ff f9b0 	bl	8002450 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d914      	bls.n	8003124 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b01      	cmp	r3, #1
 8003106:	d00d      	beq.n	8003124 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	f043 0210 	orr.w	r2, r3, #16
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003118:	f043 0201 	orr.w	r2, r3, #1
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e007      	b.n	8003134 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b01      	cmp	r3, #1
 8003130:	d1dc      	bne.n	80030ec <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	3710      	adds	r7, #16
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	8000003f 	.word	0x8000003f

08003140 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003148:	2300      	movs	r3, #0
 800314a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	2b01      	cmp	r3, #1
 8003158:	d108      	bne.n	800316c <ADC_Disable+0x2c>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <ADC_Disable+0x2c>
 8003168:	2301      	movs	r3, #1
 800316a:	e000      	b.n	800316e <ADC_Disable+0x2e>
 800316c:	2300      	movs	r3, #0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d047      	beq.n	8003202 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 030d 	and.w	r3, r3, #13
 800317c:	2b01      	cmp	r3, #1
 800317e:	d10f      	bne.n	80031a0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0202 	orr.w	r2, r2, #2
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	2203      	movs	r2, #3
 8003196:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003198:	f7ff f95a 	bl	8002450 <HAL_GetTick>
 800319c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800319e:	e029      	b.n	80031f4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	f043 0210 	orr.w	r2, r3, #16
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b0:	f043 0201 	orr.w	r2, r3, #1
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e023      	b.n	8003204 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031bc:	f7ff f948 	bl	8002450 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d914      	bls.n	80031f4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d10d      	bne.n	80031f4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031dc:	f043 0210 	orr.w	r2, r3, #16
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e8:	f043 0201 	orr.w	r2, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e007      	b.n	8003204 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d0dc      	beq.n	80031bc <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800321c:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003228:	4013      	ands	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800323c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323e:	4a04      	ldr	r2, [pc, #16]	; (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	60d3      	str	r3, [r2, #12]
}
 8003244:	bf00      	nop
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003258:	4b04      	ldr	r3, [pc, #16]	; (800326c <__NVIC_GetPriorityGrouping+0x18>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0a1b      	lsrs	r3, r3, #8
 800325e:	f003 0307 	and.w	r3, r3, #7
}
 8003262:	4618      	mov	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db0b      	blt.n	800329a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	4907      	ldr	r1, [pc, #28]	; (80032a8 <__NVIC_EnableIRQ+0x38>)
 800328a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	2001      	movs	r0, #1
 8003292:	fa00 f202 	lsl.w	r2, r0, r2
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	e000e100 	.word	0xe000e100

080032ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	6039      	str	r1, [r7, #0]
 80032b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	db0a      	blt.n	80032d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	490c      	ldr	r1, [pc, #48]	; (80032f8 <__NVIC_SetPriority+0x4c>)
 80032c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ca:	0112      	lsls	r2, r2, #4
 80032cc:	b2d2      	uxtb	r2, r2
 80032ce:	440b      	add	r3, r1
 80032d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d4:	e00a      	b.n	80032ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	4908      	ldr	r1, [pc, #32]	; (80032fc <__NVIC_SetPriority+0x50>)
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	3b04      	subs	r3, #4
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	440b      	add	r3, r1
 80032ea:	761a      	strb	r2, [r3, #24]
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	e000e100 	.word	0xe000e100
 80032fc:	e000ed00 	.word	0xe000ed00

08003300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003300:	b480      	push	{r7}
 8003302:	b089      	sub	sp, #36	; 0x24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f1c3 0307 	rsb	r3, r3, #7
 800331a:	2b04      	cmp	r3, #4
 800331c:	bf28      	it	cs
 800331e:	2304      	movcs	r3, #4
 8003320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	3304      	adds	r3, #4
 8003326:	2b06      	cmp	r3, #6
 8003328:	d902      	bls.n	8003330 <NVIC_EncodePriority+0x30>
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3b03      	subs	r3, #3
 800332e:	e000      	b.n	8003332 <NVIC_EncodePriority+0x32>
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003334:	f04f 32ff 	mov.w	r2, #4294967295
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43da      	mvns	r2, r3
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	401a      	ands	r2, r3
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003348:	f04f 31ff 	mov.w	r1, #4294967295
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	fa01 f303 	lsl.w	r3, r1, r3
 8003352:	43d9      	mvns	r1, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003358:	4313      	orrs	r3, r2
         );
}
 800335a:	4618      	mov	r0, r3
 800335c:	3724      	adds	r7, #36	; 0x24
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
	...

08003368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3b01      	subs	r3, #1
 8003374:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003378:	d301      	bcc.n	800337e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800337a:	2301      	movs	r3, #1
 800337c:	e00f      	b.n	800339e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800337e:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <SysTick_Config+0x40>)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3b01      	subs	r3, #1
 8003384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003386:	210f      	movs	r1, #15
 8003388:	f04f 30ff 	mov.w	r0, #4294967295
 800338c:	f7ff ff8e 	bl	80032ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003390:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <SysTick_Config+0x40>)
 8003392:	2200      	movs	r2, #0
 8003394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003396:	4b04      	ldr	r3, [pc, #16]	; (80033a8 <SysTick_Config+0x40>)
 8003398:	2207      	movs	r2, #7
 800339a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	e000e010 	.word	0xe000e010

080033ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7ff ff29 	bl	800320c <__NVIC_SetPriorityGrouping>
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b086      	sub	sp, #24
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	4603      	mov	r3, r0
 80033ca:	60b9      	str	r1, [r7, #8]
 80033cc:	607a      	str	r2, [r7, #4]
 80033ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033d0:	2300      	movs	r3, #0
 80033d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033d4:	f7ff ff3e 	bl	8003254 <__NVIC_GetPriorityGrouping>
 80033d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	68b9      	ldr	r1, [r7, #8]
 80033de:	6978      	ldr	r0, [r7, #20]
 80033e0:	f7ff ff8e 	bl	8003300 <NVIC_EncodePriority>
 80033e4:	4602      	mov	r2, r0
 80033e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ea:	4611      	mov	r1, r2
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff ff5d 	bl	80032ac <__NVIC_SetPriority>
}
 80033f2:	bf00      	nop
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b082      	sub	sp, #8
 80033fe:	af00      	add	r7, sp, #0
 8003400:	4603      	mov	r3, r0
 8003402:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003408:	4618      	mov	r0, r3
 800340a:	f7ff ff31 	bl	8003270 <__NVIC_EnableIRQ>
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b082      	sub	sp, #8
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f7ff ffa2 	bl	8003368 <SysTick_Config>
 8003424:	4603      	mov	r3, r0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b082      	sub	sp, #8
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d101      	bne.n	8003440 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e014      	b.n	800346a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	791b      	ldrb	r3, [r3, #4]
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d105      	bne.n	8003456 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f7fe fcff 	bl	8001e54 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2202      	movs	r2, #2
 800345a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
	...

080034b0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
 80034bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	795b      	ldrb	r3, [r3, #5]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_DAC_Start_DMA+0x1e>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e053      	b.n	8003576 <HAL_DAC_Start_DMA+0xc6>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2201      	movs	r2, #1
 80034d2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2202      	movs	r2, #2
 80034d8:	711a      	strb	r2, [r3, #4]
    
  /* Set the DMA transfer complete callback for channel1 */
  hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	4a28      	ldr	r2, [pc, #160]	; (8003580 <HAL_DAC_Start_DMA+0xd0>)
 80034e0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set the DMA half transfer complete callback for channel1 */
  hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	4a27      	ldr	r2, [pc, #156]	; (8003584 <HAL_DAC_Start_DMA+0xd4>)
 80034e8:	62da      	str	r2, [r3, #44]	; 0x2c
    
  /* Set the DMA error callback for channel1 */
  hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	4a26      	ldr	r2, [pc, #152]	; (8003588 <HAL_DAC_Start_DMA+0xd8>)
 80034f0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Enable the selected DAC channel1 DMA request */
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003500:	601a      	str	r2, [r3, #0]
    
  /* Case of use of channel 1U */
  switch(Alignment)
 8003502:	6a3b      	ldr	r3, [r7, #32]
 8003504:	2b08      	cmp	r3, #8
 8003506:	d013      	beq.n	8003530 <HAL_DAC_Start_DMA+0x80>
 8003508:	6a3b      	ldr	r3, [r7, #32]
 800350a:	2b08      	cmp	r3, #8
 800350c:	d815      	bhi.n	800353a <HAL_DAC_Start_DMA+0x8a>
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d003      	beq.n	800351c <HAL_DAC_Start_DMA+0x6c>
 8003514:	6a3b      	ldr	r3, [r7, #32]
 8003516:	2b04      	cmp	r3, #4
 8003518:	d005      	beq.n	8003526 <HAL_DAC_Start_DMA+0x76>
    case DAC_ALIGN_8B_R:
      /* Get DHR8R1 address */
      tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
      break;
    default:
      break;
 800351a:	e00e      	b.n	800353a <HAL_DAC_Start_DMA+0x8a>
      tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	3308      	adds	r3, #8
 8003522:	617b      	str	r3, [r7, #20]
      break;
 8003524:	e00a      	b.n	800353c <HAL_DAC_Start_DMA+0x8c>
      tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	330c      	adds	r3, #12
 800352c:	617b      	str	r3, [r7, #20]
      break;
 800352e:	e005      	b.n	800353c <HAL_DAC_Start_DMA+0x8c>
      tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3310      	adds	r3, #16
 8003536:	617b      	str	r3, [r7, #20]
      break;
 8003538:	e000      	b.n	800353c <HAL_DAC_Start_DMA+0x8c>
      break;
 800353a:	bf00      	nop
  }
  
  /* Enable the DMA Channel */
  /* Enable the DAC DMA underrun interrupt */
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800354a:	601a      	str	r2, [r3, #0]

  /* Enable the DMA Channel */
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6898      	ldr	r0, [r3, #8]
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	697a      	ldr	r2, [r7, #20]
 8003556:	f000 f8e3 	bl	8003720 <HAL_DMA_Start_IT>
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel); 
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6819      	ldr	r1, [r3, #0]
 8003566:	2201      	movs	r2, #1
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	409a      	lsls	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	430a      	orrs	r2, r1
 8003572:	601a      	str	r2, [r3, #0]
 
  /* Return function status */
  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	08003627 	.word	0x08003627
 8003584:	08003649 	.word	0x08003649
 8003588:	08003665 	.word	0x08003665

0800358c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	2300      	movs	r3, #0
 800359e:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	795b      	ldrb	r3, [r3, #5]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <HAL_DAC_ConfigChannel+0x20>
 80035a8:	2302      	movs	r3, #2
 80035aa:	e036      	b.n	800361a <HAL_DAC_ConfigChannel+0x8e>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2201      	movs	r2, #1
 80035b0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2202      	movs	r2, #2
 80035b6:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80035c0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	4013      	ands	r3, r2
 80035d0:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6819      	ldr	r1, [r3, #0]
 80035fa:	22c0      	movs	r2, #192	; 0xc0
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43da      	mvns	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	400a      	ands	r2, r1
 800360a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2201      	movs	r2, #1
 8003610:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2200      	movs	r2, #0
 8003616:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	371c      	adds	r7, #28
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b084      	sub	sp, #16
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f7ff ff1c 	bl	8003472 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2201      	movs	r2, #1
 800363e:	711a      	strb	r2, [r3, #4]
}
 8003640:	bf00      	nop
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f7ff ff15 	bl	8003486 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	f043 0204 	orr.w	r2, r3, #4
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f7ff ff0b 	bl	800349a <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2201      	movs	r2, #1
 8003688:	711a      	strb	r2, [r3, #4]
}
 800368a:	bf00      	nop
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003692:	b580      	push	{r7, lr}
 8003694:	b084      	sub	sp, #16
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e037      	b.n	8003718 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80036be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80036c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80036cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f9b8 	bl	8003a70 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}  
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800372e:	2300      	movs	r3, #0
 8003730:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_DMA_Start_IT+0x20>
 800373c:	2302      	movs	r3, #2
 800373e:	e04a      	b.n	80037d6 <HAL_DMA_Start_IT+0xb6>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800374e:	2b01      	cmp	r3, #1
 8003750:	d13a      	bne.n	80037c8 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2202      	movs	r2, #2
 8003756:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	68b9      	ldr	r1, [r7, #8]
 8003776:	68f8      	ldr	r0, [r7, #12]
 8003778:	f000 f94b 	bl	8003a12 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003780:	2b00      	cmp	r3, #0
 8003782:	d008      	beq.n	8003796 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 020e 	orr.w	r2, r2, #14
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	e00f      	b.n	80037b6 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f042 020a 	orr.w	r2, r2, #10
 80037a4:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f022 0204 	bic.w	r2, r2, #4
 80037b4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f042 0201 	orr.w	r2, r2, #1
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	e005      	b.n	80037d4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80037d0:	2302      	movs	r3, #2
 80037d2:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80037d4:	7dfb      	ldrb	r3, [r7, #23]
} 
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d008      	beq.n	8003802 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2204      	movs	r2, #4
 80037f4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e020      	b.n	8003844 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 020e 	bic.w	r2, r2, #14
 8003810:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0201 	bic.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800382a:	2101      	movs	r1, #1
 800382c:	fa01 f202 	lsl.w	r2, r1, r2
 8003830:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003862:	2b02      	cmp	r3, #2
 8003864:	d005      	beq.n	8003872 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2204      	movs	r2, #4
 800386a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	73fb      	strb	r3, [r7, #15]
 8003870:	e027      	b.n	80038c2 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 020e 	bic.w	r2, r2, #14
 8003880:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0201 	bic.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389a:	2101      	movs	r1, #1
 800389c:	fa01 f202 	lsl.w	r2, r1, r2
 80038a0:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d003      	beq.n	80038c2 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	4798      	blx	r3
    } 
  }
  return status;
 80038c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e8:	2204      	movs	r2, #4
 80038ea:	409a      	lsls	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4013      	ands	r3, r2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d024      	beq.n	800393e <HAL_DMA_IRQHandler+0x72>
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d01f      	beq.n	800393e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d107      	bne.n	800391c <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0204 	bic.w	r2, r2, #4
 800391a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003924:	2104      	movs	r1, #4
 8003926:	fa01 f202 	lsl.w	r2, r1, r2
 800392a:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003930:	2b00      	cmp	r3, #0
 8003932:	d06a      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800393c:	e065      	b.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	2202      	movs	r2, #2
 8003944:	409a      	lsls	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4013      	ands	r3, r2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d02c      	beq.n	80039a8 <HAL_DMA_IRQHandler+0xdc>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d027      	beq.n	80039a8 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10b      	bne.n	800397e <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 020a 	bic.w	r2, r2, #10
 8003974:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003986:	2102      	movs	r1, #2
 8003988:	fa01 f202 	lsl.w	r2, r1, r2
 800398c:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	2b00      	cmp	r3, #0
 800399c:	d035      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80039a6:	e030      	b.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ac:	2208      	movs	r2, #8
 80039ae:	409a      	lsls	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4013      	ands	r3, r2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d028      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d023      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 020e 	bic.w	r2, r2, #14
 80039d0:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039da:	2101      	movs	r1, #1
 80039dc:	fa01 f202 	lsl.w	r2, r1, r2
 80039e0:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d004      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	4798      	blx	r3
    }
  }
}  
 8003a08:	e7ff      	b.n	8003a0a <HAL_DMA_IRQHandler+0x13e>
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b085      	sub	sp, #20
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	607a      	str	r2, [r7, #4]
 8003a1e:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a28:	2101      	movs	r1, #1
 8003a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a2e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b10      	cmp	r3, #16
 8003a3e:	d108      	bne.n	8003a52 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a50:	e007      	b.n	8003a62 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	60da      	str	r2, [r3, #12]
}
 8003a62:	bf00      	nop
 8003a64:	3714      	adds	r7, #20
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
	...

08003a70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4b09      	ldr	r3, [pc, #36]	; (8003aa4 <DMA_CalcBaseAndBitshift+0x34>)
 8003a80:	4413      	add	r3, r2
 8003a82:	4a09      	ldr	r2, [pc, #36]	; (8003aa8 <DMA_CalcBaseAndBitshift+0x38>)
 8003a84:	fba2 2303 	umull	r2, r3, r2, r3
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	009a      	lsls	r2, r3, #2
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a06      	ldr	r2, [pc, #24]	; (8003aac <DMA_CalcBaseAndBitshift+0x3c>)
 8003a94:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	bffdfff8 	.word	0xbffdfff8
 8003aa8:	cccccccd 	.word	0xcccccccd
 8003aac:	40020000 	.word	0x40020000

08003ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b087      	sub	sp, #28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003abe:	e14e      	b.n	8003d5e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8003acc:	4013      	ands	r3, r2
 8003ace:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 8140 	beq.w	8003d58 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d005      	beq.n	8003af0 <HAL_GPIO_Init+0x40>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f003 0303 	and.w	r3, r3, #3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d130      	bne.n	8003b52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	2203      	movs	r2, #3
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	43db      	mvns	r3, r3
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4013      	ands	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b26:	2201      	movs	r2, #1
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4013      	ands	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	091b      	lsrs	r3, r3, #4
 8003b3c:	f003 0201 	and.w	r2, r3, #1
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	fa02 f303 	lsl.w	r3, r2, r3
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f003 0303 	and.w	r3, r3, #3
 8003b5a:	2b03      	cmp	r3, #3
 8003b5c:	d017      	beq.n	8003b8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	2203      	movs	r2, #3
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d123      	bne.n	8003be2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	08da      	lsrs	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3208      	adds	r2, #8
 8003ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	220f      	movs	r2, #15
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	691a      	ldr	r2, [r3, #16]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	fa02 f303 	lsl.w	r3, r2, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	08da      	lsrs	r2, r3, #3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3208      	adds	r2, #8
 8003bdc:	6939      	ldr	r1, [r7, #16]
 8003bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	2203      	movs	r2, #3
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f003 0203 	and.w	r2, r3, #3
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 809a 	beq.w	8003d58 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c24:	4b55      	ldr	r3, [pc, #340]	; (8003d7c <HAL_GPIO_Init+0x2cc>)
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	4a54      	ldr	r2, [pc, #336]	; (8003d7c <HAL_GPIO_Init+0x2cc>)
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	6193      	str	r3, [r2, #24]
 8003c30:	4b52      	ldr	r3, [pc, #328]	; (8003d7c <HAL_GPIO_Init+0x2cc>)
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c3c:	4a50      	ldr	r2, [pc, #320]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	089b      	lsrs	r3, r3, #2
 8003c42:	3302      	adds	r3, #2
 8003c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	f003 0303 	and.w	r3, r3, #3
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	220f      	movs	r2, #15
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c66:	d013      	beq.n	8003c90 <HAL_GPIO_Init+0x1e0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a46      	ldr	r2, [pc, #280]	; (8003d84 <HAL_GPIO_Init+0x2d4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00d      	beq.n	8003c8c <HAL_GPIO_Init+0x1dc>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a45      	ldr	r2, [pc, #276]	; (8003d88 <HAL_GPIO_Init+0x2d8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d007      	beq.n	8003c88 <HAL_GPIO_Init+0x1d8>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a44      	ldr	r2, [pc, #272]	; (8003d8c <HAL_GPIO_Init+0x2dc>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d101      	bne.n	8003c84 <HAL_GPIO_Init+0x1d4>
 8003c80:	2303      	movs	r3, #3
 8003c82:	e006      	b.n	8003c92 <HAL_GPIO_Init+0x1e2>
 8003c84:	2305      	movs	r3, #5
 8003c86:	e004      	b.n	8003c92 <HAL_GPIO_Init+0x1e2>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e002      	b.n	8003c92 <HAL_GPIO_Init+0x1e2>
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e000      	b.n	8003c92 <HAL_GPIO_Init+0x1e2>
 8003c90:	2300      	movs	r3, #0
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	f002 0203 	and.w	r2, r2, #3
 8003c98:	0092      	lsls	r2, r2, #2
 8003c9a:	4093      	lsls	r3, r2
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ca2:	4937      	ldr	r1, [pc, #220]	; (8003d80 <HAL_GPIO_Init+0x2d0>)
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	089b      	lsrs	r3, r3, #2
 8003ca8:	3302      	adds	r3, #2
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cb0:	4b37      	ldr	r3, [pc, #220]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d003      	beq.n	8003cd4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003cd4:	4a2e      	ldr	r2, [pc, #184]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cda:	4b2d      	ldr	r3, [pc, #180]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003cfe:	4a24      	ldr	r2, [pc, #144]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d04:	4b22      	ldr	r3, [pc, #136]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003d28:	4a19      	ldr	r2, [pc, #100]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d2e:	4b18      	ldr	r3, [pc, #96]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	43db      	mvns	r3, r3
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003d52:	4a0f      	ldr	r2, [pc, #60]	; (8003d90 <HAL_GPIO_Init+0x2e0>)
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	fa22 f303 	lsr.w	r3, r2, r3
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f47f aea9 	bne.w	8003ac0 <HAL_GPIO_Init+0x10>
  }
}
 8003d6e:	bf00      	nop
 8003d70:	bf00      	nop
 8003d72:	371c      	adds	r7, #28
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	40010000 	.word	0x40010000
 8003d84:	48000400 	.word	0x48000400
 8003d88:	48000800 	.word	0x48000800
 8003d8c:	48000c00 	.word	0x48000c00
 8003d90:	40010400 	.word	0x40010400

08003d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	807b      	strh	r3, [r7, #2]
 8003da0:	4613      	mov	r3, r2
 8003da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003da4:	787b      	ldrb	r3, [r7, #1]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003daa:	887a      	ldrh	r2, [r7, #2]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003db0:	e002      	b.n	8003db8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003db2:	887a      	ldrh	r2, [r7, #2]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003dd6:	887a      	ldrh	r2, [r7, #2]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	041a      	lsls	r2, r3, #16
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	43d9      	mvns	r1, r3
 8003de2:	887b      	ldrh	r3, [r7, #2]
 8003de4:	400b      	ands	r3, r1
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	619a      	str	r2, [r3, #24]
}
 8003dec:	bf00      	nop
 8003dee:	3714      	adds	r7, #20
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e02:	4b08      	ldr	r3, [pc, #32]	; (8003e24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e04:	695a      	ldr	r2, [r3, #20]
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d006      	beq.n	8003e1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e0e:	4a05      	ldr	r2, [pc, #20]	; (8003e24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e10:	88fb      	ldrh	r3, [r7, #6]
 8003e12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e14:	88fb      	ldrh	r3, [r7, #6]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f000 f806 	bl	8003e28 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40010400 	.word	0x40010400

08003e28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e081      	b.n	8003f54 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d106      	bne.n	8003e6a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7fe f869 	bl	8001f3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2224      	movs	r2, #36	; 0x24
 8003e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0201 	bic.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e8e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689a      	ldr	r2, [r3, #8]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e9e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d107      	bne.n	8003eb8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003eb4:	609a      	str	r2, [r3, #8]
 8003eb6:	e006      	b.n	8003ec6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689a      	ldr	r2, [r3, #8]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003ec4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d104      	bne.n	8003ed8 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ed6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6812      	ldr	r2, [r2, #0]
 8003ee2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ee6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eea:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003efa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691a      	ldr	r2, [r3, #16]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	69d9      	ldr	r1, [r3, #28]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a1a      	ldr	r2, [r3, #32]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f042 0201 	orr.w	r2, r2, #1
 8003f34:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3708      	adds	r7, #8
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b088      	sub	sp, #32
 8003f60:	af02      	add	r7, sp, #8
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	607a      	str	r2, [r7, #4]
 8003f66:	461a      	mov	r2, r3
 8003f68:	460b      	mov	r3, r1
 8003f6a:	817b      	strh	r3, [r7, #10]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	2b20      	cmp	r3, #32
 8003f7a:	f040 80da 	bne.w	8004132 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d101      	bne.n	8003f8c <HAL_I2C_Master_Transmit+0x30>
 8003f88:	2302      	movs	r3, #2
 8003f8a:	e0d3      	b.n	8004134 <HAL_I2C_Master_Transmit+0x1d8>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f94:	f7fe fa5c 	bl	8002450 <HAL_GetTick>
 8003f98:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	9300      	str	r3, [sp, #0]
 8003f9e:	2319      	movs	r3, #25
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 fa5e 	bl	8004468 <I2C_WaitOnFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e0be      	b.n	8004134 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2221      	movs	r2, #33	; 0x21
 8003fba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2210      	movs	r2, #16
 8003fc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	893a      	ldrh	r2, [r7, #8]
 8003fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2bff      	cmp	r3, #255	; 0xff
 8003fe6:	d90e      	bls.n	8004006 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	22ff      	movs	r2, #255	; 0xff
 8003fec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	8979      	ldrh	r1, [r7, #10]
 8003ff6:	4b51      	ldr	r3, [pc, #324]	; (800413c <HAL_I2C_Master_Transmit+0x1e0>)
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 fbec 	bl	80047dc <I2C_TransferConfig>
 8004004:	e06c      	b.n	80040e0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400a:	b29a      	uxth	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004014:	b2da      	uxtb	r2, r3
 8004016:	8979      	ldrh	r1, [r7, #10]
 8004018:	4b48      	ldr	r3, [pc, #288]	; (800413c <HAL_I2C_Master_Transmit+0x1e0>)
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 fbdb 	bl	80047dc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004026:	e05b      	b.n	80040e0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	6a39      	ldr	r1, [r7, #32]
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 fa6a 	bl	8004506 <I2C_WaitOnTXISFlagUntilTimeout>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d001      	beq.n	800403c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e07b      	b.n	8004134 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004040:	781a      	ldrb	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004056:	b29b      	uxth	r3, r3
 8004058:	3b01      	subs	r3, #1
 800405a:	b29a      	uxth	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004064:	3b01      	subs	r3, #1
 8004066:	b29a      	uxth	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d034      	beq.n	80040e0 <HAL_I2C_Master_Transmit+0x184>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800407a:	2b00      	cmp	r3, #0
 800407c:	d130      	bne.n	80040e0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	2200      	movs	r2, #0
 8004086:	2180      	movs	r1, #128	; 0x80
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f9ed 	bl	8004468 <I2C_WaitOnFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e04d      	b.n	8004134 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800409c:	b29b      	uxth	r3, r3
 800409e:	2bff      	cmp	r3, #255	; 0xff
 80040a0:	d90e      	bls.n	80040c0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	22ff      	movs	r2, #255	; 0xff
 80040a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	8979      	ldrh	r1, [r7, #10]
 80040b0:	2300      	movs	r3, #0
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 fb8f 	bl	80047dc <I2C_TransferConfig>
 80040be:	e00f      	b.n	80040e0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ce:	b2da      	uxtb	r2, r3
 80040d0:	8979      	ldrh	r1, [r7, #10]
 80040d2:	2300      	movs	r3, #0
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	f000 fb7e 	bl	80047dc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d19e      	bne.n	8004028 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	6a39      	ldr	r1, [r7, #32]
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 fa50 	bl	8004594 <I2C_WaitOnSTOPFlagUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e01a      	b.n	8004134 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2220      	movs	r2, #32
 8004104:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6859      	ldr	r1, [r3, #4]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	4b0b      	ldr	r3, [pc, #44]	; (8004140 <HAL_I2C_Master_Transmit+0x1e4>)
 8004112:	400b      	ands	r3, r1
 8004114:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2220      	movs	r2, #32
 800411a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800412e:	2300      	movs	r3, #0
 8004130:	e000      	b.n	8004134 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004132:	2302      	movs	r3, #2
  }
}
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	80002000 	.word	0x80002000
 8004140:	fe00e800 	.word	0xfe00e800

08004144 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af02      	add	r7, sp, #8
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	4608      	mov	r0, r1
 800414e:	4611      	mov	r1, r2
 8004150:	461a      	mov	r2, r3
 8004152:	4603      	mov	r3, r0
 8004154:	817b      	strh	r3, [r7, #10]
 8004156:	460b      	mov	r3, r1
 8004158:	813b      	strh	r3, [r7, #8]
 800415a:	4613      	mov	r3, r2
 800415c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b20      	cmp	r3, #32
 8004168:	f040 80fd 	bne.w	8004366 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d002      	beq.n	8004178 <HAL_I2C_Mem_Read+0x34>
 8004172:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004174:	2b00      	cmp	r3, #0
 8004176:	d105      	bne.n	8004184 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800417e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0f1      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800418a:	2b01      	cmp	r3, #1
 800418c:	d101      	bne.n	8004192 <HAL_I2C_Mem_Read+0x4e>
 800418e:	2302      	movs	r3, #2
 8004190:	e0ea      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800419a:	f7fe f959 	bl	8002450 <HAL_GetTick>
 800419e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	2319      	movs	r3, #25
 80041a6:	2201      	movs	r2, #1
 80041a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f000 f95b 	bl	8004468 <I2C_WaitOnFlagUntilTimeout>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d001      	beq.n	80041bc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0d5      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2222      	movs	r2, #34	; 0x22
 80041c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2240      	movs	r2, #64	; 0x40
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a3a      	ldr	r2, [r7, #32]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80041dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041e4:	88f8      	ldrh	r0, [r7, #6]
 80041e6:	893a      	ldrh	r2, [r7, #8]
 80041e8:	8979      	ldrh	r1, [r7, #10]
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4603      	mov	r3, r0
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f8bf 	bl	8004378 <I2C_RequestMemoryRead>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d005      	beq.n	800420c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0ad      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004210:	b29b      	uxth	r3, r3
 8004212:	2bff      	cmp	r3, #255	; 0xff
 8004214:	d90e      	bls.n	8004234 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	22ff      	movs	r2, #255	; 0xff
 800421a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004220:	b2da      	uxtb	r2, r3
 8004222:	8979      	ldrh	r1, [r7, #10]
 8004224:	4b52      	ldr	r3, [pc, #328]	; (8004370 <HAL_I2C_Mem_Read+0x22c>)
 8004226:	9300      	str	r3, [sp, #0]
 8004228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 fad5 	bl	80047dc <I2C_TransferConfig>
 8004232:	e00f      	b.n	8004254 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004242:	b2da      	uxtb	r2, r3
 8004244:	8979      	ldrh	r1, [r7, #10]
 8004246:	4b4a      	ldr	r3, [pc, #296]	; (8004370 <HAL_I2C_Mem_Read+0x22c>)
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 fac4 	bl	80047dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425a:	2200      	movs	r2, #0
 800425c:	2104      	movs	r1, #4
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f902 	bl	8004468 <I2C_WaitOnFlagUntilTimeout>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e07c      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	b2d2      	uxtb	r2, r2
 800427a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004280:	1c5a      	adds	r2, r3, #1
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800428a:	3b01      	subs	r3, #1
 800428c:	b29a      	uxth	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004296:	b29b      	uxth	r3, r3
 8004298:	3b01      	subs	r3, #1
 800429a:	b29a      	uxth	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d034      	beq.n	8004314 <HAL_I2C_Mem_Read+0x1d0>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d130      	bne.n	8004314 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b8:	2200      	movs	r2, #0
 80042ba:	2180      	movs	r1, #128	; 0x80
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 f8d3 	bl	8004468 <I2C_WaitOnFlagUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e04d      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2bff      	cmp	r3, #255	; 0xff
 80042d4:	d90e      	bls.n	80042f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	22ff      	movs	r2, #255	; 0xff
 80042da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e0:	b2da      	uxtb	r2, r3
 80042e2:	8979      	ldrh	r1, [r7, #10]
 80042e4:	2300      	movs	r3, #0
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f000 fa75 	bl	80047dc <I2C_TransferConfig>
 80042f2:	e00f      	b.n	8004314 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004302:	b2da      	uxtb	r2, r3
 8004304:	8979      	ldrh	r1, [r7, #10]
 8004306:	2300      	movs	r3, #0
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 fa64 	bl	80047dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d19a      	bne.n	8004254 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 f936 	bl	8004594 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e01a      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	2220      	movs	r2, #32
 8004338:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	6859      	ldr	r1, [r3, #4]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b0b      	ldr	r3, [pc, #44]	; (8004374 <HAL_I2C_Mem_Read+0x230>)
 8004346:	400b      	ands	r3, r1
 8004348:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2220      	movs	r2, #32
 800434e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	e000      	b.n	8004368 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004366:	2302      	movs	r3, #2
  }
}
 8004368:	4618      	mov	r0, r3
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	80002400 	.word	0x80002400
 8004374:	fe00e800 	.word	0xfe00e800

08004378 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	4608      	mov	r0, r1
 8004382:	4611      	mov	r1, r2
 8004384:	461a      	mov	r2, r3
 8004386:	4603      	mov	r3, r0
 8004388:	817b      	strh	r3, [r7, #10]
 800438a:	460b      	mov	r3, r1
 800438c:	813b      	strh	r3, [r7, #8]
 800438e:	4613      	mov	r3, r2
 8004390:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004392:	88fb      	ldrh	r3, [r7, #6]
 8004394:	b2da      	uxtb	r2, r3
 8004396:	8979      	ldrh	r1, [r7, #10]
 8004398:	4b20      	ldr	r3, [pc, #128]	; (800441c <I2C_RequestMemoryRead+0xa4>)
 800439a:	9300      	str	r3, [sp, #0]
 800439c:	2300      	movs	r3, #0
 800439e:	68f8      	ldr	r0, [r7, #12]
 80043a0:	f000 fa1c 	bl	80047dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043a4:	69fa      	ldr	r2, [r7, #28]
 80043a6:	69b9      	ldr	r1, [r7, #24]
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 f8ac 	bl	8004506 <I2C_WaitOnTXISFlagUntilTimeout>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d001      	beq.n	80043b8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e02c      	b.n	8004412 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80043b8:	88fb      	ldrh	r3, [r7, #6]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d105      	bne.n	80043ca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	629a      	str	r2, [r3, #40]	; 0x28
 80043c8:	e015      	b.n	80043f6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80043ca:	893b      	ldrh	r3, [r7, #8]
 80043cc:	0a1b      	lsrs	r3, r3, #8
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043d8:	69fa      	ldr	r2, [r7, #28]
 80043da:	69b9      	ldr	r1, [r7, #24]
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 f892 	bl	8004506 <I2C_WaitOnTXISFlagUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e012      	b.n	8004412 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043ec:	893b      	ldrh	r3, [r7, #8]
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2200      	movs	r2, #0
 80043fe:	2140      	movs	r1, #64	; 0x40
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f831 	bl	8004468 <I2C_WaitOnFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e000      	b.n	8004412 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	80002000 	.word	0x80002000

08004420 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b02      	cmp	r3, #2
 8004434:	d103      	bne.n	800443e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2200      	movs	r2, #0
 800443c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b01      	cmp	r3, #1
 800444a:	d007      	beq.n	800445c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	699a      	ldr	r2, [r3, #24]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f042 0201 	orr.w	r2, r2, #1
 800445a:	619a      	str	r2, [r3, #24]
  }
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	603b      	str	r3, [r7, #0]
 8004474:	4613      	mov	r3, r2
 8004476:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004478:	e031      	b.n	80044de <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004480:	d02d      	beq.n	80044de <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004482:	f7fd ffe5 	bl	8002450 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	429a      	cmp	r2, r3
 8004490:	d302      	bcc.n	8004498 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d122      	bne.n	80044de <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	699a      	ldr	r2, [r3, #24]
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	4013      	ands	r3, r2
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	bf0c      	ite	eq
 80044a8:	2301      	moveq	r3, #1
 80044aa:	2300      	movne	r3, #0
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	461a      	mov	r2, r3
 80044b0:	79fb      	ldrb	r3, [r7, #7]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d113      	bne.n	80044de <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ba:	f043 0220 	orr.w	r2, r3, #32
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2220      	movs	r2, #32
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e00f      	b.n	80044fe <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	699a      	ldr	r2, [r3, #24]
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	4013      	ands	r3, r2
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	bf0c      	ite	eq
 80044ee:	2301      	moveq	r3, #1
 80044f0:	2300      	movne	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d0be      	beq.n	800447a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004512:	e033      	b.n	800457c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	68b9      	ldr	r1, [r7, #8]
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 f87f 	bl	800461c <I2C_IsErrorOccurred>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e031      	b.n	800458c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452e:	d025      	beq.n	800457c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004530:	f7fd ff8e 	bl	8002450 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	429a      	cmp	r2, r3
 800453e:	d302      	bcc.n	8004546 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d11a      	bne.n	800457c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b02      	cmp	r3, #2
 8004552:	d013      	beq.n	800457c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004558:	f043 0220 	orr.w	r2, r3, #32
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2220      	movs	r2, #32
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e007      	b.n	800458c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b02      	cmp	r3, #2
 8004588:	d1c4      	bne.n	8004514 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3710      	adds	r7, #16
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	60b9      	str	r1, [r7, #8]
 800459e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045a0:	e02f      	b.n	8004602 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	68b9      	ldr	r1, [r7, #8]
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 f838 	bl	800461c <I2C_IsErrorOccurred>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e02d      	b.n	8004612 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045b6:	f7fd ff4b 	bl	8002450 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d302      	bcc.n	80045cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d11a      	bne.n	8004602 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	f003 0320 	and.w	r3, r3, #32
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d013      	beq.n	8004602 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045de:	f043 0220 	orr.w	r2, r3, #32
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e007      	b.n	8004612 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	f003 0320 	and.w	r3, r3, #32
 800460c:	2b20      	cmp	r3, #32
 800460e:	d1c8      	bne.n	80045a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b08a      	sub	sp, #40	; 0x28
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004628:	2300      	movs	r3, #0
 800462a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	f003 0310 	and.w	r3, r3, #16
 8004644:	2b00      	cmp	r3, #0
 8004646:	d068      	beq.n	800471a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2210      	movs	r2, #16
 800464e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004650:	e049      	b.n	80046e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004658:	d045      	beq.n	80046e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800465a:	f7fd fef9 	bl	8002450 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	429a      	cmp	r2, r3
 8004668:	d302      	bcc.n	8004670 <I2C_IsErrorOccurred+0x54>
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d13a      	bne.n	80046e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800467a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004682:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800468e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004692:	d121      	bne.n	80046d8 <I2C_IsErrorOccurred+0xbc>
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800469a:	d01d      	beq.n	80046d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800469c:	7cfb      	ldrb	r3, [r7, #19]
 800469e:	2b20      	cmp	r3, #32
 80046a0:	d01a      	beq.n	80046d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	685a      	ldr	r2, [r3, #4]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80046b2:	f7fd fecd 	bl	8002450 <HAL_GetTick>
 80046b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046b8:	e00e      	b.n	80046d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80046ba:	f7fd fec9 	bl	8002450 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b19      	cmp	r3, #25
 80046c6:	d907      	bls.n	80046d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80046c8:	6a3b      	ldr	r3, [r7, #32]
 80046ca:	f043 0320 	orr.w	r3, r3, #32
 80046ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80046d6:	e006      	b.n	80046e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	f003 0320 	and.w	r3, r3, #32
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	d1e9      	bne.n	80046ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	f003 0320 	and.w	r3, r3, #32
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d003      	beq.n	80046fc <I2C_IsErrorOccurred+0xe0>
 80046f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0aa      	beq.n	8004652 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004700:	2b00      	cmp	r3, #0
 8004702:	d103      	bne.n	800470c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2220      	movs	r2, #32
 800470a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800470c:	6a3b      	ldr	r3, [r7, #32]
 800470e:	f043 0304 	orr.w	r3, r3, #4
 8004712:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00b      	beq.n	8004744 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800472c:	6a3b      	ldr	r3, [r7, #32]
 800472e:	f043 0301 	orr.w	r3, r3, #1
 8004732:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f44f 7280 	mov.w	r2, #256	; 0x100
 800473c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00b      	beq.n	8004766 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800474e:	6a3b      	ldr	r3, [r7, #32]
 8004750:	f043 0308 	orr.w	r3, r3, #8
 8004754:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800475e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00b      	beq.n	8004788 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	f043 0302 	orr.w	r3, r3, #2
 8004776:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004780:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004788:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800478c:	2b00      	cmp	r3, #0
 800478e:	d01c      	beq.n	80047ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f7ff fe45 	bl	8004420 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	6859      	ldr	r1, [r3, #4]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4b0d      	ldr	r3, [pc, #52]	; (80047d8 <I2C_IsErrorOccurred+0x1bc>)
 80047a2:	400b      	ands	r3, r1
 80047a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047aa:	6a3b      	ldr	r3, [r7, #32]
 80047ac:	431a      	orrs	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80047ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3728      	adds	r7, #40	; 0x28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	fe00e800 	.word	0xfe00e800

080047dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	607b      	str	r3, [r7, #4]
 80047e6:	460b      	mov	r3, r1
 80047e8:	817b      	strh	r3, [r7, #10]
 80047ea:	4613      	mov	r3, r2
 80047ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047ee:	897b      	ldrh	r3, [r7, #10]
 80047f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047f4:	7a7b      	ldrb	r3, [r7, #9]
 80047f6:	041b      	lsls	r3, r3, #16
 80047f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	4313      	orrs	r3, r2
 8004806:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800480a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	0d5b      	lsrs	r3, r3, #21
 8004816:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800481a:	4b08      	ldr	r3, [pc, #32]	; (800483c <I2C_TransferConfig+0x60>)
 800481c:	430b      	orrs	r3, r1
 800481e:	43db      	mvns	r3, r3
 8004820:	ea02 0103 	and.w	r1, r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	430a      	orrs	r2, r1
 800482c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800482e:	bf00      	nop
 8004830:	371c      	adds	r7, #28
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	03ff63ff 	.word	0x03ff63ff

08004840 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b20      	cmp	r3, #32
 8004854:	d138      	bne.n	80048c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800485c:	2b01      	cmp	r3, #1
 800485e:	d101      	bne.n	8004864 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004860:	2302      	movs	r3, #2
 8004862:	e032      	b.n	80048ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2224      	movs	r2, #36	; 0x24
 8004870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0201 	bic.w	r2, r2, #1
 8004882:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004892:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6819      	ldr	r1, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	e000      	b.n	80048ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048c8:	2302      	movs	r3, #2
  }
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr

080048d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b085      	sub	sp, #20
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
 80048de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b20      	cmp	r3, #32
 80048ea:	d139      	bne.n	8004960 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d101      	bne.n	80048fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048f6:	2302      	movs	r3, #2
 80048f8:	e033      	b.n	8004962 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2224      	movs	r2, #36	; 0x24
 8004906:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 0201 	bic.w	r2, r2, #1
 8004918:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004928:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	021b      	lsls	r3, r3, #8
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	4313      	orrs	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f042 0201 	orr.w	r2, r2, #1
 800494a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800495c:	2300      	movs	r3, #0
 800495e:	e000      	b.n	8004962 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004960:	2302      	movs	r3, #2
  }
}
 8004962:	4618      	mov	r0, r3
 8004964:	3714      	adds	r7, #20
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
	...

08004970 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004978:	4b0b      	ldr	r3, [pc, #44]	; (80049a8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	4a0a      	ldr	r2, [pc, #40]	; (80049a8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800497e:	f043 0301 	orr.w	r3, r3, #1
 8004982:	6193      	str	r3, [r2, #24]
 8004984:	4b08      	ldr	r3, [pc, #32]	; (80049a8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8004986:	699b      	ldr	r3, [r3, #24]
 8004988:	f003 0301 	and.w	r3, r3, #1
 800498c:	60fb      	str	r3, [r7, #12]
 800498e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8004990:	4b06      	ldr	r3, [pc, #24]	; (80049ac <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	4905      	ldr	r1, [pc, #20]	; (80049ac <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4313      	orrs	r3, r2
 800499a:	600b      	str	r3, [r1, #0]
}
 800499c:	bf00      	nop
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr
 80049a8:	40021000 	.word	0x40021000
 80049ac:	40010000 	.word	0x40010000

080049b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049c0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d102      	bne.n	80049d6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	f001 b823 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 817d 	beq.w	8004ce6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80049ec:	4bbc      	ldr	r3, [pc, #752]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f003 030c 	and.w	r3, r3, #12
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d00c      	beq.n	8004a12 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049f8:	4bb9      	ldr	r3, [pc, #740]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f003 030c 	and.w	r3, r3, #12
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d15c      	bne.n	8004abe <HAL_RCC_OscConfig+0x10e>
 8004a04:	4bb6      	ldr	r3, [pc, #728]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a10:	d155      	bne.n	8004abe <HAL_RCC_OscConfig+0x10e>
 8004a12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a16:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004a1e:	fa93 f3a3 	rbit	r3, r3
 8004a22:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a26:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a2a:	fab3 f383 	clz	r3, r3
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d102      	bne.n	8004a44 <HAL_RCC_OscConfig+0x94>
 8004a3e:	4ba8      	ldr	r3, [pc, #672]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	e015      	b.n	8004a70 <HAL_RCC_OscConfig+0xc0>
 8004a44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a48:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004a50:	fa93 f3a3 	rbit	r3, r3
 8004a54:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004a58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a5c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004a60:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004a64:	fa93 f3a3 	rbit	r3, r3
 8004a68:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004a6c:	4b9c      	ldr	r3, [pc, #624]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004a74:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004a78:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004a7c:	fa92 f2a2 	rbit	r2, r2
 8004a80:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004a84:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004a88:	fab2 f282 	clz	r2, r2
 8004a8c:	b2d2      	uxtb	r2, r2
 8004a8e:	f042 0220 	orr.w	r2, r2, #32
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	f002 021f 	and.w	r2, r2, #31
 8004a98:	2101      	movs	r1, #1
 8004a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 811f 	beq.w	8004ce4 <HAL_RCC_OscConfig+0x334>
 8004aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f040 8116 	bne.w	8004ce4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	f000 bfaf 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ace:	d106      	bne.n	8004ade <HAL_RCC_OscConfig+0x12e>
 8004ad0:	4b83      	ldr	r3, [pc, #524]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a82      	ldr	r2, [pc, #520]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	e036      	b.n	8004b4c <HAL_RCC_OscConfig+0x19c>
 8004ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ae2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d10c      	bne.n	8004b08 <HAL_RCC_OscConfig+0x158>
 8004aee:	4b7c      	ldr	r3, [pc, #496]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a7b      	ldr	r2, [pc, #492]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004af4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004af8:	6013      	str	r3, [r2, #0]
 8004afa:	4b79      	ldr	r3, [pc, #484]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a78      	ldr	r2, [pc, #480]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	e021      	b.n	8004b4c <HAL_RCC_OscConfig+0x19c>
 8004b08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b18:	d10c      	bne.n	8004b34 <HAL_RCC_OscConfig+0x184>
 8004b1a:	4b71      	ldr	r3, [pc, #452]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a70      	ldr	r2, [pc, #448]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b24:	6013      	str	r3, [r2, #0]
 8004b26:	4b6e      	ldr	r3, [pc, #440]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a6d      	ldr	r2, [pc, #436]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b30:	6013      	str	r3, [r2, #0]
 8004b32:	e00b      	b.n	8004b4c <HAL_RCC_OscConfig+0x19c>
 8004b34:	4b6a      	ldr	r3, [pc, #424]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a69      	ldr	r2, [pc, #420]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b3e:	6013      	str	r3, [r2, #0]
 8004b40:	4b67      	ldr	r3, [pc, #412]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a66      	ldr	r2, [pc, #408]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b4a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b4c:	4b64      	ldr	r3, [pc, #400]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b50:	f023 020f 	bic.w	r2, r3, #15
 8004b54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b58:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	495f      	ldr	r1, [pc, #380]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d059      	beq.n	8004c2a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b76:	f7fd fc6b 	bl	8002450 <HAL_GetTick>
 8004b7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b7e:	e00a      	b.n	8004b96 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b80:	f7fd fc66 	bl	8002450 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b64      	cmp	r3, #100	; 0x64
 8004b8e:	d902      	bls.n	8004b96 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	f000 bf43 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
 8004b96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b9a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004ba2:	fa93 f3a3 	rbit	r3, r3
 8004ba6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004baa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bae:	fab3 f383 	clz	r3, r3
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	095b      	lsrs	r3, r3, #5
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	f043 0301 	orr.w	r3, r3, #1
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d102      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x218>
 8004bc2:	4b47      	ldr	r3, [pc, #284]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	e015      	b.n	8004bf4 <HAL_RCC_OscConfig+0x244>
 8004bc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004bcc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004bd4:	fa93 f3a3 	rbit	r3, r3
 8004bd8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004bdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004be0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004be4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004be8:	fa93 f3a3 	rbit	r3, r3
 8004bec:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004bf0:	4b3b      	ldr	r3, [pc, #236]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004bf8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004bfc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004c00:	fa92 f2a2 	rbit	r2, r2
 8004c04:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004c08:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004c0c:	fab2 f282 	clz	r2, r2
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	f042 0220 	orr.w	r2, r2, #32
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	f002 021f 	and.w	r2, r2, #31
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0ab      	beq.n	8004b80 <HAL_RCC_OscConfig+0x1d0>
 8004c28:	e05d      	b.n	8004ce6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c2a:	f7fd fc11 	bl	8002450 <HAL_GetTick>
 8004c2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c32:	e00a      	b.n	8004c4a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c34:	f7fd fc0c 	bl	8002450 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b64      	cmp	r3, #100	; 0x64
 8004c42:	d902      	bls.n	8004c4a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	f000 bee9 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
 8004c4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c4e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c52:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004c56:	fa93 f3a3 	rbit	r3, r3
 8004c5a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004c5e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c62:	fab3 f383 	clz	r3, r3
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	095b      	lsrs	r3, r3, #5
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	f043 0301 	orr.w	r3, r3, #1
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d102      	bne.n	8004c7c <HAL_RCC_OscConfig+0x2cc>
 8004c76:	4b1a      	ldr	r3, [pc, #104]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	e015      	b.n	8004ca8 <HAL_RCC_OscConfig+0x2f8>
 8004c7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c80:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c84:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c88:	fa93 f3a3 	rbit	r3, r3
 8004c8c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004c90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c94:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004c98:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004c9c:	fa93 f3a3 	rbit	r3, r3
 8004ca0:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004ca4:	4b0e      	ldr	r3, [pc, #56]	; (8004ce0 <HAL_RCC_OscConfig+0x330>)
 8004ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cac:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004cb0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004cb4:	fa92 f2a2 	rbit	r2, r2
 8004cb8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004cbc:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004cc0:	fab2 f282 	clz	r2, r2
 8004cc4:	b2d2      	uxtb	r2, r2
 8004cc6:	f042 0220 	orr.w	r2, r2, #32
 8004cca:	b2d2      	uxtb	r2, r2
 8004ccc:	f002 021f 	and.w	r2, r2, #31
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	fa01 f202 	lsl.w	r2, r1, r2
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1ab      	bne.n	8004c34 <HAL_RCC_OscConfig+0x284>
 8004cdc:	e003      	b.n	8004ce6 <HAL_RCC_OscConfig+0x336>
 8004cde:	bf00      	nop
 8004ce0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f000 817d 	beq.w	8004ff6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004cfc:	4ba6      	ldr	r3, [pc, #664]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f003 030c 	and.w	r3, r3, #12
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d00b      	beq.n	8004d20 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004d08:	4ba3      	ldr	r3, [pc, #652]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f003 030c 	and.w	r3, r3, #12
 8004d10:	2b08      	cmp	r3, #8
 8004d12:	d172      	bne.n	8004dfa <HAL_RCC_OscConfig+0x44a>
 8004d14:	4ba0      	ldr	r3, [pc, #640]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d16c      	bne.n	8004dfa <HAL_RCC_OscConfig+0x44a>
 8004d20:	2302      	movs	r3, #2
 8004d22:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d26:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004d2a:	fa93 f3a3 	rbit	r3, r3
 8004d2e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004d32:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d36:	fab3 f383 	clz	r3, r3
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	095b      	lsrs	r3, r3, #5
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	f043 0301 	orr.w	r3, r3, #1
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d102      	bne.n	8004d50 <HAL_RCC_OscConfig+0x3a0>
 8004d4a:	4b93      	ldr	r3, [pc, #588]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	e013      	b.n	8004d78 <HAL_RCC_OscConfig+0x3c8>
 8004d50:	2302      	movs	r3, #2
 8004d52:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d56:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004d5a:	fa93 f3a3 	rbit	r3, r3
 8004d5e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004d62:	2302      	movs	r3, #2
 8004d64:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004d68:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004d6c:	fa93 f3a3 	rbit	r3, r3
 8004d70:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004d74:	4b88      	ldr	r3, [pc, #544]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d78:	2202      	movs	r2, #2
 8004d7a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004d7e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004d82:	fa92 f2a2 	rbit	r2, r2
 8004d86:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004d8a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004d8e:	fab2 f282 	clz	r2, r2
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	f042 0220 	orr.w	r2, r2, #32
 8004d98:	b2d2      	uxtb	r2, r2
 8004d9a:	f002 021f 	and.w	r2, r2, #31
 8004d9e:	2101      	movs	r1, #1
 8004da0:	fa01 f202 	lsl.w	r2, r1, r2
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x410>
 8004daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d002      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	f000 be2e 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc0:	4b75      	ldr	r3, [pc, #468]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dcc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	21f8      	movs	r1, #248	; 0xf8
 8004dd6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dda:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004dde:	fa91 f1a1 	rbit	r1, r1
 8004de2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004de6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004dea:	fab1 f181 	clz	r1, r1
 8004dee:	b2c9      	uxtb	r1, r1
 8004df0:	408b      	lsls	r3, r1
 8004df2:	4969      	ldr	r1, [pc, #420]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df8:	e0fd      	b.n	8004ff6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	f000 8088 	beq.w	8004f1c <HAL_RCC_OscConfig+0x56c>
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004e1e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e22:	fab3 f383 	clz	r3, r3
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	461a      	mov	r2, r3
 8004e34:	2301      	movs	r3, #1
 8004e36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e38:	f7fd fb0a 	bl	8002450 <HAL_GetTick>
 8004e3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e40:	e00a      	b.n	8004e58 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e42:	f7fd fb05 	bl	8002450 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d902      	bls.n	8004e58 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	f000 bde2 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e5e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004e62:	fa93 f3a3 	rbit	r3, r3
 8004e66:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004e6a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e6e:	fab3 f383 	clz	r3, r3
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	095b      	lsrs	r3, r3, #5
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	f043 0301 	orr.w	r3, r3, #1
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d102      	bne.n	8004e88 <HAL_RCC_OscConfig+0x4d8>
 8004e82:	4b45      	ldr	r3, [pc, #276]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	e013      	b.n	8004eb0 <HAL_RCC_OscConfig+0x500>
 8004e88:	2302      	movs	r3, #2
 8004e8a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004e92:	fa93 f3a3 	rbit	r3, r3
 8004e96:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004ea0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004ea4:	fa93 f3a3 	rbit	r3, r3
 8004ea8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004eac:	4b3a      	ldr	r3, [pc, #232]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb0:	2202      	movs	r2, #2
 8004eb2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004eb6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004eba:	fa92 f2a2 	rbit	r2, r2
 8004ebe:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004ec2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004ec6:	fab2 f282 	clz	r2, r2
 8004eca:	b2d2      	uxtb	r2, r2
 8004ecc:	f042 0220 	orr.w	r2, r2, #32
 8004ed0:	b2d2      	uxtb	r2, r2
 8004ed2:	f002 021f 	and.w	r2, r2, #31
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8004edc:	4013      	ands	r3, r2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0af      	beq.n	8004e42 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee2:	4b2d      	ldr	r3, [pc, #180]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004eea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	21f8      	movs	r1, #248	; 0xf8
 8004ef8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004efc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004f00:	fa91 f1a1 	rbit	r1, r1
 8004f04:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004f08:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004f0c:	fab1 f181 	clz	r1, r1
 8004f10:	b2c9      	uxtb	r1, r1
 8004f12:	408b      	lsls	r3, r1
 8004f14:	4920      	ldr	r1, [pc, #128]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	600b      	str	r3, [r1, #0]
 8004f1a:	e06c      	b.n	8004ff6 <HAL_RCC_OscConfig+0x646>
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f22:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004f26:	fa93 f3a3 	rbit	r3, r3
 8004f2a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004f2e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f32:	fab3 f383 	clz	r3, r3
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f40:	009b      	lsls	r3, r3, #2
 8004f42:	461a      	mov	r2, r3
 8004f44:	2300      	movs	r3, #0
 8004f46:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fd fa82 	bl	8002450 <HAL_GetTick>
 8004f4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f50:	e00a      	b.n	8004f68 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f52:	f7fd fa7d 	bl	8002450 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d902      	bls.n	8004f68 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	f000 bd5a 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004f72:	fa93 f3a3 	rbit	r3, r3
 8004f76:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004f7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f7e:	fab3 f383 	clz	r3, r3
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	095b      	lsrs	r3, r3, #5
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	f043 0301 	orr.w	r3, r3, #1
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d104      	bne.n	8004f9c <HAL_RCC_OscConfig+0x5ec>
 8004f92:	4b01      	ldr	r3, [pc, #4]	; (8004f98 <HAL_RCC_OscConfig+0x5e8>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	e015      	b.n	8004fc4 <HAL_RCC_OscConfig+0x614>
 8004f98:	40021000 	.word	0x40021000
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004fa6:	fa93 f3a3 	rbit	r3, r3
 8004faa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004fae:	2302      	movs	r3, #2
 8004fb0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004fb4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004fb8:	fa93 f3a3 	rbit	r3, r3
 8004fbc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004fc0:	4bc8      	ldr	r3, [pc, #800]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004fca:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004fce:	fa92 f2a2 	rbit	r2, r2
 8004fd2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004fd6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004fda:	fab2 f282 	clz	r2, r2
 8004fde:	b2d2      	uxtb	r2, r2
 8004fe0:	f042 0220 	orr.w	r2, r2, #32
 8004fe4:	b2d2      	uxtb	r2, r2
 8004fe6:	f002 021f 	and.w	r2, r2, #31
 8004fea:	2101      	movs	r1, #1
 8004fec:	fa01 f202 	lsl.w	r2, r1, r2
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1ad      	bne.n	8004f52 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ff6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ffa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	f000 8110 	beq.w	800522c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800500c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005010:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d079      	beq.n	8005110 <HAL_RCC_OscConfig+0x760>
 800501c:	2301      	movs	r3, #1
 800501e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005022:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005026:	fa93 f3a3 	rbit	r3, r3
 800502a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800502e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005032:	fab3 f383 	clz	r3, r3
 8005036:	b2db      	uxtb	r3, r3
 8005038:	461a      	mov	r2, r3
 800503a:	4bab      	ldr	r3, [pc, #684]	; (80052e8 <HAL_RCC_OscConfig+0x938>)
 800503c:	4413      	add	r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	461a      	mov	r2, r3
 8005042:	2301      	movs	r3, #1
 8005044:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005046:	f7fd fa03 	bl	8002450 <HAL_GetTick>
 800504a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504e:	e00a      	b.n	8005066 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005050:	f7fd f9fe 	bl	8002450 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d902      	bls.n	8005066 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	f000 bcdb 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
 8005066:	2302      	movs	r3, #2
 8005068:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800506c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005070:	fa93 f3a3 	rbit	r3, r3
 8005074:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005080:	2202      	movs	r2, #2
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005088:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	fa93 f2a3 	rbit	r2, r3
 8005092:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005096:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80050a4:	2202      	movs	r2, #2
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	fa93 f2a3 	rbit	r2, r3
 80050b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80050be:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050c0:	4b88      	ldr	r3, [pc, #544]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 80050c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80050cc:	2102      	movs	r1, #2
 80050ce:	6019      	str	r1, [r3, #0]
 80050d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	fa93 f1a3 	rbit	r1, r3
 80050de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80050e6:	6019      	str	r1, [r3, #0]
  return result;
 80050e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ec:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	fab3 f383 	clz	r3, r3
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	f003 031f 	and.w	r3, r3, #31
 8005102:	2101      	movs	r1, #1
 8005104:	fa01 f303 	lsl.w	r3, r1, r3
 8005108:	4013      	ands	r3, r2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0a0      	beq.n	8005050 <HAL_RCC_OscConfig+0x6a0>
 800510e:	e08d      	b.n	800522c <HAL_RCC_OscConfig+0x87c>
 8005110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005114:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005118:	2201      	movs	r2, #1
 800511a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005120:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	fa93 f2a3 	rbit	r2, r3
 800512a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005132:	601a      	str	r2, [r3, #0]
  return result;
 8005134:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005138:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800513c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800513e:	fab3 f383 	clz	r3, r3
 8005142:	b2db      	uxtb	r3, r3
 8005144:	461a      	mov	r2, r3
 8005146:	4b68      	ldr	r3, [pc, #416]	; (80052e8 <HAL_RCC_OscConfig+0x938>)
 8005148:	4413      	add	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	461a      	mov	r2, r3
 800514e:	2300      	movs	r3, #0
 8005150:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005152:	f7fd f97d 	bl	8002450 <HAL_GetTick>
 8005156:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800515a:	e00a      	b.n	8005172 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800515c:	f7fd f978 	bl	8002450 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005166:	1ad3      	subs	r3, r2, r3
 8005168:	2b02      	cmp	r3, #2
 800516a:	d902      	bls.n	8005172 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	f000 bc55 	b.w	8005a1c <HAL_RCC_OscConfig+0x106c>
 8005172:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005176:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800517a:	2202      	movs	r2, #2
 800517c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005182:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	fa93 f2a3 	rbit	r2, r3
 800518c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005190:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800519a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800519e:	2202      	movs	r2, #2
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	fa93 f2a3 	rbit	r2, r3
 80051b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80051c2:	2202      	movs	r2, #2
 80051c4:	601a      	str	r2, [r3, #0]
 80051c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	fa93 f2a3 	rbit	r2, r3
 80051d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80051dc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051de:	4b41      	ldr	r3, [pc, #260]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 80051e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80051ea:	2102      	movs	r1, #2
 80051ec:	6019      	str	r1, [r3, #0]
 80051ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051f2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	fa93 f1a3 	rbit	r1, r3
 80051fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005200:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005204:	6019      	str	r1, [r3, #0]
  return result;
 8005206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800520a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	fab3 f383 	clz	r3, r3
 8005214:	b2db      	uxtb	r3, r3
 8005216:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800521a:	b2db      	uxtb	r3, r3
 800521c:	f003 031f 	and.w	r3, r3, #31
 8005220:	2101      	movs	r1, #1
 8005222:	fa01 f303 	lsl.w	r3, r1, r3
 8005226:	4013      	ands	r3, r2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d197      	bne.n	800515c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800522c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005230:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0304 	and.w	r3, r3, #4
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 81a1 	beq.w	8005584 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005242:	2300      	movs	r3, #0
 8005244:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005248:	4b26      	ldr	r3, [pc, #152]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d116      	bne.n	8005282 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005254:	4b23      	ldr	r3, [pc, #140]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	4a22      	ldr	r2, [pc, #136]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 800525a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800525e:	61d3      	str	r3, [r2, #28]
 8005260:	4b20      	ldr	r3, [pc, #128]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 8005262:	69db      	ldr	r3, [r3, #28]
 8005264:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800526c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005276:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800527a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800527c:	2301      	movs	r3, #1
 800527e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005282:	4b1a      	ldr	r3, [pc, #104]	; (80052ec <HAL_RCC_OscConfig+0x93c>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800528a:	2b00      	cmp	r3, #0
 800528c:	d11a      	bne.n	80052c4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800528e:	4b17      	ldr	r3, [pc, #92]	; (80052ec <HAL_RCC_OscConfig+0x93c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a16      	ldr	r2, [pc, #88]	; (80052ec <HAL_RCC_OscConfig+0x93c>)
 8005294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005298:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800529a:	f7fd f8d9 	bl	8002450 <HAL_GetTick>
 800529e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	e009      	b.n	80052b8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a4:	f7fd f8d4 	bl	8002450 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b64      	cmp	r3, #100	; 0x64
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e3b1      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b8:	4b0c      	ldr	r3, [pc, #48]	; (80052ec <HAL_RCC_OscConfig+0x93c>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0ef      	beq.n	80052a4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d10d      	bne.n	80052f0 <HAL_RCC_OscConfig+0x940>
 80052d4:	4b03      	ldr	r3, [pc, #12]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	4a02      	ldr	r2, [pc, #8]	; (80052e4 <HAL_RCC_OscConfig+0x934>)
 80052da:	f043 0301 	orr.w	r3, r3, #1
 80052de:	6213      	str	r3, [r2, #32]
 80052e0:	e03c      	b.n	800535c <HAL_RCC_OscConfig+0x9ac>
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	10908120 	.word	0x10908120
 80052ec:	40007000 	.word	0x40007000
 80052f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10c      	bne.n	800531a <HAL_RCC_OscConfig+0x96a>
 8005300:	4bc1      	ldr	r3, [pc, #772]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005302:	6a1b      	ldr	r3, [r3, #32]
 8005304:	4ac0      	ldr	r2, [pc, #768]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005306:	f023 0301 	bic.w	r3, r3, #1
 800530a:	6213      	str	r3, [r2, #32]
 800530c:	4bbe      	ldr	r3, [pc, #760]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	4abd      	ldr	r2, [pc, #756]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005312:	f023 0304 	bic.w	r3, r3, #4
 8005316:	6213      	str	r3, [r2, #32]
 8005318:	e020      	b.n	800535c <HAL_RCC_OscConfig+0x9ac>
 800531a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800531e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	2b05      	cmp	r3, #5
 8005328:	d10c      	bne.n	8005344 <HAL_RCC_OscConfig+0x994>
 800532a:	4bb7      	ldr	r3, [pc, #732]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	4ab6      	ldr	r2, [pc, #728]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005330:	f043 0304 	orr.w	r3, r3, #4
 8005334:	6213      	str	r3, [r2, #32]
 8005336:	4bb4      	ldr	r3, [pc, #720]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	4ab3      	ldr	r2, [pc, #716]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 800533c:	f043 0301 	orr.w	r3, r3, #1
 8005340:	6213      	str	r3, [r2, #32]
 8005342:	e00b      	b.n	800535c <HAL_RCC_OscConfig+0x9ac>
 8005344:	4bb0      	ldr	r3, [pc, #704]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	4aaf      	ldr	r2, [pc, #700]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 800534a:	f023 0301 	bic.w	r3, r3, #1
 800534e:	6213      	str	r3, [r2, #32]
 8005350:	4bad      	ldr	r3, [pc, #692]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	4aac      	ldr	r2, [pc, #688]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005356:	f023 0304 	bic.w	r3, r3, #4
 800535a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800535c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005360:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 8081 	beq.w	8005470 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800536e:	f7fd f86f 	bl	8002450 <HAL_GetTick>
 8005372:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005376:	e00b      	b.n	8005390 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005378:	f7fd f86a 	bl	8002450 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	f241 3288 	movw	r2, #5000	; 0x1388
 8005388:	4293      	cmp	r3, r2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e345      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
 8005390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005394:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005398:	2202      	movs	r2, #2
 800539a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800539c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053a0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	fa93 f2a3 	rbit	r2, r3
 80053aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ae:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80053bc:	2202      	movs	r2, #2
 80053be:	601a      	str	r2, [r3, #0]
 80053c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	fa93 f2a3 	rbit	r2, r3
 80053ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80053d6:	601a      	str	r2, [r3, #0]
  return result;
 80053d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053dc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80053e0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053e2:	fab3 f383 	clz	r3, r3
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	095b      	lsrs	r3, r3, #5
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	f043 0302 	orr.w	r3, r3, #2
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d102      	bne.n	80053fc <HAL_RCC_OscConfig+0xa4c>
 80053f6:	4b84      	ldr	r3, [pc, #528]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	e013      	b.n	8005424 <HAL_RCC_OscConfig+0xa74>
 80053fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005400:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005404:	2202      	movs	r2, #2
 8005406:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	fa93 f2a3 	rbit	r2, r3
 8005416:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800541a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	4b79      	ldr	r3, [pc, #484]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005424:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005428:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800542c:	2102      	movs	r1, #2
 800542e:	6011      	str	r1, [r2, #0]
 8005430:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005434:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005438:	6812      	ldr	r2, [r2, #0]
 800543a:	fa92 f1a2 	rbit	r1, r2
 800543e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005442:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005446:	6011      	str	r1, [r2, #0]
  return result;
 8005448:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800544c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005450:	6812      	ldr	r2, [r2, #0]
 8005452:	fab2 f282 	clz	r2, r2
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800545c:	b2d2      	uxtb	r2, r2
 800545e:	f002 021f 	and.w	r2, r2, #31
 8005462:	2101      	movs	r1, #1
 8005464:	fa01 f202 	lsl.w	r2, r1, r2
 8005468:	4013      	ands	r3, r2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d084      	beq.n	8005378 <HAL_RCC_OscConfig+0x9c8>
 800546e:	e07f      	b.n	8005570 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005470:	f7fc ffee 	bl	8002450 <HAL_GetTick>
 8005474:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005478:	e00b      	b.n	8005492 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800547a:	f7fc ffe9 	bl	8002450 <HAL_GetTick>
 800547e:	4602      	mov	r2, r0
 8005480:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	f241 3288 	movw	r2, #5000	; 0x1388
 800548a:	4293      	cmp	r3, r2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e2c4      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
 8005492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005496:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800549a:	2202      	movs	r2, #2
 800549c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800549e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	fa93 f2a3 	rbit	r2, r3
 80054ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80054b4:	601a      	str	r2, [r3, #0]
 80054b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ba:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80054be:	2202      	movs	r2, #2
 80054c0:	601a      	str	r2, [r3, #0]
 80054c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054c6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	fa93 f2a3 	rbit	r2, r3
 80054d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054d4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80054d8:	601a      	str	r2, [r3, #0]
  return result;
 80054da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054de:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80054e2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054e4:	fab3 f383 	clz	r3, r3
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	f043 0302 	orr.w	r3, r3, #2
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d102      	bne.n	80054fe <HAL_RCC_OscConfig+0xb4e>
 80054f8:	4b43      	ldr	r3, [pc, #268]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	e013      	b.n	8005526 <HAL_RCC_OscConfig+0xb76>
 80054fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005502:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005506:	2202      	movs	r2, #2
 8005508:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800550e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	fa93 f2a3 	rbit	r2, r3
 8005518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800551c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005520:	601a      	str	r2, [r3, #0]
 8005522:	4b39      	ldr	r3, [pc, #228]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800552a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800552e:	2102      	movs	r1, #2
 8005530:	6011      	str	r1, [r2, #0]
 8005532:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005536:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800553a:	6812      	ldr	r2, [r2, #0]
 800553c:	fa92 f1a2 	rbit	r1, r2
 8005540:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005544:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005548:	6011      	str	r1, [r2, #0]
  return result;
 800554a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800554e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005552:	6812      	ldr	r2, [r2, #0]
 8005554:	fab2 f282 	clz	r2, r2
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800555e:	b2d2      	uxtb	r2, r2
 8005560:	f002 021f 	and.w	r2, r2, #31
 8005564:	2101      	movs	r1, #1
 8005566:	fa01 f202 	lsl.w	r2, r1, r2
 800556a:	4013      	ands	r3, r2
 800556c:	2b00      	cmp	r3, #0
 800556e:	d184      	bne.n	800547a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005570:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005574:	2b01      	cmp	r3, #1
 8005576:	d105      	bne.n	8005584 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005578:	4b23      	ldr	r3, [pc, #140]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	4a22      	ldr	r2, [pc, #136]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 800557e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005582:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005588:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69db      	ldr	r3, [r3, #28]
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8242 	beq.w	8005a1a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005596:	4b1c      	ldr	r3, [pc, #112]	; (8005608 <HAL_RCC_OscConfig+0xc58>)
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f003 030c 	and.w	r3, r3, #12
 800559e:	2b08      	cmp	r3, #8
 80055a0:	f000 8213 	beq.w	80059ca <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	f040 8162 	bne.w	800587a <HAL_RCC_OscConfig+0xeca>
 80055b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ba:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80055be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80055c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055c8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	fa93 f2a3 	rbit	r2, r3
 80055d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80055da:	601a      	str	r2, [r3, #0]
  return result;
 80055dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055e0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80055e4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e6:	fab3 f383 	clz	r3, r3
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80055f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	461a      	mov	r2, r3
 80055f8:	2300      	movs	r3, #0
 80055fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055fc:	f7fc ff28 	bl	8002450 <HAL_GetTick>
 8005600:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005604:	e00c      	b.n	8005620 <HAL_RCC_OscConfig+0xc70>
 8005606:	bf00      	nop
 8005608:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800560c:	f7fc ff20 	bl	8002450 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b02      	cmp	r3, #2
 800561a:	d901      	bls.n	8005620 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e1fd      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
 8005620:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005624:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005628:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800562c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800562e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005632:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	fa93 f2a3 	rbit	r2, r3
 800563c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005640:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005644:	601a      	str	r2, [r3, #0]
  return result;
 8005646:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800564a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800564e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005650:	fab3 f383 	clz	r3, r3
 8005654:	b2db      	uxtb	r3, r3
 8005656:	095b      	lsrs	r3, r3, #5
 8005658:	b2db      	uxtb	r3, r3
 800565a:	f043 0301 	orr.w	r3, r3, #1
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b01      	cmp	r3, #1
 8005662:	d102      	bne.n	800566a <HAL_RCC_OscConfig+0xcba>
 8005664:	4bb0      	ldr	r3, [pc, #704]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	e027      	b.n	80056ba <HAL_RCC_OscConfig+0xd0a>
 800566a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800566e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005672:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	fa93 f2a3 	rbit	r2, r3
 8005686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800568a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005694:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005698:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056a2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	fa93 f2a3 	rbit	r2, r3
 80056ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056b0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	4b9c      	ldr	r3, [pc, #624]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 80056b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056be:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80056c2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80056c6:	6011      	str	r1, [r2, #0]
 80056c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056cc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80056d0:	6812      	ldr	r2, [r2, #0]
 80056d2:	fa92 f1a2 	rbit	r1, r2
 80056d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056da:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80056de:	6011      	str	r1, [r2, #0]
  return result;
 80056e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80056e4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80056e8:	6812      	ldr	r2, [r2, #0]
 80056ea:	fab2 f282 	clz	r2, r2
 80056ee:	b2d2      	uxtb	r2, r2
 80056f0:	f042 0220 	orr.w	r2, r2, #32
 80056f4:	b2d2      	uxtb	r2, r2
 80056f6:	f002 021f 	and.w	r2, r2, #31
 80056fa:	2101      	movs	r1, #1
 80056fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005700:	4013      	ands	r3, r2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d182      	bne.n	800560c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005706:	4b88      	ldr	r3, [pc, #544]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800570e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005712:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800571a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800571e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	430b      	orrs	r3, r1
 8005728:	497f      	ldr	r1, [pc, #508]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 800572a:	4313      	orrs	r3, r2
 800572c:	604b      	str	r3, [r1, #4]
 800572e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005732:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005736:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800573a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005740:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	fa93 f2a3 	rbit	r2, r3
 800574a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800574e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005752:	601a      	str	r2, [r3, #0]
  return result;
 8005754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005758:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800575c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800575e:	fab3 f383 	clz	r3, r3
 8005762:	b2db      	uxtb	r3, r3
 8005764:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005768:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	461a      	mov	r2, r3
 8005770:	2301      	movs	r3, #1
 8005772:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fc fe6c 	bl	8002450 <HAL_GetTick>
 8005778:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800577c:	e009      	b.n	8005792 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800577e:	f7fc fe67 	bl	8002450 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e144      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
 8005792:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005796:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800579a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800579e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a4:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	fa93 f2a3 	rbit	r2, r3
 80057ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057b2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80057b6:	601a      	str	r2, [r3, #0]
  return result;
 80057b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057bc:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80057c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057c2:	fab3 f383 	clz	r3, r3
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	095b      	lsrs	r3, r3, #5
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	f043 0301 	orr.w	r3, r3, #1
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d102      	bne.n	80057dc <HAL_RCC_OscConfig+0xe2c>
 80057d6:	4b54      	ldr	r3, [pc, #336]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	e027      	b.n	800582c <HAL_RCC_OscConfig+0xe7c>
 80057dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057e0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80057e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80057e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ee:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	fa93 f2a3 	rbit	r2, r3
 80057f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057fc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005800:	601a      	str	r2, [r3, #0]
 8005802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005806:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800580a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005814:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	fa93 f2a3 	rbit	r2, r3
 800581e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005822:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005826:	601a      	str	r2, [r3, #0]
 8005828:	4b3f      	ldr	r3, [pc, #252]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005830:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005834:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005838:	6011      	str	r1, [r2, #0]
 800583a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800583e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005842:	6812      	ldr	r2, [r2, #0]
 8005844:	fa92 f1a2 	rbit	r1, r2
 8005848:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800584c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005850:	6011      	str	r1, [r2, #0]
  return result;
 8005852:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005856:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800585a:	6812      	ldr	r2, [r2, #0]
 800585c:	fab2 f282 	clz	r2, r2
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	f042 0220 	orr.w	r2, r2, #32
 8005866:	b2d2      	uxtb	r2, r2
 8005868:	f002 021f 	and.w	r2, r2, #31
 800586c:	2101      	movs	r1, #1
 800586e:	fa01 f202 	lsl.w	r2, r1, r2
 8005872:	4013      	ands	r3, r2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d082      	beq.n	800577e <HAL_RCC_OscConfig+0xdce>
 8005878:	e0cf      	b.n	8005a1a <HAL_RCC_OscConfig+0x106a>
 800587a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800587e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005882:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005886:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005888:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800588c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	fa93 f2a3 	rbit	r2, r3
 8005896:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800589a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800589e:	601a      	str	r2, [r3, #0]
  return result;
 80058a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058a4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80058a8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058aa:	fab3 f383 	clz	r3, r3
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80058b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	461a      	mov	r2, r3
 80058bc:	2300      	movs	r3, #0
 80058be:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c0:	f7fc fdc6 	bl	8002450 <HAL_GetTick>
 80058c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058c8:	e009      	b.n	80058de <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058ca:	f7fc fdc1 	bl	8002450 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d901      	bls.n	80058de <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e09e      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
 80058de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058e2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80058e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	fa93 f2a3 	rbit	r2, r3
 80058fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058fe:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005902:	601a      	str	r2, [r3, #0]
  return result;
 8005904:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005908:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800590c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800590e:	fab3 f383 	clz	r3, r3
 8005912:	b2db      	uxtb	r3, r3
 8005914:	095b      	lsrs	r3, r3, #5
 8005916:	b2db      	uxtb	r3, r3
 8005918:	f043 0301 	orr.w	r3, r3, #1
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b01      	cmp	r3, #1
 8005920:	d104      	bne.n	800592c <HAL_RCC_OscConfig+0xf7c>
 8005922:	4b01      	ldr	r3, [pc, #4]	; (8005928 <HAL_RCC_OscConfig+0xf78>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	e029      	b.n	800597c <HAL_RCC_OscConfig+0xfcc>
 8005928:	40021000 	.word	0x40021000
 800592c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005930:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005934:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005938:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800593a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800593e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	fa93 f2a3 	rbit	r2, r3
 8005948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800594c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005956:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800595a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800595e:	601a      	str	r2, [r3, #0]
 8005960:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005964:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	fa93 f2a3 	rbit	r2, r3
 800596e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005972:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005976:	601a      	str	r2, [r3, #0]
 8005978:	4b2b      	ldr	r3, [pc, #172]	; (8005a28 <HAL_RCC_OscConfig+0x1078>)
 800597a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005980:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005984:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005988:	6011      	str	r1, [r2, #0]
 800598a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800598e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005992:	6812      	ldr	r2, [r2, #0]
 8005994:	fa92 f1a2 	rbit	r1, r2
 8005998:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800599c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80059a0:	6011      	str	r1, [r2, #0]
  return result;
 80059a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059a6:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80059aa:	6812      	ldr	r2, [r2, #0]
 80059ac:	fab2 f282 	clz	r2, r2
 80059b0:	b2d2      	uxtb	r2, r2
 80059b2:	f042 0220 	orr.w	r2, r2, #32
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	f002 021f 	and.w	r2, r2, #31
 80059bc:	2101      	movs	r1, #1
 80059be:	fa01 f202 	lsl.w	r2, r1, r2
 80059c2:	4013      	ands	r3, r2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d180      	bne.n	80058ca <HAL_RCC_OscConfig+0xf1a>
 80059c8:	e027      	b.n	8005a1a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	69db      	ldr	r3, [r3, #28]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d101      	bne.n	80059de <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e01e      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059de:	4b12      	ldr	r3, [pc, #72]	; (8005a28 <HAL_RCC_OscConfig+0x1078>)
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80059e6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80059ea:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80059ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d10b      	bne.n	8005a16 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80059fe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005a02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d001      	beq.n	8005a1a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e000      	b.n	8005a1c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	40021000 	.word	0x40021000

08005a2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b09e      	sub	sp, #120	; 0x78
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e162      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a44:	4b90      	ldr	r3, [pc, #576]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d910      	bls.n	8005a74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a52:	4b8d      	ldr	r3, [pc, #564]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f023 0207 	bic.w	r2, r3, #7
 8005a5a:	498b      	ldr	r1, [pc, #556]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a62:	4b89      	ldr	r3, [pc, #548]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d001      	beq.n	8005a74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e14a      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d008      	beq.n	8005a92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a80:	4b82      	ldr	r3, [pc, #520]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	497f      	ldr	r1, [pc, #508]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f000 80dc 	beq.w	8005c58 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d13c      	bne.n	8005b22 <HAL_RCC_ClockConfig+0xf6>
 8005aa8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005aac:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ab0:	fa93 f3a3 	rbit	r3, r3
 8005ab4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005ab6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ab8:	fab3 f383 	clz	r3, r3
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	095b      	lsrs	r3, r3, #5
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d102      	bne.n	8005ad2 <HAL_RCC_ClockConfig+0xa6>
 8005acc:	4b6f      	ldr	r3, [pc, #444]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	e00f      	b.n	8005af2 <HAL_RCC_ClockConfig+0xc6>
 8005ad2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ad6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ada:	fa93 f3a3 	rbit	r3, r3
 8005ade:	667b      	str	r3, [r7, #100]	; 0x64
 8005ae0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ae4:	663b      	str	r3, [r7, #96]	; 0x60
 8005ae6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ae8:	fa93 f3a3 	rbit	r3, r3
 8005aec:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005aee:	4b67      	ldr	r3, [pc, #412]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005af6:	65ba      	str	r2, [r7, #88]	; 0x58
 8005af8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005afa:	fa92 f2a2 	rbit	r2, r2
 8005afe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005b00:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005b02:	fab2 f282 	clz	r2, r2
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	f042 0220 	orr.w	r2, r2, #32
 8005b0c:	b2d2      	uxtb	r2, r2
 8005b0e:	f002 021f 	and.w	r2, r2, #31
 8005b12:	2101      	movs	r1, #1
 8005b14:	fa01 f202 	lsl.w	r2, r1, r2
 8005b18:	4013      	ands	r3, r2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d17b      	bne.n	8005c16 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e0f3      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d13c      	bne.n	8005ba4 <HAL_RCC_ClockConfig+0x178>
 8005b2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b2e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b32:	fa93 f3a3 	rbit	r3, r3
 8005b36:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005b38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b3a:	fab3 f383 	clz	r3, r3
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	095b      	lsrs	r3, r3, #5
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	f043 0301 	orr.w	r3, r3, #1
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d102      	bne.n	8005b54 <HAL_RCC_ClockConfig+0x128>
 8005b4e:	4b4f      	ldr	r3, [pc, #316]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	e00f      	b.n	8005b74 <HAL_RCC_ClockConfig+0x148>
 8005b54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b58:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5c:	fa93 f3a3 	rbit	r3, r3
 8005b60:	647b      	str	r3, [r7, #68]	; 0x44
 8005b62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b66:	643b      	str	r3, [r7, #64]	; 0x40
 8005b68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b6a:	fa93 f3a3 	rbit	r3, r3
 8005b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b70:	4b46      	ldr	r3, [pc, #280]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b78:	63ba      	str	r2, [r7, #56]	; 0x38
 8005b7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005b7c:	fa92 f2a2 	rbit	r2, r2
 8005b80:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005b82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b84:	fab2 f282 	clz	r2, r2
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	f042 0220 	orr.w	r2, r2, #32
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	f002 021f 	and.w	r2, r2, #31
 8005b94:	2101      	movs	r1, #1
 8005b96:	fa01 f202 	lsl.w	r2, r1, r2
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d13a      	bne.n	8005c16 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e0b2      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005baa:	fa93 f3a3 	rbit	r3, r3
 8005bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bb2:	fab3 f383 	clz	r3, r3
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	095b      	lsrs	r3, r3, #5
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	f043 0301 	orr.w	r3, r3, #1
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d102      	bne.n	8005bcc <HAL_RCC_ClockConfig+0x1a0>
 8005bc6:	4b31      	ldr	r3, [pc, #196]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	e00d      	b.n	8005be8 <HAL_RCC_ClockConfig+0x1bc>
 8005bcc:	2302      	movs	r3, #2
 8005bce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bd2:	fa93 f3a3 	rbit	r3, r3
 8005bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd8:	2302      	movs	r3, #2
 8005bda:	623b      	str	r3, [r7, #32]
 8005bdc:	6a3b      	ldr	r3, [r7, #32]
 8005bde:	fa93 f3a3 	rbit	r3, r3
 8005be2:	61fb      	str	r3, [r7, #28]
 8005be4:	4b29      	ldr	r3, [pc, #164]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	2202      	movs	r2, #2
 8005bea:	61ba      	str	r2, [r7, #24]
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	fa92 f2a2 	rbit	r2, r2
 8005bf2:	617a      	str	r2, [r7, #20]
  return result;
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	fab2 f282 	clz	r2, r2
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	f042 0220 	orr.w	r2, r2, #32
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	f002 021f 	and.w	r2, r2, #31
 8005c06:	2101      	movs	r1, #1
 8005c08:	fa01 f202 	lsl.w	r2, r1, r2
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e079      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c16:	4b1d      	ldr	r3, [pc, #116]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f023 0203 	bic.w	r2, r3, #3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	491a      	ldr	r1, [pc, #104]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005c24:	4313      	orrs	r3, r2
 8005c26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c28:	f7fc fc12 	bl	8002450 <HAL_GetTick>
 8005c2c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c2e:	e00a      	b.n	8005c46 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c30:	f7fc fc0e 	bl	8002450 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e061      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c46:	4b11      	ldr	r3, [pc, #68]	; (8005c8c <HAL_RCC_ClockConfig+0x260>)
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f003 020c 	and.w	r2, r3, #12
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d1eb      	bne.n	8005c30 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c58:	4b0b      	ldr	r3, [pc, #44]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0307 	and.w	r3, r3, #7
 8005c60:	683a      	ldr	r2, [r7, #0]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d214      	bcs.n	8005c90 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c66:	4b08      	ldr	r3, [pc, #32]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f023 0207 	bic.w	r2, r3, #7
 8005c6e:	4906      	ldr	r1, [pc, #24]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c76:	4b04      	ldr	r3, [pc, #16]	; (8005c88 <HAL_RCC_ClockConfig+0x25c>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0307 	and.w	r3, r3, #7
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d005      	beq.n	8005c90 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e040      	b.n	8005d0a <HAL_RCC_ClockConfig+0x2de>
 8005c88:	40022000 	.word	0x40022000
 8005c8c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0304 	and.w	r3, r3, #4
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d008      	beq.n	8005cae <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c9c:	4b1d      	ldr	r3, [pc, #116]	; (8005d14 <HAL_RCC_ClockConfig+0x2e8>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	491a      	ldr	r1, [pc, #104]	; (8005d14 <HAL_RCC_ClockConfig+0x2e8>)
 8005caa:	4313      	orrs	r3, r2
 8005cac:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0308 	and.w	r3, r3, #8
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cba:	4b16      	ldr	r3, [pc, #88]	; (8005d14 <HAL_RCC_ClockConfig+0x2e8>)
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	00db      	lsls	r3, r3, #3
 8005cc8:	4912      	ldr	r1, [pc, #72]	; (8005d14 <HAL_RCC_ClockConfig+0x2e8>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005cce:	f000 f829 	bl	8005d24 <HAL_RCC_GetSysClockFreq>
 8005cd2:	4601      	mov	r1, r0
 8005cd4:	4b0f      	ldr	r3, [pc, #60]	; (8005d14 <HAL_RCC_ClockConfig+0x2e8>)
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cdc:	22f0      	movs	r2, #240	; 0xf0
 8005cde:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	fa92 f2a2 	rbit	r2, r2
 8005ce6:	60fa      	str	r2, [r7, #12]
  return result;
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	fab2 f282 	clz	r2, r2
 8005cee:	b2d2      	uxtb	r2, r2
 8005cf0:	40d3      	lsrs	r3, r2
 8005cf2:	4a09      	ldr	r2, [pc, #36]	; (8005d18 <HAL_RCC_ClockConfig+0x2ec>)
 8005cf4:	5cd3      	ldrb	r3, [r2, r3]
 8005cf6:	fa21 f303 	lsr.w	r3, r1, r3
 8005cfa:	4a08      	ldr	r2, [pc, #32]	; (8005d1c <HAL_RCC_ClockConfig+0x2f0>)
 8005cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005cfe:	4b08      	ldr	r3, [pc, #32]	; (8005d20 <HAL_RCC_ClockConfig+0x2f4>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fc fb60 	bl	80023c8 <HAL_InitTick>
  
  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3778      	adds	r7, #120	; 0x78
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	40021000 	.word	0x40021000
 8005d18:	0800b610 	.word	0x0800b610
 8005d1c:	20000760 	.word	0x20000760
 8005d20:	20000764 	.word	0x20000764

08005d24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b08b      	sub	sp, #44	; 0x2c
 8005d28:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	61fb      	str	r3, [r7, #28]
 8005d2e:	2300      	movs	r3, #0
 8005d30:	61bb      	str	r3, [r7, #24]
 8005d32:	2300      	movs	r3, #0
 8005d34:	627b      	str	r3, [r7, #36]	; 0x24
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005d3e:	4b29      	ldr	r3, [pc, #164]	; (8005de4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	f003 030c 	and.w	r3, r3, #12
 8005d4a:	2b04      	cmp	r3, #4
 8005d4c:	d002      	beq.n	8005d54 <HAL_RCC_GetSysClockFreq+0x30>
 8005d4e:	2b08      	cmp	r3, #8
 8005d50:	d003      	beq.n	8005d5a <HAL_RCC_GetSysClockFreq+0x36>
 8005d52:	e03c      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d54:	4b24      	ldr	r3, [pc, #144]	; (8005de8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005d56:	623b      	str	r3, [r7, #32]
      break;
 8005d58:	e03c      	b.n	8005dd4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005d60:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005d64:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	fa92 f2a2 	rbit	r2, r2
 8005d6c:	607a      	str	r2, [r7, #4]
  return result;
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	fab2 f282 	clz	r2, r2
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	40d3      	lsrs	r3, r2
 8005d78:	4a1c      	ldr	r2, [pc, #112]	; (8005dec <HAL_RCC_GetSysClockFreq+0xc8>)
 8005d7a:	5cd3      	ldrb	r3, [r2, r3]
 8005d7c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005d7e:	4b19      	ldr	r3, [pc, #100]	; (8005de4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d82:	f003 030f 	and.w	r3, r3, #15
 8005d86:	220f      	movs	r2, #15
 8005d88:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	fa92 f2a2 	rbit	r2, r2
 8005d90:	60fa      	str	r2, [r7, #12]
  return result;
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	fab2 f282 	clz	r2, r2
 8005d98:	b2d2      	uxtb	r2, r2
 8005d9a:	40d3      	lsrs	r3, r2
 8005d9c:	4a14      	ldr	r2, [pc, #80]	; (8005df0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d9e:	5cd3      	ldrb	r3, [r2, r3]
 8005da0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d008      	beq.n	8005dbe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005dac:	4a0e      	ldr	r2, [pc, #56]	; (8005de8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	fb02 f303 	mul.w	r3, r2, r3
 8005dba:	627b      	str	r3, [r7, #36]	; 0x24
 8005dbc:	e004      	b.n	8005dc8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	4a0c      	ldr	r2, [pc, #48]	; (8005df4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005dc2:	fb02 f303 	mul.w	r3, r2, r3
 8005dc6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dca:	623b      	str	r3, [r7, #32]
      break;
 8005dcc:	e002      	b.n	8005dd4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005dce:	4b06      	ldr	r3, [pc, #24]	; (8005de8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005dd0:	623b      	str	r3, [r7, #32]
      break;
 8005dd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	372c      	adds	r7, #44	; 0x2c
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	40021000 	.word	0x40021000
 8005de8:	007a1200 	.word	0x007a1200
 8005dec:	0800b628 	.word	0x0800b628
 8005df0:	0800b638 	.word	0x0800b638
 8005df4:	003d0900 	.word	0x003d0900

08005df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dfc:	4b03      	ldr	r3, [pc, #12]	; (8005e0c <HAL_RCC_GetHCLKFreq+0x14>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	20000760 	.word	0x20000760

08005e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005e16:	f7ff ffef 	bl	8005df8 <HAL_RCC_GetHCLKFreq>
 8005e1a:	4601      	mov	r1, r0
 8005e1c:	4b0b      	ldr	r3, [pc, #44]	; (8005e4c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e24:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005e28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	fa92 f2a2 	rbit	r2, r2
 8005e30:	603a      	str	r2, [r7, #0]
  return result;
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	fab2 f282 	clz	r2, r2
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	40d3      	lsrs	r3, r2
 8005e3c:	4a04      	ldr	r2, [pc, #16]	; (8005e50 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005e3e:	5cd3      	ldrb	r3, [r2, r3]
 8005e40:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005e44:	4618      	mov	r0, r3
 8005e46:	3708      	adds	r7, #8
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	0800b620 	.word	0x0800b620

08005e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005e5a:	f7ff ffcd 	bl	8005df8 <HAL_RCC_GetHCLKFreq>
 8005e5e:	4601      	mov	r1, r0
 8005e60:	4b0b      	ldr	r3, [pc, #44]	; (8005e90 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005e68:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005e6c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	fa92 f2a2 	rbit	r2, r2
 8005e74:	603a      	str	r2, [r7, #0]
  return result;
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	fab2 f282 	clz	r2, r2
 8005e7c:	b2d2      	uxtb	r2, r2
 8005e7e:	40d3      	lsrs	r3, r2
 8005e80:	4a04      	ldr	r2, [pc, #16]	; (8005e94 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005e82:	5cd3      	ldrb	r3, [r2, r3]
 8005e84:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3708      	adds	r7, #8
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	40021000 	.word	0x40021000
 8005e94:	0800b620 	.word	0x0800b620

08005e98 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b092      	sub	sp, #72	; 0x48
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 80d4 	beq.w	8006064 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ebc:	4b4e      	ldr	r3, [pc, #312]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ebe:	69db      	ldr	r3, [r3, #28]
 8005ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10e      	bne.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ec8:	4b4b      	ldr	r3, [pc, #300]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005eca:	69db      	ldr	r3, [r3, #28]
 8005ecc:	4a4a      	ldr	r2, [pc, #296]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	61d3      	str	r3, [r2, #28]
 8005ed4:	4b48      	ldr	r3, [pc, #288]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005edc:	60bb      	str	r3, [r7, #8]
 8005ede:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee6:	4b45      	ldr	r3, [pc, #276]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d118      	bne.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ef2:	4b42      	ldr	r3, [pc, #264]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a41      	ldr	r2, [pc, #260]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005efc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005efe:	f7fc faa7 	bl	8002450 <HAL_GetTick>
 8005f02:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f04:	e008      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f06:	f7fc faa3 	bl	8002450 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b64      	cmp	r3, #100	; 0x64
 8005f12:	d901      	bls.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e14b      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f18:	4b38      	ldr	r3, [pc, #224]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d0f0      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f24:	4b34      	ldr	r3, [pc, #208]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 8084 	beq.w	800603e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f3e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d07c      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f44:	4b2c      	ldr	r3, [pc, #176]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f46:	6a1b      	ldr	r3, [r3, #32]
 8005f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f52:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f56:	fa93 f3a3 	rbit	r3, r3
 8005f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f5e:	fab3 f383 	clz	r3, r3
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	461a      	mov	r2, r3
 8005f66:	4b26      	ldr	r3, [pc, #152]	; (8006000 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f68:	4413      	add	r3, r2
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	2301      	movs	r3, #1
 8005f70:	6013      	str	r3, [r2, #0]
 8005f72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005f76:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f7a:	fa93 f3a3 	rbit	r3, r3
 8005f7e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f82:	fab3 f383 	clz	r3, r3
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	461a      	mov	r2, r3
 8005f8a:	4b1d      	ldr	r3, [pc, #116]	; (8006000 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005f8c:	4413      	add	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	461a      	mov	r2, r3
 8005f92:	2300      	movs	r3, #0
 8005f94:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f96:	4a18      	ldr	r2, [pc, #96]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005f98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f9a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d04b      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fa6:	f7fc fa53 	bl	8002450 <HAL_GetTick>
 8005faa:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fac:	e00a      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fae:	f7fc fa4f 	bl	8002450 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e0f5      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fca:	fa93 f3a3 	rbit	r3, r3
 8005fce:	627b      	str	r3, [r7, #36]	; 0x24
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	623b      	str	r3, [r7, #32]
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	fa93 f3a3 	rbit	r3, r3
 8005fda:	61fb      	str	r3, [r7, #28]
  return result;
 8005fdc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fde:	fab3 f383 	clz	r3, r3
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	095b      	lsrs	r3, r3, #5
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	f043 0302 	orr.w	r3, r3, #2
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d108      	bne.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005ff2:	4b01      	ldr	r3, [pc, #4]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	e00d      	b.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005ff8:	40021000 	.word	0x40021000
 8005ffc:	40007000 	.word	0x40007000
 8006000:	10908100 	.word	0x10908100
 8006004:	2302      	movs	r3, #2
 8006006:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	fa93 f3a3 	rbit	r3, r3
 800600e:	617b      	str	r3, [r7, #20]
 8006010:	4b69      	ldr	r3, [pc, #420]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006014:	2202      	movs	r2, #2
 8006016:	613a      	str	r2, [r7, #16]
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	fa92 f2a2 	rbit	r2, r2
 800601e:	60fa      	str	r2, [r7, #12]
  return result;
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	fab2 f282 	clz	r2, r2
 8006026:	b2d2      	uxtb	r2, r2
 8006028:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800602c:	b2d2      	uxtb	r2, r2
 800602e:	f002 021f 	and.w	r2, r2, #31
 8006032:	2101      	movs	r1, #1
 8006034:	fa01 f202 	lsl.w	r2, r1, r2
 8006038:	4013      	ands	r3, r2
 800603a:	2b00      	cmp	r3, #0
 800603c:	d0b7      	beq.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800603e:	4b5e      	ldr	r3, [pc, #376]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	495b      	ldr	r1, [pc, #364]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800604c:	4313      	orrs	r3, r2
 800604e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006050:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006054:	2b01      	cmp	r3, #1
 8006056:	d105      	bne.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006058:	4b57      	ldr	r3, [pc, #348]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	4a56      	ldr	r2, [pc, #344]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800605e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006062:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d008      	beq.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006070:	4b51      	ldr	r3, [pc, #324]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006074:	f023 0203 	bic.w	r2, r3, #3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	494e      	ldr	r1, [pc, #312]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800607e:	4313      	orrs	r3, r2
 8006080:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0320 	and.w	r3, r3, #32
 800608a:	2b00      	cmp	r3, #0
 800608c:	d008      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800608e:	4b4a      	ldr	r3, [pc, #296]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006092:	f023 0210 	bic.w	r2, r3, #16
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	4947      	ldr	r1, [pc, #284]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800609c:	4313      	orrs	r3, r2
 800609e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d008      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80060ac:	4b42      	ldr	r3, [pc, #264]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b8:	493f      	ldr	r1, [pc, #252]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060ba:	4313      	orrs	r3, r2
 80060bc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060ca:	4b3b      	ldr	r3, [pc, #236]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ce:	f023 0220 	bic.w	r2, r3, #32
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	4938      	ldr	r1, [pc, #224]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d008      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060e8:	4b33      	ldr	r3, [pc, #204]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	4930      	ldr	r1, [pc, #192]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006102:	2b00      	cmp	r3, #0
 8006104:	d008      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006106:	4b2c      	ldr	r3, [pc, #176]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	69db      	ldr	r3, [r3, #28]
 8006112:	4929      	ldr	r1, [pc, #164]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006114:	4313      	orrs	r3, r2
 8006116:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8006124:	4b24      	ldr	r3, [pc, #144]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006128:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	4921      	ldr	r1, [pc, #132]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006132:	4313      	orrs	r3, r2
 8006134:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d008      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006142:	4b1d      	ldr	r3, [pc, #116]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006146:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	491a      	ldr	r1, [pc, #104]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006150:	4313      	orrs	r3, r2
 8006152:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d008      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006160:	4b15      	ldr	r3, [pc, #84]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006164:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	4912      	ldr	r1, [pc, #72]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800616e:	4313      	orrs	r3, r2
 8006170:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d008      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800617e:	4b0e      	ldr	r3, [pc, #56]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006182:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618a:	490b      	ldr	r1, [pc, #44]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800618c:	4313      	orrs	r3, r2
 800618e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d008      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800619c:	4b06      	ldr	r3, [pc, #24]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800619e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a8:	4903      	ldr	r1, [pc, #12]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3748      	adds	r7, #72	; 0x48
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40021000 	.word	0x40021000

080061bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b082      	sub	sp, #8
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e049      	b.n	8006262 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d106      	bne.n	80061e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7fb ff0c 	bl	8002000 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	3304      	adds	r3, #4
 80061f8:	4619      	mov	r1, r3
 80061fa:	4610      	mov	r0, r2
 80061fc:	f000 fb16 	bl	800682c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3708      	adds	r7, #8
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
	...

0800626c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b01      	cmp	r3, #1
 800627e:	d001      	beq.n	8006284 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e033      	b.n	80062ec <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2202      	movs	r2, #2
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a19      	ldr	r2, [pc, #100]	; (80062f8 <HAL_TIM_Base_Start+0x8c>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d009      	beq.n	80062aa <HAL_TIM_Base_Start+0x3e>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800629e:	d004      	beq.n	80062aa <HAL_TIM_Base_Start+0x3e>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a15      	ldr	r2, [pc, #84]	; (80062fc <HAL_TIM_Base_Start+0x90>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d115      	bne.n	80062d6 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	4b13      	ldr	r3, [pc, #76]	; (8006300 <HAL_TIM_Base_Start+0x94>)
 80062b2:	4013      	ands	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2b06      	cmp	r3, #6
 80062ba:	d015      	beq.n	80062e8 <HAL_TIM_Base_Start+0x7c>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062c2:	d011      	beq.n	80062e8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d4:	e008      	b.n	80062e8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f042 0201 	orr.w	r2, r2, #1
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	e000      	b.n	80062ea <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr
 80062f8:	40012c00 	.word	0x40012c00
 80062fc:	40014000 	.word	0x40014000
 8006300:	00010007 	.word	0x00010007

08006304 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006304:	b480      	push	{r7}
 8006306:	b085      	sub	sp, #20
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b01      	cmp	r3, #1
 8006316:	d001      	beq.n	800631c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e03b      	b.n	8006394 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2202      	movs	r2, #2
 8006320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68da      	ldr	r2, [r3, #12]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f042 0201 	orr.w	r2, r2, #1
 8006332:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a19      	ldr	r2, [pc, #100]	; (80063a0 <HAL_TIM_Base_Start_IT+0x9c>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d009      	beq.n	8006352 <HAL_TIM_Base_Start_IT+0x4e>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006346:	d004      	beq.n	8006352 <HAL_TIM_Base_Start_IT+0x4e>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a15      	ldr	r2, [pc, #84]	; (80063a4 <HAL_TIM_Base_Start_IT+0xa0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d115      	bne.n	800637e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	689a      	ldr	r2, [r3, #8]
 8006358:	4b13      	ldr	r3, [pc, #76]	; (80063a8 <HAL_TIM_Base_Start_IT+0xa4>)
 800635a:	4013      	ands	r3, r2
 800635c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2b06      	cmp	r3, #6
 8006362:	d015      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x8c>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800636a:	d011      	beq.n	8006390 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f042 0201 	orr.w	r2, r2, #1
 800637a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800637c:	e008      	b.n	8006390 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f042 0201 	orr.w	r2, r2, #1
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	e000      	b.n	8006392 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006390:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006392:	2300      	movs	r3, #0
}
 8006394:	4618      	mov	r0, r3
 8006396:	3714      	adds	r7, #20
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr
 80063a0:	40012c00 	.word	0x40012c00
 80063a4:	40014000 	.word	0x40014000
 80063a8:	00010007 	.word	0x00010007

080063ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68da      	ldr	r2, [r3, #12]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f022 0201 	bic.w	r2, r2, #1
 80063c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	6a1a      	ldr	r2, [r3, #32]
 80063ca:	f241 1311 	movw	r3, #4369	; 0x1111
 80063ce:	4013      	ands	r3, r2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10f      	bne.n	80063f4 <HAL_TIM_Base_Stop_IT+0x48>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6a1a      	ldr	r2, [r3, #32]
 80063da:	f240 4344 	movw	r3, #1092	; 0x444
 80063de:	4013      	ands	r3, r2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d107      	bne.n	80063f4 <HAL_TIM_Base_Stop_IT+0x48>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f022 0201 	bic.w	r2, r2, #1
 80063f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2201      	movs	r2, #1
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr

0800640a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b082      	sub	sp, #8
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b02      	cmp	r3, #2
 800641e:	d122      	bne.n	8006466 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b02      	cmp	r3, #2
 800642c:	d11b      	bne.n	8006466 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f06f 0202 	mvn.w	r2, #2
 8006436:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	f003 0303 	and.w	r3, r3, #3
 8006448:	2b00      	cmp	r3, #0
 800644a:	d003      	beq.n	8006454 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f9ce 	bl	80067ee <HAL_TIM_IC_CaptureCallback>
 8006452:	e005      	b.n	8006460 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f9c0 	bl	80067da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f9d1 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	f003 0304 	and.w	r3, r3, #4
 8006470:	2b04      	cmp	r3, #4
 8006472:	d122      	bne.n	80064ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	f003 0304 	and.w	r3, r3, #4
 800647e:	2b04      	cmp	r3, #4
 8006480:	d11b      	bne.n	80064ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f06f 0204 	mvn.w	r2, #4
 800648a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2202      	movs	r2, #2
 8006490:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 f9a4 	bl	80067ee <HAL_TIM_IC_CaptureCallback>
 80064a6:	e005      	b.n	80064b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 f996 	bl	80067da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f9a7 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	f003 0308 	and.w	r3, r3, #8
 80064c4:	2b08      	cmp	r3, #8
 80064c6:	d122      	bne.n	800650e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b08      	cmp	r3, #8
 80064d4:	d11b      	bne.n	800650e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f06f 0208 	mvn.w	r2, #8
 80064de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2204      	movs	r2, #4
 80064e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	69db      	ldr	r3, [r3, #28]
 80064ec:	f003 0303 	and.w	r3, r3, #3
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 f97a 	bl	80067ee <HAL_TIM_IC_CaptureCallback>
 80064fa:	e005      	b.n	8006508 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 f96c 	bl	80067da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 f97d 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	f003 0310 	and.w	r3, r3, #16
 8006518:	2b10      	cmp	r3, #16
 800651a:	d122      	bne.n	8006562 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f003 0310 	and.w	r3, r3, #16
 8006526:	2b10      	cmp	r3, #16
 8006528:	d11b      	bne.n	8006562 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f06f 0210 	mvn.w	r2, #16
 8006532:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2208      	movs	r2, #8
 8006538:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006544:	2b00      	cmp	r3, #0
 8006546:	d003      	beq.n	8006550 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f950 	bl	80067ee <HAL_TIM_IC_CaptureCallback>
 800654e:	e005      	b.n	800655c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 f942 	bl	80067da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 f953 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	f003 0301 	and.w	r3, r3, #1
 800656c:	2b01      	cmp	r3, #1
 800656e:	d10e      	bne.n	800658e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b01      	cmp	r3, #1
 800657c:	d107      	bne.n	800658e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f06f 0201 	mvn.w	r2, #1
 8006586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f7fa ff57 	bl	800143c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006598:	2b80      	cmp	r3, #128	; 0x80
 800659a:	d10e      	bne.n	80065ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065a6:	2b80      	cmp	r3, #128	; 0x80
 80065a8:	d107      	bne.n	80065ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80065b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 fab1 	bl	8006b1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	691b      	ldr	r3, [r3, #16]
 80065c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065c8:	d10e      	bne.n	80065e8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d4:	2b80      	cmp	r3, #128	; 0x80
 80065d6:	d107      	bne.n	80065e8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80065e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 faa4 	bl	8006b30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065f2:	2b40      	cmp	r3, #64	; 0x40
 80065f4:	d10e      	bne.n	8006614 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006600:	2b40      	cmp	r3, #64	; 0x40
 8006602:	d107      	bne.n	8006614 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800660c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f901 	bl	8006816 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0320 	and.w	r3, r3, #32
 800661e:	2b20      	cmp	r3, #32
 8006620:	d10e      	bne.n	8006640 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0320 	and.w	r3, r3, #32
 800662c:	2b20      	cmp	r3, #32
 800662e:	d107      	bne.n	8006640 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0220 	mvn.w	r2, #32
 8006638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fa64 	bl	8006b08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006640:	bf00      	nop
 8006642:	3708      	adds	r7, #8
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006652:	2300      	movs	r3, #0
 8006654:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800665c:	2b01      	cmp	r3, #1
 800665e:	d101      	bne.n	8006664 <HAL_TIM_ConfigClockSource+0x1c>
 8006660:	2302      	movs	r3, #2
 8006662:	e0b6      	b.n	80067d2 <HAL_TIM_ConfigClockSource+0x18a>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2202      	movs	r2, #2
 8006670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006682:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800668e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066a0:	d03e      	beq.n	8006720 <HAL_TIM_ConfigClockSource+0xd8>
 80066a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066a6:	f200 8087 	bhi.w	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ae:	f000 8086 	beq.w	80067be <HAL_TIM_ConfigClockSource+0x176>
 80066b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066b6:	d87f      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066b8:	2b70      	cmp	r3, #112	; 0x70
 80066ba:	d01a      	beq.n	80066f2 <HAL_TIM_ConfigClockSource+0xaa>
 80066bc:	2b70      	cmp	r3, #112	; 0x70
 80066be:	d87b      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066c0:	2b60      	cmp	r3, #96	; 0x60
 80066c2:	d050      	beq.n	8006766 <HAL_TIM_ConfigClockSource+0x11e>
 80066c4:	2b60      	cmp	r3, #96	; 0x60
 80066c6:	d877      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066c8:	2b50      	cmp	r3, #80	; 0x50
 80066ca:	d03c      	beq.n	8006746 <HAL_TIM_ConfigClockSource+0xfe>
 80066cc:	2b50      	cmp	r3, #80	; 0x50
 80066ce:	d873      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066d0:	2b40      	cmp	r3, #64	; 0x40
 80066d2:	d058      	beq.n	8006786 <HAL_TIM_ConfigClockSource+0x13e>
 80066d4:	2b40      	cmp	r3, #64	; 0x40
 80066d6:	d86f      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066d8:	2b30      	cmp	r3, #48	; 0x30
 80066da:	d064      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0x15e>
 80066dc:	2b30      	cmp	r3, #48	; 0x30
 80066de:	d86b      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066e0:	2b20      	cmp	r3, #32
 80066e2:	d060      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0x15e>
 80066e4:	2b20      	cmp	r3, #32
 80066e6:	d867      	bhi.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d05c      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0x15e>
 80066ec:	2b10      	cmp	r3, #16
 80066ee:	d05a      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0x15e>
 80066f0:	e062      	b.n	80067b8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006702:	f000 f97b 	bl	80069fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006714:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68ba      	ldr	r2, [r7, #8]
 800671c:	609a      	str	r2, [r3, #8]
      break;
 800671e:	e04f      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006730:	f000 f964 	bl	80069fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006742:	609a      	str	r2, [r3, #8]
      break;
 8006744:	e03c      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006752:	461a      	mov	r2, r3
 8006754:	f000 f8d8 	bl	8006908 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2150      	movs	r1, #80	; 0x50
 800675e:	4618      	mov	r0, r3
 8006760:	f000 f931 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 8006764:	e02c      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006772:	461a      	mov	r2, r3
 8006774:	f000 f8f7 	bl	8006966 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2160      	movs	r1, #96	; 0x60
 800677e:	4618      	mov	r0, r3
 8006780:	f000 f921 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 8006784:	e01c      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006792:	461a      	mov	r2, r3
 8006794:	f000 f8b8 	bl	8006908 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2140      	movs	r1, #64	; 0x40
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 f911 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 80067a4:	e00c      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4619      	mov	r1, r3
 80067b0:	4610      	mov	r0, r2
 80067b2:	f000 f908 	bl	80069c6 <TIM_ITRx_SetConfig>
      break;
 80067b6:	e003      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	73fb      	strb	r3, [r7, #15]
      break;
 80067bc:	e000      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80067be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b083      	sub	sp, #12
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067f6:	bf00      	nop
 80067f8:	370c      	adds	r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006802:	b480      	push	{r7}
 8006804:	b083      	sub	sp, #12
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006816:	b480      	push	{r7}
 8006818:	b083      	sub	sp, #12
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800681e:	bf00      	nop
 8006820:	370c      	adds	r7, #12
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
	...

0800682c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a2e      	ldr	r2, [pc, #184]	; (80068f8 <TIM_Base_SetConfig+0xcc>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d003      	beq.n	800684c <TIM_Base_SetConfig+0x20>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800684a:	d108      	bne.n	800685e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a25      	ldr	r2, [pc, #148]	; (80068f8 <TIM_Base_SetConfig+0xcc>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d00f      	beq.n	8006886 <TIM_Base_SetConfig+0x5a>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800686c:	d00b      	beq.n	8006886 <TIM_Base_SetConfig+0x5a>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a22      	ldr	r2, [pc, #136]	; (80068fc <TIM_Base_SetConfig+0xd0>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d007      	beq.n	8006886 <TIM_Base_SetConfig+0x5a>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a21      	ldr	r2, [pc, #132]	; (8006900 <TIM_Base_SetConfig+0xd4>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d003      	beq.n	8006886 <TIM_Base_SetConfig+0x5a>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a20      	ldr	r2, [pc, #128]	; (8006904 <TIM_Base_SetConfig+0xd8>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d108      	bne.n	8006898 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800688c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	689a      	ldr	r2, [r3, #8]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a0e      	ldr	r2, [pc, #56]	; (80068f8 <TIM_Base_SetConfig+0xcc>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d00b      	beq.n	80068dc <TIM_Base_SetConfig+0xb0>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	4a0d      	ldr	r2, [pc, #52]	; (80068fc <TIM_Base_SetConfig+0xd0>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d007      	beq.n	80068dc <TIM_Base_SetConfig+0xb0>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a0c      	ldr	r2, [pc, #48]	; (8006900 <TIM_Base_SetConfig+0xd4>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d003      	beq.n	80068dc <TIM_Base_SetConfig+0xb0>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a0b      	ldr	r2, [pc, #44]	; (8006904 <TIM_Base_SetConfig+0xd8>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d103      	bne.n	80068e4 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	615a      	str	r2, [r3, #20]
}
 80068ea:	bf00      	nop
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	40012c00 	.word	0x40012c00
 80068fc:	40014000 	.word	0x40014000
 8006900:	40014400 	.word	0x40014400
 8006904:	40014800 	.word	0x40014800

08006908 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	f023 0201 	bic.w	r2, r3, #1
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	699b      	ldr	r3, [r3, #24]
 800692a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	011b      	lsls	r3, r3, #4
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f023 030a 	bic.w	r3, r3, #10
 8006944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4313      	orrs	r3, r2
 800694c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	621a      	str	r2, [r3, #32]
}
 800695a:	bf00      	nop
 800695c:	371c      	adds	r7, #28
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006966:	b480      	push	{r7}
 8006968:	b087      	sub	sp, #28
 800696a:	af00      	add	r7, sp, #0
 800696c:	60f8      	str	r0, [r7, #12]
 800696e:	60b9      	str	r1, [r7, #8]
 8006970:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	f023 0210 	bic.w	r2, r3, #16
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6a1b      	ldr	r3, [r3, #32]
 8006988:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006990:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	031b      	lsls	r3, r3, #12
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	4313      	orrs	r3, r2
 800699a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	697a      	ldr	r2, [r7, #20]
 80069b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	621a      	str	r2, [r3, #32]
}
 80069ba:	bf00      	nop
 80069bc:	371c      	adds	r7, #28
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b085      	sub	sp, #20
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
 80069ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	f043 0307 	orr.w	r3, r3, #7
 80069e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	609a      	str	r2, [r3, #8]
}
 80069f0:	bf00      	nop
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
 8006a08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	021a      	lsls	r2, r3, #8
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	697a      	ldr	r2, [r7, #20]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	609a      	str	r2, [r3, #8]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b085      	sub	sp, #20
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e04f      	b.n	8006af4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2202      	movs	r2, #2
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a21      	ldr	r2, [pc, #132]	; (8006b00 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d108      	bne.n	8006a90 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006a84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a14      	ldr	r2, [pc, #80]	; (8006b00 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d009      	beq.n	8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006abc:	d004      	beq.n	8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a10      	ldr	r2, [pc, #64]	; (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d10c      	bne.n	8006ae2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ace:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006af2:	2300      	movs	r3, #0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3714      	adds	r7, #20
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr
 8006b00:	40012c00 	.word	0x40012c00
 8006b04:	40014000 	.word	0x40014000

08006b08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b082      	sub	sp, #8
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d101      	bne.n	8006b56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e040      	b.n	8006bd8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d106      	bne.n	8006b6c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7fb fa96 	bl	8002098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2224      	movs	r2, #36	; 0x24
 8006b70:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f022 0201 	bic.w	r2, r2, #1
 8006b80:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 fc00 	bl	8007388 <UART_SetConfig>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d101      	bne.n	8006b92 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e022      	b.n	8006bd8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d002      	beq.n	8006ba0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fd2a 	bl	80075f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	689a      	ldr	r2, [r3, #8]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0201 	orr.w	r2, r2, #1
 8006bce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 fdb1 	bl	8007738 <UART_CheckIdleState>
 8006bd6:	4603      	mov	r3, r0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3708      	adds	r7, #8
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b08a      	sub	sp, #40	; 0x28
 8006be4:	af02      	add	r7, sp, #8
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	603b      	str	r3, [r7, #0]
 8006bec:	4613      	mov	r3, r2
 8006bee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bf4:	2b20      	cmp	r3, #32
 8006bf6:	d178      	bne.n	8006cea <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d002      	beq.n	8006c04 <HAL_UART_Transmit+0x24>
 8006bfe:	88fb      	ldrh	r3, [r7, #6]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d101      	bne.n	8006c08 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e071      	b.n	8006cec <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2221      	movs	r2, #33	; 0x21
 8006c14:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c16:	f7fb fc1b 	bl	8002450 <HAL_GetTick>
 8006c1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	88fa      	ldrh	r2, [r7, #6]
 8006c20:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	88fa      	ldrh	r2, [r7, #6]
 8006c28:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c34:	d108      	bne.n	8006c48 <HAL_UART_Transmit+0x68>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d104      	bne.n	8006c48 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	61bb      	str	r3, [r7, #24]
 8006c46:	e003      	b.n	8006c50 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c50:	e030      	b.n	8006cb4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	2180      	movs	r1, #128	; 0x80
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 fe13 	bl	8007888 <UART_WaitOnFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d004      	beq.n	8006c72 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006c6e:	2303      	movs	r3, #3
 8006c70:	e03c      	b.n	8006cec <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10b      	bne.n	8006c90 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	881a      	ldrh	r2, [r3, #0]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c84:	b292      	uxth	r2, r2
 8006c86:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	3302      	adds	r3, #2
 8006c8c:	61bb      	str	r3, [r7, #24]
 8006c8e:	e008      	b.n	8006ca2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	781a      	ldrb	r2, [r3, #0]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	b292      	uxth	r2, r2
 8006c9a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	3b01      	subs	r3, #1
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d1c8      	bne.n	8006c52 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	2140      	movs	r1, #64	; 0x40
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 fddc 	bl	8007888 <UART_WaitOnFlagUntilTimeout>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d004      	beq.n	8006ce0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2220      	movs	r2, #32
 8006cda:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e005      	b.n	8006cec <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	e000      	b.n	8006cec <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006cea:	2302      	movs	r3, #2
  }
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3720      	adds	r7, #32
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b08a      	sub	sp, #40	; 0x28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d08:	2b20      	cmp	r3, #32
 8006d0a:	d132      	bne.n	8006d72 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d002      	beq.n	8006d18 <HAL_UART_Receive_IT+0x24>
 8006d12:	88fb      	ldrh	r3, [r7, #6]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d101      	bne.n	8006d1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e02b      	b.n	8006d74 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d018      	beq.n	8006d62 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	e853 3f00 	ldrex	r3, [r3]
 8006d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006d44:	627b      	str	r3, [r7, #36]	; 0x24
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4e:	623b      	str	r3, [r7, #32]
 8006d50:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d52:	69f9      	ldr	r1, [r7, #28]
 8006d54:	6a3a      	ldr	r2, [r7, #32]
 8006d56:	e841 2300 	strex	r3, r2, [r1]
 8006d5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1e6      	bne.n	8006d30 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006d62:	88fb      	ldrh	r3, [r7, #6]
 8006d64:	461a      	mov	r2, r3
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 fdf5 	bl	8007958 <UART_Start_Receive_IT>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	e000      	b.n	8006d74 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006d72:	2302      	movs	r3, #2
  }
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3728      	adds	r7, #40	; 0x28
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b0ba      	sub	sp, #232	; 0xe8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	69db      	ldr	r3, [r3, #28]
 8006d8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006da2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006da6:	f640 030f 	movw	r3, #2063	; 0x80f
 8006daa:	4013      	ands	r3, r2
 8006dac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006db0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d115      	bne.n	8006de4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dbc:	f003 0320 	and.w	r3, r3, #32
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00f      	beq.n	8006de4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dc8:	f003 0320 	and.w	r3, r3, #32
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d009      	beq.n	8006de4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 82ab 	beq.w	8007330 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	4798      	blx	r3
      }
      return;
 8006de2:	e2a5      	b.n	8007330 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006de4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 8117 	beq.w	800701c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d106      	bne.n	8006e08 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006dfa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006dfe:	4b85      	ldr	r3, [pc, #532]	; (8007014 <HAL_UART_IRQHandler+0x298>)
 8006e00:	4013      	ands	r3, r2
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	f000 810a 	beq.w	800701c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d011      	beq.n	8006e38 <HAL_UART_IRQHandler+0xbc>
 8006e14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00b      	beq.n	8006e38 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2201      	movs	r2, #1
 8006e26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e2e:	f043 0201 	orr.w	r2, r3, #1
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e3c:	f003 0302 	and.w	r3, r3, #2
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d011      	beq.n	8006e68 <HAL_UART_IRQHandler+0xec>
 8006e44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e48:	f003 0301 	and.w	r3, r3, #1
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00b      	beq.n	8006e68 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2202      	movs	r2, #2
 8006e56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e5e:	f043 0204 	orr.w	r2, r3, #4
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e6c:	f003 0304 	and.w	r3, r3, #4
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d011      	beq.n	8006e98 <HAL_UART_IRQHandler+0x11c>
 8006e74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e78:	f003 0301 	and.w	r3, r3, #1
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00b      	beq.n	8006e98 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2204      	movs	r2, #4
 8006e86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e8e:	f043 0202 	orr.w	r2, r3, #2
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e9c:	f003 0308 	and.w	r3, r3, #8
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d017      	beq.n	8006ed4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ea8:	f003 0320 	and.w	r3, r3, #32
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d105      	bne.n	8006ebc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006eb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00b      	beq.n	8006ed4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2208      	movs	r2, #8
 8006ec2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eca:	f043 0208 	orr.w	r2, r3, #8
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d012      	beq.n	8006f06 <HAL_UART_IRQHandler+0x18a>
 8006ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00c      	beq.n	8006f06 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ef4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006efc:	f043 0220 	orr.w	r2, r3, #32
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f000 8211 	beq.w	8007334 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f16:	f003 0320 	and.w	r3, r3, #32
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00d      	beq.n	8006f3a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f22:	f003 0320 	and.w	r3, r3, #32
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d007      	beq.n	8006f3a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f40:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4e:	2b40      	cmp	r3, #64	; 0x40
 8006f50:	d005      	beq.n	8006f5e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f56:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d04f      	beq.n	8006ffe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 fdc0 	bl	8007ae4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6e:	2b40      	cmp	r3, #64	; 0x40
 8006f70:	d141      	bne.n	8006ff6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	3308      	adds	r3, #8
 8006f78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006f88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006f8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3308      	adds	r3, #8
 8006f9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006f9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006fa2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006faa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006fae:	e841 2300 	strex	r3, r2, [r1]
 8006fb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006fb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1d9      	bne.n	8006f72 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d013      	beq.n	8006fee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fca:	4a13      	ldr	r2, [pc, #76]	; (8007018 <HAL_UART_IRQHandler+0x29c>)
 8006fcc:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7fc fc3c 	bl	8003850 <HAL_DMA_Abort_IT>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d017      	beq.n	800700e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006fe8:	4610      	mov	r0, r2
 8006fea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fec:	e00f      	b.n	800700e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 f9b4 	bl	800735c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff4:	e00b      	b.n	800700e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 f9b0 	bl	800735c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ffc:	e007      	b.n	800700e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f9ac 	bl	800735c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800700c:	e192      	b.n	8007334 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800700e:	bf00      	nop
    return;
 8007010:	e190      	b.n	8007334 <HAL_UART_IRQHandler+0x5b8>
 8007012:	bf00      	nop
 8007014:	04000120 	.word	0x04000120
 8007018:	08007bad 	.word	0x08007bad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007020:	2b01      	cmp	r3, #1
 8007022:	f040 814b 	bne.w	80072bc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800702a:	f003 0310 	and.w	r3, r3, #16
 800702e:	2b00      	cmp	r3, #0
 8007030:	f000 8144 	beq.w	80072bc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007038:	f003 0310 	and.w	r3, r3, #16
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 813d 	beq.w	80072bc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2210      	movs	r2, #16
 8007048:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007054:	2b40      	cmp	r3, #64	; 0x40
 8007056:	f040 80b5 	bne.w	80071c4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007066:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 8164 	beq.w	8007338 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007076:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800707a:	429a      	cmp	r2, r3
 800707c:	f080 815c 	bcs.w	8007338 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007086:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	2b20      	cmp	r3, #32
 8007092:	f000 8086 	beq.w	80071a2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070a2:	e853 3f00 	ldrex	r3, [r3]
 80070a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80070aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	461a      	mov	r2, r3
 80070bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80070c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80070c4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80070cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80070d0:	e841 2300 	strex	r3, r2, [r1]
 80070d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80070d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1da      	bne.n	8007096 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3308      	adds	r3, #8
 80070e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070ea:	e853 3f00 	ldrex	r3, [r3]
 80070ee:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80070f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80070f2:	f023 0301 	bic.w	r3, r3, #1
 80070f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3308      	adds	r3, #8
 8007100:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007104:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007108:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800710c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007110:	e841 2300 	strex	r3, r2, [r1]
 8007114:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007116:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007118:	2b00      	cmp	r3, #0
 800711a:	d1e1      	bne.n	80070e0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3308      	adds	r3, #8
 8007122:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007124:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800712c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800712e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007132:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	3308      	adds	r3, #8
 800713c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007140:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007142:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007144:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007146:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007148:	e841 2300 	strex	r3, r2, [r1]
 800714c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800714e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e3      	bne.n	800711c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2220      	movs	r2, #32
 8007158:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007168:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800716a:	e853 3f00 	ldrex	r3, [r3]
 800716e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007170:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007172:	f023 0310 	bic.w	r3, r3, #16
 8007176:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	461a      	mov	r2, r3
 8007180:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007184:	65bb      	str	r3, [r7, #88]	; 0x58
 8007186:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007188:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800718a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800718c:	e841 2300 	strex	r3, r2, [r1]
 8007190:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007194:	2b00      	cmp	r3, #0
 8007196:	d1e4      	bne.n	8007162 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800719c:	4618      	mov	r0, r3
 800719e:	f7fc fb1e 	bl	80037de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2202      	movs	r2, #2
 80071a6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	4619      	mov	r1, r3
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f8d7 	bl	8007370 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80071c2:	e0b9      	b.n	8007338 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80071de:	b29b      	uxth	r3, r3
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f000 80ab 	beq.w	800733c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80071e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f000 80a6 	beq.w	800733c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f8:	e853 3f00 	ldrex	r3, [r3]
 80071fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80071fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007200:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007204:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	461a      	mov	r2, r3
 800720e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007212:	647b      	str	r3, [r7, #68]	; 0x44
 8007214:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007216:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007218:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800721a:	e841 2300 	strex	r3, r2, [r1]
 800721e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007220:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1e4      	bne.n	80071f0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	3308      	adds	r3, #8
 800722c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007230:	e853 3f00 	ldrex	r3, [r3]
 8007234:	623b      	str	r3, [r7, #32]
   return(result);
 8007236:	6a3b      	ldr	r3, [r7, #32]
 8007238:	f023 0301 	bic.w	r3, r3, #1
 800723c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	3308      	adds	r3, #8
 8007246:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800724a:	633a      	str	r2, [r7, #48]	; 0x30
 800724c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800724e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007250:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007252:	e841 2300 	strex	r3, r2, [r1]
 8007256:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1e3      	bne.n	8007226 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2220      	movs	r2, #32
 8007262:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f023 0310 	bic.w	r3, r3, #16
 8007286:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007294:	61fb      	str	r3, [r7, #28]
 8007296:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007298:	69b9      	ldr	r1, [r7, #24]
 800729a:	69fa      	ldr	r2, [r7, #28]
 800729c:	e841 2300 	strex	r3, r2, [r1]
 80072a0:	617b      	str	r3, [r7, #20]
   return(result);
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1e4      	bne.n	8007272 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2202      	movs	r2, #2
 80072ac:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072b2:	4619      	mov	r1, r3
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f85b 	bl	8007370 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072ba:	e03f      	b.n	800733c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80072bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00e      	beq.n	80072e6 <HAL_UART_IRQHandler+0x56a>
 80072c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d008      	beq.n	80072e6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80072dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fe4c 	bl	8007f7c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072e4:	e02d      	b.n	8007342 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80072e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00e      	beq.n	8007310 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80072f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d008      	beq.n	8007310 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007302:	2b00      	cmp	r3, #0
 8007304:	d01c      	beq.n	8007340 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	4798      	blx	r3
    }
    return;
 800730e:	e017      	b.n	8007340 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007318:	2b00      	cmp	r3, #0
 800731a:	d012      	beq.n	8007342 <HAL_UART_IRQHandler+0x5c6>
 800731c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00c      	beq.n	8007342 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 fc55 	bl	8007bd8 <UART_EndTransmit_IT>
    return;
 800732e:	e008      	b.n	8007342 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007330:	bf00      	nop
 8007332:	e006      	b.n	8007342 <HAL_UART_IRQHandler+0x5c6>
    return;
 8007334:	bf00      	nop
 8007336:	e004      	b.n	8007342 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007338:	bf00      	nop
 800733a:	e002      	b.n	8007342 <HAL_UART_IRQHandler+0x5c6>
      return;
 800733c:	bf00      	nop
 800733e:	e000      	b.n	8007342 <HAL_UART_IRQHandler+0x5c6>
    return;
 8007340:	bf00      	nop
  }

}
 8007342:	37e8      	adds	r7, #232	; 0xe8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800737c:	bf00      	nop
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b088      	sub	sp, #32
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	689a      	ldr	r2, [r3, #8]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	431a      	orrs	r2, r3
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	431a      	orrs	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	4b8a      	ldr	r3, [pc, #552]	; (80075dc <UART_SetConfig+0x254>)
 80073b4:	4013      	ands	r3, r2
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	6812      	ldr	r2, [r2, #0]
 80073ba:	6979      	ldr	r1, [r7, #20]
 80073bc:	430b      	orrs	r3, r1
 80073be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	68da      	ldr	r2, [r3, #12]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	430a      	orrs	r2, r1
 80073d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	699b      	ldr	r3, [r3, #24]
 80073da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a1b      	ldr	r3, [r3, #32]
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a78      	ldr	r2, [pc, #480]	; (80075e0 <UART_SetConfig+0x258>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d120      	bne.n	8007446 <UART_SetConfig+0xbe>
 8007404:	4b77      	ldr	r3, [pc, #476]	; (80075e4 <UART_SetConfig+0x25c>)
 8007406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007408:	f003 0303 	and.w	r3, r3, #3
 800740c:	2b03      	cmp	r3, #3
 800740e:	d817      	bhi.n	8007440 <UART_SetConfig+0xb8>
 8007410:	a201      	add	r2, pc, #4	; (adr r2, 8007418 <UART_SetConfig+0x90>)
 8007412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007416:	bf00      	nop
 8007418:	08007429 	.word	0x08007429
 800741c:	08007435 	.word	0x08007435
 8007420:	0800743b 	.word	0x0800743b
 8007424:	0800742f 	.word	0x0800742f
 8007428:	2300      	movs	r3, #0
 800742a:	77fb      	strb	r3, [r7, #31]
 800742c:	e01d      	b.n	800746a <UART_SetConfig+0xe2>
 800742e:	2302      	movs	r3, #2
 8007430:	77fb      	strb	r3, [r7, #31]
 8007432:	e01a      	b.n	800746a <UART_SetConfig+0xe2>
 8007434:	2304      	movs	r3, #4
 8007436:	77fb      	strb	r3, [r7, #31]
 8007438:	e017      	b.n	800746a <UART_SetConfig+0xe2>
 800743a:	2308      	movs	r3, #8
 800743c:	77fb      	strb	r3, [r7, #31]
 800743e:	e014      	b.n	800746a <UART_SetConfig+0xe2>
 8007440:	2310      	movs	r3, #16
 8007442:	77fb      	strb	r3, [r7, #31]
 8007444:	e011      	b.n	800746a <UART_SetConfig+0xe2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a67      	ldr	r2, [pc, #412]	; (80075e8 <UART_SetConfig+0x260>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d102      	bne.n	8007456 <UART_SetConfig+0xce>
 8007450:	2300      	movs	r3, #0
 8007452:	77fb      	strb	r3, [r7, #31]
 8007454:	e009      	b.n	800746a <UART_SetConfig+0xe2>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a64      	ldr	r2, [pc, #400]	; (80075ec <UART_SetConfig+0x264>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d102      	bne.n	8007466 <UART_SetConfig+0xde>
 8007460:	2300      	movs	r3, #0
 8007462:	77fb      	strb	r3, [r7, #31]
 8007464:	e001      	b.n	800746a <UART_SetConfig+0xe2>
 8007466:	2310      	movs	r3, #16
 8007468:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	69db      	ldr	r3, [r3, #28]
 800746e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007472:	d15a      	bne.n	800752a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007474:	7ffb      	ldrb	r3, [r7, #31]
 8007476:	2b08      	cmp	r3, #8
 8007478:	d827      	bhi.n	80074ca <UART_SetConfig+0x142>
 800747a:	a201      	add	r2, pc, #4	; (adr r2, 8007480 <UART_SetConfig+0xf8>)
 800747c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007480:	080074a5 	.word	0x080074a5
 8007484:	080074ad 	.word	0x080074ad
 8007488:	080074b5 	.word	0x080074b5
 800748c:	080074cb 	.word	0x080074cb
 8007490:	080074bb 	.word	0x080074bb
 8007494:	080074cb 	.word	0x080074cb
 8007498:	080074cb 	.word	0x080074cb
 800749c:	080074cb 	.word	0x080074cb
 80074a0:	080074c3 	.word	0x080074c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074a4:	f7fe fcb4 	bl	8005e10 <HAL_RCC_GetPCLK1Freq>
 80074a8:	61b8      	str	r0, [r7, #24]
        break;
 80074aa:	e013      	b.n	80074d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074ac:	f7fe fcd2 	bl	8005e54 <HAL_RCC_GetPCLK2Freq>
 80074b0:	61b8      	str	r0, [r7, #24]
        break;
 80074b2:	e00f      	b.n	80074d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074b4:	4b4e      	ldr	r3, [pc, #312]	; (80075f0 <UART_SetConfig+0x268>)
 80074b6:	61bb      	str	r3, [r7, #24]
        break;
 80074b8:	e00c      	b.n	80074d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074ba:	f7fe fc33 	bl	8005d24 <HAL_RCC_GetSysClockFreq>
 80074be:	61b8      	str	r0, [r7, #24]
        break;
 80074c0:	e008      	b.n	80074d4 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074c6:	61bb      	str	r3, [r7, #24]
        break;
 80074c8:	e004      	b.n	80074d4 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	77bb      	strb	r3, [r7, #30]
        break;
 80074d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d074      	beq.n	80075c4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074da:	69bb      	ldr	r3, [r7, #24]
 80074dc:	005a      	lsls	r2, r3, #1
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	085b      	lsrs	r3, r3, #1
 80074e4:	441a      	add	r2, r3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80074ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	2b0f      	cmp	r3, #15
 80074f4:	d916      	bls.n	8007524 <UART_SetConfig+0x19c>
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074fc:	d212      	bcs.n	8007524 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	b29b      	uxth	r3, r3
 8007502:	f023 030f 	bic.w	r3, r3, #15
 8007506:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	085b      	lsrs	r3, r3, #1
 800750c:	b29b      	uxth	r3, r3
 800750e:	f003 0307 	and.w	r3, r3, #7
 8007512:	b29a      	uxth	r2, r3
 8007514:	89fb      	ldrh	r3, [r7, #14]
 8007516:	4313      	orrs	r3, r2
 8007518:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	89fa      	ldrh	r2, [r7, #14]
 8007520:	60da      	str	r2, [r3, #12]
 8007522:	e04f      	b.n	80075c4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	77bb      	strb	r3, [r7, #30]
 8007528:	e04c      	b.n	80075c4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800752a:	7ffb      	ldrb	r3, [r7, #31]
 800752c:	2b08      	cmp	r3, #8
 800752e:	d828      	bhi.n	8007582 <UART_SetConfig+0x1fa>
 8007530:	a201      	add	r2, pc, #4	; (adr r2, 8007538 <UART_SetConfig+0x1b0>)
 8007532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007536:	bf00      	nop
 8007538:	0800755d 	.word	0x0800755d
 800753c:	08007565 	.word	0x08007565
 8007540:	0800756d 	.word	0x0800756d
 8007544:	08007583 	.word	0x08007583
 8007548:	08007573 	.word	0x08007573
 800754c:	08007583 	.word	0x08007583
 8007550:	08007583 	.word	0x08007583
 8007554:	08007583 	.word	0x08007583
 8007558:	0800757b 	.word	0x0800757b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800755c:	f7fe fc58 	bl	8005e10 <HAL_RCC_GetPCLK1Freq>
 8007560:	61b8      	str	r0, [r7, #24]
        break;
 8007562:	e013      	b.n	800758c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007564:	f7fe fc76 	bl	8005e54 <HAL_RCC_GetPCLK2Freq>
 8007568:	61b8      	str	r0, [r7, #24]
        break;
 800756a:	e00f      	b.n	800758c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800756c:	4b20      	ldr	r3, [pc, #128]	; (80075f0 <UART_SetConfig+0x268>)
 800756e:	61bb      	str	r3, [r7, #24]
        break;
 8007570:	e00c      	b.n	800758c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007572:	f7fe fbd7 	bl	8005d24 <HAL_RCC_GetSysClockFreq>
 8007576:	61b8      	str	r0, [r7, #24]
        break;
 8007578:	e008      	b.n	800758c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800757a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800757e:	61bb      	str	r3, [r7, #24]
        break;
 8007580:	e004      	b.n	800758c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007582:	2300      	movs	r3, #0
 8007584:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	77bb      	strb	r3, [r7, #30]
        break;
 800758a:	bf00      	nop
    }

    if (pclk != 0U)
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d018      	beq.n	80075c4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	085a      	lsrs	r2, r3, #1
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	441a      	add	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	2b0f      	cmp	r3, #15
 80075aa:	d909      	bls.n	80075c0 <UART_SetConfig+0x238>
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075b2:	d205      	bcs.n	80075c0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	60da      	str	r2, [r3, #12]
 80075be:	e001      	b.n	80075c4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80075d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3720      	adds	r7, #32
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
 80075da:	bf00      	nop
 80075dc:	efff69f3 	.word	0xefff69f3
 80075e0:	40013800 	.word	0x40013800
 80075e4:	40021000 	.word	0x40021000
 80075e8:	40004400 	.word	0x40004400
 80075ec:	40004800 	.word	0x40004800
 80075f0:	007a1200 	.word	0x007a1200

080075f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00a      	beq.n	800761e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00a      	beq.n	8007640 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	430a      	orrs	r2, r1
 800763e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	f003 0304 	and.w	r3, r3, #4
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00a      	beq.n	8007662 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007666:	f003 0308 	and.w	r3, r3, #8
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00a      	beq.n	8007684 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007688:	f003 0310 	and.w	r3, r3, #16
 800768c:	2b00      	cmp	r3, #0
 800768e:	d00a      	beq.n	80076a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	430a      	orrs	r2, r1
 80076a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076aa:	f003 0320 	and.w	r3, r3, #32
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00a      	beq.n	80076c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	430a      	orrs	r2, r1
 80076c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01a      	beq.n	800770a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	430a      	orrs	r2, r1
 80076e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076f2:	d10a      	bne.n	800770a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00a      	beq.n	800772c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	605a      	str	r2, [r3, #4]
  }
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr

08007738 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b098      	sub	sp, #96	; 0x60
 800773c:	af02      	add	r7, sp, #8
 800773e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007748:	f7fa fe82 	bl	8002450 <HAL_GetTick>
 800774c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0308 	and.w	r3, r3, #8
 8007758:	2b08      	cmp	r3, #8
 800775a:	d12e      	bne.n	80077ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800775c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007764:	2200      	movs	r2, #0
 8007766:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f88c 	bl	8007888 <UART_WaitOnFlagUntilTimeout>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d021      	beq.n	80077ba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800777e:	e853 3f00 	ldrex	r3, [r3]
 8007782:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800778a:	653b      	str	r3, [r7, #80]	; 0x50
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	461a      	mov	r2, r3
 8007792:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007794:	647b      	str	r3, [r7, #68]	; 0x44
 8007796:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007798:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800779a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800779c:	e841 2300 	strex	r3, r2, [r1]
 80077a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80077a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d1e6      	bne.n	8007776 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2220      	movs	r2, #32
 80077ac:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e062      	b.n	8007880 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b04      	cmp	r3, #4
 80077c6:	d149      	bne.n	800785c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077d0:	2200      	movs	r2, #0
 80077d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 f856 	bl	8007888 <UART_WaitOnFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d03c      	beq.n	800785c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	e853 3f00 	ldrex	r3, [r3]
 80077ee:	623b      	str	r3, [r7, #32]
   return(result);
 80077f0:	6a3b      	ldr	r3, [r7, #32]
 80077f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	461a      	mov	r2, r3
 80077fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007800:	633b      	str	r3, [r7, #48]	; 0x30
 8007802:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007806:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007808:	e841 2300 	strex	r3, r2, [r1]
 800780c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800780e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1e6      	bne.n	80077e2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	3308      	adds	r3, #8
 800781a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	e853 3f00 	ldrex	r3, [r3]
 8007822:	60fb      	str	r3, [r7, #12]
   return(result);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f023 0301 	bic.w	r3, r3, #1
 800782a:	64bb      	str	r3, [r7, #72]	; 0x48
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	3308      	adds	r3, #8
 8007832:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007834:	61fa      	str	r2, [r7, #28]
 8007836:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007838:	69b9      	ldr	r1, [r7, #24]
 800783a:	69fa      	ldr	r2, [r7, #28]
 800783c:	e841 2300 	strex	r3, r2, [r1]
 8007840:	617b      	str	r3, [r7, #20]
   return(result);
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1e5      	bne.n	8007814 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2220      	movs	r2, #32
 800784c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e011      	b.n	8007880 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2220      	movs	r2, #32
 8007860:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2220      	movs	r2, #32
 8007866:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3758      	adds	r7, #88	; 0x58
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}

08007888 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	60f8      	str	r0, [r7, #12]
 8007890:	60b9      	str	r1, [r7, #8]
 8007892:	603b      	str	r3, [r7, #0]
 8007894:	4613      	mov	r3, r2
 8007896:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007898:	e049      	b.n	800792e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a0:	d045      	beq.n	800792e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078a2:	f7fa fdd5 	bl	8002450 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	69ba      	ldr	r2, [r7, #24]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d302      	bcc.n	80078b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d101      	bne.n	80078bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80078b8:	2303      	movs	r3, #3
 80078ba:	e048      	b.n	800794e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0304 	and.w	r3, r3, #4
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d031      	beq.n	800792e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	69db      	ldr	r3, [r3, #28]
 80078d0:	f003 0308 	and.w	r3, r3, #8
 80078d4:	2b08      	cmp	r3, #8
 80078d6:	d110      	bne.n	80078fa <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2208      	movs	r2, #8
 80078de:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 f8ff 	bl	8007ae4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	2208      	movs	r2, #8
 80078ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	e029      	b.n	800794e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	69db      	ldr	r3, [r3, #28]
 8007900:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007904:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007908:	d111      	bne.n	800792e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007912:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	f000 f8e5 	bl	8007ae4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2220      	movs	r2, #32
 800791e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e00f      	b.n	800794e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	69da      	ldr	r2, [r3, #28]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	4013      	ands	r3, r2
 8007938:	68ba      	ldr	r2, [r7, #8]
 800793a:	429a      	cmp	r2, r3
 800793c:	bf0c      	ite	eq
 800793e:	2301      	moveq	r3, #1
 8007940:	2300      	movne	r3, #0
 8007942:	b2db      	uxtb	r3, r3
 8007944:	461a      	mov	r2, r3
 8007946:	79fb      	ldrb	r3, [r7, #7]
 8007948:	429a      	cmp	r2, r3
 800794a:	d0a6      	beq.n	800789a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
	...

08007958 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007958:	b480      	push	{r7}
 800795a:	b097      	sub	sp, #92	; 0x5c
 800795c:	af00      	add	r7, sp, #0
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	60b9      	str	r1, [r7, #8]
 8007962:	4613      	mov	r3, r2
 8007964:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	88fa      	ldrh	r2, [r7, #6]
 8007970:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	88fa      	ldrh	r2, [r7, #6]
 8007978:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800798a:	d10e      	bne.n	80079aa <UART_Start_Receive_IT+0x52>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	691b      	ldr	r3, [r3, #16]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d105      	bne.n	80079a0 <UART_Start_Receive_IT+0x48>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f240 12ff 	movw	r2, #511	; 0x1ff
 800799a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800799e:	e02d      	b.n	80079fc <UART_Start_Receive_IT+0xa4>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	22ff      	movs	r2, #255	; 0xff
 80079a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079a8:	e028      	b.n	80079fc <UART_Start_Receive_IT+0xa4>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10d      	bne.n	80079ce <UART_Start_Receive_IT+0x76>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d104      	bne.n	80079c4 <UART_Start_Receive_IT+0x6c>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	22ff      	movs	r2, #255	; 0xff
 80079be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079c2:	e01b      	b.n	80079fc <UART_Start_Receive_IT+0xa4>
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	227f      	movs	r2, #127	; 0x7f
 80079c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079cc:	e016      	b.n	80079fc <UART_Start_Receive_IT+0xa4>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80079d6:	d10d      	bne.n	80079f4 <UART_Start_Receive_IT+0x9c>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d104      	bne.n	80079ea <UART_Start_Receive_IT+0x92>
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	227f      	movs	r2, #127	; 0x7f
 80079e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079e8:	e008      	b.n	80079fc <UART_Start_Receive_IT+0xa4>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	223f      	movs	r2, #63	; 0x3f
 80079ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80079f2:	e003      	b.n	80079fc <UART_Start_Receive_IT+0xa4>
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2222      	movs	r2, #34	; 0x22
 8007a08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	3308      	adds	r3, #8
 8007a12:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a16:	e853 3f00 	ldrex	r3, [r3]
 8007a1a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1e:	f043 0301 	orr.w	r3, r3, #1
 8007a22:	657b      	str	r3, [r7, #84]	; 0x54
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	3308      	adds	r3, #8
 8007a2a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a2c:	64ba      	str	r2, [r7, #72]	; 0x48
 8007a2e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a30:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007a32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a34:	e841 2300 	strex	r3, r2, [r1]
 8007a38:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007a3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d1e5      	bne.n	8007a0c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a48:	d107      	bne.n	8007a5a <UART_Start_Receive_IT+0x102>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	691b      	ldr	r3, [r3, #16]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d103      	bne.n	8007a5a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	4a21      	ldr	r2, [pc, #132]	; (8007adc <UART_Start_Receive_IT+0x184>)
 8007a56:	669a      	str	r2, [r3, #104]	; 0x68
 8007a58:	e002      	b.n	8007a60 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	4a20      	ldr	r2, [pc, #128]	; (8007ae0 <UART_Start_Receive_IT+0x188>)
 8007a5e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d019      	beq.n	8007a9c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a70:	e853 3f00 	ldrex	r3, [r3]
 8007a74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a78:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007a7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	461a      	mov	r2, r3
 8007a84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a86:	637b      	str	r3, [r7, #52]	; 0x34
 8007a88:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a8e:	e841 2300 	strex	r3, r2, [r1]
 8007a92:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1e6      	bne.n	8007a68 <UART_Start_Receive_IT+0x110>
 8007a9a:	e018      	b.n	8007ace <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	e853 3f00 	ldrex	r3, [r3]
 8007aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	f043 0320 	orr.w	r3, r3, #32
 8007ab0:	653b      	str	r3, [r7, #80]	; 0x50
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aba:	623b      	str	r3, [r7, #32]
 8007abc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abe:	69f9      	ldr	r1, [r7, #28]
 8007ac0:	6a3a      	ldr	r2, [r7, #32]
 8007ac2:	e841 2300 	strex	r3, r2, [r1]
 8007ac6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1e6      	bne.n	8007a9c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	375c      	adds	r7, #92	; 0x5c
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	08007dd5 	.word	0x08007dd5
 8007ae0:	08007c2d 	.word	0x08007c2d

08007ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b095      	sub	sp, #84	; 0x54
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007af4:	e853 3f00 	ldrex	r3, [r3]
 8007af8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	461a      	mov	r2, r3
 8007b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b0a:	643b      	str	r3, [r7, #64]	; 0x40
 8007b0c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e6      	bne.n	8007aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3308      	adds	r3, #8
 8007b24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	6a3b      	ldr	r3, [r7, #32]
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	f023 0301 	bic.w	r3, r3, #1
 8007b34:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b46:	e841 2300 	strex	r3, r2, [r1]
 8007b4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1e5      	bne.n	8007b1e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d118      	bne.n	8007b8c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	e853 3f00 	ldrex	r3, [r3]
 8007b66:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	f023 0310 	bic.w	r3, r3, #16
 8007b6e:	647b      	str	r3, [r7, #68]	; 0x44
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	461a      	mov	r2, r3
 8007b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b78:	61bb      	str	r3, [r7, #24]
 8007b7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7c:	6979      	ldr	r1, [r7, #20]
 8007b7e:	69ba      	ldr	r2, [r7, #24]
 8007b80:	e841 2300 	strex	r3, r2, [r1]
 8007b84:	613b      	str	r3, [r7, #16]
   return(result);
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1e6      	bne.n	8007b5a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2220      	movs	r2, #32
 8007b90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007ba0:	bf00      	nop
 8007ba2:	3754      	adds	r7, #84	; 0x54
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f7ff fbc6 	bl	800735c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bd0:	bf00      	nop
 8007bd2:	3710      	adds	r7, #16
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}

08007bd8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b088      	sub	sp, #32
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	e853 3f00 	ldrex	r3, [r3]
 8007bec:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bf4:	61fb      	str	r3, [r7, #28]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	61bb      	str	r3, [r7, #24]
 8007c00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c02:	6979      	ldr	r1, [r7, #20]
 8007c04:	69ba      	ldr	r2, [r7, #24]
 8007c06:	e841 2300 	strex	r3, r2, [r1]
 8007c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d1e6      	bne.n	8007be0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2220      	movs	r2, #32
 8007c16:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f7ff fb92 	bl	8007348 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c24:	bf00      	nop
 8007c26:	3720      	adds	r7, #32
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b09c      	sub	sp, #112	; 0x70
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c3a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c44:	2b22      	cmp	r3, #34	; 0x22
 8007c46:	f040 80b9 	bne.w	8007dbc <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007c50:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c54:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007c58:	b2d9      	uxtb	r1, r3
 8007c5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007c5e:	b2da      	uxtb	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c64:	400a      	ands	r2, r1
 8007c66:	b2d2      	uxtb	r2, r2
 8007c68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	b29a      	uxth	r2, r3
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f040 809c 	bne.w	8007dcc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c9c:	e853 3f00 	ldrex	r3, [r3]
 8007ca0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007ca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ca4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ca8:	66bb      	str	r3, [r7, #104]	; 0x68
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	461a      	mov	r2, r3
 8007cb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007cb2:	65bb      	str	r3, [r7, #88]	; 0x58
 8007cb4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cb6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007cb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007cba:	e841 2300 	strex	r3, r2, [r1]
 8007cbe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007cc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d1e6      	bne.n	8007c94 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	3308      	adds	r3, #8
 8007ccc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd0:	e853 3f00 	ldrex	r3, [r3]
 8007cd4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cd8:	f023 0301 	bic.w	r3, r3, #1
 8007cdc:	667b      	str	r3, [r7, #100]	; 0x64
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3308      	adds	r3, #8
 8007ce4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007ce6:	647a      	str	r2, [r7, #68]	; 0x44
 8007ce8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cee:	e841 2300 	strex	r3, r2, [r1]
 8007cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d1e5      	bne.n	8007cc6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d018      	beq.n	8007d4e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d24:	e853 3f00 	ldrex	r3, [r3]
 8007d28:	623b      	str	r3, [r7, #32]
   return(result);
 8007d2a:	6a3b      	ldr	r3, [r7, #32]
 8007d2c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007d30:	663b      	str	r3, [r7, #96]	; 0x60
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d3a:	633b      	str	r3, [r7, #48]	; 0x30
 8007d3c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d42:	e841 2300 	strex	r3, r2, [r1]
 8007d46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d1e6      	bne.n	8007d1c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d12e      	bne.n	8007db4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	e853 3f00 	ldrex	r3, [r3]
 8007d68:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f023 0310 	bic.w	r3, r3, #16
 8007d70:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	461a      	mov	r2, r3
 8007d78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d7a:	61fb      	str	r3, [r7, #28]
 8007d7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d7e:	69b9      	ldr	r1, [r7, #24]
 8007d80:	69fa      	ldr	r2, [r7, #28]
 8007d82:	e841 2300 	strex	r3, r2, [r1]
 8007d86:	617b      	str	r3, [r7, #20]
   return(result);
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1e6      	bne.n	8007d5c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	f003 0310 	and.w	r3, r3, #16
 8007d98:	2b10      	cmp	r3, #16
 8007d9a:	d103      	bne.n	8007da4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2210      	movs	r2, #16
 8007da2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007daa:	4619      	mov	r1, r3
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f7ff fadf 	bl	8007370 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007db2:	e00b      	b.n	8007dcc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f7f9 faef 	bl	8001398 <HAL_UART_RxCpltCallback>
}
 8007dba:	e007      	b.n	8007dcc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	699a      	ldr	r2, [r3, #24]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f042 0208 	orr.w	r2, r2, #8
 8007dca:	619a      	str	r2, [r3, #24]
}
 8007dcc:	bf00      	nop
 8007dce:	3770      	adds	r7, #112	; 0x70
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b09c      	sub	sp, #112	; 0x70
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007de2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007dec:	2b22      	cmp	r3, #34	; 0x22
 8007dee:	f040 80b9 	bne.w	8007f64 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007df8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e00:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007e02:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007e06:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	b29a      	uxth	r2, r3
 8007e0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e10:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e16:	1c9a      	adds	r2, r3, #2
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	3b01      	subs	r3, #1
 8007e26:	b29a      	uxth	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e34:	b29b      	uxth	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f040 809c 	bne.w	8007f74 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e44:	e853 3f00 	ldrex	r3, [r3]
 8007e48:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e50:	667b      	str	r3, [r7, #100]	; 0x64
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	461a      	mov	r2, r3
 8007e58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e5a:	657b      	str	r3, [r7, #84]	; 0x54
 8007e5c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007e60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007e62:	e841 2300 	strex	r3, r2, [r1]
 8007e66:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d1e6      	bne.n	8007e3c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3308      	adds	r3, #8
 8007e74:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e78:	e853 3f00 	ldrex	r3, [r3]
 8007e7c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e80:	f023 0301 	bic.w	r3, r3, #1
 8007e84:	663b      	str	r3, [r7, #96]	; 0x60
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3308      	adds	r3, #8
 8007e8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007e8e:	643a      	str	r2, [r7, #64]	; 0x40
 8007e90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e92:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e96:	e841 2300 	strex	r3, r2, [r1]
 8007e9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1e5      	bne.n	8007e6e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2220      	movs	r2, #32
 8007ea6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d018      	beq.n	8007ef6 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	e853 3f00 	ldrex	r3, [r3]
 8007ed0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ed2:	69fb      	ldr	r3, [r7, #28]
 8007ed4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007ed8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	461a      	mov	r2, r3
 8007ee0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ee4:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ee6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ee8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007eea:	e841 2300 	strex	r3, r2, [r1]
 8007eee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d1e6      	bne.n	8007ec4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	d12e      	bne.n	8007f5c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	f023 0310 	bic.w	r3, r3, #16
 8007f18:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f22:	61bb      	str	r3, [r7, #24]
 8007f24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f26:	6979      	ldr	r1, [r7, #20]
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	e841 2300 	strex	r3, r2, [r1]
 8007f2e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1e6      	bne.n	8007f04 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	69db      	ldr	r3, [r3, #28]
 8007f3c:	f003 0310 	and.w	r3, r3, #16
 8007f40:	2b10      	cmp	r3, #16
 8007f42:	d103      	bne.n	8007f4c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2210      	movs	r2, #16
 8007f4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007f52:	4619      	mov	r1, r3
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f7ff fa0b 	bl	8007370 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f5a:	e00b      	b.n	8007f74 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f7f9 fa1b 	bl	8001398 <HAL_UART_RxCpltCallback>
}
 8007f62:	e007      	b.n	8007f74 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	699a      	ldr	r2, [r3, #24]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f042 0208 	orr.w	r2, r2, #8
 8007f72:	619a      	str	r2, [r3, #24]
}
 8007f74:	bf00      	nop
 8007f76:	3770      	adds	r7, #112	; 0x70
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <atoi>:
 8007f90:	220a      	movs	r2, #10
 8007f92:	2100      	movs	r1, #0
 8007f94:	f000 b882 	b.w	800809c <strtol>

08007f98 <_strtol_l.constprop.0>:
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f9e:	d001      	beq.n	8007fa4 <_strtol_l.constprop.0+0xc>
 8007fa0:	2b24      	cmp	r3, #36	; 0x24
 8007fa2:	d906      	bls.n	8007fb2 <_strtol_l.constprop.0+0x1a>
 8007fa4:	f001 f8e6 	bl	8009174 <__errno>
 8007fa8:	2316      	movs	r3, #22
 8007faa:	6003      	str	r3, [r0, #0]
 8007fac:	2000      	movs	r0, #0
 8007fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fb2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008098 <_strtol_l.constprop.0+0x100>
 8007fb6:	460d      	mov	r5, r1
 8007fb8:	462e      	mov	r6, r5
 8007fba:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fbe:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007fc2:	f017 0708 	ands.w	r7, r7, #8
 8007fc6:	d1f7      	bne.n	8007fb8 <_strtol_l.constprop.0+0x20>
 8007fc8:	2c2d      	cmp	r4, #45	; 0x2d
 8007fca:	d132      	bne.n	8008032 <_strtol_l.constprop.0+0x9a>
 8007fcc:	782c      	ldrb	r4, [r5, #0]
 8007fce:	2701      	movs	r7, #1
 8007fd0:	1cb5      	adds	r5, r6, #2
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d05b      	beq.n	800808e <_strtol_l.constprop.0+0xf6>
 8007fd6:	2b10      	cmp	r3, #16
 8007fd8:	d109      	bne.n	8007fee <_strtol_l.constprop.0+0x56>
 8007fda:	2c30      	cmp	r4, #48	; 0x30
 8007fdc:	d107      	bne.n	8007fee <_strtol_l.constprop.0+0x56>
 8007fde:	782c      	ldrb	r4, [r5, #0]
 8007fe0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007fe4:	2c58      	cmp	r4, #88	; 0x58
 8007fe6:	d14d      	bne.n	8008084 <_strtol_l.constprop.0+0xec>
 8007fe8:	786c      	ldrb	r4, [r5, #1]
 8007fea:	2310      	movs	r3, #16
 8007fec:	3502      	adds	r5, #2
 8007fee:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007ff2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ff6:	f04f 0e00 	mov.w	lr, #0
 8007ffa:	fbb8 f9f3 	udiv	r9, r8, r3
 8007ffe:	4676      	mov	r6, lr
 8008000:	fb03 8a19 	mls	sl, r3, r9, r8
 8008004:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008008:	f1bc 0f09 	cmp.w	ip, #9
 800800c:	d816      	bhi.n	800803c <_strtol_l.constprop.0+0xa4>
 800800e:	4664      	mov	r4, ip
 8008010:	42a3      	cmp	r3, r4
 8008012:	dd24      	ble.n	800805e <_strtol_l.constprop.0+0xc6>
 8008014:	f1be 3fff 	cmp.w	lr, #4294967295
 8008018:	d008      	beq.n	800802c <_strtol_l.constprop.0+0x94>
 800801a:	45b1      	cmp	r9, r6
 800801c:	d31c      	bcc.n	8008058 <_strtol_l.constprop.0+0xc0>
 800801e:	d101      	bne.n	8008024 <_strtol_l.constprop.0+0x8c>
 8008020:	45a2      	cmp	sl, r4
 8008022:	db19      	blt.n	8008058 <_strtol_l.constprop.0+0xc0>
 8008024:	fb06 4603 	mla	r6, r6, r3, r4
 8008028:	f04f 0e01 	mov.w	lr, #1
 800802c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008030:	e7e8      	b.n	8008004 <_strtol_l.constprop.0+0x6c>
 8008032:	2c2b      	cmp	r4, #43	; 0x2b
 8008034:	bf04      	itt	eq
 8008036:	782c      	ldrbeq	r4, [r5, #0]
 8008038:	1cb5      	addeq	r5, r6, #2
 800803a:	e7ca      	b.n	8007fd2 <_strtol_l.constprop.0+0x3a>
 800803c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008040:	f1bc 0f19 	cmp.w	ip, #25
 8008044:	d801      	bhi.n	800804a <_strtol_l.constprop.0+0xb2>
 8008046:	3c37      	subs	r4, #55	; 0x37
 8008048:	e7e2      	b.n	8008010 <_strtol_l.constprop.0+0x78>
 800804a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800804e:	f1bc 0f19 	cmp.w	ip, #25
 8008052:	d804      	bhi.n	800805e <_strtol_l.constprop.0+0xc6>
 8008054:	3c57      	subs	r4, #87	; 0x57
 8008056:	e7db      	b.n	8008010 <_strtol_l.constprop.0+0x78>
 8008058:	f04f 3eff 	mov.w	lr, #4294967295
 800805c:	e7e6      	b.n	800802c <_strtol_l.constprop.0+0x94>
 800805e:	f1be 3fff 	cmp.w	lr, #4294967295
 8008062:	d105      	bne.n	8008070 <_strtol_l.constprop.0+0xd8>
 8008064:	2322      	movs	r3, #34	; 0x22
 8008066:	6003      	str	r3, [r0, #0]
 8008068:	4646      	mov	r6, r8
 800806a:	b942      	cbnz	r2, 800807e <_strtol_l.constprop.0+0xe6>
 800806c:	4630      	mov	r0, r6
 800806e:	e79e      	b.n	8007fae <_strtol_l.constprop.0+0x16>
 8008070:	b107      	cbz	r7, 8008074 <_strtol_l.constprop.0+0xdc>
 8008072:	4276      	negs	r6, r6
 8008074:	2a00      	cmp	r2, #0
 8008076:	d0f9      	beq.n	800806c <_strtol_l.constprop.0+0xd4>
 8008078:	f1be 0f00 	cmp.w	lr, #0
 800807c:	d000      	beq.n	8008080 <_strtol_l.constprop.0+0xe8>
 800807e:	1e69      	subs	r1, r5, #1
 8008080:	6011      	str	r1, [r2, #0]
 8008082:	e7f3      	b.n	800806c <_strtol_l.constprop.0+0xd4>
 8008084:	2430      	movs	r4, #48	; 0x30
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1b1      	bne.n	8007fee <_strtol_l.constprop.0+0x56>
 800808a:	2308      	movs	r3, #8
 800808c:	e7af      	b.n	8007fee <_strtol_l.constprop.0+0x56>
 800808e:	2c30      	cmp	r4, #48	; 0x30
 8008090:	d0a5      	beq.n	8007fde <_strtol_l.constprop.0+0x46>
 8008092:	230a      	movs	r3, #10
 8008094:	e7ab      	b.n	8007fee <_strtol_l.constprop.0+0x56>
 8008096:	bf00      	nop
 8008098:	0800b649 	.word	0x0800b649

0800809c <strtol>:
 800809c:	4613      	mov	r3, r2
 800809e:	460a      	mov	r2, r1
 80080a0:	4601      	mov	r1, r0
 80080a2:	4802      	ldr	r0, [pc, #8]	; (80080ac <strtol+0x10>)
 80080a4:	6800      	ldr	r0, [r0, #0]
 80080a6:	f7ff bf77 	b.w	8007f98 <_strtol_l.constprop.0>
 80080aa:	bf00      	nop
 80080ac:	200007c4 	.word	0x200007c4

080080b0 <__cvt>:
 80080b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080b4:	ec55 4b10 	vmov	r4, r5, d0
 80080b8:	2d00      	cmp	r5, #0
 80080ba:	460e      	mov	r6, r1
 80080bc:	4619      	mov	r1, r3
 80080be:	462b      	mov	r3, r5
 80080c0:	bfbb      	ittet	lt
 80080c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80080c6:	461d      	movlt	r5, r3
 80080c8:	2300      	movge	r3, #0
 80080ca:	232d      	movlt	r3, #45	; 0x2d
 80080cc:	700b      	strb	r3, [r1, #0]
 80080ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80080d4:	4691      	mov	r9, r2
 80080d6:	f023 0820 	bic.w	r8, r3, #32
 80080da:	bfbc      	itt	lt
 80080dc:	4622      	movlt	r2, r4
 80080de:	4614      	movlt	r4, r2
 80080e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080e4:	d005      	beq.n	80080f2 <__cvt+0x42>
 80080e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080ea:	d100      	bne.n	80080ee <__cvt+0x3e>
 80080ec:	3601      	adds	r6, #1
 80080ee:	2102      	movs	r1, #2
 80080f0:	e000      	b.n	80080f4 <__cvt+0x44>
 80080f2:	2103      	movs	r1, #3
 80080f4:	ab03      	add	r3, sp, #12
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	ab02      	add	r3, sp, #8
 80080fa:	9300      	str	r3, [sp, #0]
 80080fc:	ec45 4b10 	vmov	d0, r4, r5
 8008100:	4653      	mov	r3, sl
 8008102:	4632      	mov	r2, r6
 8008104:	f001 f8ec 	bl	80092e0 <_dtoa_r>
 8008108:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800810c:	4607      	mov	r7, r0
 800810e:	d102      	bne.n	8008116 <__cvt+0x66>
 8008110:	f019 0f01 	tst.w	r9, #1
 8008114:	d022      	beq.n	800815c <__cvt+0xac>
 8008116:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800811a:	eb07 0906 	add.w	r9, r7, r6
 800811e:	d110      	bne.n	8008142 <__cvt+0x92>
 8008120:	783b      	ldrb	r3, [r7, #0]
 8008122:	2b30      	cmp	r3, #48	; 0x30
 8008124:	d10a      	bne.n	800813c <__cvt+0x8c>
 8008126:	2200      	movs	r2, #0
 8008128:	2300      	movs	r3, #0
 800812a:	4620      	mov	r0, r4
 800812c:	4629      	mov	r1, r5
 800812e:	f7f8 fcdb 	bl	8000ae8 <__aeabi_dcmpeq>
 8008132:	b918      	cbnz	r0, 800813c <__cvt+0x8c>
 8008134:	f1c6 0601 	rsb	r6, r6, #1
 8008138:	f8ca 6000 	str.w	r6, [sl]
 800813c:	f8da 3000 	ldr.w	r3, [sl]
 8008140:	4499      	add	r9, r3
 8008142:	2200      	movs	r2, #0
 8008144:	2300      	movs	r3, #0
 8008146:	4620      	mov	r0, r4
 8008148:	4629      	mov	r1, r5
 800814a:	f7f8 fccd 	bl	8000ae8 <__aeabi_dcmpeq>
 800814e:	b108      	cbz	r0, 8008154 <__cvt+0xa4>
 8008150:	f8cd 900c 	str.w	r9, [sp, #12]
 8008154:	2230      	movs	r2, #48	; 0x30
 8008156:	9b03      	ldr	r3, [sp, #12]
 8008158:	454b      	cmp	r3, r9
 800815a:	d307      	bcc.n	800816c <__cvt+0xbc>
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008160:	1bdb      	subs	r3, r3, r7
 8008162:	4638      	mov	r0, r7
 8008164:	6013      	str	r3, [r2, #0]
 8008166:	b004      	add	sp, #16
 8008168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800816c:	1c59      	adds	r1, r3, #1
 800816e:	9103      	str	r1, [sp, #12]
 8008170:	701a      	strb	r2, [r3, #0]
 8008172:	e7f0      	b.n	8008156 <__cvt+0xa6>

08008174 <__exponent>:
 8008174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008176:	4603      	mov	r3, r0
 8008178:	2900      	cmp	r1, #0
 800817a:	bfb8      	it	lt
 800817c:	4249      	neglt	r1, r1
 800817e:	f803 2b02 	strb.w	r2, [r3], #2
 8008182:	bfb4      	ite	lt
 8008184:	222d      	movlt	r2, #45	; 0x2d
 8008186:	222b      	movge	r2, #43	; 0x2b
 8008188:	2909      	cmp	r1, #9
 800818a:	7042      	strb	r2, [r0, #1]
 800818c:	dd2a      	ble.n	80081e4 <__exponent+0x70>
 800818e:	f10d 0207 	add.w	r2, sp, #7
 8008192:	4617      	mov	r7, r2
 8008194:	260a      	movs	r6, #10
 8008196:	4694      	mov	ip, r2
 8008198:	fb91 f5f6 	sdiv	r5, r1, r6
 800819c:	fb06 1415 	mls	r4, r6, r5, r1
 80081a0:	3430      	adds	r4, #48	; 0x30
 80081a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80081a6:	460c      	mov	r4, r1
 80081a8:	2c63      	cmp	r4, #99	; 0x63
 80081aa:	f102 32ff 	add.w	r2, r2, #4294967295
 80081ae:	4629      	mov	r1, r5
 80081b0:	dcf1      	bgt.n	8008196 <__exponent+0x22>
 80081b2:	3130      	adds	r1, #48	; 0x30
 80081b4:	f1ac 0402 	sub.w	r4, ip, #2
 80081b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80081bc:	1c41      	adds	r1, r0, #1
 80081be:	4622      	mov	r2, r4
 80081c0:	42ba      	cmp	r2, r7
 80081c2:	d30a      	bcc.n	80081da <__exponent+0x66>
 80081c4:	f10d 0209 	add.w	r2, sp, #9
 80081c8:	eba2 020c 	sub.w	r2, r2, ip
 80081cc:	42bc      	cmp	r4, r7
 80081ce:	bf88      	it	hi
 80081d0:	2200      	movhi	r2, #0
 80081d2:	4413      	add	r3, r2
 80081d4:	1a18      	subs	r0, r3, r0
 80081d6:	b003      	add	sp, #12
 80081d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80081de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80081e2:	e7ed      	b.n	80081c0 <__exponent+0x4c>
 80081e4:	2330      	movs	r3, #48	; 0x30
 80081e6:	3130      	adds	r1, #48	; 0x30
 80081e8:	7083      	strb	r3, [r0, #2]
 80081ea:	70c1      	strb	r1, [r0, #3]
 80081ec:	1d03      	adds	r3, r0, #4
 80081ee:	e7f1      	b.n	80081d4 <__exponent+0x60>

080081f0 <_printf_float>:
 80081f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f4:	ed2d 8b02 	vpush	{d8}
 80081f8:	b08d      	sub	sp, #52	; 0x34
 80081fa:	460c      	mov	r4, r1
 80081fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008200:	4616      	mov	r6, r2
 8008202:	461f      	mov	r7, r3
 8008204:	4605      	mov	r5, r0
 8008206:	f000 ff6b 	bl	80090e0 <_localeconv_r>
 800820a:	f8d0 a000 	ldr.w	sl, [r0]
 800820e:	4650      	mov	r0, sl
 8008210:	f7f8 f83e 	bl	8000290 <strlen>
 8008214:	2300      	movs	r3, #0
 8008216:	930a      	str	r3, [sp, #40]	; 0x28
 8008218:	6823      	ldr	r3, [r4, #0]
 800821a:	9305      	str	r3, [sp, #20]
 800821c:	f8d8 3000 	ldr.w	r3, [r8]
 8008220:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008224:	3307      	adds	r3, #7
 8008226:	f023 0307 	bic.w	r3, r3, #7
 800822a:	f103 0208 	add.w	r2, r3, #8
 800822e:	f8c8 2000 	str.w	r2, [r8]
 8008232:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008236:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800823a:	9307      	str	r3, [sp, #28]
 800823c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008240:	ee08 0a10 	vmov	s16, r0
 8008244:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008248:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800824c:	4b9e      	ldr	r3, [pc, #632]	; (80084c8 <_printf_float+0x2d8>)
 800824e:	f04f 32ff 	mov.w	r2, #4294967295
 8008252:	f7f8 fc7b 	bl	8000b4c <__aeabi_dcmpun>
 8008256:	bb88      	cbnz	r0, 80082bc <_printf_float+0xcc>
 8008258:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800825c:	4b9a      	ldr	r3, [pc, #616]	; (80084c8 <_printf_float+0x2d8>)
 800825e:	f04f 32ff 	mov.w	r2, #4294967295
 8008262:	f7f8 fc55 	bl	8000b10 <__aeabi_dcmple>
 8008266:	bb48      	cbnz	r0, 80082bc <_printf_float+0xcc>
 8008268:	2200      	movs	r2, #0
 800826a:	2300      	movs	r3, #0
 800826c:	4640      	mov	r0, r8
 800826e:	4649      	mov	r1, r9
 8008270:	f7f8 fc44 	bl	8000afc <__aeabi_dcmplt>
 8008274:	b110      	cbz	r0, 800827c <_printf_float+0x8c>
 8008276:	232d      	movs	r3, #45	; 0x2d
 8008278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800827c:	4a93      	ldr	r2, [pc, #588]	; (80084cc <_printf_float+0x2dc>)
 800827e:	4b94      	ldr	r3, [pc, #592]	; (80084d0 <_printf_float+0x2e0>)
 8008280:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008284:	bf94      	ite	ls
 8008286:	4690      	movls	r8, r2
 8008288:	4698      	movhi	r8, r3
 800828a:	2303      	movs	r3, #3
 800828c:	6123      	str	r3, [r4, #16]
 800828e:	9b05      	ldr	r3, [sp, #20]
 8008290:	f023 0304 	bic.w	r3, r3, #4
 8008294:	6023      	str	r3, [r4, #0]
 8008296:	f04f 0900 	mov.w	r9, #0
 800829a:	9700      	str	r7, [sp, #0]
 800829c:	4633      	mov	r3, r6
 800829e:	aa0b      	add	r2, sp, #44	; 0x2c
 80082a0:	4621      	mov	r1, r4
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 f9da 	bl	800865c <_printf_common>
 80082a8:	3001      	adds	r0, #1
 80082aa:	f040 8090 	bne.w	80083ce <_printf_float+0x1de>
 80082ae:	f04f 30ff 	mov.w	r0, #4294967295
 80082b2:	b00d      	add	sp, #52	; 0x34
 80082b4:	ecbd 8b02 	vpop	{d8}
 80082b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082bc:	4642      	mov	r2, r8
 80082be:	464b      	mov	r3, r9
 80082c0:	4640      	mov	r0, r8
 80082c2:	4649      	mov	r1, r9
 80082c4:	f7f8 fc42 	bl	8000b4c <__aeabi_dcmpun>
 80082c8:	b140      	cbz	r0, 80082dc <_printf_float+0xec>
 80082ca:	464b      	mov	r3, r9
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	bfbc      	itt	lt
 80082d0:	232d      	movlt	r3, #45	; 0x2d
 80082d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082d6:	4a7f      	ldr	r2, [pc, #508]	; (80084d4 <_printf_float+0x2e4>)
 80082d8:	4b7f      	ldr	r3, [pc, #508]	; (80084d8 <_printf_float+0x2e8>)
 80082da:	e7d1      	b.n	8008280 <_printf_float+0x90>
 80082dc:	6863      	ldr	r3, [r4, #4]
 80082de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80082e2:	9206      	str	r2, [sp, #24]
 80082e4:	1c5a      	adds	r2, r3, #1
 80082e6:	d13f      	bne.n	8008368 <_printf_float+0x178>
 80082e8:	2306      	movs	r3, #6
 80082ea:	6063      	str	r3, [r4, #4]
 80082ec:	9b05      	ldr	r3, [sp, #20]
 80082ee:	6861      	ldr	r1, [r4, #4]
 80082f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80082f4:	2300      	movs	r3, #0
 80082f6:	9303      	str	r3, [sp, #12]
 80082f8:	ab0a      	add	r3, sp, #40	; 0x28
 80082fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80082fe:	ab09      	add	r3, sp, #36	; 0x24
 8008300:	ec49 8b10 	vmov	d0, r8, r9
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	6022      	str	r2, [r4, #0]
 8008308:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800830c:	4628      	mov	r0, r5
 800830e:	f7ff fecf 	bl	80080b0 <__cvt>
 8008312:	9b06      	ldr	r3, [sp, #24]
 8008314:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008316:	2b47      	cmp	r3, #71	; 0x47
 8008318:	4680      	mov	r8, r0
 800831a:	d108      	bne.n	800832e <_printf_float+0x13e>
 800831c:	1cc8      	adds	r0, r1, #3
 800831e:	db02      	blt.n	8008326 <_printf_float+0x136>
 8008320:	6863      	ldr	r3, [r4, #4]
 8008322:	4299      	cmp	r1, r3
 8008324:	dd41      	ble.n	80083aa <_printf_float+0x1ba>
 8008326:	f1ab 0302 	sub.w	r3, fp, #2
 800832a:	fa5f fb83 	uxtb.w	fp, r3
 800832e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008332:	d820      	bhi.n	8008376 <_printf_float+0x186>
 8008334:	3901      	subs	r1, #1
 8008336:	465a      	mov	r2, fp
 8008338:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800833c:	9109      	str	r1, [sp, #36]	; 0x24
 800833e:	f7ff ff19 	bl	8008174 <__exponent>
 8008342:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008344:	1813      	adds	r3, r2, r0
 8008346:	2a01      	cmp	r2, #1
 8008348:	4681      	mov	r9, r0
 800834a:	6123      	str	r3, [r4, #16]
 800834c:	dc02      	bgt.n	8008354 <_printf_float+0x164>
 800834e:	6822      	ldr	r2, [r4, #0]
 8008350:	07d2      	lsls	r2, r2, #31
 8008352:	d501      	bpl.n	8008358 <_printf_float+0x168>
 8008354:	3301      	adds	r3, #1
 8008356:	6123      	str	r3, [r4, #16]
 8008358:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800835c:	2b00      	cmp	r3, #0
 800835e:	d09c      	beq.n	800829a <_printf_float+0xaa>
 8008360:	232d      	movs	r3, #45	; 0x2d
 8008362:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008366:	e798      	b.n	800829a <_printf_float+0xaa>
 8008368:	9a06      	ldr	r2, [sp, #24]
 800836a:	2a47      	cmp	r2, #71	; 0x47
 800836c:	d1be      	bne.n	80082ec <_printf_float+0xfc>
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1bc      	bne.n	80082ec <_printf_float+0xfc>
 8008372:	2301      	movs	r3, #1
 8008374:	e7b9      	b.n	80082ea <_printf_float+0xfa>
 8008376:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800837a:	d118      	bne.n	80083ae <_printf_float+0x1be>
 800837c:	2900      	cmp	r1, #0
 800837e:	6863      	ldr	r3, [r4, #4]
 8008380:	dd0b      	ble.n	800839a <_printf_float+0x1aa>
 8008382:	6121      	str	r1, [r4, #16]
 8008384:	b913      	cbnz	r3, 800838c <_printf_float+0x19c>
 8008386:	6822      	ldr	r2, [r4, #0]
 8008388:	07d0      	lsls	r0, r2, #31
 800838a:	d502      	bpl.n	8008392 <_printf_float+0x1a2>
 800838c:	3301      	adds	r3, #1
 800838e:	440b      	add	r3, r1
 8008390:	6123      	str	r3, [r4, #16]
 8008392:	65a1      	str	r1, [r4, #88]	; 0x58
 8008394:	f04f 0900 	mov.w	r9, #0
 8008398:	e7de      	b.n	8008358 <_printf_float+0x168>
 800839a:	b913      	cbnz	r3, 80083a2 <_printf_float+0x1b2>
 800839c:	6822      	ldr	r2, [r4, #0]
 800839e:	07d2      	lsls	r2, r2, #31
 80083a0:	d501      	bpl.n	80083a6 <_printf_float+0x1b6>
 80083a2:	3302      	adds	r3, #2
 80083a4:	e7f4      	b.n	8008390 <_printf_float+0x1a0>
 80083a6:	2301      	movs	r3, #1
 80083a8:	e7f2      	b.n	8008390 <_printf_float+0x1a0>
 80083aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80083ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083b0:	4299      	cmp	r1, r3
 80083b2:	db05      	blt.n	80083c0 <_printf_float+0x1d0>
 80083b4:	6823      	ldr	r3, [r4, #0]
 80083b6:	6121      	str	r1, [r4, #16]
 80083b8:	07d8      	lsls	r0, r3, #31
 80083ba:	d5ea      	bpl.n	8008392 <_printf_float+0x1a2>
 80083bc:	1c4b      	adds	r3, r1, #1
 80083be:	e7e7      	b.n	8008390 <_printf_float+0x1a0>
 80083c0:	2900      	cmp	r1, #0
 80083c2:	bfd4      	ite	le
 80083c4:	f1c1 0202 	rsble	r2, r1, #2
 80083c8:	2201      	movgt	r2, #1
 80083ca:	4413      	add	r3, r2
 80083cc:	e7e0      	b.n	8008390 <_printf_float+0x1a0>
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	055a      	lsls	r2, r3, #21
 80083d2:	d407      	bmi.n	80083e4 <_printf_float+0x1f4>
 80083d4:	6923      	ldr	r3, [r4, #16]
 80083d6:	4642      	mov	r2, r8
 80083d8:	4631      	mov	r1, r6
 80083da:	4628      	mov	r0, r5
 80083dc:	47b8      	blx	r7
 80083de:	3001      	adds	r0, #1
 80083e0:	d12c      	bne.n	800843c <_printf_float+0x24c>
 80083e2:	e764      	b.n	80082ae <_printf_float+0xbe>
 80083e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083e8:	f240 80e0 	bls.w	80085ac <_printf_float+0x3bc>
 80083ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083f0:	2200      	movs	r2, #0
 80083f2:	2300      	movs	r3, #0
 80083f4:	f7f8 fb78 	bl	8000ae8 <__aeabi_dcmpeq>
 80083f8:	2800      	cmp	r0, #0
 80083fa:	d034      	beq.n	8008466 <_printf_float+0x276>
 80083fc:	4a37      	ldr	r2, [pc, #220]	; (80084dc <_printf_float+0x2ec>)
 80083fe:	2301      	movs	r3, #1
 8008400:	4631      	mov	r1, r6
 8008402:	4628      	mov	r0, r5
 8008404:	47b8      	blx	r7
 8008406:	3001      	adds	r0, #1
 8008408:	f43f af51 	beq.w	80082ae <_printf_float+0xbe>
 800840c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008410:	429a      	cmp	r2, r3
 8008412:	db02      	blt.n	800841a <_printf_float+0x22a>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	07d8      	lsls	r0, r3, #31
 8008418:	d510      	bpl.n	800843c <_printf_float+0x24c>
 800841a:	ee18 3a10 	vmov	r3, s16
 800841e:	4652      	mov	r2, sl
 8008420:	4631      	mov	r1, r6
 8008422:	4628      	mov	r0, r5
 8008424:	47b8      	blx	r7
 8008426:	3001      	adds	r0, #1
 8008428:	f43f af41 	beq.w	80082ae <_printf_float+0xbe>
 800842c:	f04f 0800 	mov.w	r8, #0
 8008430:	f104 091a 	add.w	r9, r4, #26
 8008434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008436:	3b01      	subs	r3, #1
 8008438:	4543      	cmp	r3, r8
 800843a:	dc09      	bgt.n	8008450 <_printf_float+0x260>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	079b      	lsls	r3, r3, #30
 8008440:	f100 8107 	bmi.w	8008652 <_printf_float+0x462>
 8008444:	68e0      	ldr	r0, [r4, #12]
 8008446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008448:	4298      	cmp	r0, r3
 800844a:	bfb8      	it	lt
 800844c:	4618      	movlt	r0, r3
 800844e:	e730      	b.n	80082b2 <_printf_float+0xc2>
 8008450:	2301      	movs	r3, #1
 8008452:	464a      	mov	r2, r9
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	f43f af27 	beq.w	80082ae <_printf_float+0xbe>
 8008460:	f108 0801 	add.w	r8, r8, #1
 8008464:	e7e6      	b.n	8008434 <_printf_float+0x244>
 8008466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008468:	2b00      	cmp	r3, #0
 800846a:	dc39      	bgt.n	80084e0 <_printf_float+0x2f0>
 800846c:	4a1b      	ldr	r2, [pc, #108]	; (80084dc <_printf_float+0x2ec>)
 800846e:	2301      	movs	r3, #1
 8008470:	4631      	mov	r1, r6
 8008472:	4628      	mov	r0, r5
 8008474:	47b8      	blx	r7
 8008476:	3001      	adds	r0, #1
 8008478:	f43f af19 	beq.w	80082ae <_printf_float+0xbe>
 800847c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008480:	4313      	orrs	r3, r2
 8008482:	d102      	bne.n	800848a <_printf_float+0x29a>
 8008484:	6823      	ldr	r3, [r4, #0]
 8008486:	07d9      	lsls	r1, r3, #31
 8008488:	d5d8      	bpl.n	800843c <_printf_float+0x24c>
 800848a:	ee18 3a10 	vmov	r3, s16
 800848e:	4652      	mov	r2, sl
 8008490:	4631      	mov	r1, r6
 8008492:	4628      	mov	r0, r5
 8008494:	47b8      	blx	r7
 8008496:	3001      	adds	r0, #1
 8008498:	f43f af09 	beq.w	80082ae <_printf_float+0xbe>
 800849c:	f04f 0900 	mov.w	r9, #0
 80084a0:	f104 0a1a 	add.w	sl, r4, #26
 80084a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084a6:	425b      	negs	r3, r3
 80084a8:	454b      	cmp	r3, r9
 80084aa:	dc01      	bgt.n	80084b0 <_printf_float+0x2c0>
 80084ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ae:	e792      	b.n	80083d6 <_printf_float+0x1e6>
 80084b0:	2301      	movs	r3, #1
 80084b2:	4652      	mov	r2, sl
 80084b4:	4631      	mov	r1, r6
 80084b6:	4628      	mov	r0, r5
 80084b8:	47b8      	blx	r7
 80084ba:	3001      	adds	r0, #1
 80084bc:	f43f aef7 	beq.w	80082ae <_printf_float+0xbe>
 80084c0:	f109 0901 	add.w	r9, r9, #1
 80084c4:	e7ee      	b.n	80084a4 <_printf_float+0x2b4>
 80084c6:	bf00      	nop
 80084c8:	7fefffff 	.word	0x7fefffff
 80084cc:	0800b749 	.word	0x0800b749
 80084d0:	0800b74d 	.word	0x0800b74d
 80084d4:	0800b751 	.word	0x0800b751
 80084d8:	0800b755 	.word	0x0800b755
 80084dc:	0800b759 	.word	0x0800b759
 80084e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084e4:	429a      	cmp	r2, r3
 80084e6:	bfa8      	it	ge
 80084e8:	461a      	movge	r2, r3
 80084ea:	2a00      	cmp	r2, #0
 80084ec:	4691      	mov	r9, r2
 80084ee:	dc37      	bgt.n	8008560 <_printf_float+0x370>
 80084f0:	f04f 0b00 	mov.w	fp, #0
 80084f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084f8:	f104 021a 	add.w	r2, r4, #26
 80084fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084fe:	9305      	str	r3, [sp, #20]
 8008500:	eba3 0309 	sub.w	r3, r3, r9
 8008504:	455b      	cmp	r3, fp
 8008506:	dc33      	bgt.n	8008570 <_printf_float+0x380>
 8008508:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800850c:	429a      	cmp	r2, r3
 800850e:	db3b      	blt.n	8008588 <_printf_float+0x398>
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	07da      	lsls	r2, r3, #31
 8008514:	d438      	bmi.n	8008588 <_printf_float+0x398>
 8008516:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800851a:	eba2 0903 	sub.w	r9, r2, r3
 800851e:	9b05      	ldr	r3, [sp, #20]
 8008520:	1ad2      	subs	r2, r2, r3
 8008522:	4591      	cmp	r9, r2
 8008524:	bfa8      	it	ge
 8008526:	4691      	movge	r9, r2
 8008528:	f1b9 0f00 	cmp.w	r9, #0
 800852c:	dc35      	bgt.n	800859a <_printf_float+0x3aa>
 800852e:	f04f 0800 	mov.w	r8, #0
 8008532:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008536:	f104 0a1a 	add.w	sl, r4, #26
 800853a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800853e:	1a9b      	subs	r3, r3, r2
 8008540:	eba3 0309 	sub.w	r3, r3, r9
 8008544:	4543      	cmp	r3, r8
 8008546:	f77f af79 	ble.w	800843c <_printf_float+0x24c>
 800854a:	2301      	movs	r3, #1
 800854c:	4652      	mov	r2, sl
 800854e:	4631      	mov	r1, r6
 8008550:	4628      	mov	r0, r5
 8008552:	47b8      	blx	r7
 8008554:	3001      	adds	r0, #1
 8008556:	f43f aeaa 	beq.w	80082ae <_printf_float+0xbe>
 800855a:	f108 0801 	add.w	r8, r8, #1
 800855e:	e7ec      	b.n	800853a <_printf_float+0x34a>
 8008560:	4613      	mov	r3, r2
 8008562:	4631      	mov	r1, r6
 8008564:	4642      	mov	r2, r8
 8008566:	4628      	mov	r0, r5
 8008568:	47b8      	blx	r7
 800856a:	3001      	adds	r0, #1
 800856c:	d1c0      	bne.n	80084f0 <_printf_float+0x300>
 800856e:	e69e      	b.n	80082ae <_printf_float+0xbe>
 8008570:	2301      	movs	r3, #1
 8008572:	4631      	mov	r1, r6
 8008574:	4628      	mov	r0, r5
 8008576:	9205      	str	r2, [sp, #20]
 8008578:	47b8      	blx	r7
 800857a:	3001      	adds	r0, #1
 800857c:	f43f ae97 	beq.w	80082ae <_printf_float+0xbe>
 8008580:	9a05      	ldr	r2, [sp, #20]
 8008582:	f10b 0b01 	add.w	fp, fp, #1
 8008586:	e7b9      	b.n	80084fc <_printf_float+0x30c>
 8008588:	ee18 3a10 	vmov	r3, s16
 800858c:	4652      	mov	r2, sl
 800858e:	4631      	mov	r1, r6
 8008590:	4628      	mov	r0, r5
 8008592:	47b8      	blx	r7
 8008594:	3001      	adds	r0, #1
 8008596:	d1be      	bne.n	8008516 <_printf_float+0x326>
 8008598:	e689      	b.n	80082ae <_printf_float+0xbe>
 800859a:	9a05      	ldr	r2, [sp, #20]
 800859c:	464b      	mov	r3, r9
 800859e:	4442      	add	r2, r8
 80085a0:	4631      	mov	r1, r6
 80085a2:	4628      	mov	r0, r5
 80085a4:	47b8      	blx	r7
 80085a6:	3001      	adds	r0, #1
 80085a8:	d1c1      	bne.n	800852e <_printf_float+0x33e>
 80085aa:	e680      	b.n	80082ae <_printf_float+0xbe>
 80085ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085ae:	2a01      	cmp	r2, #1
 80085b0:	dc01      	bgt.n	80085b6 <_printf_float+0x3c6>
 80085b2:	07db      	lsls	r3, r3, #31
 80085b4:	d53a      	bpl.n	800862c <_printf_float+0x43c>
 80085b6:	2301      	movs	r3, #1
 80085b8:	4642      	mov	r2, r8
 80085ba:	4631      	mov	r1, r6
 80085bc:	4628      	mov	r0, r5
 80085be:	47b8      	blx	r7
 80085c0:	3001      	adds	r0, #1
 80085c2:	f43f ae74 	beq.w	80082ae <_printf_float+0xbe>
 80085c6:	ee18 3a10 	vmov	r3, s16
 80085ca:	4652      	mov	r2, sl
 80085cc:	4631      	mov	r1, r6
 80085ce:	4628      	mov	r0, r5
 80085d0:	47b8      	blx	r7
 80085d2:	3001      	adds	r0, #1
 80085d4:	f43f ae6b 	beq.w	80082ae <_printf_float+0xbe>
 80085d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085dc:	2200      	movs	r2, #0
 80085de:	2300      	movs	r3, #0
 80085e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80085e4:	f7f8 fa80 	bl	8000ae8 <__aeabi_dcmpeq>
 80085e8:	b9d8      	cbnz	r0, 8008622 <_printf_float+0x432>
 80085ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 80085ee:	f108 0201 	add.w	r2, r8, #1
 80085f2:	4631      	mov	r1, r6
 80085f4:	4628      	mov	r0, r5
 80085f6:	47b8      	blx	r7
 80085f8:	3001      	adds	r0, #1
 80085fa:	d10e      	bne.n	800861a <_printf_float+0x42a>
 80085fc:	e657      	b.n	80082ae <_printf_float+0xbe>
 80085fe:	2301      	movs	r3, #1
 8008600:	4652      	mov	r2, sl
 8008602:	4631      	mov	r1, r6
 8008604:	4628      	mov	r0, r5
 8008606:	47b8      	blx	r7
 8008608:	3001      	adds	r0, #1
 800860a:	f43f ae50 	beq.w	80082ae <_printf_float+0xbe>
 800860e:	f108 0801 	add.w	r8, r8, #1
 8008612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008614:	3b01      	subs	r3, #1
 8008616:	4543      	cmp	r3, r8
 8008618:	dcf1      	bgt.n	80085fe <_printf_float+0x40e>
 800861a:	464b      	mov	r3, r9
 800861c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008620:	e6da      	b.n	80083d8 <_printf_float+0x1e8>
 8008622:	f04f 0800 	mov.w	r8, #0
 8008626:	f104 0a1a 	add.w	sl, r4, #26
 800862a:	e7f2      	b.n	8008612 <_printf_float+0x422>
 800862c:	2301      	movs	r3, #1
 800862e:	4642      	mov	r2, r8
 8008630:	e7df      	b.n	80085f2 <_printf_float+0x402>
 8008632:	2301      	movs	r3, #1
 8008634:	464a      	mov	r2, r9
 8008636:	4631      	mov	r1, r6
 8008638:	4628      	mov	r0, r5
 800863a:	47b8      	blx	r7
 800863c:	3001      	adds	r0, #1
 800863e:	f43f ae36 	beq.w	80082ae <_printf_float+0xbe>
 8008642:	f108 0801 	add.w	r8, r8, #1
 8008646:	68e3      	ldr	r3, [r4, #12]
 8008648:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800864a:	1a5b      	subs	r3, r3, r1
 800864c:	4543      	cmp	r3, r8
 800864e:	dcf0      	bgt.n	8008632 <_printf_float+0x442>
 8008650:	e6f8      	b.n	8008444 <_printf_float+0x254>
 8008652:	f04f 0800 	mov.w	r8, #0
 8008656:	f104 0919 	add.w	r9, r4, #25
 800865a:	e7f4      	b.n	8008646 <_printf_float+0x456>

0800865c <_printf_common>:
 800865c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008660:	4616      	mov	r6, r2
 8008662:	4699      	mov	r9, r3
 8008664:	688a      	ldr	r2, [r1, #8]
 8008666:	690b      	ldr	r3, [r1, #16]
 8008668:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800866c:	4293      	cmp	r3, r2
 800866e:	bfb8      	it	lt
 8008670:	4613      	movlt	r3, r2
 8008672:	6033      	str	r3, [r6, #0]
 8008674:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008678:	4607      	mov	r7, r0
 800867a:	460c      	mov	r4, r1
 800867c:	b10a      	cbz	r2, 8008682 <_printf_common+0x26>
 800867e:	3301      	adds	r3, #1
 8008680:	6033      	str	r3, [r6, #0]
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	0699      	lsls	r1, r3, #26
 8008686:	bf42      	ittt	mi
 8008688:	6833      	ldrmi	r3, [r6, #0]
 800868a:	3302      	addmi	r3, #2
 800868c:	6033      	strmi	r3, [r6, #0]
 800868e:	6825      	ldr	r5, [r4, #0]
 8008690:	f015 0506 	ands.w	r5, r5, #6
 8008694:	d106      	bne.n	80086a4 <_printf_common+0x48>
 8008696:	f104 0a19 	add.w	sl, r4, #25
 800869a:	68e3      	ldr	r3, [r4, #12]
 800869c:	6832      	ldr	r2, [r6, #0]
 800869e:	1a9b      	subs	r3, r3, r2
 80086a0:	42ab      	cmp	r3, r5
 80086a2:	dc26      	bgt.n	80086f2 <_printf_common+0x96>
 80086a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086a8:	1e13      	subs	r3, r2, #0
 80086aa:	6822      	ldr	r2, [r4, #0]
 80086ac:	bf18      	it	ne
 80086ae:	2301      	movne	r3, #1
 80086b0:	0692      	lsls	r2, r2, #26
 80086b2:	d42b      	bmi.n	800870c <_printf_common+0xb0>
 80086b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086b8:	4649      	mov	r1, r9
 80086ba:	4638      	mov	r0, r7
 80086bc:	47c0      	blx	r8
 80086be:	3001      	adds	r0, #1
 80086c0:	d01e      	beq.n	8008700 <_printf_common+0xa4>
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	6922      	ldr	r2, [r4, #16]
 80086c6:	f003 0306 	and.w	r3, r3, #6
 80086ca:	2b04      	cmp	r3, #4
 80086cc:	bf02      	ittt	eq
 80086ce:	68e5      	ldreq	r5, [r4, #12]
 80086d0:	6833      	ldreq	r3, [r6, #0]
 80086d2:	1aed      	subeq	r5, r5, r3
 80086d4:	68a3      	ldr	r3, [r4, #8]
 80086d6:	bf0c      	ite	eq
 80086d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086dc:	2500      	movne	r5, #0
 80086de:	4293      	cmp	r3, r2
 80086e0:	bfc4      	itt	gt
 80086e2:	1a9b      	subgt	r3, r3, r2
 80086e4:	18ed      	addgt	r5, r5, r3
 80086e6:	2600      	movs	r6, #0
 80086e8:	341a      	adds	r4, #26
 80086ea:	42b5      	cmp	r5, r6
 80086ec:	d11a      	bne.n	8008724 <_printf_common+0xc8>
 80086ee:	2000      	movs	r0, #0
 80086f0:	e008      	b.n	8008704 <_printf_common+0xa8>
 80086f2:	2301      	movs	r3, #1
 80086f4:	4652      	mov	r2, sl
 80086f6:	4649      	mov	r1, r9
 80086f8:	4638      	mov	r0, r7
 80086fa:	47c0      	blx	r8
 80086fc:	3001      	adds	r0, #1
 80086fe:	d103      	bne.n	8008708 <_printf_common+0xac>
 8008700:	f04f 30ff 	mov.w	r0, #4294967295
 8008704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008708:	3501      	adds	r5, #1
 800870a:	e7c6      	b.n	800869a <_printf_common+0x3e>
 800870c:	18e1      	adds	r1, r4, r3
 800870e:	1c5a      	adds	r2, r3, #1
 8008710:	2030      	movs	r0, #48	; 0x30
 8008712:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008716:	4422      	add	r2, r4
 8008718:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800871c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008720:	3302      	adds	r3, #2
 8008722:	e7c7      	b.n	80086b4 <_printf_common+0x58>
 8008724:	2301      	movs	r3, #1
 8008726:	4622      	mov	r2, r4
 8008728:	4649      	mov	r1, r9
 800872a:	4638      	mov	r0, r7
 800872c:	47c0      	blx	r8
 800872e:	3001      	adds	r0, #1
 8008730:	d0e6      	beq.n	8008700 <_printf_common+0xa4>
 8008732:	3601      	adds	r6, #1
 8008734:	e7d9      	b.n	80086ea <_printf_common+0x8e>
	...

08008738 <_printf_i>:
 8008738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800873c:	7e0f      	ldrb	r7, [r1, #24]
 800873e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008740:	2f78      	cmp	r7, #120	; 0x78
 8008742:	4691      	mov	r9, r2
 8008744:	4680      	mov	r8, r0
 8008746:	460c      	mov	r4, r1
 8008748:	469a      	mov	sl, r3
 800874a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800874e:	d807      	bhi.n	8008760 <_printf_i+0x28>
 8008750:	2f62      	cmp	r7, #98	; 0x62
 8008752:	d80a      	bhi.n	800876a <_printf_i+0x32>
 8008754:	2f00      	cmp	r7, #0
 8008756:	f000 80d4 	beq.w	8008902 <_printf_i+0x1ca>
 800875a:	2f58      	cmp	r7, #88	; 0x58
 800875c:	f000 80c0 	beq.w	80088e0 <_printf_i+0x1a8>
 8008760:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008764:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008768:	e03a      	b.n	80087e0 <_printf_i+0xa8>
 800876a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800876e:	2b15      	cmp	r3, #21
 8008770:	d8f6      	bhi.n	8008760 <_printf_i+0x28>
 8008772:	a101      	add	r1, pc, #4	; (adr r1, 8008778 <_printf_i+0x40>)
 8008774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008778:	080087d1 	.word	0x080087d1
 800877c:	080087e5 	.word	0x080087e5
 8008780:	08008761 	.word	0x08008761
 8008784:	08008761 	.word	0x08008761
 8008788:	08008761 	.word	0x08008761
 800878c:	08008761 	.word	0x08008761
 8008790:	080087e5 	.word	0x080087e5
 8008794:	08008761 	.word	0x08008761
 8008798:	08008761 	.word	0x08008761
 800879c:	08008761 	.word	0x08008761
 80087a0:	08008761 	.word	0x08008761
 80087a4:	080088e9 	.word	0x080088e9
 80087a8:	08008811 	.word	0x08008811
 80087ac:	080088a3 	.word	0x080088a3
 80087b0:	08008761 	.word	0x08008761
 80087b4:	08008761 	.word	0x08008761
 80087b8:	0800890b 	.word	0x0800890b
 80087bc:	08008761 	.word	0x08008761
 80087c0:	08008811 	.word	0x08008811
 80087c4:	08008761 	.word	0x08008761
 80087c8:	08008761 	.word	0x08008761
 80087cc:	080088ab 	.word	0x080088ab
 80087d0:	682b      	ldr	r3, [r5, #0]
 80087d2:	1d1a      	adds	r2, r3, #4
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	602a      	str	r2, [r5, #0]
 80087d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087e0:	2301      	movs	r3, #1
 80087e2:	e09f      	b.n	8008924 <_printf_i+0x1ec>
 80087e4:	6820      	ldr	r0, [r4, #0]
 80087e6:	682b      	ldr	r3, [r5, #0]
 80087e8:	0607      	lsls	r7, r0, #24
 80087ea:	f103 0104 	add.w	r1, r3, #4
 80087ee:	6029      	str	r1, [r5, #0]
 80087f0:	d501      	bpl.n	80087f6 <_printf_i+0xbe>
 80087f2:	681e      	ldr	r6, [r3, #0]
 80087f4:	e003      	b.n	80087fe <_printf_i+0xc6>
 80087f6:	0646      	lsls	r6, r0, #25
 80087f8:	d5fb      	bpl.n	80087f2 <_printf_i+0xba>
 80087fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80087fe:	2e00      	cmp	r6, #0
 8008800:	da03      	bge.n	800880a <_printf_i+0xd2>
 8008802:	232d      	movs	r3, #45	; 0x2d
 8008804:	4276      	negs	r6, r6
 8008806:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800880a:	485a      	ldr	r0, [pc, #360]	; (8008974 <_printf_i+0x23c>)
 800880c:	230a      	movs	r3, #10
 800880e:	e012      	b.n	8008836 <_printf_i+0xfe>
 8008810:	682b      	ldr	r3, [r5, #0]
 8008812:	6820      	ldr	r0, [r4, #0]
 8008814:	1d19      	adds	r1, r3, #4
 8008816:	6029      	str	r1, [r5, #0]
 8008818:	0605      	lsls	r5, r0, #24
 800881a:	d501      	bpl.n	8008820 <_printf_i+0xe8>
 800881c:	681e      	ldr	r6, [r3, #0]
 800881e:	e002      	b.n	8008826 <_printf_i+0xee>
 8008820:	0641      	lsls	r1, r0, #25
 8008822:	d5fb      	bpl.n	800881c <_printf_i+0xe4>
 8008824:	881e      	ldrh	r6, [r3, #0]
 8008826:	4853      	ldr	r0, [pc, #332]	; (8008974 <_printf_i+0x23c>)
 8008828:	2f6f      	cmp	r7, #111	; 0x6f
 800882a:	bf0c      	ite	eq
 800882c:	2308      	moveq	r3, #8
 800882e:	230a      	movne	r3, #10
 8008830:	2100      	movs	r1, #0
 8008832:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008836:	6865      	ldr	r5, [r4, #4]
 8008838:	60a5      	str	r5, [r4, #8]
 800883a:	2d00      	cmp	r5, #0
 800883c:	bfa2      	ittt	ge
 800883e:	6821      	ldrge	r1, [r4, #0]
 8008840:	f021 0104 	bicge.w	r1, r1, #4
 8008844:	6021      	strge	r1, [r4, #0]
 8008846:	b90e      	cbnz	r6, 800884c <_printf_i+0x114>
 8008848:	2d00      	cmp	r5, #0
 800884a:	d04b      	beq.n	80088e4 <_printf_i+0x1ac>
 800884c:	4615      	mov	r5, r2
 800884e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008852:	fb03 6711 	mls	r7, r3, r1, r6
 8008856:	5dc7      	ldrb	r7, [r0, r7]
 8008858:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800885c:	4637      	mov	r7, r6
 800885e:	42bb      	cmp	r3, r7
 8008860:	460e      	mov	r6, r1
 8008862:	d9f4      	bls.n	800884e <_printf_i+0x116>
 8008864:	2b08      	cmp	r3, #8
 8008866:	d10b      	bne.n	8008880 <_printf_i+0x148>
 8008868:	6823      	ldr	r3, [r4, #0]
 800886a:	07de      	lsls	r6, r3, #31
 800886c:	d508      	bpl.n	8008880 <_printf_i+0x148>
 800886e:	6923      	ldr	r3, [r4, #16]
 8008870:	6861      	ldr	r1, [r4, #4]
 8008872:	4299      	cmp	r1, r3
 8008874:	bfde      	ittt	le
 8008876:	2330      	movle	r3, #48	; 0x30
 8008878:	f805 3c01 	strble.w	r3, [r5, #-1]
 800887c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008880:	1b52      	subs	r2, r2, r5
 8008882:	6122      	str	r2, [r4, #16]
 8008884:	f8cd a000 	str.w	sl, [sp]
 8008888:	464b      	mov	r3, r9
 800888a:	aa03      	add	r2, sp, #12
 800888c:	4621      	mov	r1, r4
 800888e:	4640      	mov	r0, r8
 8008890:	f7ff fee4 	bl	800865c <_printf_common>
 8008894:	3001      	adds	r0, #1
 8008896:	d14a      	bne.n	800892e <_printf_i+0x1f6>
 8008898:	f04f 30ff 	mov.w	r0, #4294967295
 800889c:	b004      	add	sp, #16
 800889e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	f043 0320 	orr.w	r3, r3, #32
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	4833      	ldr	r0, [pc, #204]	; (8008978 <_printf_i+0x240>)
 80088ac:	2778      	movs	r7, #120	; 0x78
 80088ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	6829      	ldr	r1, [r5, #0]
 80088b6:	061f      	lsls	r7, r3, #24
 80088b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80088bc:	d402      	bmi.n	80088c4 <_printf_i+0x18c>
 80088be:	065f      	lsls	r7, r3, #25
 80088c0:	bf48      	it	mi
 80088c2:	b2b6      	uxthmi	r6, r6
 80088c4:	07df      	lsls	r7, r3, #31
 80088c6:	bf48      	it	mi
 80088c8:	f043 0320 	orrmi.w	r3, r3, #32
 80088cc:	6029      	str	r1, [r5, #0]
 80088ce:	bf48      	it	mi
 80088d0:	6023      	strmi	r3, [r4, #0]
 80088d2:	b91e      	cbnz	r6, 80088dc <_printf_i+0x1a4>
 80088d4:	6823      	ldr	r3, [r4, #0]
 80088d6:	f023 0320 	bic.w	r3, r3, #32
 80088da:	6023      	str	r3, [r4, #0]
 80088dc:	2310      	movs	r3, #16
 80088de:	e7a7      	b.n	8008830 <_printf_i+0xf8>
 80088e0:	4824      	ldr	r0, [pc, #144]	; (8008974 <_printf_i+0x23c>)
 80088e2:	e7e4      	b.n	80088ae <_printf_i+0x176>
 80088e4:	4615      	mov	r5, r2
 80088e6:	e7bd      	b.n	8008864 <_printf_i+0x12c>
 80088e8:	682b      	ldr	r3, [r5, #0]
 80088ea:	6826      	ldr	r6, [r4, #0]
 80088ec:	6961      	ldr	r1, [r4, #20]
 80088ee:	1d18      	adds	r0, r3, #4
 80088f0:	6028      	str	r0, [r5, #0]
 80088f2:	0635      	lsls	r5, r6, #24
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	d501      	bpl.n	80088fc <_printf_i+0x1c4>
 80088f8:	6019      	str	r1, [r3, #0]
 80088fa:	e002      	b.n	8008902 <_printf_i+0x1ca>
 80088fc:	0670      	lsls	r0, r6, #25
 80088fe:	d5fb      	bpl.n	80088f8 <_printf_i+0x1c0>
 8008900:	8019      	strh	r1, [r3, #0]
 8008902:	2300      	movs	r3, #0
 8008904:	6123      	str	r3, [r4, #16]
 8008906:	4615      	mov	r5, r2
 8008908:	e7bc      	b.n	8008884 <_printf_i+0x14c>
 800890a:	682b      	ldr	r3, [r5, #0]
 800890c:	1d1a      	adds	r2, r3, #4
 800890e:	602a      	str	r2, [r5, #0]
 8008910:	681d      	ldr	r5, [r3, #0]
 8008912:	6862      	ldr	r2, [r4, #4]
 8008914:	2100      	movs	r1, #0
 8008916:	4628      	mov	r0, r5
 8008918:	f7f7 fc6a 	bl	80001f0 <memchr>
 800891c:	b108      	cbz	r0, 8008922 <_printf_i+0x1ea>
 800891e:	1b40      	subs	r0, r0, r5
 8008920:	6060      	str	r0, [r4, #4]
 8008922:	6863      	ldr	r3, [r4, #4]
 8008924:	6123      	str	r3, [r4, #16]
 8008926:	2300      	movs	r3, #0
 8008928:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800892c:	e7aa      	b.n	8008884 <_printf_i+0x14c>
 800892e:	6923      	ldr	r3, [r4, #16]
 8008930:	462a      	mov	r2, r5
 8008932:	4649      	mov	r1, r9
 8008934:	4640      	mov	r0, r8
 8008936:	47d0      	blx	sl
 8008938:	3001      	adds	r0, #1
 800893a:	d0ad      	beq.n	8008898 <_printf_i+0x160>
 800893c:	6823      	ldr	r3, [r4, #0]
 800893e:	079b      	lsls	r3, r3, #30
 8008940:	d413      	bmi.n	800896a <_printf_i+0x232>
 8008942:	68e0      	ldr	r0, [r4, #12]
 8008944:	9b03      	ldr	r3, [sp, #12]
 8008946:	4298      	cmp	r0, r3
 8008948:	bfb8      	it	lt
 800894a:	4618      	movlt	r0, r3
 800894c:	e7a6      	b.n	800889c <_printf_i+0x164>
 800894e:	2301      	movs	r3, #1
 8008950:	4632      	mov	r2, r6
 8008952:	4649      	mov	r1, r9
 8008954:	4640      	mov	r0, r8
 8008956:	47d0      	blx	sl
 8008958:	3001      	adds	r0, #1
 800895a:	d09d      	beq.n	8008898 <_printf_i+0x160>
 800895c:	3501      	adds	r5, #1
 800895e:	68e3      	ldr	r3, [r4, #12]
 8008960:	9903      	ldr	r1, [sp, #12]
 8008962:	1a5b      	subs	r3, r3, r1
 8008964:	42ab      	cmp	r3, r5
 8008966:	dcf2      	bgt.n	800894e <_printf_i+0x216>
 8008968:	e7eb      	b.n	8008942 <_printf_i+0x20a>
 800896a:	2500      	movs	r5, #0
 800896c:	f104 0619 	add.w	r6, r4, #25
 8008970:	e7f5      	b.n	800895e <_printf_i+0x226>
 8008972:	bf00      	nop
 8008974:	0800b75b 	.word	0x0800b75b
 8008978:	0800b76c 	.word	0x0800b76c

0800897c <__sflush_r>:
 800897c:	898a      	ldrh	r2, [r1, #12]
 800897e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008982:	4605      	mov	r5, r0
 8008984:	0710      	lsls	r0, r2, #28
 8008986:	460c      	mov	r4, r1
 8008988:	d458      	bmi.n	8008a3c <__sflush_r+0xc0>
 800898a:	684b      	ldr	r3, [r1, #4]
 800898c:	2b00      	cmp	r3, #0
 800898e:	dc05      	bgt.n	800899c <__sflush_r+0x20>
 8008990:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008992:	2b00      	cmp	r3, #0
 8008994:	dc02      	bgt.n	800899c <__sflush_r+0x20>
 8008996:	2000      	movs	r0, #0
 8008998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800899c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800899e:	2e00      	cmp	r6, #0
 80089a0:	d0f9      	beq.n	8008996 <__sflush_r+0x1a>
 80089a2:	2300      	movs	r3, #0
 80089a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089a8:	682f      	ldr	r7, [r5, #0]
 80089aa:	6a21      	ldr	r1, [r4, #32]
 80089ac:	602b      	str	r3, [r5, #0]
 80089ae:	d032      	beq.n	8008a16 <__sflush_r+0x9a>
 80089b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80089b2:	89a3      	ldrh	r3, [r4, #12]
 80089b4:	075a      	lsls	r2, r3, #29
 80089b6:	d505      	bpl.n	80089c4 <__sflush_r+0x48>
 80089b8:	6863      	ldr	r3, [r4, #4]
 80089ba:	1ac0      	subs	r0, r0, r3
 80089bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089be:	b10b      	cbz	r3, 80089c4 <__sflush_r+0x48>
 80089c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089c2:	1ac0      	subs	r0, r0, r3
 80089c4:	2300      	movs	r3, #0
 80089c6:	4602      	mov	r2, r0
 80089c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089ca:	6a21      	ldr	r1, [r4, #32]
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b0      	blx	r6
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	89a3      	ldrh	r3, [r4, #12]
 80089d4:	d106      	bne.n	80089e4 <__sflush_r+0x68>
 80089d6:	6829      	ldr	r1, [r5, #0]
 80089d8:	291d      	cmp	r1, #29
 80089da:	d82b      	bhi.n	8008a34 <__sflush_r+0xb8>
 80089dc:	4a29      	ldr	r2, [pc, #164]	; (8008a84 <__sflush_r+0x108>)
 80089de:	410a      	asrs	r2, r1
 80089e0:	07d6      	lsls	r6, r2, #31
 80089e2:	d427      	bmi.n	8008a34 <__sflush_r+0xb8>
 80089e4:	2200      	movs	r2, #0
 80089e6:	6062      	str	r2, [r4, #4]
 80089e8:	04d9      	lsls	r1, r3, #19
 80089ea:	6922      	ldr	r2, [r4, #16]
 80089ec:	6022      	str	r2, [r4, #0]
 80089ee:	d504      	bpl.n	80089fa <__sflush_r+0x7e>
 80089f0:	1c42      	adds	r2, r0, #1
 80089f2:	d101      	bne.n	80089f8 <__sflush_r+0x7c>
 80089f4:	682b      	ldr	r3, [r5, #0]
 80089f6:	b903      	cbnz	r3, 80089fa <__sflush_r+0x7e>
 80089f8:	6560      	str	r0, [r4, #84]	; 0x54
 80089fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089fc:	602f      	str	r7, [r5, #0]
 80089fe:	2900      	cmp	r1, #0
 8008a00:	d0c9      	beq.n	8008996 <__sflush_r+0x1a>
 8008a02:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a06:	4299      	cmp	r1, r3
 8008a08:	d002      	beq.n	8008a10 <__sflush_r+0x94>
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f001 fa5a 	bl	8009ec4 <_free_r>
 8008a10:	2000      	movs	r0, #0
 8008a12:	6360      	str	r0, [r4, #52]	; 0x34
 8008a14:	e7c0      	b.n	8008998 <__sflush_r+0x1c>
 8008a16:	2301      	movs	r3, #1
 8008a18:	4628      	mov	r0, r5
 8008a1a:	47b0      	blx	r6
 8008a1c:	1c41      	adds	r1, r0, #1
 8008a1e:	d1c8      	bne.n	80089b2 <__sflush_r+0x36>
 8008a20:	682b      	ldr	r3, [r5, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d0c5      	beq.n	80089b2 <__sflush_r+0x36>
 8008a26:	2b1d      	cmp	r3, #29
 8008a28:	d001      	beq.n	8008a2e <__sflush_r+0xb2>
 8008a2a:	2b16      	cmp	r3, #22
 8008a2c:	d101      	bne.n	8008a32 <__sflush_r+0xb6>
 8008a2e:	602f      	str	r7, [r5, #0]
 8008a30:	e7b1      	b.n	8008996 <__sflush_r+0x1a>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a38:	81a3      	strh	r3, [r4, #12]
 8008a3a:	e7ad      	b.n	8008998 <__sflush_r+0x1c>
 8008a3c:	690f      	ldr	r7, [r1, #16]
 8008a3e:	2f00      	cmp	r7, #0
 8008a40:	d0a9      	beq.n	8008996 <__sflush_r+0x1a>
 8008a42:	0793      	lsls	r3, r2, #30
 8008a44:	680e      	ldr	r6, [r1, #0]
 8008a46:	bf08      	it	eq
 8008a48:	694b      	ldreq	r3, [r1, #20]
 8008a4a:	600f      	str	r7, [r1, #0]
 8008a4c:	bf18      	it	ne
 8008a4e:	2300      	movne	r3, #0
 8008a50:	eba6 0807 	sub.w	r8, r6, r7
 8008a54:	608b      	str	r3, [r1, #8]
 8008a56:	f1b8 0f00 	cmp.w	r8, #0
 8008a5a:	dd9c      	ble.n	8008996 <__sflush_r+0x1a>
 8008a5c:	6a21      	ldr	r1, [r4, #32]
 8008a5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a60:	4643      	mov	r3, r8
 8008a62:	463a      	mov	r2, r7
 8008a64:	4628      	mov	r0, r5
 8008a66:	47b0      	blx	r6
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	dc06      	bgt.n	8008a7a <__sflush_r+0xfe>
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a72:	81a3      	strh	r3, [r4, #12]
 8008a74:	f04f 30ff 	mov.w	r0, #4294967295
 8008a78:	e78e      	b.n	8008998 <__sflush_r+0x1c>
 8008a7a:	4407      	add	r7, r0
 8008a7c:	eba8 0800 	sub.w	r8, r8, r0
 8008a80:	e7e9      	b.n	8008a56 <__sflush_r+0xda>
 8008a82:	bf00      	nop
 8008a84:	dfbffffe 	.word	0xdfbffffe

08008a88 <_fflush_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	690b      	ldr	r3, [r1, #16]
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	b913      	cbnz	r3, 8008a98 <_fflush_r+0x10>
 8008a92:	2500      	movs	r5, #0
 8008a94:	4628      	mov	r0, r5
 8008a96:	bd38      	pop	{r3, r4, r5, pc}
 8008a98:	b118      	cbz	r0, 8008aa2 <_fflush_r+0x1a>
 8008a9a:	6a03      	ldr	r3, [r0, #32]
 8008a9c:	b90b      	cbnz	r3, 8008aa2 <_fflush_r+0x1a>
 8008a9e:	f000 f8bb 	bl	8008c18 <__sinit>
 8008aa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d0f3      	beq.n	8008a92 <_fflush_r+0xa>
 8008aaa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008aac:	07d0      	lsls	r0, r2, #31
 8008aae:	d404      	bmi.n	8008aba <_fflush_r+0x32>
 8008ab0:	0599      	lsls	r1, r3, #22
 8008ab2:	d402      	bmi.n	8008aba <_fflush_r+0x32>
 8008ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ab6:	f000 fb88 	bl	80091ca <__retarget_lock_acquire_recursive>
 8008aba:	4628      	mov	r0, r5
 8008abc:	4621      	mov	r1, r4
 8008abe:	f7ff ff5d 	bl	800897c <__sflush_r>
 8008ac2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ac4:	07da      	lsls	r2, r3, #31
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	d4e4      	bmi.n	8008a94 <_fflush_r+0xc>
 8008aca:	89a3      	ldrh	r3, [r4, #12]
 8008acc:	059b      	lsls	r3, r3, #22
 8008ace:	d4e1      	bmi.n	8008a94 <_fflush_r+0xc>
 8008ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ad2:	f000 fb7b 	bl	80091cc <__retarget_lock_release_recursive>
 8008ad6:	e7dd      	b.n	8008a94 <_fflush_r+0xc>

08008ad8 <fflush>:
 8008ad8:	4601      	mov	r1, r0
 8008ada:	b920      	cbnz	r0, 8008ae6 <fflush+0xe>
 8008adc:	4a04      	ldr	r2, [pc, #16]	; (8008af0 <fflush+0x18>)
 8008ade:	4905      	ldr	r1, [pc, #20]	; (8008af4 <fflush+0x1c>)
 8008ae0:	4805      	ldr	r0, [pc, #20]	; (8008af8 <fflush+0x20>)
 8008ae2:	f000 b8b1 	b.w	8008c48 <_fwalk_sglue>
 8008ae6:	4b05      	ldr	r3, [pc, #20]	; (8008afc <fflush+0x24>)
 8008ae8:	6818      	ldr	r0, [r3, #0]
 8008aea:	f7ff bfcd 	b.w	8008a88 <_fflush_r>
 8008aee:	bf00      	nop
 8008af0:	2000076c 	.word	0x2000076c
 8008af4:	08008a89 	.word	0x08008a89
 8008af8:	20000778 	.word	0x20000778
 8008afc:	200007c4 	.word	0x200007c4

08008b00 <std>:
 8008b00:	2300      	movs	r3, #0
 8008b02:	b510      	push	{r4, lr}
 8008b04:	4604      	mov	r4, r0
 8008b06:	e9c0 3300 	strd	r3, r3, [r0]
 8008b0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b0e:	6083      	str	r3, [r0, #8]
 8008b10:	8181      	strh	r1, [r0, #12]
 8008b12:	6643      	str	r3, [r0, #100]	; 0x64
 8008b14:	81c2      	strh	r2, [r0, #14]
 8008b16:	6183      	str	r3, [r0, #24]
 8008b18:	4619      	mov	r1, r3
 8008b1a:	2208      	movs	r2, #8
 8008b1c:	305c      	adds	r0, #92	; 0x5c
 8008b1e:	f000 fac5 	bl	80090ac <memset>
 8008b22:	4b0d      	ldr	r3, [pc, #52]	; (8008b58 <std+0x58>)
 8008b24:	6263      	str	r3, [r4, #36]	; 0x24
 8008b26:	4b0d      	ldr	r3, [pc, #52]	; (8008b5c <std+0x5c>)
 8008b28:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b2a:	4b0d      	ldr	r3, [pc, #52]	; (8008b60 <std+0x60>)
 8008b2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b2e:	4b0d      	ldr	r3, [pc, #52]	; (8008b64 <std+0x64>)
 8008b30:	6323      	str	r3, [r4, #48]	; 0x30
 8008b32:	4b0d      	ldr	r3, [pc, #52]	; (8008b68 <std+0x68>)
 8008b34:	6224      	str	r4, [r4, #32]
 8008b36:	429c      	cmp	r4, r3
 8008b38:	d006      	beq.n	8008b48 <std+0x48>
 8008b3a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008b3e:	4294      	cmp	r4, r2
 8008b40:	d002      	beq.n	8008b48 <std+0x48>
 8008b42:	33d0      	adds	r3, #208	; 0xd0
 8008b44:	429c      	cmp	r4, r3
 8008b46:	d105      	bne.n	8008b54 <std+0x54>
 8008b48:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b50:	f000 bb3a 	b.w	80091c8 <__retarget_lock_init_recursive>
 8008b54:	bd10      	pop	{r4, pc}
 8008b56:	bf00      	nop
 8008b58:	08008efd 	.word	0x08008efd
 8008b5c:	08008f1f 	.word	0x08008f1f
 8008b60:	08008f57 	.word	0x08008f57
 8008b64:	08008f7b 	.word	0x08008f7b
 8008b68:	20000c24 	.word	0x20000c24

08008b6c <stdio_exit_handler>:
 8008b6c:	4a02      	ldr	r2, [pc, #8]	; (8008b78 <stdio_exit_handler+0xc>)
 8008b6e:	4903      	ldr	r1, [pc, #12]	; (8008b7c <stdio_exit_handler+0x10>)
 8008b70:	4803      	ldr	r0, [pc, #12]	; (8008b80 <stdio_exit_handler+0x14>)
 8008b72:	f000 b869 	b.w	8008c48 <_fwalk_sglue>
 8008b76:	bf00      	nop
 8008b78:	2000076c 	.word	0x2000076c
 8008b7c:	08008a89 	.word	0x08008a89
 8008b80:	20000778 	.word	0x20000778

08008b84 <cleanup_stdio>:
 8008b84:	6841      	ldr	r1, [r0, #4]
 8008b86:	4b0c      	ldr	r3, [pc, #48]	; (8008bb8 <cleanup_stdio+0x34>)
 8008b88:	4299      	cmp	r1, r3
 8008b8a:	b510      	push	{r4, lr}
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	d001      	beq.n	8008b94 <cleanup_stdio+0x10>
 8008b90:	f7ff ff7a 	bl	8008a88 <_fflush_r>
 8008b94:	68a1      	ldr	r1, [r4, #8]
 8008b96:	4b09      	ldr	r3, [pc, #36]	; (8008bbc <cleanup_stdio+0x38>)
 8008b98:	4299      	cmp	r1, r3
 8008b9a:	d002      	beq.n	8008ba2 <cleanup_stdio+0x1e>
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	f7ff ff73 	bl	8008a88 <_fflush_r>
 8008ba2:	68e1      	ldr	r1, [r4, #12]
 8008ba4:	4b06      	ldr	r3, [pc, #24]	; (8008bc0 <cleanup_stdio+0x3c>)
 8008ba6:	4299      	cmp	r1, r3
 8008ba8:	d004      	beq.n	8008bb4 <cleanup_stdio+0x30>
 8008baa:	4620      	mov	r0, r4
 8008bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bb0:	f7ff bf6a 	b.w	8008a88 <_fflush_r>
 8008bb4:	bd10      	pop	{r4, pc}
 8008bb6:	bf00      	nop
 8008bb8:	20000c24 	.word	0x20000c24
 8008bbc:	20000c8c 	.word	0x20000c8c
 8008bc0:	20000cf4 	.word	0x20000cf4

08008bc4 <global_stdio_init.part.0>:
 8008bc4:	b510      	push	{r4, lr}
 8008bc6:	4b0b      	ldr	r3, [pc, #44]	; (8008bf4 <global_stdio_init.part.0+0x30>)
 8008bc8:	4c0b      	ldr	r4, [pc, #44]	; (8008bf8 <global_stdio_init.part.0+0x34>)
 8008bca:	4a0c      	ldr	r2, [pc, #48]	; (8008bfc <global_stdio_init.part.0+0x38>)
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	4620      	mov	r0, r4
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	2104      	movs	r1, #4
 8008bd4:	f7ff ff94 	bl	8008b00 <std>
 8008bd8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008bdc:	2201      	movs	r2, #1
 8008bde:	2109      	movs	r1, #9
 8008be0:	f7ff ff8e 	bl	8008b00 <std>
 8008be4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008be8:	2202      	movs	r2, #2
 8008bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bee:	2112      	movs	r1, #18
 8008bf0:	f7ff bf86 	b.w	8008b00 <std>
 8008bf4:	20000d5c 	.word	0x20000d5c
 8008bf8:	20000c24 	.word	0x20000c24
 8008bfc:	08008b6d 	.word	0x08008b6d

08008c00 <__sfp_lock_acquire>:
 8008c00:	4801      	ldr	r0, [pc, #4]	; (8008c08 <__sfp_lock_acquire+0x8>)
 8008c02:	f000 bae2 	b.w	80091ca <__retarget_lock_acquire_recursive>
 8008c06:	bf00      	nop
 8008c08:	20000d65 	.word	0x20000d65

08008c0c <__sfp_lock_release>:
 8008c0c:	4801      	ldr	r0, [pc, #4]	; (8008c14 <__sfp_lock_release+0x8>)
 8008c0e:	f000 badd 	b.w	80091cc <__retarget_lock_release_recursive>
 8008c12:	bf00      	nop
 8008c14:	20000d65 	.word	0x20000d65

08008c18 <__sinit>:
 8008c18:	b510      	push	{r4, lr}
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	f7ff fff0 	bl	8008c00 <__sfp_lock_acquire>
 8008c20:	6a23      	ldr	r3, [r4, #32]
 8008c22:	b11b      	cbz	r3, 8008c2c <__sinit+0x14>
 8008c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c28:	f7ff bff0 	b.w	8008c0c <__sfp_lock_release>
 8008c2c:	4b04      	ldr	r3, [pc, #16]	; (8008c40 <__sinit+0x28>)
 8008c2e:	6223      	str	r3, [r4, #32]
 8008c30:	4b04      	ldr	r3, [pc, #16]	; (8008c44 <__sinit+0x2c>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d1f5      	bne.n	8008c24 <__sinit+0xc>
 8008c38:	f7ff ffc4 	bl	8008bc4 <global_stdio_init.part.0>
 8008c3c:	e7f2      	b.n	8008c24 <__sinit+0xc>
 8008c3e:	bf00      	nop
 8008c40:	08008b85 	.word	0x08008b85
 8008c44:	20000d5c 	.word	0x20000d5c

08008c48 <_fwalk_sglue>:
 8008c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c4c:	4607      	mov	r7, r0
 8008c4e:	4688      	mov	r8, r1
 8008c50:	4614      	mov	r4, r2
 8008c52:	2600      	movs	r6, #0
 8008c54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c58:	f1b9 0901 	subs.w	r9, r9, #1
 8008c5c:	d505      	bpl.n	8008c6a <_fwalk_sglue+0x22>
 8008c5e:	6824      	ldr	r4, [r4, #0]
 8008c60:	2c00      	cmp	r4, #0
 8008c62:	d1f7      	bne.n	8008c54 <_fwalk_sglue+0xc>
 8008c64:	4630      	mov	r0, r6
 8008c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c6a:	89ab      	ldrh	r3, [r5, #12]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d907      	bls.n	8008c80 <_fwalk_sglue+0x38>
 8008c70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c74:	3301      	adds	r3, #1
 8008c76:	d003      	beq.n	8008c80 <_fwalk_sglue+0x38>
 8008c78:	4629      	mov	r1, r5
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	47c0      	blx	r8
 8008c7e:	4306      	orrs	r6, r0
 8008c80:	3568      	adds	r5, #104	; 0x68
 8008c82:	e7e9      	b.n	8008c58 <_fwalk_sglue+0x10>

08008c84 <iprintf>:
 8008c84:	b40f      	push	{r0, r1, r2, r3}
 8008c86:	b507      	push	{r0, r1, r2, lr}
 8008c88:	4906      	ldr	r1, [pc, #24]	; (8008ca4 <iprintf+0x20>)
 8008c8a:	ab04      	add	r3, sp, #16
 8008c8c:	6808      	ldr	r0, [r1, #0]
 8008c8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c92:	6881      	ldr	r1, [r0, #8]
 8008c94:	9301      	str	r3, [sp, #4]
 8008c96:	f001 ff13 	bl	800aac0 <_vfiprintf_r>
 8008c9a:	b003      	add	sp, #12
 8008c9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ca0:	b004      	add	sp, #16
 8008ca2:	4770      	bx	lr
 8008ca4:	200007c4 	.word	0x200007c4

08008ca8 <_puts_r>:
 8008ca8:	6a03      	ldr	r3, [r0, #32]
 8008caa:	b570      	push	{r4, r5, r6, lr}
 8008cac:	6884      	ldr	r4, [r0, #8]
 8008cae:	4605      	mov	r5, r0
 8008cb0:	460e      	mov	r6, r1
 8008cb2:	b90b      	cbnz	r3, 8008cb8 <_puts_r+0x10>
 8008cb4:	f7ff ffb0 	bl	8008c18 <__sinit>
 8008cb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cba:	07db      	lsls	r3, r3, #31
 8008cbc:	d405      	bmi.n	8008cca <_puts_r+0x22>
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	0598      	lsls	r0, r3, #22
 8008cc2:	d402      	bmi.n	8008cca <_puts_r+0x22>
 8008cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cc6:	f000 fa80 	bl	80091ca <__retarget_lock_acquire_recursive>
 8008cca:	89a3      	ldrh	r3, [r4, #12]
 8008ccc:	0719      	lsls	r1, r3, #28
 8008cce:	d513      	bpl.n	8008cf8 <_puts_r+0x50>
 8008cd0:	6923      	ldr	r3, [r4, #16]
 8008cd2:	b18b      	cbz	r3, 8008cf8 <_puts_r+0x50>
 8008cd4:	3e01      	subs	r6, #1
 8008cd6:	68a3      	ldr	r3, [r4, #8]
 8008cd8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	60a3      	str	r3, [r4, #8]
 8008ce0:	b9e9      	cbnz	r1, 8008d1e <_puts_r+0x76>
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	da2e      	bge.n	8008d44 <_puts_r+0x9c>
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	210a      	movs	r1, #10
 8008cea:	4628      	mov	r0, r5
 8008cec:	f000 f949 	bl	8008f82 <__swbuf_r>
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	d007      	beq.n	8008d04 <_puts_r+0x5c>
 8008cf4:	250a      	movs	r5, #10
 8008cf6:	e007      	b.n	8008d08 <_puts_r+0x60>
 8008cf8:	4621      	mov	r1, r4
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	f000 f97e 	bl	8008ffc <__swsetup_r>
 8008d00:	2800      	cmp	r0, #0
 8008d02:	d0e7      	beq.n	8008cd4 <_puts_r+0x2c>
 8008d04:	f04f 35ff 	mov.w	r5, #4294967295
 8008d08:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d0a:	07da      	lsls	r2, r3, #31
 8008d0c:	d405      	bmi.n	8008d1a <_puts_r+0x72>
 8008d0e:	89a3      	ldrh	r3, [r4, #12]
 8008d10:	059b      	lsls	r3, r3, #22
 8008d12:	d402      	bmi.n	8008d1a <_puts_r+0x72>
 8008d14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d16:	f000 fa59 	bl	80091cc <__retarget_lock_release_recursive>
 8008d1a:	4628      	mov	r0, r5
 8008d1c:	bd70      	pop	{r4, r5, r6, pc}
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	da04      	bge.n	8008d2c <_puts_r+0x84>
 8008d22:	69a2      	ldr	r2, [r4, #24]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	dc06      	bgt.n	8008d36 <_puts_r+0x8e>
 8008d28:	290a      	cmp	r1, #10
 8008d2a:	d004      	beq.n	8008d36 <_puts_r+0x8e>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	1c5a      	adds	r2, r3, #1
 8008d30:	6022      	str	r2, [r4, #0]
 8008d32:	7019      	strb	r1, [r3, #0]
 8008d34:	e7cf      	b.n	8008cd6 <_puts_r+0x2e>
 8008d36:	4622      	mov	r2, r4
 8008d38:	4628      	mov	r0, r5
 8008d3a:	f000 f922 	bl	8008f82 <__swbuf_r>
 8008d3e:	3001      	adds	r0, #1
 8008d40:	d1c9      	bne.n	8008cd6 <_puts_r+0x2e>
 8008d42:	e7df      	b.n	8008d04 <_puts_r+0x5c>
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	250a      	movs	r5, #10
 8008d48:	1c5a      	adds	r2, r3, #1
 8008d4a:	6022      	str	r2, [r4, #0]
 8008d4c:	701d      	strb	r5, [r3, #0]
 8008d4e:	e7db      	b.n	8008d08 <_puts_r+0x60>

08008d50 <puts>:
 8008d50:	4b02      	ldr	r3, [pc, #8]	; (8008d5c <puts+0xc>)
 8008d52:	4601      	mov	r1, r0
 8008d54:	6818      	ldr	r0, [r3, #0]
 8008d56:	f7ff bfa7 	b.w	8008ca8 <_puts_r>
 8008d5a:	bf00      	nop
 8008d5c:	200007c4 	.word	0x200007c4

08008d60 <setvbuf>:
 8008d60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d64:	461d      	mov	r5, r3
 8008d66:	4b54      	ldr	r3, [pc, #336]	; (8008eb8 <setvbuf+0x158>)
 8008d68:	681f      	ldr	r7, [r3, #0]
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	460e      	mov	r6, r1
 8008d6e:	4690      	mov	r8, r2
 8008d70:	b127      	cbz	r7, 8008d7c <setvbuf+0x1c>
 8008d72:	6a3b      	ldr	r3, [r7, #32]
 8008d74:	b913      	cbnz	r3, 8008d7c <setvbuf+0x1c>
 8008d76:	4638      	mov	r0, r7
 8008d78:	f7ff ff4e 	bl	8008c18 <__sinit>
 8008d7c:	f1b8 0f02 	cmp.w	r8, #2
 8008d80:	d006      	beq.n	8008d90 <setvbuf+0x30>
 8008d82:	f1b8 0f01 	cmp.w	r8, #1
 8008d86:	f200 8094 	bhi.w	8008eb2 <setvbuf+0x152>
 8008d8a:	2d00      	cmp	r5, #0
 8008d8c:	f2c0 8091 	blt.w	8008eb2 <setvbuf+0x152>
 8008d90:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d92:	07da      	lsls	r2, r3, #31
 8008d94:	d405      	bmi.n	8008da2 <setvbuf+0x42>
 8008d96:	89a3      	ldrh	r3, [r4, #12]
 8008d98:	059b      	lsls	r3, r3, #22
 8008d9a:	d402      	bmi.n	8008da2 <setvbuf+0x42>
 8008d9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d9e:	f000 fa14 	bl	80091ca <__retarget_lock_acquire_recursive>
 8008da2:	4621      	mov	r1, r4
 8008da4:	4638      	mov	r0, r7
 8008da6:	f7ff fe6f 	bl	8008a88 <_fflush_r>
 8008daa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dac:	b141      	cbz	r1, 8008dc0 <setvbuf+0x60>
 8008dae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008db2:	4299      	cmp	r1, r3
 8008db4:	d002      	beq.n	8008dbc <setvbuf+0x5c>
 8008db6:	4638      	mov	r0, r7
 8008db8:	f001 f884 	bl	8009ec4 <_free_r>
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	6363      	str	r3, [r4, #52]	; 0x34
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	61a3      	str	r3, [r4, #24]
 8008dc4:	6063      	str	r3, [r4, #4]
 8008dc6:	89a3      	ldrh	r3, [r4, #12]
 8008dc8:	0618      	lsls	r0, r3, #24
 8008dca:	d503      	bpl.n	8008dd4 <setvbuf+0x74>
 8008dcc:	6921      	ldr	r1, [r4, #16]
 8008dce:	4638      	mov	r0, r7
 8008dd0:	f001 f878 	bl	8009ec4 <_free_r>
 8008dd4:	89a3      	ldrh	r3, [r4, #12]
 8008dd6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008dda:	f023 0303 	bic.w	r3, r3, #3
 8008dde:	f1b8 0f02 	cmp.w	r8, #2
 8008de2:	81a3      	strh	r3, [r4, #12]
 8008de4:	d05f      	beq.n	8008ea6 <setvbuf+0x146>
 8008de6:	ab01      	add	r3, sp, #4
 8008de8:	466a      	mov	r2, sp
 8008dea:	4621      	mov	r1, r4
 8008dec:	4638      	mov	r0, r7
 8008dee:	f001 ff81 	bl	800acf4 <__swhatbuf_r>
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	4318      	orrs	r0, r3
 8008df6:	81a0      	strh	r0, [r4, #12]
 8008df8:	bb2d      	cbnz	r5, 8008e46 <setvbuf+0xe6>
 8008dfa:	9d00      	ldr	r5, [sp, #0]
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	f001 f8ad 	bl	8009f5c <malloc>
 8008e02:	4606      	mov	r6, r0
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d150      	bne.n	8008eaa <setvbuf+0x14a>
 8008e08:	f8dd 9000 	ldr.w	r9, [sp]
 8008e0c:	45a9      	cmp	r9, r5
 8008e0e:	d13e      	bne.n	8008e8e <setvbuf+0x12e>
 8008e10:	f04f 35ff 	mov.w	r5, #4294967295
 8008e14:	2200      	movs	r2, #0
 8008e16:	60a2      	str	r2, [r4, #8]
 8008e18:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8008e1c:	6022      	str	r2, [r4, #0]
 8008e1e:	6122      	str	r2, [r4, #16]
 8008e20:	2201      	movs	r2, #1
 8008e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e26:	6162      	str	r2, [r4, #20]
 8008e28:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e2a:	f043 0302 	orr.w	r3, r3, #2
 8008e2e:	07d1      	lsls	r1, r2, #31
 8008e30:	81a3      	strh	r3, [r4, #12]
 8008e32:	d404      	bmi.n	8008e3e <setvbuf+0xde>
 8008e34:	059b      	lsls	r3, r3, #22
 8008e36:	d402      	bmi.n	8008e3e <setvbuf+0xde>
 8008e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e3a:	f000 f9c7 	bl	80091cc <__retarget_lock_release_recursive>
 8008e3e:	4628      	mov	r0, r5
 8008e40:	b003      	add	sp, #12
 8008e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e46:	2e00      	cmp	r6, #0
 8008e48:	d0d8      	beq.n	8008dfc <setvbuf+0x9c>
 8008e4a:	6a3b      	ldr	r3, [r7, #32]
 8008e4c:	b913      	cbnz	r3, 8008e54 <setvbuf+0xf4>
 8008e4e:	4638      	mov	r0, r7
 8008e50:	f7ff fee2 	bl	8008c18 <__sinit>
 8008e54:	f1b8 0f01 	cmp.w	r8, #1
 8008e58:	bf08      	it	eq
 8008e5a:	89a3      	ldrheq	r3, [r4, #12]
 8008e5c:	6026      	str	r6, [r4, #0]
 8008e5e:	bf04      	itt	eq
 8008e60:	f043 0301 	orreq.w	r3, r3, #1
 8008e64:	81a3      	strheq	r3, [r4, #12]
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f013 0208 	ands.w	r2, r3, #8
 8008e6c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008e70:	d01d      	beq.n	8008eae <setvbuf+0x14e>
 8008e72:	07da      	lsls	r2, r3, #31
 8008e74:	bf41      	itttt	mi
 8008e76:	2200      	movmi	r2, #0
 8008e78:	426d      	negmi	r5, r5
 8008e7a:	60a2      	strmi	r2, [r4, #8]
 8008e7c:	61a5      	strmi	r5, [r4, #24]
 8008e7e:	bf58      	it	pl
 8008e80:	60a5      	strpl	r5, [r4, #8]
 8008e82:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008e84:	f015 0501 	ands.w	r5, r5, #1
 8008e88:	d0d4      	beq.n	8008e34 <setvbuf+0xd4>
 8008e8a:	2500      	movs	r5, #0
 8008e8c:	e7d7      	b.n	8008e3e <setvbuf+0xde>
 8008e8e:	4648      	mov	r0, r9
 8008e90:	f001 f864 	bl	8009f5c <malloc>
 8008e94:	4606      	mov	r6, r0
 8008e96:	2800      	cmp	r0, #0
 8008e98:	d0ba      	beq.n	8008e10 <setvbuf+0xb0>
 8008e9a:	89a3      	ldrh	r3, [r4, #12]
 8008e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ea0:	81a3      	strh	r3, [r4, #12]
 8008ea2:	464d      	mov	r5, r9
 8008ea4:	e7d1      	b.n	8008e4a <setvbuf+0xea>
 8008ea6:	2500      	movs	r5, #0
 8008ea8:	e7b4      	b.n	8008e14 <setvbuf+0xb4>
 8008eaa:	46a9      	mov	r9, r5
 8008eac:	e7f5      	b.n	8008e9a <setvbuf+0x13a>
 8008eae:	60a2      	str	r2, [r4, #8]
 8008eb0:	e7e7      	b.n	8008e82 <setvbuf+0x122>
 8008eb2:	f04f 35ff 	mov.w	r5, #4294967295
 8008eb6:	e7c2      	b.n	8008e3e <setvbuf+0xde>
 8008eb8:	200007c4 	.word	0x200007c4

08008ebc <siprintf>:
 8008ebc:	b40e      	push	{r1, r2, r3}
 8008ebe:	b500      	push	{lr}
 8008ec0:	b09c      	sub	sp, #112	; 0x70
 8008ec2:	ab1d      	add	r3, sp, #116	; 0x74
 8008ec4:	9002      	str	r0, [sp, #8]
 8008ec6:	9006      	str	r0, [sp, #24]
 8008ec8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ecc:	4809      	ldr	r0, [pc, #36]	; (8008ef4 <siprintf+0x38>)
 8008ece:	9107      	str	r1, [sp, #28]
 8008ed0:	9104      	str	r1, [sp, #16]
 8008ed2:	4909      	ldr	r1, [pc, #36]	; (8008ef8 <siprintf+0x3c>)
 8008ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ed8:	9105      	str	r1, [sp, #20]
 8008eda:	6800      	ldr	r0, [r0, #0]
 8008edc:	9301      	str	r3, [sp, #4]
 8008ede:	a902      	add	r1, sp, #8
 8008ee0:	f001 fcc6 	bl	800a870 <_svfiprintf_r>
 8008ee4:	9b02      	ldr	r3, [sp, #8]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	701a      	strb	r2, [r3, #0]
 8008eea:	b01c      	add	sp, #112	; 0x70
 8008eec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ef0:	b003      	add	sp, #12
 8008ef2:	4770      	bx	lr
 8008ef4:	200007c4 	.word	0x200007c4
 8008ef8:	ffff0208 	.word	0xffff0208

08008efc <__sread>:
 8008efc:	b510      	push	{r4, lr}
 8008efe:	460c      	mov	r4, r1
 8008f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f04:	f000 f912 	bl	800912c <_read_r>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	bfab      	itete	ge
 8008f0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8008f10:	181b      	addge	r3, r3, r0
 8008f12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f16:	bfac      	ite	ge
 8008f18:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f1a:	81a3      	strhlt	r3, [r4, #12]
 8008f1c:	bd10      	pop	{r4, pc}

08008f1e <__swrite>:
 8008f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f22:	461f      	mov	r7, r3
 8008f24:	898b      	ldrh	r3, [r1, #12]
 8008f26:	05db      	lsls	r3, r3, #23
 8008f28:	4605      	mov	r5, r0
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	4616      	mov	r6, r2
 8008f2e:	d505      	bpl.n	8008f3c <__swrite+0x1e>
 8008f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f34:	2302      	movs	r3, #2
 8008f36:	2200      	movs	r2, #0
 8008f38:	f000 f8e6 	bl	8009108 <_lseek_r>
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f46:	81a3      	strh	r3, [r4, #12]
 8008f48:	4632      	mov	r2, r6
 8008f4a:	463b      	mov	r3, r7
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f52:	f000 b8fd 	b.w	8009150 <_write_r>

08008f56 <__sseek>:
 8008f56:	b510      	push	{r4, lr}
 8008f58:	460c      	mov	r4, r1
 8008f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f5e:	f000 f8d3 	bl	8009108 <_lseek_r>
 8008f62:	1c43      	adds	r3, r0, #1
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	bf15      	itete	ne
 8008f68:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f72:	81a3      	strheq	r3, [r4, #12]
 8008f74:	bf18      	it	ne
 8008f76:	81a3      	strhne	r3, [r4, #12]
 8008f78:	bd10      	pop	{r4, pc}

08008f7a <__sclose>:
 8008f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f7e:	f000 b8b3 	b.w	80090e8 <_close_r>

08008f82 <__swbuf_r>:
 8008f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f84:	460e      	mov	r6, r1
 8008f86:	4614      	mov	r4, r2
 8008f88:	4605      	mov	r5, r0
 8008f8a:	b118      	cbz	r0, 8008f94 <__swbuf_r+0x12>
 8008f8c:	6a03      	ldr	r3, [r0, #32]
 8008f8e:	b90b      	cbnz	r3, 8008f94 <__swbuf_r+0x12>
 8008f90:	f7ff fe42 	bl	8008c18 <__sinit>
 8008f94:	69a3      	ldr	r3, [r4, #24]
 8008f96:	60a3      	str	r3, [r4, #8]
 8008f98:	89a3      	ldrh	r3, [r4, #12]
 8008f9a:	071a      	lsls	r2, r3, #28
 8008f9c:	d525      	bpl.n	8008fea <__swbuf_r+0x68>
 8008f9e:	6923      	ldr	r3, [r4, #16]
 8008fa0:	b31b      	cbz	r3, 8008fea <__swbuf_r+0x68>
 8008fa2:	6823      	ldr	r3, [r4, #0]
 8008fa4:	6922      	ldr	r2, [r4, #16]
 8008fa6:	1a98      	subs	r0, r3, r2
 8008fa8:	6963      	ldr	r3, [r4, #20]
 8008faa:	b2f6      	uxtb	r6, r6
 8008fac:	4283      	cmp	r3, r0
 8008fae:	4637      	mov	r7, r6
 8008fb0:	dc04      	bgt.n	8008fbc <__swbuf_r+0x3a>
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	f7ff fd67 	bl	8008a88 <_fflush_r>
 8008fba:	b9e0      	cbnz	r0, 8008ff6 <__swbuf_r+0x74>
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	60a3      	str	r3, [r4, #8]
 8008fc2:	6823      	ldr	r3, [r4, #0]
 8008fc4:	1c5a      	adds	r2, r3, #1
 8008fc6:	6022      	str	r2, [r4, #0]
 8008fc8:	701e      	strb	r6, [r3, #0]
 8008fca:	6962      	ldr	r2, [r4, #20]
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d004      	beq.n	8008fdc <__swbuf_r+0x5a>
 8008fd2:	89a3      	ldrh	r3, [r4, #12]
 8008fd4:	07db      	lsls	r3, r3, #31
 8008fd6:	d506      	bpl.n	8008fe6 <__swbuf_r+0x64>
 8008fd8:	2e0a      	cmp	r6, #10
 8008fda:	d104      	bne.n	8008fe6 <__swbuf_r+0x64>
 8008fdc:	4621      	mov	r1, r4
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f7ff fd52 	bl	8008a88 <_fflush_r>
 8008fe4:	b938      	cbnz	r0, 8008ff6 <__swbuf_r+0x74>
 8008fe6:	4638      	mov	r0, r7
 8008fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fea:	4621      	mov	r1, r4
 8008fec:	4628      	mov	r0, r5
 8008fee:	f000 f805 	bl	8008ffc <__swsetup_r>
 8008ff2:	2800      	cmp	r0, #0
 8008ff4:	d0d5      	beq.n	8008fa2 <__swbuf_r+0x20>
 8008ff6:	f04f 37ff 	mov.w	r7, #4294967295
 8008ffa:	e7f4      	b.n	8008fe6 <__swbuf_r+0x64>

08008ffc <__swsetup_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	4b2a      	ldr	r3, [pc, #168]	; (80090a8 <__swsetup_r+0xac>)
 8009000:	4605      	mov	r5, r0
 8009002:	6818      	ldr	r0, [r3, #0]
 8009004:	460c      	mov	r4, r1
 8009006:	b118      	cbz	r0, 8009010 <__swsetup_r+0x14>
 8009008:	6a03      	ldr	r3, [r0, #32]
 800900a:	b90b      	cbnz	r3, 8009010 <__swsetup_r+0x14>
 800900c:	f7ff fe04 	bl	8008c18 <__sinit>
 8009010:	89a3      	ldrh	r3, [r4, #12]
 8009012:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009016:	0718      	lsls	r0, r3, #28
 8009018:	d422      	bmi.n	8009060 <__swsetup_r+0x64>
 800901a:	06d9      	lsls	r1, r3, #27
 800901c:	d407      	bmi.n	800902e <__swsetup_r+0x32>
 800901e:	2309      	movs	r3, #9
 8009020:	602b      	str	r3, [r5, #0]
 8009022:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009026:	81a3      	strh	r3, [r4, #12]
 8009028:	f04f 30ff 	mov.w	r0, #4294967295
 800902c:	e034      	b.n	8009098 <__swsetup_r+0x9c>
 800902e:	0758      	lsls	r0, r3, #29
 8009030:	d512      	bpl.n	8009058 <__swsetup_r+0x5c>
 8009032:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009034:	b141      	cbz	r1, 8009048 <__swsetup_r+0x4c>
 8009036:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800903a:	4299      	cmp	r1, r3
 800903c:	d002      	beq.n	8009044 <__swsetup_r+0x48>
 800903e:	4628      	mov	r0, r5
 8009040:	f000 ff40 	bl	8009ec4 <_free_r>
 8009044:	2300      	movs	r3, #0
 8009046:	6363      	str	r3, [r4, #52]	; 0x34
 8009048:	89a3      	ldrh	r3, [r4, #12]
 800904a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800904e:	81a3      	strh	r3, [r4, #12]
 8009050:	2300      	movs	r3, #0
 8009052:	6063      	str	r3, [r4, #4]
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	6023      	str	r3, [r4, #0]
 8009058:	89a3      	ldrh	r3, [r4, #12]
 800905a:	f043 0308 	orr.w	r3, r3, #8
 800905e:	81a3      	strh	r3, [r4, #12]
 8009060:	6923      	ldr	r3, [r4, #16]
 8009062:	b94b      	cbnz	r3, 8009078 <__swsetup_r+0x7c>
 8009064:	89a3      	ldrh	r3, [r4, #12]
 8009066:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800906a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800906e:	d003      	beq.n	8009078 <__swsetup_r+0x7c>
 8009070:	4621      	mov	r1, r4
 8009072:	4628      	mov	r0, r5
 8009074:	f001 fe64 	bl	800ad40 <__smakebuf_r>
 8009078:	89a0      	ldrh	r0, [r4, #12]
 800907a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800907e:	f010 0301 	ands.w	r3, r0, #1
 8009082:	d00a      	beq.n	800909a <__swsetup_r+0x9e>
 8009084:	2300      	movs	r3, #0
 8009086:	60a3      	str	r3, [r4, #8]
 8009088:	6963      	ldr	r3, [r4, #20]
 800908a:	425b      	negs	r3, r3
 800908c:	61a3      	str	r3, [r4, #24]
 800908e:	6923      	ldr	r3, [r4, #16]
 8009090:	b943      	cbnz	r3, 80090a4 <__swsetup_r+0xa8>
 8009092:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009096:	d1c4      	bne.n	8009022 <__swsetup_r+0x26>
 8009098:	bd38      	pop	{r3, r4, r5, pc}
 800909a:	0781      	lsls	r1, r0, #30
 800909c:	bf58      	it	pl
 800909e:	6963      	ldrpl	r3, [r4, #20]
 80090a0:	60a3      	str	r3, [r4, #8]
 80090a2:	e7f4      	b.n	800908e <__swsetup_r+0x92>
 80090a4:	2000      	movs	r0, #0
 80090a6:	e7f7      	b.n	8009098 <__swsetup_r+0x9c>
 80090a8:	200007c4 	.word	0x200007c4

080090ac <memset>:
 80090ac:	4402      	add	r2, r0
 80090ae:	4603      	mov	r3, r0
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d100      	bne.n	80090b6 <memset+0xa>
 80090b4:	4770      	bx	lr
 80090b6:	f803 1b01 	strb.w	r1, [r3], #1
 80090ba:	e7f9      	b.n	80090b0 <memset+0x4>

080090bc <strncmp>:
 80090bc:	b510      	push	{r4, lr}
 80090be:	b16a      	cbz	r2, 80090dc <strncmp+0x20>
 80090c0:	3901      	subs	r1, #1
 80090c2:	1884      	adds	r4, r0, r2
 80090c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d103      	bne.n	80090d8 <strncmp+0x1c>
 80090d0:	42a0      	cmp	r0, r4
 80090d2:	d001      	beq.n	80090d8 <strncmp+0x1c>
 80090d4:	2a00      	cmp	r2, #0
 80090d6:	d1f5      	bne.n	80090c4 <strncmp+0x8>
 80090d8:	1ad0      	subs	r0, r2, r3
 80090da:	bd10      	pop	{r4, pc}
 80090dc:	4610      	mov	r0, r2
 80090de:	e7fc      	b.n	80090da <strncmp+0x1e>

080090e0 <_localeconv_r>:
 80090e0:	4800      	ldr	r0, [pc, #0]	; (80090e4 <_localeconv_r+0x4>)
 80090e2:	4770      	bx	lr
 80090e4:	200008b8 	.word	0x200008b8

080090e8 <_close_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	4d06      	ldr	r5, [pc, #24]	; (8009104 <_close_r+0x1c>)
 80090ec:	2300      	movs	r3, #0
 80090ee:	4604      	mov	r4, r0
 80090f0:	4608      	mov	r0, r1
 80090f2:	602b      	str	r3, [r5, #0]
 80090f4:	f7f9 f8ab 	bl	800224e <_close>
 80090f8:	1c43      	adds	r3, r0, #1
 80090fa:	d102      	bne.n	8009102 <_close_r+0x1a>
 80090fc:	682b      	ldr	r3, [r5, #0]
 80090fe:	b103      	cbz	r3, 8009102 <_close_r+0x1a>
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	bd38      	pop	{r3, r4, r5, pc}
 8009104:	20000d60 	.word	0x20000d60

08009108 <_lseek_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	4d07      	ldr	r5, [pc, #28]	; (8009128 <_lseek_r+0x20>)
 800910c:	4604      	mov	r4, r0
 800910e:	4608      	mov	r0, r1
 8009110:	4611      	mov	r1, r2
 8009112:	2200      	movs	r2, #0
 8009114:	602a      	str	r2, [r5, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	f7f9 f8c0 	bl	800229c <_lseek>
 800911c:	1c43      	adds	r3, r0, #1
 800911e:	d102      	bne.n	8009126 <_lseek_r+0x1e>
 8009120:	682b      	ldr	r3, [r5, #0]
 8009122:	b103      	cbz	r3, 8009126 <_lseek_r+0x1e>
 8009124:	6023      	str	r3, [r4, #0]
 8009126:	bd38      	pop	{r3, r4, r5, pc}
 8009128:	20000d60 	.word	0x20000d60

0800912c <_read_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	4d07      	ldr	r5, [pc, #28]	; (800914c <_read_r+0x20>)
 8009130:	4604      	mov	r4, r0
 8009132:	4608      	mov	r0, r1
 8009134:	4611      	mov	r1, r2
 8009136:	2200      	movs	r2, #0
 8009138:	602a      	str	r2, [r5, #0]
 800913a:	461a      	mov	r2, r3
 800913c:	f7f9 f86a 	bl	8002214 <_read>
 8009140:	1c43      	adds	r3, r0, #1
 8009142:	d102      	bne.n	800914a <_read_r+0x1e>
 8009144:	682b      	ldr	r3, [r5, #0]
 8009146:	b103      	cbz	r3, 800914a <_read_r+0x1e>
 8009148:	6023      	str	r3, [r4, #0]
 800914a:	bd38      	pop	{r3, r4, r5, pc}
 800914c:	20000d60 	.word	0x20000d60

08009150 <_write_r>:
 8009150:	b538      	push	{r3, r4, r5, lr}
 8009152:	4d07      	ldr	r5, [pc, #28]	; (8009170 <_write_r+0x20>)
 8009154:	4604      	mov	r4, r0
 8009156:	4608      	mov	r0, r1
 8009158:	4611      	mov	r1, r2
 800915a:	2200      	movs	r2, #0
 800915c:	602a      	str	r2, [r5, #0]
 800915e:	461a      	mov	r2, r3
 8009160:	f7f8 f904 	bl	800136c <_write>
 8009164:	1c43      	adds	r3, r0, #1
 8009166:	d102      	bne.n	800916e <_write_r+0x1e>
 8009168:	682b      	ldr	r3, [r5, #0]
 800916a:	b103      	cbz	r3, 800916e <_write_r+0x1e>
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	bd38      	pop	{r3, r4, r5, pc}
 8009170:	20000d60 	.word	0x20000d60

08009174 <__errno>:
 8009174:	4b01      	ldr	r3, [pc, #4]	; (800917c <__errno+0x8>)
 8009176:	6818      	ldr	r0, [r3, #0]
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	200007c4 	.word	0x200007c4

08009180 <__libc_init_array>:
 8009180:	b570      	push	{r4, r5, r6, lr}
 8009182:	4d0d      	ldr	r5, [pc, #52]	; (80091b8 <__libc_init_array+0x38>)
 8009184:	4c0d      	ldr	r4, [pc, #52]	; (80091bc <__libc_init_array+0x3c>)
 8009186:	1b64      	subs	r4, r4, r5
 8009188:	10a4      	asrs	r4, r4, #2
 800918a:	2600      	movs	r6, #0
 800918c:	42a6      	cmp	r6, r4
 800918e:	d109      	bne.n	80091a4 <__libc_init_array+0x24>
 8009190:	4d0b      	ldr	r5, [pc, #44]	; (80091c0 <__libc_init_array+0x40>)
 8009192:	4c0c      	ldr	r4, [pc, #48]	; (80091c4 <__libc_init_array+0x44>)
 8009194:	f001 ff52 	bl	800b03c <_init>
 8009198:	1b64      	subs	r4, r4, r5
 800919a:	10a4      	asrs	r4, r4, #2
 800919c:	2600      	movs	r6, #0
 800919e:	42a6      	cmp	r6, r4
 80091a0:	d105      	bne.n	80091ae <__libc_init_array+0x2e>
 80091a2:	bd70      	pop	{r4, r5, r6, pc}
 80091a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80091a8:	4798      	blx	r3
 80091aa:	3601      	adds	r6, #1
 80091ac:	e7ee      	b.n	800918c <__libc_init_array+0xc>
 80091ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80091b2:	4798      	blx	r3
 80091b4:	3601      	adds	r6, #1
 80091b6:	e7f2      	b.n	800919e <__libc_init_array+0x1e>
 80091b8:	0800b9bc 	.word	0x0800b9bc
 80091bc:	0800b9bc 	.word	0x0800b9bc
 80091c0:	0800b9bc 	.word	0x0800b9bc
 80091c4:	0800b9c0 	.word	0x0800b9c0

080091c8 <__retarget_lock_init_recursive>:
 80091c8:	4770      	bx	lr

080091ca <__retarget_lock_acquire_recursive>:
 80091ca:	4770      	bx	lr

080091cc <__retarget_lock_release_recursive>:
 80091cc:	4770      	bx	lr

080091ce <quorem>:
 80091ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d2:	6903      	ldr	r3, [r0, #16]
 80091d4:	690c      	ldr	r4, [r1, #16]
 80091d6:	42a3      	cmp	r3, r4
 80091d8:	4607      	mov	r7, r0
 80091da:	db7e      	blt.n	80092da <quorem+0x10c>
 80091dc:	3c01      	subs	r4, #1
 80091de:	f101 0814 	add.w	r8, r1, #20
 80091e2:	f100 0514 	add.w	r5, r0, #20
 80091e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091ea:	9301      	str	r3, [sp, #4]
 80091ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80091f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091f4:	3301      	adds	r3, #1
 80091f6:	429a      	cmp	r2, r3
 80091f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80091fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009200:	fbb2 f6f3 	udiv	r6, r2, r3
 8009204:	d331      	bcc.n	800926a <quorem+0x9c>
 8009206:	f04f 0e00 	mov.w	lr, #0
 800920a:	4640      	mov	r0, r8
 800920c:	46ac      	mov	ip, r5
 800920e:	46f2      	mov	sl, lr
 8009210:	f850 2b04 	ldr.w	r2, [r0], #4
 8009214:	b293      	uxth	r3, r2
 8009216:	fb06 e303 	mla	r3, r6, r3, lr
 800921a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800921e:	0c1a      	lsrs	r2, r3, #16
 8009220:	b29b      	uxth	r3, r3
 8009222:	ebaa 0303 	sub.w	r3, sl, r3
 8009226:	f8dc a000 	ldr.w	sl, [ip]
 800922a:	fa13 f38a 	uxtah	r3, r3, sl
 800922e:	fb06 220e 	mla	r2, r6, lr, r2
 8009232:	9300      	str	r3, [sp, #0]
 8009234:	9b00      	ldr	r3, [sp, #0]
 8009236:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800923a:	b292      	uxth	r2, r2
 800923c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009240:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009244:	f8bd 3000 	ldrh.w	r3, [sp]
 8009248:	4581      	cmp	r9, r0
 800924a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800924e:	f84c 3b04 	str.w	r3, [ip], #4
 8009252:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009256:	d2db      	bcs.n	8009210 <quorem+0x42>
 8009258:	f855 300b 	ldr.w	r3, [r5, fp]
 800925c:	b92b      	cbnz	r3, 800926a <quorem+0x9c>
 800925e:	9b01      	ldr	r3, [sp, #4]
 8009260:	3b04      	subs	r3, #4
 8009262:	429d      	cmp	r5, r3
 8009264:	461a      	mov	r2, r3
 8009266:	d32c      	bcc.n	80092c2 <quorem+0xf4>
 8009268:	613c      	str	r4, [r7, #16]
 800926a:	4638      	mov	r0, r7
 800926c:	f001 f9a6 	bl	800a5bc <__mcmp>
 8009270:	2800      	cmp	r0, #0
 8009272:	db22      	blt.n	80092ba <quorem+0xec>
 8009274:	3601      	adds	r6, #1
 8009276:	4629      	mov	r1, r5
 8009278:	2000      	movs	r0, #0
 800927a:	f858 2b04 	ldr.w	r2, [r8], #4
 800927e:	f8d1 c000 	ldr.w	ip, [r1]
 8009282:	b293      	uxth	r3, r2
 8009284:	1ac3      	subs	r3, r0, r3
 8009286:	0c12      	lsrs	r2, r2, #16
 8009288:	fa13 f38c 	uxtah	r3, r3, ip
 800928c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009290:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009294:	b29b      	uxth	r3, r3
 8009296:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800929a:	45c1      	cmp	r9, r8
 800929c:	f841 3b04 	str.w	r3, [r1], #4
 80092a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80092a4:	d2e9      	bcs.n	800927a <quorem+0xac>
 80092a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092ae:	b922      	cbnz	r2, 80092ba <quorem+0xec>
 80092b0:	3b04      	subs	r3, #4
 80092b2:	429d      	cmp	r5, r3
 80092b4:	461a      	mov	r2, r3
 80092b6:	d30a      	bcc.n	80092ce <quorem+0x100>
 80092b8:	613c      	str	r4, [r7, #16]
 80092ba:	4630      	mov	r0, r6
 80092bc:	b003      	add	sp, #12
 80092be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c2:	6812      	ldr	r2, [r2, #0]
 80092c4:	3b04      	subs	r3, #4
 80092c6:	2a00      	cmp	r2, #0
 80092c8:	d1ce      	bne.n	8009268 <quorem+0x9a>
 80092ca:	3c01      	subs	r4, #1
 80092cc:	e7c9      	b.n	8009262 <quorem+0x94>
 80092ce:	6812      	ldr	r2, [r2, #0]
 80092d0:	3b04      	subs	r3, #4
 80092d2:	2a00      	cmp	r2, #0
 80092d4:	d1f0      	bne.n	80092b8 <quorem+0xea>
 80092d6:	3c01      	subs	r4, #1
 80092d8:	e7eb      	b.n	80092b2 <quorem+0xe4>
 80092da:	2000      	movs	r0, #0
 80092dc:	e7ee      	b.n	80092bc <quorem+0xee>
	...

080092e0 <_dtoa_r>:
 80092e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e4:	ed2d 8b04 	vpush	{d8-d9}
 80092e8:	69c5      	ldr	r5, [r0, #28]
 80092ea:	b093      	sub	sp, #76	; 0x4c
 80092ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 80092f0:	ec57 6b10 	vmov	r6, r7, d0
 80092f4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80092f8:	9107      	str	r1, [sp, #28]
 80092fa:	4604      	mov	r4, r0
 80092fc:	920a      	str	r2, [sp, #40]	; 0x28
 80092fe:	930d      	str	r3, [sp, #52]	; 0x34
 8009300:	b975      	cbnz	r5, 8009320 <_dtoa_r+0x40>
 8009302:	2010      	movs	r0, #16
 8009304:	f000 fe2a 	bl	8009f5c <malloc>
 8009308:	4602      	mov	r2, r0
 800930a:	61e0      	str	r0, [r4, #28]
 800930c:	b920      	cbnz	r0, 8009318 <_dtoa_r+0x38>
 800930e:	4bae      	ldr	r3, [pc, #696]	; (80095c8 <_dtoa_r+0x2e8>)
 8009310:	21ef      	movs	r1, #239	; 0xef
 8009312:	48ae      	ldr	r0, [pc, #696]	; (80095cc <_dtoa_r+0x2ec>)
 8009314:	f001 fdaa 	bl	800ae6c <__assert_func>
 8009318:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800931c:	6005      	str	r5, [r0, #0]
 800931e:	60c5      	str	r5, [r0, #12]
 8009320:	69e3      	ldr	r3, [r4, #28]
 8009322:	6819      	ldr	r1, [r3, #0]
 8009324:	b151      	cbz	r1, 800933c <_dtoa_r+0x5c>
 8009326:	685a      	ldr	r2, [r3, #4]
 8009328:	604a      	str	r2, [r1, #4]
 800932a:	2301      	movs	r3, #1
 800932c:	4093      	lsls	r3, r2
 800932e:	608b      	str	r3, [r1, #8]
 8009330:	4620      	mov	r0, r4
 8009332:	f000 ff07 	bl	800a144 <_Bfree>
 8009336:	69e3      	ldr	r3, [r4, #28]
 8009338:	2200      	movs	r2, #0
 800933a:	601a      	str	r2, [r3, #0]
 800933c:	1e3b      	subs	r3, r7, #0
 800933e:	bfbb      	ittet	lt
 8009340:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009344:	9303      	strlt	r3, [sp, #12]
 8009346:	2300      	movge	r3, #0
 8009348:	2201      	movlt	r2, #1
 800934a:	bfac      	ite	ge
 800934c:	f8c8 3000 	strge.w	r3, [r8]
 8009350:	f8c8 2000 	strlt.w	r2, [r8]
 8009354:	4b9e      	ldr	r3, [pc, #632]	; (80095d0 <_dtoa_r+0x2f0>)
 8009356:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800935a:	ea33 0308 	bics.w	r3, r3, r8
 800935e:	d11b      	bne.n	8009398 <_dtoa_r+0xb8>
 8009360:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009362:	f242 730f 	movw	r3, #9999	; 0x270f
 8009366:	6013      	str	r3, [r2, #0]
 8009368:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800936c:	4333      	orrs	r3, r6
 800936e:	f000 8593 	beq.w	8009e98 <_dtoa_r+0xbb8>
 8009372:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009374:	b963      	cbnz	r3, 8009390 <_dtoa_r+0xb0>
 8009376:	4b97      	ldr	r3, [pc, #604]	; (80095d4 <_dtoa_r+0x2f4>)
 8009378:	e027      	b.n	80093ca <_dtoa_r+0xea>
 800937a:	4b97      	ldr	r3, [pc, #604]	; (80095d8 <_dtoa_r+0x2f8>)
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	3308      	adds	r3, #8
 8009380:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009382:	6013      	str	r3, [r2, #0]
 8009384:	9800      	ldr	r0, [sp, #0]
 8009386:	b013      	add	sp, #76	; 0x4c
 8009388:	ecbd 8b04 	vpop	{d8-d9}
 800938c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009390:	4b90      	ldr	r3, [pc, #576]	; (80095d4 <_dtoa_r+0x2f4>)
 8009392:	9300      	str	r3, [sp, #0]
 8009394:	3303      	adds	r3, #3
 8009396:	e7f3      	b.n	8009380 <_dtoa_r+0xa0>
 8009398:	ed9d 7b02 	vldr	d7, [sp, #8]
 800939c:	2200      	movs	r2, #0
 800939e:	ec51 0b17 	vmov	r0, r1, d7
 80093a2:	eeb0 8a47 	vmov.f32	s16, s14
 80093a6:	eef0 8a67 	vmov.f32	s17, s15
 80093aa:	2300      	movs	r3, #0
 80093ac:	f7f7 fb9c 	bl	8000ae8 <__aeabi_dcmpeq>
 80093b0:	4681      	mov	r9, r0
 80093b2:	b160      	cbz	r0, 80093ce <_dtoa_r+0xee>
 80093b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80093b6:	2301      	movs	r3, #1
 80093b8:	6013      	str	r3, [r2, #0]
 80093ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8568 	beq.w	8009e92 <_dtoa_r+0xbb2>
 80093c2:	4b86      	ldr	r3, [pc, #536]	; (80095dc <_dtoa_r+0x2fc>)
 80093c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80093c6:	6013      	str	r3, [r2, #0]
 80093c8:	3b01      	subs	r3, #1
 80093ca:	9300      	str	r3, [sp, #0]
 80093cc:	e7da      	b.n	8009384 <_dtoa_r+0xa4>
 80093ce:	aa10      	add	r2, sp, #64	; 0x40
 80093d0:	a911      	add	r1, sp, #68	; 0x44
 80093d2:	4620      	mov	r0, r4
 80093d4:	eeb0 0a48 	vmov.f32	s0, s16
 80093d8:	eef0 0a68 	vmov.f32	s1, s17
 80093dc:	f001 f994 	bl	800a708 <__d2b>
 80093e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80093e4:	4682      	mov	sl, r0
 80093e6:	2d00      	cmp	r5, #0
 80093e8:	d07f      	beq.n	80094ea <_dtoa_r+0x20a>
 80093ea:	ee18 3a90 	vmov	r3, s17
 80093ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093f2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80093f6:	ec51 0b18 	vmov	r0, r1, d8
 80093fa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80093fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009402:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009406:	4619      	mov	r1, r3
 8009408:	2200      	movs	r2, #0
 800940a:	4b75      	ldr	r3, [pc, #468]	; (80095e0 <_dtoa_r+0x300>)
 800940c:	f7f6 ff4c 	bl	80002a8 <__aeabi_dsub>
 8009410:	a367      	add	r3, pc, #412	; (adr r3, 80095b0 <_dtoa_r+0x2d0>)
 8009412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009416:	f7f7 f8ff 	bl	8000618 <__aeabi_dmul>
 800941a:	a367      	add	r3, pc, #412	; (adr r3, 80095b8 <_dtoa_r+0x2d8>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	f7f6 ff44 	bl	80002ac <__adddf3>
 8009424:	4606      	mov	r6, r0
 8009426:	4628      	mov	r0, r5
 8009428:	460f      	mov	r7, r1
 800942a:	f7f7 f88b 	bl	8000544 <__aeabi_i2d>
 800942e:	a364      	add	r3, pc, #400	; (adr r3, 80095c0 <_dtoa_r+0x2e0>)
 8009430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009434:	f7f7 f8f0 	bl	8000618 <__aeabi_dmul>
 8009438:	4602      	mov	r2, r0
 800943a:	460b      	mov	r3, r1
 800943c:	4630      	mov	r0, r6
 800943e:	4639      	mov	r1, r7
 8009440:	f7f6 ff34 	bl	80002ac <__adddf3>
 8009444:	4606      	mov	r6, r0
 8009446:	460f      	mov	r7, r1
 8009448:	f7f7 fb96 	bl	8000b78 <__aeabi_d2iz>
 800944c:	2200      	movs	r2, #0
 800944e:	4683      	mov	fp, r0
 8009450:	2300      	movs	r3, #0
 8009452:	4630      	mov	r0, r6
 8009454:	4639      	mov	r1, r7
 8009456:	f7f7 fb51 	bl	8000afc <__aeabi_dcmplt>
 800945a:	b148      	cbz	r0, 8009470 <_dtoa_r+0x190>
 800945c:	4658      	mov	r0, fp
 800945e:	f7f7 f871 	bl	8000544 <__aeabi_i2d>
 8009462:	4632      	mov	r2, r6
 8009464:	463b      	mov	r3, r7
 8009466:	f7f7 fb3f 	bl	8000ae8 <__aeabi_dcmpeq>
 800946a:	b908      	cbnz	r0, 8009470 <_dtoa_r+0x190>
 800946c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009470:	f1bb 0f16 	cmp.w	fp, #22
 8009474:	d857      	bhi.n	8009526 <_dtoa_r+0x246>
 8009476:	4b5b      	ldr	r3, [pc, #364]	; (80095e4 <_dtoa_r+0x304>)
 8009478:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800947c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009480:	ec51 0b18 	vmov	r0, r1, d8
 8009484:	f7f7 fb3a 	bl	8000afc <__aeabi_dcmplt>
 8009488:	2800      	cmp	r0, #0
 800948a:	d04e      	beq.n	800952a <_dtoa_r+0x24a>
 800948c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009490:	2300      	movs	r3, #0
 8009492:	930c      	str	r3, [sp, #48]	; 0x30
 8009494:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009496:	1b5b      	subs	r3, r3, r5
 8009498:	1e5a      	subs	r2, r3, #1
 800949a:	bf45      	ittet	mi
 800949c:	f1c3 0301 	rsbmi	r3, r3, #1
 80094a0:	9305      	strmi	r3, [sp, #20]
 80094a2:	2300      	movpl	r3, #0
 80094a4:	2300      	movmi	r3, #0
 80094a6:	9206      	str	r2, [sp, #24]
 80094a8:	bf54      	ite	pl
 80094aa:	9305      	strpl	r3, [sp, #20]
 80094ac:	9306      	strmi	r3, [sp, #24]
 80094ae:	f1bb 0f00 	cmp.w	fp, #0
 80094b2:	db3c      	blt.n	800952e <_dtoa_r+0x24e>
 80094b4:	9b06      	ldr	r3, [sp, #24]
 80094b6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80094ba:	445b      	add	r3, fp
 80094bc:	9306      	str	r3, [sp, #24]
 80094be:	2300      	movs	r3, #0
 80094c0:	9308      	str	r3, [sp, #32]
 80094c2:	9b07      	ldr	r3, [sp, #28]
 80094c4:	2b09      	cmp	r3, #9
 80094c6:	d868      	bhi.n	800959a <_dtoa_r+0x2ba>
 80094c8:	2b05      	cmp	r3, #5
 80094ca:	bfc4      	itt	gt
 80094cc:	3b04      	subgt	r3, #4
 80094ce:	9307      	strgt	r3, [sp, #28]
 80094d0:	9b07      	ldr	r3, [sp, #28]
 80094d2:	f1a3 0302 	sub.w	r3, r3, #2
 80094d6:	bfcc      	ite	gt
 80094d8:	2500      	movgt	r5, #0
 80094da:	2501      	movle	r5, #1
 80094dc:	2b03      	cmp	r3, #3
 80094de:	f200 8085 	bhi.w	80095ec <_dtoa_r+0x30c>
 80094e2:	e8df f003 	tbb	[pc, r3]
 80094e6:	3b2e      	.short	0x3b2e
 80094e8:	5839      	.short	0x5839
 80094ea:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80094ee:	441d      	add	r5, r3
 80094f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80094f4:	2b20      	cmp	r3, #32
 80094f6:	bfc1      	itttt	gt
 80094f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80094fc:	fa08 f803 	lslgt.w	r8, r8, r3
 8009500:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009504:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009508:	bfd6      	itet	le
 800950a:	f1c3 0320 	rsble	r3, r3, #32
 800950e:	ea48 0003 	orrgt.w	r0, r8, r3
 8009512:	fa06 f003 	lslle.w	r0, r6, r3
 8009516:	f7f7 f805 	bl	8000524 <__aeabi_ui2d>
 800951a:	2201      	movs	r2, #1
 800951c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009520:	3d01      	subs	r5, #1
 8009522:	920e      	str	r2, [sp, #56]	; 0x38
 8009524:	e76f      	b.n	8009406 <_dtoa_r+0x126>
 8009526:	2301      	movs	r3, #1
 8009528:	e7b3      	b.n	8009492 <_dtoa_r+0x1b2>
 800952a:	900c      	str	r0, [sp, #48]	; 0x30
 800952c:	e7b2      	b.n	8009494 <_dtoa_r+0x1b4>
 800952e:	9b05      	ldr	r3, [sp, #20]
 8009530:	eba3 030b 	sub.w	r3, r3, fp
 8009534:	9305      	str	r3, [sp, #20]
 8009536:	f1cb 0300 	rsb	r3, fp, #0
 800953a:	9308      	str	r3, [sp, #32]
 800953c:	2300      	movs	r3, #0
 800953e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009540:	e7bf      	b.n	80094c2 <_dtoa_r+0x1e2>
 8009542:	2300      	movs	r3, #0
 8009544:	9309      	str	r3, [sp, #36]	; 0x24
 8009546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009548:	2b00      	cmp	r3, #0
 800954a:	dc52      	bgt.n	80095f2 <_dtoa_r+0x312>
 800954c:	2301      	movs	r3, #1
 800954e:	9301      	str	r3, [sp, #4]
 8009550:	9304      	str	r3, [sp, #16]
 8009552:	461a      	mov	r2, r3
 8009554:	920a      	str	r2, [sp, #40]	; 0x28
 8009556:	e00b      	b.n	8009570 <_dtoa_r+0x290>
 8009558:	2301      	movs	r3, #1
 800955a:	e7f3      	b.n	8009544 <_dtoa_r+0x264>
 800955c:	2300      	movs	r3, #0
 800955e:	9309      	str	r3, [sp, #36]	; 0x24
 8009560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009562:	445b      	add	r3, fp
 8009564:	9301      	str	r3, [sp, #4]
 8009566:	3301      	adds	r3, #1
 8009568:	2b01      	cmp	r3, #1
 800956a:	9304      	str	r3, [sp, #16]
 800956c:	bfb8      	it	lt
 800956e:	2301      	movlt	r3, #1
 8009570:	69e0      	ldr	r0, [r4, #28]
 8009572:	2100      	movs	r1, #0
 8009574:	2204      	movs	r2, #4
 8009576:	f102 0614 	add.w	r6, r2, #20
 800957a:	429e      	cmp	r6, r3
 800957c:	d93d      	bls.n	80095fa <_dtoa_r+0x31a>
 800957e:	6041      	str	r1, [r0, #4]
 8009580:	4620      	mov	r0, r4
 8009582:	f000 fd9f 	bl	800a0c4 <_Balloc>
 8009586:	9000      	str	r0, [sp, #0]
 8009588:	2800      	cmp	r0, #0
 800958a:	d139      	bne.n	8009600 <_dtoa_r+0x320>
 800958c:	4b16      	ldr	r3, [pc, #88]	; (80095e8 <_dtoa_r+0x308>)
 800958e:	4602      	mov	r2, r0
 8009590:	f240 11af 	movw	r1, #431	; 0x1af
 8009594:	e6bd      	b.n	8009312 <_dtoa_r+0x32>
 8009596:	2301      	movs	r3, #1
 8009598:	e7e1      	b.n	800955e <_dtoa_r+0x27e>
 800959a:	2501      	movs	r5, #1
 800959c:	2300      	movs	r3, #0
 800959e:	9307      	str	r3, [sp, #28]
 80095a0:	9509      	str	r5, [sp, #36]	; 0x24
 80095a2:	f04f 33ff 	mov.w	r3, #4294967295
 80095a6:	9301      	str	r3, [sp, #4]
 80095a8:	9304      	str	r3, [sp, #16]
 80095aa:	2200      	movs	r2, #0
 80095ac:	2312      	movs	r3, #18
 80095ae:	e7d1      	b.n	8009554 <_dtoa_r+0x274>
 80095b0:	636f4361 	.word	0x636f4361
 80095b4:	3fd287a7 	.word	0x3fd287a7
 80095b8:	8b60c8b3 	.word	0x8b60c8b3
 80095bc:	3fc68a28 	.word	0x3fc68a28
 80095c0:	509f79fb 	.word	0x509f79fb
 80095c4:	3fd34413 	.word	0x3fd34413
 80095c8:	0800b78a 	.word	0x0800b78a
 80095cc:	0800b7a1 	.word	0x0800b7a1
 80095d0:	7ff00000 	.word	0x7ff00000
 80095d4:	0800b786 	.word	0x0800b786
 80095d8:	0800b77d 	.word	0x0800b77d
 80095dc:	0800b75a 	.word	0x0800b75a
 80095e0:	3ff80000 	.word	0x3ff80000
 80095e4:	0800b890 	.word	0x0800b890
 80095e8:	0800b7f9 	.word	0x0800b7f9
 80095ec:	2301      	movs	r3, #1
 80095ee:	9309      	str	r3, [sp, #36]	; 0x24
 80095f0:	e7d7      	b.n	80095a2 <_dtoa_r+0x2c2>
 80095f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095f4:	9301      	str	r3, [sp, #4]
 80095f6:	9304      	str	r3, [sp, #16]
 80095f8:	e7ba      	b.n	8009570 <_dtoa_r+0x290>
 80095fa:	3101      	adds	r1, #1
 80095fc:	0052      	lsls	r2, r2, #1
 80095fe:	e7ba      	b.n	8009576 <_dtoa_r+0x296>
 8009600:	69e3      	ldr	r3, [r4, #28]
 8009602:	9a00      	ldr	r2, [sp, #0]
 8009604:	601a      	str	r2, [r3, #0]
 8009606:	9b04      	ldr	r3, [sp, #16]
 8009608:	2b0e      	cmp	r3, #14
 800960a:	f200 80a8 	bhi.w	800975e <_dtoa_r+0x47e>
 800960e:	2d00      	cmp	r5, #0
 8009610:	f000 80a5 	beq.w	800975e <_dtoa_r+0x47e>
 8009614:	f1bb 0f00 	cmp.w	fp, #0
 8009618:	dd38      	ble.n	800968c <_dtoa_r+0x3ac>
 800961a:	4bc0      	ldr	r3, [pc, #768]	; (800991c <_dtoa_r+0x63c>)
 800961c:	f00b 020f 	and.w	r2, fp, #15
 8009620:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009624:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009628:	e9d3 6700 	ldrd	r6, r7, [r3]
 800962c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009630:	d019      	beq.n	8009666 <_dtoa_r+0x386>
 8009632:	4bbb      	ldr	r3, [pc, #748]	; (8009920 <_dtoa_r+0x640>)
 8009634:	ec51 0b18 	vmov	r0, r1, d8
 8009638:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800963c:	f7f7 f916 	bl	800086c <__aeabi_ddiv>
 8009640:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009644:	f008 080f 	and.w	r8, r8, #15
 8009648:	2503      	movs	r5, #3
 800964a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009920 <_dtoa_r+0x640>
 800964e:	f1b8 0f00 	cmp.w	r8, #0
 8009652:	d10a      	bne.n	800966a <_dtoa_r+0x38a>
 8009654:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009658:	4632      	mov	r2, r6
 800965a:	463b      	mov	r3, r7
 800965c:	f7f7 f906 	bl	800086c <__aeabi_ddiv>
 8009660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009664:	e02b      	b.n	80096be <_dtoa_r+0x3de>
 8009666:	2502      	movs	r5, #2
 8009668:	e7ef      	b.n	800964a <_dtoa_r+0x36a>
 800966a:	f018 0f01 	tst.w	r8, #1
 800966e:	d008      	beq.n	8009682 <_dtoa_r+0x3a2>
 8009670:	4630      	mov	r0, r6
 8009672:	4639      	mov	r1, r7
 8009674:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009678:	f7f6 ffce 	bl	8000618 <__aeabi_dmul>
 800967c:	3501      	adds	r5, #1
 800967e:	4606      	mov	r6, r0
 8009680:	460f      	mov	r7, r1
 8009682:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009686:	f109 0908 	add.w	r9, r9, #8
 800968a:	e7e0      	b.n	800964e <_dtoa_r+0x36e>
 800968c:	f000 809f 	beq.w	80097ce <_dtoa_r+0x4ee>
 8009690:	f1cb 0600 	rsb	r6, fp, #0
 8009694:	4ba1      	ldr	r3, [pc, #644]	; (800991c <_dtoa_r+0x63c>)
 8009696:	4fa2      	ldr	r7, [pc, #648]	; (8009920 <_dtoa_r+0x640>)
 8009698:	f006 020f 	and.w	r2, r6, #15
 800969c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a4:	ec51 0b18 	vmov	r0, r1, d8
 80096a8:	f7f6 ffb6 	bl	8000618 <__aeabi_dmul>
 80096ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096b0:	1136      	asrs	r6, r6, #4
 80096b2:	2300      	movs	r3, #0
 80096b4:	2502      	movs	r5, #2
 80096b6:	2e00      	cmp	r6, #0
 80096b8:	d17e      	bne.n	80097b8 <_dtoa_r+0x4d8>
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d1d0      	bne.n	8009660 <_dtoa_r+0x380>
 80096be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096c0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f000 8084 	beq.w	80097d2 <_dtoa_r+0x4f2>
 80096ca:	4b96      	ldr	r3, [pc, #600]	; (8009924 <_dtoa_r+0x644>)
 80096cc:	2200      	movs	r2, #0
 80096ce:	4640      	mov	r0, r8
 80096d0:	4649      	mov	r1, r9
 80096d2:	f7f7 fa13 	bl	8000afc <__aeabi_dcmplt>
 80096d6:	2800      	cmp	r0, #0
 80096d8:	d07b      	beq.n	80097d2 <_dtoa_r+0x4f2>
 80096da:	9b04      	ldr	r3, [sp, #16]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d078      	beq.n	80097d2 <_dtoa_r+0x4f2>
 80096e0:	9b01      	ldr	r3, [sp, #4]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	dd39      	ble.n	800975a <_dtoa_r+0x47a>
 80096e6:	4b90      	ldr	r3, [pc, #576]	; (8009928 <_dtoa_r+0x648>)
 80096e8:	2200      	movs	r2, #0
 80096ea:	4640      	mov	r0, r8
 80096ec:	4649      	mov	r1, r9
 80096ee:	f7f6 ff93 	bl	8000618 <__aeabi_dmul>
 80096f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096f6:	9e01      	ldr	r6, [sp, #4]
 80096f8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80096fc:	3501      	adds	r5, #1
 80096fe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009702:	4628      	mov	r0, r5
 8009704:	f7f6 ff1e 	bl	8000544 <__aeabi_i2d>
 8009708:	4642      	mov	r2, r8
 800970a:	464b      	mov	r3, r9
 800970c:	f7f6 ff84 	bl	8000618 <__aeabi_dmul>
 8009710:	4b86      	ldr	r3, [pc, #536]	; (800992c <_dtoa_r+0x64c>)
 8009712:	2200      	movs	r2, #0
 8009714:	f7f6 fdca 	bl	80002ac <__adddf3>
 8009718:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800971c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009720:	9303      	str	r3, [sp, #12]
 8009722:	2e00      	cmp	r6, #0
 8009724:	d158      	bne.n	80097d8 <_dtoa_r+0x4f8>
 8009726:	4b82      	ldr	r3, [pc, #520]	; (8009930 <_dtoa_r+0x650>)
 8009728:	2200      	movs	r2, #0
 800972a:	4640      	mov	r0, r8
 800972c:	4649      	mov	r1, r9
 800972e:	f7f6 fdbb 	bl	80002a8 <__aeabi_dsub>
 8009732:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009736:	4680      	mov	r8, r0
 8009738:	4689      	mov	r9, r1
 800973a:	f7f7 f9fd 	bl	8000b38 <__aeabi_dcmpgt>
 800973e:	2800      	cmp	r0, #0
 8009740:	f040 8296 	bne.w	8009c70 <_dtoa_r+0x990>
 8009744:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009748:	4640      	mov	r0, r8
 800974a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800974e:	4649      	mov	r1, r9
 8009750:	f7f7 f9d4 	bl	8000afc <__aeabi_dcmplt>
 8009754:	2800      	cmp	r0, #0
 8009756:	f040 8289 	bne.w	8009c6c <_dtoa_r+0x98c>
 800975a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800975e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009760:	2b00      	cmp	r3, #0
 8009762:	f2c0 814e 	blt.w	8009a02 <_dtoa_r+0x722>
 8009766:	f1bb 0f0e 	cmp.w	fp, #14
 800976a:	f300 814a 	bgt.w	8009a02 <_dtoa_r+0x722>
 800976e:	4b6b      	ldr	r3, [pc, #428]	; (800991c <_dtoa_r+0x63c>)
 8009770:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009774:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800977a:	2b00      	cmp	r3, #0
 800977c:	f280 80dc 	bge.w	8009938 <_dtoa_r+0x658>
 8009780:	9b04      	ldr	r3, [sp, #16]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f300 80d8 	bgt.w	8009938 <_dtoa_r+0x658>
 8009788:	f040 826f 	bne.w	8009c6a <_dtoa_r+0x98a>
 800978c:	4b68      	ldr	r3, [pc, #416]	; (8009930 <_dtoa_r+0x650>)
 800978e:	2200      	movs	r2, #0
 8009790:	4640      	mov	r0, r8
 8009792:	4649      	mov	r1, r9
 8009794:	f7f6 ff40 	bl	8000618 <__aeabi_dmul>
 8009798:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800979c:	f7f7 f9c2 	bl	8000b24 <__aeabi_dcmpge>
 80097a0:	9e04      	ldr	r6, [sp, #16]
 80097a2:	4637      	mov	r7, r6
 80097a4:	2800      	cmp	r0, #0
 80097a6:	f040 8245 	bne.w	8009c34 <_dtoa_r+0x954>
 80097aa:	9d00      	ldr	r5, [sp, #0]
 80097ac:	2331      	movs	r3, #49	; 0x31
 80097ae:	f805 3b01 	strb.w	r3, [r5], #1
 80097b2:	f10b 0b01 	add.w	fp, fp, #1
 80097b6:	e241      	b.n	8009c3c <_dtoa_r+0x95c>
 80097b8:	07f2      	lsls	r2, r6, #31
 80097ba:	d505      	bpl.n	80097c8 <_dtoa_r+0x4e8>
 80097bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097c0:	f7f6 ff2a 	bl	8000618 <__aeabi_dmul>
 80097c4:	3501      	adds	r5, #1
 80097c6:	2301      	movs	r3, #1
 80097c8:	1076      	asrs	r6, r6, #1
 80097ca:	3708      	adds	r7, #8
 80097cc:	e773      	b.n	80096b6 <_dtoa_r+0x3d6>
 80097ce:	2502      	movs	r5, #2
 80097d0:	e775      	b.n	80096be <_dtoa_r+0x3de>
 80097d2:	9e04      	ldr	r6, [sp, #16]
 80097d4:	465f      	mov	r7, fp
 80097d6:	e792      	b.n	80096fe <_dtoa_r+0x41e>
 80097d8:	9900      	ldr	r1, [sp, #0]
 80097da:	4b50      	ldr	r3, [pc, #320]	; (800991c <_dtoa_r+0x63c>)
 80097dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097e0:	4431      	add	r1, r6
 80097e2:	9102      	str	r1, [sp, #8]
 80097e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097e6:	eeb0 9a47 	vmov.f32	s18, s14
 80097ea:	eef0 9a67 	vmov.f32	s19, s15
 80097ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80097f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80097f6:	2900      	cmp	r1, #0
 80097f8:	d044      	beq.n	8009884 <_dtoa_r+0x5a4>
 80097fa:	494e      	ldr	r1, [pc, #312]	; (8009934 <_dtoa_r+0x654>)
 80097fc:	2000      	movs	r0, #0
 80097fe:	f7f7 f835 	bl	800086c <__aeabi_ddiv>
 8009802:	ec53 2b19 	vmov	r2, r3, d9
 8009806:	f7f6 fd4f 	bl	80002a8 <__aeabi_dsub>
 800980a:	9d00      	ldr	r5, [sp, #0]
 800980c:	ec41 0b19 	vmov	d9, r0, r1
 8009810:	4649      	mov	r1, r9
 8009812:	4640      	mov	r0, r8
 8009814:	f7f7 f9b0 	bl	8000b78 <__aeabi_d2iz>
 8009818:	4606      	mov	r6, r0
 800981a:	f7f6 fe93 	bl	8000544 <__aeabi_i2d>
 800981e:	4602      	mov	r2, r0
 8009820:	460b      	mov	r3, r1
 8009822:	4640      	mov	r0, r8
 8009824:	4649      	mov	r1, r9
 8009826:	f7f6 fd3f 	bl	80002a8 <__aeabi_dsub>
 800982a:	3630      	adds	r6, #48	; 0x30
 800982c:	f805 6b01 	strb.w	r6, [r5], #1
 8009830:	ec53 2b19 	vmov	r2, r3, d9
 8009834:	4680      	mov	r8, r0
 8009836:	4689      	mov	r9, r1
 8009838:	f7f7 f960 	bl	8000afc <__aeabi_dcmplt>
 800983c:	2800      	cmp	r0, #0
 800983e:	d164      	bne.n	800990a <_dtoa_r+0x62a>
 8009840:	4642      	mov	r2, r8
 8009842:	464b      	mov	r3, r9
 8009844:	4937      	ldr	r1, [pc, #220]	; (8009924 <_dtoa_r+0x644>)
 8009846:	2000      	movs	r0, #0
 8009848:	f7f6 fd2e 	bl	80002a8 <__aeabi_dsub>
 800984c:	ec53 2b19 	vmov	r2, r3, d9
 8009850:	f7f7 f954 	bl	8000afc <__aeabi_dcmplt>
 8009854:	2800      	cmp	r0, #0
 8009856:	f040 80b6 	bne.w	80099c6 <_dtoa_r+0x6e6>
 800985a:	9b02      	ldr	r3, [sp, #8]
 800985c:	429d      	cmp	r5, r3
 800985e:	f43f af7c 	beq.w	800975a <_dtoa_r+0x47a>
 8009862:	4b31      	ldr	r3, [pc, #196]	; (8009928 <_dtoa_r+0x648>)
 8009864:	ec51 0b19 	vmov	r0, r1, d9
 8009868:	2200      	movs	r2, #0
 800986a:	f7f6 fed5 	bl	8000618 <__aeabi_dmul>
 800986e:	4b2e      	ldr	r3, [pc, #184]	; (8009928 <_dtoa_r+0x648>)
 8009870:	ec41 0b19 	vmov	d9, r0, r1
 8009874:	2200      	movs	r2, #0
 8009876:	4640      	mov	r0, r8
 8009878:	4649      	mov	r1, r9
 800987a:	f7f6 fecd 	bl	8000618 <__aeabi_dmul>
 800987e:	4680      	mov	r8, r0
 8009880:	4689      	mov	r9, r1
 8009882:	e7c5      	b.n	8009810 <_dtoa_r+0x530>
 8009884:	ec51 0b17 	vmov	r0, r1, d7
 8009888:	f7f6 fec6 	bl	8000618 <__aeabi_dmul>
 800988c:	9b02      	ldr	r3, [sp, #8]
 800988e:	9d00      	ldr	r5, [sp, #0]
 8009890:	930f      	str	r3, [sp, #60]	; 0x3c
 8009892:	ec41 0b19 	vmov	d9, r0, r1
 8009896:	4649      	mov	r1, r9
 8009898:	4640      	mov	r0, r8
 800989a:	f7f7 f96d 	bl	8000b78 <__aeabi_d2iz>
 800989e:	4606      	mov	r6, r0
 80098a0:	f7f6 fe50 	bl	8000544 <__aeabi_i2d>
 80098a4:	3630      	adds	r6, #48	; 0x30
 80098a6:	4602      	mov	r2, r0
 80098a8:	460b      	mov	r3, r1
 80098aa:	4640      	mov	r0, r8
 80098ac:	4649      	mov	r1, r9
 80098ae:	f7f6 fcfb 	bl	80002a8 <__aeabi_dsub>
 80098b2:	f805 6b01 	strb.w	r6, [r5], #1
 80098b6:	9b02      	ldr	r3, [sp, #8]
 80098b8:	429d      	cmp	r5, r3
 80098ba:	4680      	mov	r8, r0
 80098bc:	4689      	mov	r9, r1
 80098be:	f04f 0200 	mov.w	r2, #0
 80098c2:	d124      	bne.n	800990e <_dtoa_r+0x62e>
 80098c4:	4b1b      	ldr	r3, [pc, #108]	; (8009934 <_dtoa_r+0x654>)
 80098c6:	ec51 0b19 	vmov	r0, r1, d9
 80098ca:	f7f6 fcef 	bl	80002ac <__adddf3>
 80098ce:	4602      	mov	r2, r0
 80098d0:	460b      	mov	r3, r1
 80098d2:	4640      	mov	r0, r8
 80098d4:	4649      	mov	r1, r9
 80098d6:	f7f7 f92f 	bl	8000b38 <__aeabi_dcmpgt>
 80098da:	2800      	cmp	r0, #0
 80098dc:	d173      	bne.n	80099c6 <_dtoa_r+0x6e6>
 80098de:	ec53 2b19 	vmov	r2, r3, d9
 80098e2:	4914      	ldr	r1, [pc, #80]	; (8009934 <_dtoa_r+0x654>)
 80098e4:	2000      	movs	r0, #0
 80098e6:	f7f6 fcdf 	bl	80002a8 <__aeabi_dsub>
 80098ea:	4602      	mov	r2, r0
 80098ec:	460b      	mov	r3, r1
 80098ee:	4640      	mov	r0, r8
 80098f0:	4649      	mov	r1, r9
 80098f2:	f7f7 f903 	bl	8000afc <__aeabi_dcmplt>
 80098f6:	2800      	cmp	r0, #0
 80098f8:	f43f af2f 	beq.w	800975a <_dtoa_r+0x47a>
 80098fc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80098fe:	1e6b      	subs	r3, r5, #1
 8009900:	930f      	str	r3, [sp, #60]	; 0x3c
 8009902:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009906:	2b30      	cmp	r3, #48	; 0x30
 8009908:	d0f8      	beq.n	80098fc <_dtoa_r+0x61c>
 800990a:	46bb      	mov	fp, r7
 800990c:	e04a      	b.n	80099a4 <_dtoa_r+0x6c4>
 800990e:	4b06      	ldr	r3, [pc, #24]	; (8009928 <_dtoa_r+0x648>)
 8009910:	f7f6 fe82 	bl	8000618 <__aeabi_dmul>
 8009914:	4680      	mov	r8, r0
 8009916:	4689      	mov	r9, r1
 8009918:	e7bd      	b.n	8009896 <_dtoa_r+0x5b6>
 800991a:	bf00      	nop
 800991c:	0800b890 	.word	0x0800b890
 8009920:	0800b868 	.word	0x0800b868
 8009924:	3ff00000 	.word	0x3ff00000
 8009928:	40240000 	.word	0x40240000
 800992c:	401c0000 	.word	0x401c0000
 8009930:	40140000 	.word	0x40140000
 8009934:	3fe00000 	.word	0x3fe00000
 8009938:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800993c:	9d00      	ldr	r5, [sp, #0]
 800993e:	4642      	mov	r2, r8
 8009940:	464b      	mov	r3, r9
 8009942:	4630      	mov	r0, r6
 8009944:	4639      	mov	r1, r7
 8009946:	f7f6 ff91 	bl	800086c <__aeabi_ddiv>
 800994a:	f7f7 f915 	bl	8000b78 <__aeabi_d2iz>
 800994e:	9001      	str	r0, [sp, #4]
 8009950:	f7f6 fdf8 	bl	8000544 <__aeabi_i2d>
 8009954:	4642      	mov	r2, r8
 8009956:	464b      	mov	r3, r9
 8009958:	f7f6 fe5e 	bl	8000618 <__aeabi_dmul>
 800995c:	4602      	mov	r2, r0
 800995e:	460b      	mov	r3, r1
 8009960:	4630      	mov	r0, r6
 8009962:	4639      	mov	r1, r7
 8009964:	f7f6 fca0 	bl	80002a8 <__aeabi_dsub>
 8009968:	9e01      	ldr	r6, [sp, #4]
 800996a:	9f04      	ldr	r7, [sp, #16]
 800996c:	3630      	adds	r6, #48	; 0x30
 800996e:	f805 6b01 	strb.w	r6, [r5], #1
 8009972:	9e00      	ldr	r6, [sp, #0]
 8009974:	1bae      	subs	r6, r5, r6
 8009976:	42b7      	cmp	r7, r6
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	d134      	bne.n	80099e8 <_dtoa_r+0x708>
 800997e:	f7f6 fc95 	bl	80002ac <__adddf3>
 8009982:	4642      	mov	r2, r8
 8009984:	464b      	mov	r3, r9
 8009986:	4606      	mov	r6, r0
 8009988:	460f      	mov	r7, r1
 800998a:	f7f7 f8d5 	bl	8000b38 <__aeabi_dcmpgt>
 800998e:	b9c8      	cbnz	r0, 80099c4 <_dtoa_r+0x6e4>
 8009990:	4642      	mov	r2, r8
 8009992:	464b      	mov	r3, r9
 8009994:	4630      	mov	r0, r6
 8009996:	4639      	mov	r1, r7
 8009998:	f7f7 f8a6 	bl	8000ae8 <__aeabi_dcmpeq>
 800999c:	b110      	cbz	r0, 80099a4 <_dtoa_r+0x6c4>
 800999e:	9b01      	ldr	r3, [sp, #4]
 80099a0:	07db      	lsls	r3, r3, #31
 80099a2:	d40f      	bmi.n	80099c4 <_dtoa_r+0x6e4>
 80099a4:	4651      	mov	r1, sl
 80099a6:	4620      	mov	r0, r4
 80099a8:	f000 fbcc 	bl	800a144 <_Bfree>
 80099ac:	2300      	movs	r3, #0
 80099ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099b0:	702b      	strb	r3, [r5, #0]
 80099b2:	f10b 0301 	add.w	r3, fp, #1
 80099b6:	6013      	str	r3, [r2, #0]
 80099b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f43f ace2 	beq.w	8009384 <_dtoa_r+0xa4>
 80099c0:	601d      	str	r5, [r3, #0]
 80099c2:	e4df      	b.n	8009384 <_dtoa_r+0xa4>
 80099c4:	465f      	mov	r7, fp
 80099c6:	462b      	mov	r3, r5
 80099c8:	461d      	mov	r5, r3
 80099ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099ce:	2a39      	cmp	r2, #57	; 0x39
 80099d0:	d106      	bne.n	80099e0 <_dtoa_r+0x700>
 80099d2:	9a00      	ldr	r2, [sp, #0]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d1f7      	bne.n	80099c8 <_dtoa_r+0x6e8>
 80099d8:	9900      	ldr	r1, [sp, #0]
 80099da:	2230      	movs	r2, #48	; 0x30
 80099dc:	3701      	adds	r7, #1
 80099de:	700a      	strb	r2, [r1, #0]
 80099e0:	781a      	ldrb	r2, [r3, #0]
 80099e2:	3201      	adds	r2, #1
 80099e4:	701a      	strb	r2, [r3, #0]
 80099e6:	e790      	b.n	800990a <_dtoa_r+0x62a>
 80099e8:	4ba3      	ldr	r3, [pc, #652]	; (8009c78 <_dtoa_r+0x998>)
 80099ea:	2200      	movs	r2, #0
 80099ec:	f7f6 fe14 	bl	8000618 <__aeabi_dmul>
 80099f0:	2200      	movs	r2, #0
 80099f2:	2300      	movs	r3, #0
 80099f4:	4606      	mov	r6, r0
 80099f6:	460f      	mov	r7, r1
 80099f8:	f7f7 f876 	bl	8000ae8 <__aeabi_dcmpeq>
 80099fc:	2800      	cmp	r0, #0
 80099fe:	d09e      	beq.n	800993e <_dtoa_r+0x65e>
 8009a00:	e7d0      	b.n	80099a4 <_dtoa_r+0x6c4>
 8009a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a04:	2a00      	cmp	r2, #0
 8009a06:	f000 80ca 	beq.w	8009b9e <_dtoa_r+0x8be>
 8009a0a:	9a07      	ldr	r2, [sp, #28]
 8009a0c:	2a01      	cmp	r2, #1
 8009a0e:	f300 80ad 	bgt.w	8009b6c <_dtoa_r+0x88c>
 8009a12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a14:	2a00      	cmp	r2, #0
 8009a16:	f000 80a5 	beq.w	8009b64 <_dtoa_r+0x884>
 8009a1a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009a1e:	9e08      	ldr	r6, [sp, #32]
 8009a20:	9d05      	ldr	r5, [sp, #20]
 8009a22:	9a05      	ldr	r2, [sp, #20]
 8009a24:	441a      	add	r2, r3
 8009a26:	9205      	str	r2, [sp, #20]
 8009a28:	9a06      	ldr	r2, [sp, #24]
 8009a2a:	2101      	movs	r1, #1
 8009a2c:	441a      	add	r2, r3
 8009a2e:	4620      	mov	r0, r4
 8009a30:	9206      	str	r2, [sp, #24]
 8009a32:	f000 fc3d 	bl	800a2b0 <__i2b>
 8009a36:	4607      	mov	r7, r0
 8009a38:	b165      	cbz	r5, 8009a54 <_dtoa_r+0x774>
 8009a3a:	9b06      	ldr	r3, [sp, #24]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	dd09      	ble.n	8009a54 <_dtoa_r+0x774>
 8009a40:	42ab      	cmp	r3, r5
 8009a42:	9a05      	ldr	r2, [sp, #20]
 8009a44:	bfa8      	it	ge
 8009a46:	462b      	movge	r3, r5
 8009a48:	1ad2      	subs	r2, r2, r3
 8009a4a:	9205      	str	r2, [sp, #20]
 8009a4c:	9a06      	ldr	r2, [sp, #24]
 8009a4e:	1aed      	subs	r5, r5, r3
 8009a50:	1ad3      	subs	r3, r2, r3
 8009a52:	9306      	str	r3, [sp, #24]
 8009a54:	9b08      	ldr	r3, [sp, #32]
 8009a56:	b1f3      	cbz	r3, 8009a96 <_dtoa_r+0x7b6>
 8009a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	f000 80a3 	beq.w	8009ba6 <_dtoa_r+0x8c6>
 8009a60:	2e00      	cmp	r6, #0
 8009a62:	dd10      	ble.n	8009a86 <_dtoa_r+0x7a6>
 8009a64:	4639      	mov	r1, r7
 8009a66:	4632      	mov	r2, r6
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 fce1 	bl	800a430 <__pow5mult>
 8009a6e:	4652      	mov	r2, sl
 8009a70:	4601      	mov	r1, r0
 8009a72:	4607      	mov	r7, r0
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 fc31 	bl	800a2dc <__multiply>
 8009a7a:	4651      	mov	r1, sl
 8009a7c:	4680      	mov	r8, r0
 8009a7e:	4620      	mov	r0, r4
 8009a80:	f000 fb60 	bl	800a144 <_Bfree>
 8009a84:	46c2      	mov	sl, r8
 8009a86:	9b08      	ldr	r3, [sp, #32]
 8009a88:	1b9a      	subs	r2, r3, r6
 8009a8a:	d004      	beq.n	8009a96 <_dtoa_r+0x7b6>
 8009a8c:	4651      	mov	r1, sl
 8009a8e:	4620      	mov	r0, r4
 8009a90:	f000 fcce 	bl	800a430 <__pow5mult>
 8009a94:	4682      	mov	sl, r0
 8009a96:	2101      	movs	r1, #1
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 fc09 	bl	800a2b0 <__i2b>
 8009a9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	4606      	mov	r6, r0
 8009aa4:	f340 8081 	ble.w	8009baa <_dtoa_r+0x8ca>
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	4601      	mov	r1, r0
 8009aac:	4620      	mov	r0, r4
 8009aae:	f000 fcbf 	bl	800a430 <__pow5mult>
 8009ab2:	9b07      	ldr	r3, [sp, #28]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	dd7a      	ble.n	8009bb0 <_dtoa_r+0x8d0>
 8009aba:	f04f 0800 	mov.w	r8, #0
 8009abe:	6933      	ldr	r3, [r6, #16]
 8009ac0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009ac4:	6918      	ldr	r0, [r3, #16]
 8009ac6:	f000 fba5 	bl	800a214 <__hi0bits>
 8009aca:	f1c0 0020 	rsb	r0, r0, #32
 8009ace:	9b06      	ldr	r3, [sp, #24]
 8009ad0:	4418      	add	r0, r3
 8009ad2:	f010 001f 	ands.w	r0, r0, #31
 8009ad6:	f000 8094 	beq.w	8009c02 <_dtoa_r+0x922>
 8009ada:	f1c0 0320 	rsb	r3, r0, #32
 8009ade:	2b04      	cmp	r3, #4
 8009ae0:	f340 8085 	ble.w	8009bee <_dtoa_r+0x90e>
 8009ae4:	9b05      	ldr	r3, [sp, #20]
 8009ae6:	f1c0 001c 	rsb	r0, r0, #28
 8009aea:	4403      	add	r3, r0
 8009aec:	9305      	str	r3, [sp, #20]
 8009aee:	9b06      	ldr	r3, [sp, #24]
 8009af0:	4403      	add	r3, r0
 8009af2:	4405      	add	r5, r0
 8009af4:	9306      	str	r3, [sp, #24]
 8009af6:	9b05      	ldr	r3, [sp, #20]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	dd05      	ble.n	8009b08 <_dtoa_r+0x828>
 8009afc:	4651      	mov	r1, sl
 8009afe:	461a      	mov	r2, r3
 8009b00:	4620      	mov	r0, r4
 8009b02:	f000 fcef 	bl	800a4e4 <__lshift>
 8009b06:	4682      	mov	sl, r0
 8009b08:	9b06      	ldr	r3, [sp, #24]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	dd05      	ble.n	8009b1a <_dtoa_r+0x83a>
 8009b0e:	4631      	mov	r1, r6
 8009b10:	461a      	mov	r2, r3
 8009b12:	4620      	mov	r0, r4
 8009b14:	f000 fce6 	bl	800a4e4 <__lshift>
 8009b18:	4606      	mov	r6, r0
 8009b1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d072      	beq.n	8009c06 <_dtoa_r+0x926>
 8009b20:	4631      	mov	r1, r6
 8009b22:	4650      	mov	r0, sl
 8009b24:	f000 fd4a 	bl	800a5bc <__mcmp>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	da6c      	bge.n	8009c06 <_dtoa_r+0x926>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	4651      	mov	r1, sl
 8009b30:	220a      	movs	r2, #10
 8009b32:	4620      	mov	r0, r4
 8009b34:	f000 fb28 	bl	800a188 <__multadd>
 8009b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009b3e:	4682      	mov	sl, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 81b0 	beq.w	8009ea6 <_dtoa_r+0xbc6>
 8009b46:	2300      	movs	r3, #0
 8009b48:	4639      	mov	r1, r7
 8009b4a:	220a      	movs	r2, #10
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	f000 fb1b 	bl	800a188 <__multadd>
 8009b52:	9b01      	ldr	r3, [sp, #4]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	4607      	mov	r7, r0
 8009b58:	f300 8096 	bgt.w	8009c88 <_dtoa_r+0x9a8>
 8009b5c:	9b07      	ldr	r3, [sp, #28]
 8009b5e:	2b02      	cmp	r3, #2
 8009b60:	dc59      	bgt.n	8009c16 <_dtoa_r+0x936>
 8009b62:	e091      	b.n	8009c88 <_dtoa_r+0x9a8>
 8009b64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009b66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009b6a:	e758      	b.n	8009a1e <_dtoa_r+0x73e>
 8009b6c:	9b04      	ldr	r3, [sp, #16]
 8009b6e:	1e5e      	subs	r6, r3, #1
 8009b70:	9b08      	ldr	r3, [sp, #32]
 8009b72:	42b3      	cmp	r3, r6
 8009b74:	bfbf      	itttt	lt
 8009b76:	9b08      	ldrlt	r3, [sp, #32]
 8009b78:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009b7a:	9608      	strlt	r6, [sp, #32]
 8009b7c:	1af3      	sublt	r3, r6, r3
 8009b7e:	bfb4      	ite	lt
 8009b80:	18d2      	addlt	r2, r2, r3
 8009b82:	1b9e      	subge	r6, r3, r6
 8009b84:	9b04      	ldr	r3, [sp, #16]
 8009b86:	bfbc      	itt	lt
 8009b88:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009b8a:	2600      	movlt	r6, #0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	bfb7      	itett	lt
 8009b90:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009b94:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009b98:	1a9d      	sublt	r5, r3, r2
 8009b9a:	2300      	movlt	r3, #0
 8009b9c:	e741      	b.n	8009a22 <_dtoa_r+0x742>
 8009b9e:	9e08      	ldr	r6, [sp, #32]
 8009ba0:	9d05      	ldr	r5, [sp, #20]
 8009ba2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009ba4:	e748      	b.n	8009a38 <_dtoa_r+0x758>
 8009ba6:	9a08      	ldr	r2, [sp, #32]
 8009ba8:	e770      	b.n	8009a8c <_dtoa_r+0x7ac>
 8009baa:	9b07      	ldr	r3, [sp, #28]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	dc19      	bgt.n	8009be4 <_dtoa_r+0x904>
 8009bb0:	9b02      	ldr	r3, [sp, #8]
 8009bb2:	b9bb      	cbnz	r3, 8009be4 <_dtoa_r+0x904>
 8009bb4:	9b03      	ldr	r3, [sp, #12]
 8009bb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bba:	b99b      	cbnz	r3, 8009be4 <_dtoa_r+0x904>
 8009bbc:	9b03      	ldr	r3, [sp, #12]
 8009bbe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bc2:	0d1b      	lsrs	r3, r3, #20
 8009bc4:	051b      	lsls	r3, r3, #20
 8009bc6:	b183      	cbz	r3, 8009bea <_dtoa_r+0x90a>
 8009bc8:	9b05      	ldr	r3, [sp, #20]
 8009bca:	3301      	adds	r3, #1
 8009bcc:	9305      	str	r3, [sp, #20]
 8009bce:	9b06      	ldr	r3, [sp, #24]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	9306      	str	r3, [sp, #24]
 8009bd4:	f04f 0801 	mov.w	r8, #1
 8009bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f47f af6f 	bne.w	8009abe <_dtoa_r+0x7de>
 8009be0:	2001      	movs	r0, #1
 8009be2:	e774      	b.n	8009ace <_dtoa_r+0x7ee>
 8009be4:	f04f 0800 	mov.w	r8, #0
 8009be8:	e7f6      	b.n	8009bd8 <_dtoa_r+0x8f8>
 8009bea:	4698      	mov	r8, r3
 8009bec:	e7f4      	b.n	8009bd8 <_dtoa_r+0x8f8>
 8009bee:	d082      	beq.n	8009af6 <_dtoa_r+0x816>
 8009bf0:	9a05      	ldr	r2, [sp, #20]
 8009bf2:	331c      	adds	r3, #28
 8009bf4:	441a      	add	r2, r3
 8009bf6:	9205      	str	r2, [sp, #20]
 8009bf8:	9a06      	ldr	r2, [sp, #24]
 8009bfa:	441a      	add	r2, r3
 8009bfc:	441d      	add	r5, r3
 8009bfe:	9206      	str	r2, [sp, #24]
 8009c00:	e779      	b.n	8009af6 <_dtoa_r+0x816>
 8009c02:	4603      	mov	r3, r0
 8009c04:	e7f4      	b.n	8009bf0 <_dtoa_r+0x910>
 8009c06:	9b04      	ldr	r3, [sp, #16]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	dc37      	bgt.n	8009c7c <_dtoa_r+0x99c>
 8009c0c:	9b07      	ldr	r3, [sp, #28]
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	dd34      	ble.n	8009c7c <_dtoa_r+0x99c>
 8009c12:	9b04      	ldr	r3, [sp, #16]
 8009c14:	9301      	str	r3, [sp, #4]
 8009c16:	9b01      	ldr	r3, [sp, #4]
 8009c18:	b963      	cbnz	r3, 8009c34 <_dtoa_r+0x954>
 8009c1a:	4631      	mov	r1, r6
 8009c1c:	2205      	movs	r2, #5
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f000 fab2 	bl	800a188 <__multadd>
 8009c24:	4601      	mov	r1, r0
 8009c26:	4606      	mov	r6, r0
 8009c28:	4650      	mov	r0, sl
 8009c2a:	f000 fcc7 	bl	800a5bc <__mcmp>
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	f73f adbb 	bgt.w	80097aa <_dtoa_r+0x4ca>
 8009c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c36:	9d00      	ldr	r5, [sp, #0]
 8009c38:	ea6f 0b03 	mvn.w	fp, r3
 8009c3c:	f04f 0800 	mov.w	r8, #0
 8009c40:	4631      	mov	r1, r6
 8009c42:	4620      	mov	r0, r4
 8009c44:	f000 fa7e 	bl	800a144 <_Bfree>
 8009c48:	2f00      	cmp	r7, #0
 8009c4a:	f43f aeab 	beq.w	80099a4 <_dtoa_r+0x6c4>
 8009c4e:	f1b8 0f00 	cmp.w	r8, #0
 8009c52:	d005      	beq.n	8009c60 <_dtoa_r+0x980>
 8009c54:	45b8      	cmp	r8, r7
 8009c56:	d003      	beq.n	8009c60 <_dtoa_r+0x980>
 8009c58:	4641      	mov	r1, r8
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	f000 fa72 	bl	800a144 <_Bfree>
 8009c60:	4639      	mov	r1, r7
 8009c62:	4620      	mov	r0, r4
 8009c64:	f000 fa6e 	bl	800a144 <_Bfree>
 8009c68:	e69c      	b.n	80099a4 <_dtoa_r+0x6c4>
 8009c6a:	2600      	movs	r6, #0
 8009c6c:	4637      	mov	r7, r6
 8009c6e:	e7e1      	b.n	8009c34 <_dtoa_r+0x954>
 8009c70:	46bb      	mov	fp, r7
 8009c72:	4637      	mov	r7, r6
 8009c74:	e599      	b.n	80097aa <_dtoa_r+0x4ca>
 8009c76:	bf00      	nop
 8009c78:	40240000 	.word	0x40240000
 8009c7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f000 80c8 	beq.w	8009e14 <_dtoa_r+0xb34>
 8009c84:	9b04      	ldr	r3, [sp, #16]
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	dd05      	ble.n	8009c98 <_dtoa_r+0x9b8>
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	462a      	mov	r2, r5
 8009c90:	4620      	mov	r0, r4
 8009c92:	f000 fc27 	bl	800a4e4 <__lshift>
 8009c96:	4607      	mov	r7, r0
 8009c98:	f1b8 0f00 	cmp.w	r8, #0
 8009c9c:	d05b      	beq.n	8009d56 <_dtoa_r+0xa76>
 8009c9e:	6879      	ldr	r1, [r7, #4]
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f000 fa0f 	bl	800a0c4 <_Balloc>
 8009ca6:	4605      	mov	r5, r0
 8009ca8:	b928      	cbnz	r0, 8009cb6 <_dtoa_r+0x9d6>
 8009caa:	4b83      	ldr	r3, [pc, #524]	; (8009eb8 <_dtoa_r+0xbd8>)
 8009cac:	4602      	mov	r2, r0
 8009cae:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009cb2:	f7ff bb2e 	b.w	8009312 <_dtoa_r+0x32>
 8009cb6:	693a      	ldr	r2, [r7, #16]
 8009cb8:	3202      	adds	r2, #2
 8009cba:	0092      	lsls	r2, r2, #2
 8009cbc:	f107 010c 	add.w	r1, r7, #12
 8009cc0:	300c      	adds	r0, #12
 8009cc2:	f001 f8c5 	bl	800ae50 <memcpy>
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	4629      	mov	r1, r5
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 fc0a 	bl	800a4e4 <__lshift>
 8009cd0:	9b00      	ldr	r3, [sp, #0]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	9304      	str	r3, [sp, #16]
 8009cd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cda:	4413      	add	r3, r2
 8009cdc:	9308      	str	r3, [sp, #32]
 8009cde:	9b02      	ldr	r3, [sp, #8]
 8009ce0:	f003 0301 	and.w	r3, r3, #1
 8009ce4:	46b8      	mov	r8, r7
 8009ce6:	9306      	str	r3, [sp, #24]
 8009ce8:	4607      	mov	r7, r0
 8009cea:	9b04      	ldr	r3, [sp, #16]
 8009cec:	4631      	mov	r1, r6
 8009cee:	3b01      	subs	r3, #1
 8009cf0:	4650      	mov	r0, sl
 8009cf2:	9301      	str	r3, [sp, #4]
 8009cf4:	f7ff fa6b 	bl	80091ce <quorem>
 8009cf8:	4641      	mov	r1, r8
 8009cfa:	9002      	str	r0, [sp, #8]
 8009cfc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009d00:	4650      	mov	r0, sl
 8009d02:	f000 fc5b 	bl	800a5bc <__mcmp>
 8009d06:	463a      	mov	r2, r7
 8009d08:	9005      	str	r0, [sp, #20]
 8009d0a:	4631      	mov	r1, r6
 8009d0c:	4620      	mov	r0, r4
 8009d0e:	f000 fc71 	bl	800a5f4 <__mdiff>
 8009d12:	68c2      	ldr	r2, [r0, #12]
 8009d14:	4605      	mov	r5, r0
 8009d16:	bb02      	cbnz	r2, 8009d5a <_dtoa_r+0xa7a>
 8009d18:	4601      	mov	r1, r0
 8009d1a:	4650      	mov	r0, sl
 8009d1c:	f000 fc4e 	bl	800a5bc <__mcmp>
 8009d20:	4602      	mov	r2, r0
 8009d22:	4629      	mov	r1, r5
 8009d24:	4620      	mov	r0, r4
 8009d26:	9209      	str	r2, [sp, #36]	; 0x24
 8009d28:	f000 fa0c 	bl	800a144 <_Bfree>
 8009d2c:	9b07      	ldr	r3, [sp, #28]
 8009d2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d30:	9d04      	ldr	r5, [sp, #16]
 8009d32:	ea43 0102 	orr.w	r1, r3, r2
 8009d36:	9b06      	ldr	r3, [sp, #24]
 8009d38:	4319      	orrs	r1, r3
 8009d3a:	d110      	bne.n	8009d5e <_dtoa_r+0xa7e>
 8009d3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d40:	d029      	beq.n	8009d96 <_dtoa_r+0xab6>
 8009d42:	9b05      	ldr	r3, [sp, #20]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dd02      	ble.n	8009d4e <_dtoa_r+0xa6e>
 8009d48:	9b02      	ldr	r3, [sp, #8]
 8009d4a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009d4e:	9b01      	ldr	r3, [sp, #4]
 8009d50:	f883 9000 	strb.w	r9, [r3]
 8009d54:	e774      	b.n	8009c40 <_dtoa_r+0x960>
 8009d56:	4638      	mov	r0, r7
 8009d58:	e7ba      	b.n	8009cd0 <_dtoa_r+0x9f0>
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	e7e1      	b.n	8009d22 <_dtoa_r+0xa42>
 8009d5e:	9b05      	ldr	r3, [sp, #20]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	db04      	blt.n	8009d6e <_dtoa_r+0xa8e>
 8009d64:	9907      	ldr	r1, [sp, #28]
 8009d66:	430b      	orrs	r3, r1
 8009d68:	9906      	ldr	r1, [sp, #24]
 8009d6a:	430b      	orrs	r3, r1
 8009d6c:	d120      	bne.n	8009db0 <_dtoa_r+0xad0>
 8009d6e:	2a00      	cmp	r2, #0
 8009d70:	dded      	ble.n	8009d4e <_dtoa_r+0xa6e>
 8009d72:	4651      	mov	r1, sl
 8009d74:	2201      	movs	r2, #1
 8009d76:	4620      	mov	r0, r4
 8009d78:	f000 fbb4 	bl	800a4e4 <__lshift>
 8009d7c:	4631      	mov	r1, r6
 8009d7e:	4682      	mov	sl, r0
 8009d80:	f000 fc1c 	bl	800a5bc <__mcmp>
 8009d84:	2800      	cmp	r0, #0
 8009d86:	dc03      	bgt.n	8009d90 <_dtoa_r+0xab0>
 8009d88:	d1e1      	bne.n	8009d4e <_dtoa_r+0xa6e>
 8009d8a:	f019 0f01 	tst.w	r9, #1
 8009d8e:	d0de      	beq.n	8009d4e <_dtoa_r+0xa6e>
 8009d90:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d94:	d1d8      	bne.n	8009d48 <_dtoa_r+0xa68>
 8009d96:	9a01      	ldr	r2, [sp, #4]
 8009d98:	2339      	movs	r3, #57	; 0x39
 8009d9a:	7013      	strb	r3, [r2, #0]
 8009d9c:	462b      	mov	r3, r5
 8009d9e:	461d      	mov	r5, r3
 8009da0:	3b01      	subs	r3, #1
 8009da2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009da6:	2a39      	cmp	r2, #57	; 0x39
 8009da8:	d06c      	beq.n	8009e84 <_dtoa_r+0xba4>
 8009daa:	3201      	adds	r2, #1
 8009dac:	701a      	strb	r2, [r3, #0]
 8009dae:	e747      	b.n	8009c40 <_dtoa_r+0x960>
 8009db0:	2a00      	cmp	r2, #0
 8009db2:	dd07      	ble.n	8009dc4 <_dtoa_r+0xae4>
 8009db4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009db8:	d0ed      	beq.n	8009d96 <_dtoa_r+0xab6>
 8009dba:	9a01      	ldr	r2, [sp, #4]
 8009dbc:	f109 0301 	add.w	r3, r9, #1
 8009dc0:	7013      	strb	r3, [r2, #0]
 8009dc2:	e73d      	b.n	8009c40 <_dtoa_r+0x960>
 8009dc4:	9b04      	ldr	r3, [sp, #16]
 8009dc6:	9a08      	ldr	r2, [sp, #32]
 8009dc8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d043      	beq.n	8009e58 <_dtoa_r+0xb78>
 8009dd0:	4651      	mov	r1, sl
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	220a      	movs	r2, #10
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f000 f9d6 	bl	800a188 <__multadd>
 8009ddc:	45b8      	cmp	r8, r7
 8009dde:	4682      	mov	sl, r0
 8009de0:	f04f 0300 	mov.w	r3, #0
 8009de4:	f04f 020a 	mov.w	r2, #10
 8009de8:	4641      	mov	r1, r8
 8009dea:	4620      	mov	r0, r4
 8009dec:	d107      	bne.n	8009dfe <_dtoa_r+0xb1e>
 8009dee:	f000 f9cb 	bl	800a188 <__multadd>
 8009df2:	4680      	mov	r8, r0
 8009df4:	4607      	mov	r7, r0
 8009df6:	9b04      	ldr	r3, [sp, #16]
 8009df8:	3301      	adds	r3, #1
 8009dfa:	9304      	str	r3, [sp, #16]
 8009dfc:	e775      	b.n	8009cea <_dtoa_r+0xa0a>
 8009dfe:	f000 f9c3 	bl	800a188 <__multadd>
 8009e02:	4639      	mov	r1, r7
 8009e04:	4680      	mov	r8, r0
 8009e06:	2300      	movs	r3, #0
 8009e08:	220a      	movs	r2, #10
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f000 f9bc 	bl	800a188 <__multadd>
 8009e10:	4607      	mov	r7, r0
 8009e12:	e7f0      	b.n	8009df6 <_dtoa_r+0xb16>
 8009e14:	9b04      	ldr	r3, [sp, #16]
 8009e16:	9301      	str	r3, [sp, #4]
 8009e18:	9d00      	ldr	r5, [sp, #0]
 8009e1a:	4631      	mov	r1, r6
 8009e1c:	4650      	mov	r0, sl
 8009e1e:	f7ff f9d6 	bl	80091ce <quorem>
 8009e22:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009e26:	9b00      	ldr	r3, [sp, #0]
 8009e28:	f805 9b01 	strb.w	r9, [r5], #1
 8009e2c:	1aea      	subs	r2, r5, r3
 8009e2e:	9b01      	ldr	r3, [sp, #4]
 8009e30:	4293      	cmp	r3, r2
 8009e32:	dd07      	ble.n	8009e44 <_dtoa_r+0xb64>
 8009e34:	4651      	mov	r1, sl
 8009e36:	2300      	movs	r3, #0
 8009e38:	220a      	movs	r2, #10
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	f000 f9a4 	bl	800a188 <__multadd>
 8009e40:	4682      	mov	sl, r0
 8009e42:	e7ea      	b.n	8009e1a <_dtoa_r+0xb3a>
 8009e44:	9b01      	ldr	r3, [sp, #4]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	bfc8      	it	gt
 8009e4a:	461d      	movgt	r5, r3
 8009e4c:	9b00      	ldr	r3, [sp, #0]
 8009e4e:	bfd8      	it	le
 8009e50:	2501      	movle	r5, #1
 8009e52:	441d      	add	r5, r3
 8009e54:	f04f 0800 	mov.w	r8, #0
 8009e58:	4651      	mov	r1, sl
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	f000 fb41 	bl	800a4e4 <__lshift>
 8009e62:	4631      	mov	r1, r6
 8009e64:	4682      	mov	sl, r0
 8009e66:	f000 fba9 	bl	800a5bc <__mcmp>
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	dc96      	bgt.n	8009d9c <_dtoa_r+0xabc>
 8009e6e:	d102      	bne.n	8009e76 <_dtoa_r+0xb96>
 8009e70:	f019 0f01 	tst.w	r9, #1
 8009e74:	d192      	bne.n	8009d9c <_dtoa_r+0xabc>
 8009e76:	462b      	mov	r3, r5
 8009e78:	461d      	mov	r5, r3
 8009e7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e7e:	2a30      	cmp	r2, #48	; 0x30
 8009e80:	d0fa      	beq.n	8009e78 <_dtoa_r+0xb98>
 8009e82:	e6dd      	b.n	8009c40 <_dtoa_r+0x960>
 8009e84:	9a00      	ldr	r2, [sp, #0]
 8009e86:	429a      	cmp	r2, r3
 8009e88:	d189      	bne.n	8009d9e <_dtoa_r+0xabe>
 8009e8a:	f10b 0b01 	add.w	fp, fp, #1
 8009e8e:	2331      	movs	r3, #49	; 0x31
 8009e90:	e796      	b.n	8009dc0 <_dtoa_r+0xae0>
 8009e92:	4b0a      	ldr	r3, [pc, #40]	; (8009ebc <_dtoa_r+0xbdc>)
 8009e94:	f7ff ba99 	b.w	80093ca <_dtoa_r+0xea>
 8009e98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f47f aa6d 	bne.w	800937a <_dtoa_r+0x9a>
 8009ea0:	4b07      	ldr	r3, [pc, #28]	; (8009ec0 <_dtoa_r+0xbe0>)
 8009ea2:	f7ff ba92 	b.w	80093ca <_dtoa_r+0xea>
 8009ea6:	9b01      	ldr	r3, [sp, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	dcb5      	bgt.n	8009e18 <_dtoa_r+0xb38>
 8009eac:	9b07      	ldr	r3, [sp, #28]
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	f73f aeb1 	bgt.w	8009c16 <_dtoa_r+0x936>
 8009eb4:	e7b0      	b.n	8009e18 <_dtoa_r+0xb38>
 8009eb6:	bf00      	nop
 8009eb8:	0800b7f9 	.word	0x0800b7f9
 8009ebc:	0800b759 	.word	0x0800b759
 8009ec0:	0800b77d 	.word	0x0800b77d

08009ec4 <_free_r>:
 8009ec4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ec6:	2900      	cmp	r1, #0
 8009ec8:	d044      	beq.n	8009f54 <_free_r+0x90>
 8009eca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ece:	9001      	str	r0, [sp, #4]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	f1a1 0404 	sub.w	r4, r1, #4
 8009ed6:	bfb8      	it	lt
 8009ed8:	18e4      	addlt	r4, r4, r3
 8009eda:	f000 f8e7 	bl	800a0ac <__malloc_lock>
 8009ede:	4a1e      	ldr	r2, [pc, #120]	; (8009f58 <_free_r+0x94>)
 8009ee0:	9801      	ldr	r0, [sp, #4]
 8009ee2:	6813      	ldr	r3, [r2, #0]
 8009ee4:	b933      	cbnz	r3, 8009ef4 <_free_r+0x30>
 8009ee6:	6063      	str	r3, [r4, #4]
 8009ee8:	6014      	str	r4, [r2, #0]
 8009eea:	b003      	add	sp, #12
 8009eec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ef0:	f000 b8e2 	b.w	800a0b8 <__malloc_unlock>
 8009ef4:	42a3      	cmp	r3, r4
 8009ef6:	d908      	bls.n	8009f0a <_free_r+0x46>
 8009ef8:	6825      	ldr	r5, [r4, #0]
 8009efa:	1961      	adds	r1, r4, r5
 8009efc:	428b      	cmp	r3, r1
 8009efe:	bf01      	itttt	eq
 8009f00:	6819      	ldreq	r1, [r3, #0]
 8009f02:	685b      	ldreq	r3, [r3, #4]
 8009f04:	1949      	addeq	r1, r1, r5
 8009f06:	6021      	streq	r1, [r4, #0]
 8009f08:	e7ed      	b.n	8009ee6 <_free_r+0x22>
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	b10b      	cbz	r3, 8009f14 <_free_r+0x50>
 8009f10:	42a3      	cmp	r3, r4
 8009f12:	d9fa      	bls.n	8009f0a <_free_r+0x46>
 8009f14:	6811      	ldr	r1, [r2, #0]
 8009f16:	1855      	adds	r5, r2, r1
 8009f18:	42a5      	cmp	r5, r4
 8009f1a:	d10b      	bne.n	8009f34 <_free_r+0x70>
 8009f1c:	6824      	ldr	r4, [r4, #0]
 8009f1e:	4421      	add	r1, r4
 8009f20:	1854      	adds	r4, r2, r1
 8009f22:	42a3      	cmp	r3, r4
 8009f24:	6011      	str	r1, [r2, #0]
 8009f26:	d1e0      	bne.n	8009eea <_free_r+0x26>
 8009f28:	681c      	ldr	r4, [r3, #0]
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	6053      	str	r3, [r2, #4]
 8009f2e:	440c      	add	r4, r1
 8009f30:	6014      	str	r4, [r2, #0]
 8009f32:	e7da      	b.n	8009eea <_free_r+0x26>
 8009f34:	d902      	bls.n	8009f3c <_free_r+0x78>
 8009f36:	230c      	movs	r3, #12
 8009f38:	6003      	str	r3, [r0, #0]
 8009f3a:	e7d6      	b.n	8009eea <_free_r+0x26>
 8009f3c:	6825      	ldr	r5, [r4, #0]
 8009f3e:	1961      	adds	r1, r4, r5
 8009f40:	428b      	cmp	r3, r1
 8009f42:	bf04      	itt	eq
 8009f44:	6819      	ldreq	r1, [r3, #0]
 8009f46:	685b      	ldreq	r3, [r3, #4]
 8009f48:	6063      	str	r3, [r4, #4]
 8009f4a:	bf04      	itt	eq
 8009f4c:	1949      	addeq	r1, r1, r5
 8009f4e:	6021      	streq	r1, [r4, #0]
 8009f50:	6054      	str	r4, [r2, #4]
 8009f52:	e7ca      	b.n	8009eea <_free_r+0x26>
 8009f54:	b003      	add	sp, #12
 8009f56:	bd30      	pop	{r4, r5, pc}
 8009f58:	20000d68 	.word	0x20000d68

08009f5c <malloc>:
 8009f5c:	4b02      	ldr	r3, [pc, #8]	; (8009f68 <malloc+0xc>)
 8009f5e:	4601      	mov	r1, r0
 8009f60:	6818      	ldr	r0, [r3, #0]
 8009f62:	f000 b823 	b.w	8009fac <_malloc_r>
 8009f66:	bf00      	nop
 8009f68:	200007c4 	.word	0x200007c4

08009f6c <sbrk_aligned>:
 8009f6c:	b570      	push	{r4, r5, r6, lr}
 8009f6e:	4e0e      	ldr	r6, [pc, #56]	; (8009fa8 <sbrk_aligned+0x3c>)
 8009f70:	460c      	mov	r4, r1
 8009f72:	6831      	ldr	r1, [r6, #0]
 8009f74:	4605      	mov	r5, r0
 8009f76:	b911      	cbnz	r1, 8009f7e <sbrk_aligned+0x12>
 8009f78:	f000 ff5a 	bl	800ae30 <_sbrk_r>
 8009f7c:	6030      	str	r0, [r6, #0]
 8009f7e:	4621      	mov	r1, r4
 8009f80:	4628      	mov	r0, r5
 8009f82:	f000 ff55 	bl	800ae30 <_sbrk_r>
 8009f86:	1c43      	adds	r3, r0, #1
 8009f88:	d00a      	beq.n	8009fa0 <sbrk_aligned+0x34>
 8009f8a:	1cc4      	adds	r4, r0, #3
 8009f8c:	f024 0403 	bic.w	r4, r4, #3
 8009f90:	42a0      	cmp	r0, r4
 8009f92:	d007      	beq.n	8009fa4 <sbrk_aligned+0x38>
 8009f94:	1a21      	subs	r1, r4, r0
 8009f96:	4628      	mov	r0, r5
 8009f98:	f000 ff4a 	bl	800ae30 <_sbrk_r>
 8009f9c:	3001      	adds	r0, #1
 8009f9e:	d101      	bne.n	8009fa4 <sbrk_aligned+0x38>
 8009fa0:	f04f 34ff 	mov.w	r4, #4294967295
 8009fa4:	4620      	mov	r0, r4
 8009fa6:	bd70      	pop	{r4, r5, r6, pc}
 8009fa8:	20000d6c 	.word	0x20000d6c

08009fac <_malloc_r>:
 8009fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fb0:	1ccd      	adds	r5, r1, #3
 8009fb2:	f025 0503 	bic.w	r5, r5, #3
 8009fb6:	3508      	adds	r5, #8
 8009fb8:	2d0c      	cmp	r5, #12
 8009fba:	bf38      	it	cc
 8009fbc:	250c      	movcc	r5, #12
 8009fbe:	2d00      	cmp	r5, #0
 8009fc0:	4607      	mov	r7, r0
 8009fc2:	db01      	blt.n	8009fc8 <_malloc_r+0x1c>
 8009fc4:	42a9      	cmp	r1, r5
 8009fc6:	d905      	bls.n	8009fd4 <_malloc_r+0x28>
 8009fc8:	230c      	movs	r3, #12
 8009fca:	603b      	str	r3, [r7, #0]
 8009fcc:	2600      	movs	r6, #0
 8009fce:	4630      	mov	r0, r6
 8009fd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fd4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a0a8 <_malloc_r+0xfc>
 8009fd8:	f000 f868 	bl	800a0ac <__malloc_lock>
 8009fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8009fe0:	461c      	mov	r4, r3
 8009fe2:	bb5c      	cbnz	r4, 800a03c <_malloc_r+0x90>
 8009fe4:	4629      	mov	r1, r5
 8009fe6:	4638      	mov	r0, r7
 8009fe8:	f7ff ffc0 	bl	8009f6c <sbrk_aligned>
 8009fec:	1c43      	adds	r3, r0, #1
 8009fee:	4604      	mov	r4, r0
 8009ff0:	d155      	bne.n	800a09e <_malloc_r+0xf2>
 8009ff2:	f8d8 4000 	ldr.w	r4, [r8]
 8009ff6:	4626      	mov	r6, r4
 8009ff8:	2e00      	cmp	r6, #0
 8009ffa:	d145      	bne.n	800a088 <_malloc_r+0xdc>
 8009ffc:	2c00      	cmp	r4, #0
 8009ffe:	d048      	beq.n	800a092 <_malloc_r+0xe6>
 800a000:	6823      	ldr	r3, [r4, #0]
 800a002:	4631      	mov	r1, r6
 800a004:	4638      	mov	r0, r7
 800a006:	eb04 0903 	add.w	r9, r4, r3
 800a00a:	f000 ff11 	bl	800ae30 <_sbrk_r>
 800a00e:	4581      	cmp	r9, r0
 800a010:	d13f      	bne.n	800a092 <_malloc_r+0xe6>
 800a012:	6821      	ldr	r1, [r4, #0]
 800a014:	1a6d      	subs	r5, r5, r1
 800a016:	4629      	mov	r1, r5
 800a018:	4638      	mov	r0, r7
 800a01a:	f7ff ffa7 	bl	8009f6c <sbrk_aligned>
 800a01e:	3001      	adds	r0, #1
 800a020:	d037      	beq.n	800a092 <_malloc_r+0xe6>
 800a022:	6823      	ldr	r3, [r4, #0]
 800a024:	442b      	add	r3, r5
 800a026:	6023      	str	r3, [r4, #0]
 800a028:	f8d8 3000 	ldr.w	r3, [r8]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d038      	beq.n	800a0a2 <_malloc_r+0xf6>
 800a030:	685a      	ldr	r2, [r3, #4]
 800a032:	42a2      	cmp	r2, r4
 800a034:	d12b      	bne.n	800a08e <_malloc_r+0xe2>
 800a036:	2200      	movs	r2, #0
 800a038:	605a      	str	r2, [r3, #4]
 800a03a:	e00f      	b.n	800a05c <_malloc_r+0xb0>
 800a03c:	6822      	ldr	r2, [r4, #0]
 800a03e:	1b52      	subs	r2, r2, r5
 800a040:	d41f      	bmi.n	800a082 <_malloc_r+0xd6>
 800a042:	2a0b      	cmp	r2, #11
 800a044:	d917      	bls.n	800a076 <_malloc_r+0xca>
 800a046:	1961      	adds	r1, r4, r5
 800a048:	42a3      	cmp	r3, r4
 800a04a:	6025      	str	r5, [r4, #0]
 800a04c:	bf18      	it	ne
 800a04e:	6059      	strne	r1, [r3, #4]
 800a050:	6863      	ldr	r3, [r4, #4]
 800a052:	bf08      	it	eq
 800a054:	f8c8 1000 	streq.w	r1, [r8]
 800a058:	5162      	str	r2, [r4, r5]
 800a05a:	604b      	str	r3, [r1, #4]
 800a05c:	4638      	mov	r0, r7
 800a05e:	f104 060b 	add.w	r6, r4, #11
 800a062:	f000 f829 	bl	800a0b8 <__malloc_unlock>
 800a066:	f026 0607 	bic.w	r6, r6, #7
 800a06a:	1d23      	adds	r3, r4, #4
 800a06c:	1af2      	subs	r2, r6, r3
 800a06e:	d0ae      	beq.n	8009fce <_malloc_r+0x22>
 800a070:	1b9b      	subs	r3, r3, r6
 800a072:	50a3      	str	r3, [r4, r2]
 800a074:	e7ab      	b.n	8009fce <_malloc_r+0x22>
 800a076:	42a3      	cmp	r3, r4
 800a078:	6862      	ldr	r2, [r4, #4]
 800a07a:	d1dd      	bne.n	800a038 <_malloc_r+0x8c>
 800a07c:	f8c8 2000 	str.w	r2, [r8]
 800a080:	e7ec      	b.n	800a05c <_malloc_r+0xb0>
 800a082:	4623      	mov	r3, r4
 800a084:	6864      	ldr	r4, [r4, #4]
 800a086:	e7ac      	b.n	8009fe2 <_malloc_r+0x36>
 800a088:	4634      	mov	r4, r6
 800a08a:	6876      	ldr	r6, [r6, #4]
 800a08c:	e7b4      	b.n	8009ff8 <_malloc_r+0x4c>
 800a08e:	4613      	mov	r3, r2
 800a090:	e7cc      	b.n	800a02c <_malloc_r+0x80>
 800a092:	230c      	movs	r3, #12
 800a094:	603b      	str	r3, [r7, #0]
 800a096:	4638      	mov	r0, r7
 800a098:	f000 f80e 	bl	800a0b8 <__malloc_unlock>
 800a09c:	e797      	b.n	8009fce <_malloc_r+0x22>
 800a09e:	6025      	str	r5, [r4, #0]
 800a0a0:	e7dc      	b.n	800a05c <_malloc_r+0xb0>
 800a0a2:	605b      	str	r3, [r3, #4]
 800a0a4:	deff      	udf	#255	; 0xff
 800a0a6:	bf00      	nop
 800a0a8:	20000d68 	.word	0x20000d68

0800a0ac <__malloc_lock>:
 800a0ac:	4801      	ldr	r0, [pc, #4]	; (800a0b4 <__malloc_lock+0x8>)
 800a0ae:	f7ff b88c 	b.w	80091ca <__retarget_lock_acquire_recursive>
 800a0b2:	bf00      	nop
 800a0b4:	20000d64 	.word	0x20000d64

0800a0b8 <__malloc_unlock>:
 800a0b8:	4801      	ldr	r0, [pc, #4]	; (800a0c0 <__malloc_unlock+0x8>)
 800a0ba:	f7ff b887 	b.w	80091cc <__retarget_lock_release_recursive>
 800a0be:	bf00      	nop
 800a0c0:	20000d64 	.word	0x20000d64

0800a0c4 <_Balloc>:
 800a0c4:	b570      	push	{r4, r5, r6, lr}
 800a0c6:	69c6      	ldr	r6, [r0, #28]
 800a0c8:	4604      	mov	r4, r0
 800a0ca:	460d      	mov	r5, r1
 800a0cc:	b976      	cbnz	r6, 800a0ec <_Balloc+0x28>
 800a0ce:	2010      	movs	r0, #16
 800a0d0:	f7ff ff44 	bl	8009f5c <malloc>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	61e0      	str	r0, [r4, #28]
 800a0d8:	b920      	cbnz	r0, 800a0e4 <_Balloc+0x20>
 800a0da:	4b18      	ldr	r3, [pc, #96]	; (800a13c <_Balloc+0x78>)
 800a0dc:	4818      	ldr	r0, [pc, #96]	; (800a140 <_Balloc+0x7c>)
 800a0de:	216b      	movs	r1, #107	; 0x6b
 800a0e0:	f000 fec4 	bl	800ae6c <__assert_func>
 800a0e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0e8:	6006      	str	r6, [r0, #0]
 800a0ea:	60c6      	str	r6, [r0, #12]
 800a0ec:	69e6      	ldr	r6, [r4, #28]
 800a0ee:	68f3      	ldr	r3, [r6, #12]
 800a0f0:	b183      	cbz	r3, 800a114 <_Balloc+0x50>
 800a0f2:	69e3      	ldr	r3, [r4, #28]
 800a0f4:	68db      	ldr	r3, [r3, #12]
 800a0f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0fa:	b9b8      	cbnz	r0, 800a12c <_Balloc+0x68>
 800a0fc:	2101      	movs	r1, #1
 800a0fe:	fa01 f605 	lsl.w	r6, r1, r5
 800a102:	1d72      	adds	r2, r6, #5
 800a104:	0092      	lsls	r2, r2, #2
 800a106:	4620      	mov	r0, r4
 800a108:	f000 fece 	bl	800aea8 <_calloc_r>
 800a10c:	b160      	cbz	r0, 800a128 <_Balloc+0x64>
 800a10e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a112:	e00e      	b.n	800a132 <_Balloc+0x6e>
 800a114:	2221      	movs	r2, #33	; 0x21
 800a116:	2104      	movs	r1, #4
 800a118:	4620      	mov	r0, r4
 800a11a:	f000 fec5 	bl	800aea8 <_calloc_r>
 800a11e:	69e3      	ldr	r3, [r4, #28]
 800a120:	60f0      	str	r0, [r6, #12]
 800a122:	68db      	ldr	r3, [r3, #12]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d1e4      	bne.n	800a0f2 <_Balloc+0x2e>
 800a128:	2000      	movs	r0, #0
 800a12a:	bd70      	pop	{r4, r5, r6, pc}
 800a12c:	6802      	ldr	r2, [r0, #0]
 800a12e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a132:	2300      	movs	r3, #0
 800a134:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a138:	e7f7      	b.n	800a12a <_Balloc+0x66>
 800a13a:	bf00      	nop
 800a13c:	0800b78a 	.word	0x0800b78a
 800a140:	0800b80a 	.word	0x0800b80a

0800a144 <_Bfree>:
 800a144:	b570      	push	{r4, r5, r6, lr}
 800a146:	69c6      	ldr	r6, [r0, #28]
 800a148:	4605      	mov	r5, r0
 800a14a:	460c      	mov	r4, r1
 800a14c:	b976      	cbnz	r6, 800a16c <_Bfree+0x28>
 800a14e:	2010      	movs	r0, #16
 800a150:	f7ff ff04 	bl	8009f5c <malloc>
 800a154:	4602      	mov	r2, r0
 800a156:	61e8      	str	r0, [r5, #28]
 800a158:	b920      	cbnz	r0, 800a164 <_Bfree+0x20>
 800a15a:	4b09      	ldr	r3, [pc, #36]	; (800a180 <_Bfree+0x3c>)
 800a15c:	4809      	ldr	r0, [pc, #36]	; (800a184 <_Bfree+0x40>)
 800a15e:	218f      	movs	r1, #143	; 0x8f
 800a160:	f000 fe84 	bl	800ae6c <__assert_func>
 800a164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a168:	6006      	str	r6, [r0, #0]
 800a16a:	60c6      	str	r6, [r0, #12]
 800a16c:	b13c      	cbz	r4, 800a17e <_Bfree+0x3a>
 800a16e:	69eb      	ldr	r3, [r5, #28]
 800a170:	6862      	ldr	r2, [r4, #4]
 800a172:	68db      	ldr	r3, [r3, #12]
 800a174:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a178:	6021      	str	r1, [r4, #0]
 800a17a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a17e:	bd70      	pop	{r4, r5, r6, pc}
 800a180:	0800b78a 	.word	0x0800b78a
 800a184:	0800b80a 	.word	0x0800b80a

0800a188 <__multadd>:
 800a188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a18c:	690d      	ldr	r5, [r1, #16]
 800a18e:	4607      	mov	r7, r0
 800a190:	460c      	mov	r4, r1
 800a192:	461e      	mov	r6, r3
 800a194:	f101 0c14 	add.w	ip, r1, #20
 800a198:	2000      	movs	r0, #0
 800a19a:	f8dc 3000 	ldr.w	r3, [ip]
 800a19e:	b299      	uxth	r1, r3
 800a1a0:	fb02 6101 	mla	r1, r2, r1, r6
 800a1a4:	0c1e      	lsrs	r6, r3, #16
 800a1a6:	0c0b      	lsrs	r3, r1, #16
 800a1a8:	fb02 3306 	mla	r3, r2, r6, r3
 800a1ac:	b289      	uxth	r1, r1
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a1b4:	4285      	cmp	r5, r0
 800a1b6:	f84c 1b04 	str.w	r1, [ip], #4
 800a1ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a1be:	dcec      	bgt.n	800a19a <__multadd+0x12>
 800a1c0:	b30e      	cbz	r6, 800a206 <__multadd+0x7e>
 800a1c2:	68a3      	ldr	r3, [r4, #8]
 800a1c4:	42ab      	cmp	r3, r5
 800a1c6:	dc19      	bgt.n	800a1fc <__multadd+0x74>
 800a1c8:	6861      	ldr	r1, [r4, #4]
 800a1ca:	4638      	mov	r0, r7
 800a1cc:	3101      	adds	r1, #1
 800a1ce:	f7ff ff79 	bl	800a0c4 <_Balloc>
 800a1d2:	4680      	mov	r8, r0
 800a1d4:	b928      	cbnz	r0, 800a1e2 <__multadd+0x5a>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	4b0c      	ldr	r3, [pc, #48]	; (800a20c <__multadd+0x84>)
 800a1da:	480d      	ldr	r0, [pc, #52]	; (800a210 <__multadd+0x88>)
 800a1dc:	21ba      	movs	r1, #186	; 0xba
 800a1de:	f000 fe45 	bl	800ae6c <__assert_func>
 800a1e2:	6922      	ldr	r2, [r4, #16]
 800a1e4:	3202      	adds	r2, #2
 800a1e6:	f104 010c 	add.w	r1, r4, #12
 800a1ea:	0092      	lsls	r2, r2, #2
 800a1ec:	300c      	adds	r0, #12
 800a1ee:	f000 fe2f 	bl	800ae50 <memcpy>
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	4638      	mov	r0, r7
 800a1f6:	f7ff ffa5 	bl	800a144 <_Bfree>
 800a1fa:	4644      	mov	r4, r8
 800a1fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a200:	3501      	adds	r5, #1
 800a202:	615e      	str	r6, [r3, #20]
 800a204:	6125      	str	r5, [r4, #16]
 800a206:	4620      	mov	r0, r4
 800a208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a20c:	0800b7f9 	.word	0x0800b7f9
 800a210:	0800b80a 	.word	0x0800b80a

0800a214 <__hi0bits>:
 800a214:	0c03      	lsrs	r3, r0, #16
 800a216:	041b      	lsls	r3, r3, #16
 800a218:	b9d3      	cbnz	r3, 800a250 <__hi0bits+0x3c>
 800a21a:	0400      	lsls	r0, r0, #16
 800a21c:	2310      	movs	r3, #16
 800a21e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a222:	bf04      	itt	eq
 800a224:	0200      	lsleq	r0, r0, #8
 800a226:	3308      	addeq	r3, #8
 800a228:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a22c:	bf04      	itt	eq
 800a22e:	0100      	lsleq	r0, r0, #4
 800a230:	3304      	addeq	r3, #4
 800a232:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a236:	bf04      	itt	eq
 800a238:	0080      	lsleq	r0, r0, #2
 800a23a:	3302      	addeq	r3, #2
 800a23c:	2800      	cmp	r0, #0
 800a23e:	db05      	blt.n	800a24c <__hi0bits+0x38>
 800a240:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a244:	f103 0301 	add.w	r3, r3, #1
 800a248:	bf08      	it	eq
 800a24a:	2320      	moveq	r3, #32
 800a24c:	4618      	mov	r0, r3
 800a24e:	4770      	bx	lr
 800a250:	2300      	movs	r3, #0
 800a252:	e7e4      	b.n	800a21e <__hi0bits+0xa>

0800a254 <__lo0bits>:
 800a254:	6803      	ldr	r3, [r0, #0]
 800a256:	f013 0207 	ands.w	r2, r3, #7
 800a25a:	d00c      	beq.n	800a276 <__lo0bits+0x22>
 800a25c:	07d9      	lsls	r1, r3, #31
 800a25e:	d422      	bmi.n	800a2a6 <__lo0bits+0x52>
 800a260:	079a      	lsls	r2, r3, #30
 800a262:	bf49      	itett	mi
 800a264:	085b      	lsrmi	r3, r3, #1
 800a266:	089b      	lsrpl	r3, r3, #2
 800a268:	6003      	strmi	r3, [r0, #0]
 800a26a:	2201      	movmi	r2, #1
 800a26c:	bf5c      	itt	pl
 800a26e:	6003      	strpl	r3, [r0, #0]
 800a270:	2202      	movpl	r2, #2
 800a272:	4610      	mov	r0, r2
 800a274:	4770      	bx	lr
 800a276:	b299      	uxth	r1, r3
 800a278:	b909      	cbnz	r1, 800a27e <__lo0bits+0x2a>
 800a27a:	0c1b      	lsrs	r3, r3, #16
 800a27c:	2210      	movs	r2, #16
 800a27e:	b2d9      	uxtb	r1, r3
 800a280:	b909      	cbnz	r1, 800a286 <__lo0bits+0x32>
 800a282:	3208      	adds	r2, #8
 800a284:	0a1b      	lsrs	r3, r3, #8
 800a286:	0719      	lsls	r1, r3, #28
 800a288:	bf04      	itt	eq
 800a28a:	091b      	lsreq	r3, r3, #4
 800a28c:	3204      	addeq	r2, #4
 800a28e:	0799      	lsls	r1, r3, #30
 800a290:	bf04      	itt	eq
 800a292:	089b      	lsreq	r3, r3, #2
 800a294:	3202      	addeq	r2, #2
 800a296:	07d9      	lsls	r1, r3, #31
 800a298:	d403      	bmi.n	800a2a2 <__lo0bits+0x4e>
 800a29a:	085b      	lsrs	r3, r3, #1
 800a29c:	f102 0201 	add.w	r2, r2, #1
 800a2a0:	d003      	beq.n	800a2aa <__lo0bits+0x56>
 800a2a2:	6003      	str	r3, [r0, #0]
 800a2a4:	e7e5      	b.n	800a272 <__lo0bits+0x1e>
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	e7e3      	b.n	800a272 <__lo0bits+0x1e>
 800a2aa:	2220      	movs	r2, #32
 800a2ac:	e7e1      	b.n	800a272 <__lo0bits+0x1e>
	...

0800a2b0 <__i2b>:
 800a2b0:	b510      	push	{r4, lr}
 800a2b2:	460c      	mov	r4, r1
 800a2b4:	2101      	movs	r1, #1
 800a2b6:	f7ff ff05 	bl	800a0c4 <_Balloc>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	b928      	cbnz	r0, 800a2ca <__i2b+0x1a>
 800a2be:	4b05      	ldr	r3, [pc, #20]	; (800a2d4 <__i2b+0x24>)
 800a2c0:	4805      	ldr	r0, [pc, #20]	; (800a2d8 <__i2b+0x28>)
 800a2c2:	f240 1145 	movw	r1, #325	; 0x145
 800a2c6:	f000 fdd1 	bl	800ae6c <__assert_func>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	6144      	str	r4, [r0, #20]
 800a2ce:	6103      	str	r3, [r0, #16]
 800a2d0:	bd10      	pop	{r4, pc}
 800a2d2:	bf00      	nop
 800a2d4:	0800b7f9 	.word	0x0800b7f9
 800a2d8:	0800b80a 	.word	0x0800b80a

0800a2dc <__multiply>:
 800a2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e0:	4691      	mov	r9, r2
 800a2e2:	690a      	ldr	r2, [r1, #16]
 800a2e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	bfb8      	it	lt
 800a2ec:	460b      	movlt	r3, r1
 800a2ee:	460c      	mov	r4, r1
 800a2f0:	bfbc      	itt	lt
 800a2f2:	464c      	movlt	r4, r9
 800a2f4:	4699      	movlt	r9, r3
 800a2f6:	6927      	ldr	r7, [r4, #16]
 800a2f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a2fc:	68a3      	ldr	r3, [r4, #8]
 800a2fe:	6861      	ldr	r1, [r4, #4]
 800a300:	eb07 060a 	add.w	r6, r7, sl
 800a304:	42b3      	cmp	r3, r6
 800a306:	b085      	sub	sp, #20
 800a308:	bfb8      	it	lt
 800a30a:	3101      	addlt	r1, #1
 800a30c:	f7ff feda 	bl	800a0c4 <_Balloc>
 800a310:	b930      	cbnz	r0, 800a320 <__multiply+0x44>
 800a312:	4602      	mov	r2, r0
 800a314:	4b44      	ldr	r3, [pc, #272]	; (800a428 <__multiply+0x14c>)
 800a316:	4845      	ldr	r0, [pc, #276]	; (800a42c <__multiply+0x150>)
 800a318:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a31c:	f000 fda6 	bl	800ae6c <__assert_func>
 800a320:	f100 0514 	add.w	r5, r0, #20
 800a324:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a328:	462b      	mov	r3, r5
 800a32a:	2200      	movs	r2, #0
 800a32c:	4543      	cmp	r3, r8
 800a32e:	d321      	bcc.n	800a374 <__multiply+0x98>
 800a330:	f104 0314 	add.w	r3, r4, #20
 800a334:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a338:	f109 0314 	add.w	r3, r9, #20
 800a33c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a340:	9202      	str	r2, [sp, #8]
 800a342:	1b3a      	subs	r2, r7, r4
 800a344:	3a15      	subs	r2, #21
 800a346:	f022 0203 	bic.w	r2, r2, #3
 800a34a:	3204      	adds	r2, #4
 800a34c:	f104 0115 	add.w	r1, r4, #21
 800a350:	428f      	cmp	r7, r1
 800a352:	bf38      	it	cc
 800a354:	2204      	movcc	r2, #4
 800a356:	9201      	str	r2, [sp, #4]
 800a358:	9a02      	ldr	r2, [sp, #8]
 800a35a:	9303      	str	r3, [sp, #12]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d80c      	bhi.n	800a37a <__multiply+0x9e>
 800a360:	2e00      	cmp	r6, #0
 800a362:	dd03      	ble.n	800a36c <__multiply+0x90>
 800a364:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d05b      	beq.n	800a424 <__multiply+0x148>
 800a36c:	6106      	str	r6, [r0, #16]
 800a36e:	b005      	add	sp, #20
 800a370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a374:	f843 2b04 	str.w	r2, [r3], #4
 800a378:	e7d8      	b.n	800a32c <__multiply+0x50>
 800a37a:	f8b3 a000 	ldrh.w	sl, [r3]
 800a37e:	f1ba 0f00 	cmp.w	sl, #0
 800a382:	d024      	beq.n	800a3ce <__multiply+0xf2>
 800a384:	f104 0e14 	add.w	lr, r4, #20
 800a388:	46a9      	mov	r9, r5
 800a38a:	f04f 0c00 	mov.w	ip, #0
 800a38e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a392:	f8d9 1000 	ldr.w	r1, [r9]
 800a396:	fa1f fb82 	uxth.w	fp, r2
 800a39a:	b289      	uxth	r1, r1
 800a39c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a3a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a3a4:	f8d9 2000 	ldr.w	r2, [r9]
 800a3a8:	4461      	add	r1, ip
 800a3aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a3ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800a3b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a3b6:	b289      	uxth	r1, r1
 800a3b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a3bc:	4577      	cmp	r7, lr
 800a3be:	f849 1b04 	str.w	r1, [r9], #4
 800a3c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a3c6:	d8e2      	bhi.n	800a38e <__multiply+0xb2>
 800a3c8:	9a01      	ldr	r2, [sp, #4]
 800a3ca:	f845 c002 	str.w	ip, [r5, r2]
 800a3ce:	9a03      	ldr	r2, [sp, #12]
 800a3d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a3d4:	3304      	adds	r3, #4
 800a3d6:	f1b9 0f00 	cmp.w	r9, #0
 800a3da:	d021      	beq.n	800a420 <__multiply+0x144>
 800a3dc:	6829      	ldr	r1, [r5, #0]
 800a3de:	f104 0c14 	add.w	ip, r4, #20
 800a3e2:	46ae      	mov	lr, r5
 800a3e4:	f04f 0a00 	mov.w	sl, #0
 800a3e8:	f8bc b000 	ldrh.w	fp, [ip]
 800a3ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a3f0:	fb09 220b 	mla	r2, r9, fp, r2
 800a3f4:	4452      	add	r2, sl
 800a3f6:	b289      	uxth	r1, r1
 800a3f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a3fc:	f84e 1b04 	str.w	r1, [lr], #4
 800a400:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a404:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a408:	f8be 1000 	ldrh.w	r1, [lr]
 800a40c:	fb09 110a 	mla	r1, r9, sl, r1
 800a410:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a414:	4567      	cmp	r7, ip
 800a416:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a41a:	d8e5      	bhi.n	800a3e8 <__multiply+0x10c>
 800a41c:	9a01      	ldr	r2, [sp, #4]
 800a41e:	50a9      	str	r1, [r5, r2]
 800a420:	3504      	adds	r5, #4
 800a422:	e799      	b.n	800a358 <__multiply+0x7c>
 800a424:	3e01      	subs	r6, #1
 800a426:	e79b      	b.n	800a360 <__multiply+0x84>
 800a428:	0800b7f9 	.word	0x0800b7f9
 800a42c:	0800b80a 	.word	0x0800b80a

0800a430 <__pow5mult>:
 800a430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a434:	4615      	mov	r5, r2
 800a436:	f012 0203 	ands.w	r2, r2, #3
 800a43a:	4606      	mov	r6, r0
 800a43c:	460f      	mov	r7, r1
 800a43e:	d007      	beq.n	800a450 <__pow5mult+0x20>
 800a440:	4c25      	ldr	r4, [pc, #148]	; (800a4d8 <__pow5mult+0xa8>)
 800a442:	3a01      	subs	r2, #1
 800a444:	2300      	movs	r3, #0
 800a446:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a44a:	f7ff fe9d 	bl	800a188 <__multadd>
 800a44e:	4607      	mov	r7, r0
 800a450:	10ad      	asrs	r5, r5, #2
 800a452:	d03d      	beq.n	800a4d0 <__pow5mult+0xa0>
 800a454:	69f4      	ldr	r4, [r6, #28]
 800a456:	b97c      	cbnz	r4, 800a478 <__pow5mult+0x48>
 800a458:	2010      	movs	r0, #16
 800a45a:	f7ff fd7f 	bl	8009f5c <malloc>
 800a45e:	4602      	mov	r2, r0
 800a460:	61f0      	str	r0, [r6, #28]
 800a462:	b928      	cbnz	r0, 800a470 <__pow5mult+0x40>
 800a464:	4b1d      	ldr	r3, [pc, #116]	; (800a4dc <__pow5mult+0xac>)
 800a466:	481e      	ldr	r0, [pc, #120]	; (800a4e0 <__pow5mult+0xb0>)
 800a468:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a46c:	f000 fcfe 	bl	800ae6c <__assert_func>
 800a470:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a474:	6004      	str	r4, [r0, #0]
 800a476:	60c4      	str	r4, [r0, #12]
 800a478:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a47c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a480:	b94c      	cbnz	r4, 800a496 <__pow5mult+0x66>
 800a482:	f240 2171 	movw	r1, #625	; 0x271
 800a486:	4630      	mov	r0, r6
 800a488:	f7ff ff12 	bl	800a2b0 <__i2b>
 800a48c:	2300      	movs	r3, #0
 800a48e:	f8c8 0008 	str.w	r0, [r8, #8]
 800a492:	4604      	mov	r4, r0
 800a494:	6003      	str	r3, [r0, #0]
 800a496:	f04f 0900 	mov.w	r9, #0
 800a49a:	07eb      	lsls	r3, r5, #31
 800a49c:	d50a      	bpl.n	800a4b4 <__pow5mult+0x84>
 800a49e:	4639      	mov	r1, r7
 800a4a0:	4622      	mov	r2, r4
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	f7ff ff1a 	bl	800a2dc <__multiply>
 800a4a8:	4639      	mov	r1, r7
 800a4aa:	4680      	mov	r8, r0
 800a4ac:	4630      	mov	r0, r6
 800a4ae:	f7ff fe49 	bl	800a144 <_Bfree>
 800a4b2:	4647      	mov	r7, r8
 800a4b4:	106d      	asrs	r5, r5, #1
 800a4b6:	d00b      	beq.n	800a4d0 <__pow5mult+0xa0>
 800a4b8:	6820      	ldr	r0, [r4, #0]
 800a4ba:	b938      	cbnz	r0, 800a4cc <__pow5mult+0x9c>
 800a4bc:	4622      	mov	r2, r4
 800a4be:	4621      	mov	r1, r4
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	f7ff ff0b 	bl	800a2dc <__multiply>
 800a4c6:	6020      	str	r0, [r4, #0]
 800a4c8:	f8c0 9000 	str.w	r9, [r0]
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	e7e4      	b.n	800a49a <__pow5mult+0x6a>
 800a4d0:	4638      	mov	r0, r7
 800a4d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4d6:	bf00      	nop
 800a4d8:	0800b958 	.word	0x0800b958
 800a4dc:	0800b78a 	.word	0x0800b78a
 800a4e0:	0800b80a 	.word	0x0800b80a

0800a4e4 <__lshift>:
 800a4e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e8:	460c      	mov	r4, r1
 800a4ea:	6849      	ldr	r1, [r1, #4]
 800a4ec:	6923      	ldr	r3, [r4, #16]
 800a4ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a4f2:	68a3      	ldr	r3, [r4, #8]
 800a4f4:	4607      	mov	r7, r0
 800a4f6:	4691      	mov	r9, r2
 800a4f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a4fc:	f108 0601 	add.w	r6, r8, #1
 800a500:	42b3      	cmp	r3, r6
 800a502:	db0b      	blt.n	800a51c <__lshift+0x38>
 800a504:	4638      	mov	r0, r7
 800a506:	f7ff fddd 	bl	800a0c4 <_Balloc>
 800a50a:	4605      	mov	r5, r0
 800a50c:	b948      	cbnz	r0, 800a522 <__lshift+0x3e>
 800a50e:	4602      	mov	r2, r0
 800a510:	4b28      	ldr	r3, [pc, #160]	; (800a5b4 <__lshift+0xd0>)
 800a512:	4829      	ldr	r0, [pc, #164]	; (800a5b8 <__lshift+0xd4>)
 800a514:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a518:	f000 fca8 	bl	800ae6c <__assert_func>
 800a51c:	3101      	adds	r1, #1
 800a51e:	005b      	lsls	r3, r3, #1
 800a520:	e7ee      	b.n	800a500 <__lshift+0x1c>
 800a522:	2300      	movs	r3, #0
 800a524:	f100 0114 	add.w	r1, r0, #20
 800a528:	f100 0210 	add.w	r2, r0, #16
 800a52c:	4618      	mov	r0, r3
 800a52e:	4553      	cmp	r3, sl
 800a530:	db33      	blt.n	800a59a <__lshift+0xb6>
 800a532:	6920      	ldr	r0, [r4, #16]
 800a534:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a538:	f104 0314 	add.w	r3, r4, #20
 800a53c:	f019 091f 	ands.w	r9, r9, #31
 800a540:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a544:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a548:	d02b      	beq.n	800a5a2 <__lshift+0xbe>
 800a54a:	f1c9 0e20 	rsb	lr, r9, #32
 800a54e:	468a      	mov	sl, r1
 800a550:	2200      	movs	r2, #0
 800a552:	6818      	ldr	r0, [r3, #0]
 800a554:	fa00 f009 	lsl.w	r0, r0, r9
 800a558:	4310      	orrs	r0, r2
 800a55a:	f84a 0b04 	str.w	r0, [sl], #4
 800a55e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a562:	459c      	cmp	ip, r3
 800a564:	fa22 f20e 	lsr.w	r2, r2, lr
 800a568:	d8f3      	bhi.n	800a552 <__lshift+0x6e>
 800a56a:	ebac 0304 	sub.w	r3, ip, r4
 800a56e:	3b15      	subs	r3, #21
 800a570:	f023 0303 	bic.w	r3, r3, #3
 800a574:	3304      	adds	r3, #4
 800a576:	f104 0015 	add.w	r0, r4, #21
 800a57a:	4584      	cmp	ip, r0
 800a57c:	bf38      	it	cc
 800a57e:	2304      	movcc	r3, #4
 800a580:	50ca      	str	r2, [r1, r3]
 800a582:	b10a      	cbz	r2, 800a588 <__lshift+0xa4>
 800a584:	f108 0602 	add.w	r6, r8, #2
 800a588:	3e01      	subs	r6, #1
 800a58a:	4638      	mov	r0, r7
 800a58c:	612e      	str	r6, [r5, #16]
 800a58e:	4621      	mov	r1, r4
 800a590:	f7ff fdd8 	bl	800a144 <_Bfree>
 800a594:	4628      	mov	r0, r5
 800a596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a59a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a59e:	3301      	adds	r3, #1
 800a5a0:	e7c5      	b.n	800a52e <__lshift+0x4a>
 800a5a2:	3904      	subs	r1, #4
 800a5a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5a8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5ac:	459c      	cmp	ip, r3
 800a5ae:	d8f9      	bhi.n	800a5a4 <__lshift+0xc0>
 800a5b0:	e7ea      	b.n	800a588 <__lshift+0xa4>
 800a5b2:	bf00      	nop
 800a5b4:	0800b7f9 	.word	0x0800b7f9
 800a5b8:	0800b80a 	.word	0x0800b80a

0800a5bc <__mcmp>:
 800a5bc:	b530      	push	{r4, r5, lr}
 800a5be:	6902      	ldr	r2, [r0, #16]
 800a5c0:	690c      	ldr	r4, [r1, #16]
 800a5c2:	1b12      	subs	r2, r2, r4
 800a5c4:	d10e      	bne.n	800a5e4 <__mcmp+0x28>
 800a5c6:	f100 0314 	add.w	r3, r0, #20
 800a5ca:	3114      	adds	r1, #20
 800a5cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a5d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a5d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a5d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a5dc:	42a5      	cmp	r5, r4
 800a5de:	d003      	beq.n	800a5e8 <__mcmp+0x2c>
 800a5e0:	d305      	bcc.n	800a5ee <__mcmp+0x32>
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	4610      	mov	r0, r2
 800a5e6:	bd30      	pop	{r4, r5, pc}
 800a5e8:	4283      	cmp	r3, r0
 800a5ea:	d3f3      	bcc.n	800a5d4 <__mcmp+0x18>
 800a5ec:	e7fa      	b.n	800a5e4 <__mcmp+0x28>
 800a5ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a5f2:	e7f7      	b.n	800a5e4 <__mcmp+0x28>

0800a5f4 <__mdiff>:
 800a5f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	460c      	mov	r4, r1
 800a5fa:	4606      	mov	r6, r0
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	4620      	mov	r0, r4
 800a600:	4690      	mov	r8, r2
 800a602:	f7ff ffdb 	bl	800a5bc <__mcmp>
 800a606:	1e05      	subs	r5, r0, #0
 800a608:	d110      	bne.n	800a62c <__mdiff+0x38>
 800a60a:	4629      	mov	r1, r5
 800a60c:	4630      	mov	r0, r6
 800a60e:	f7ff fd59 	bl	800a0c4 <_Balloc>
 800a612:	b930      	cbnz	r0, 800a622 <__mdiff+0x2e>
 800a614:	4b3a      	ldr	r3, [pc, #232]	; (800a700 <__mdiff+0x10c>)
 800a616:	4602      	mov	r2, r0
 800a618:	f240 2137 	movw	r1, #567	; 0x237
 800a61c:	4839      	ldr	r0, [pc, #228]	; (800a704 <__mdiff+0x110>)
 800a61e:	f000 fc25 	bl	800ae6c <__assert_func>
 800a622:	2301      	movs	r3, #1
 800a624:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a628:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a62c:	bfa4      	itt	ge
 800a62e:	4643      	movge	r3, r8
 800a630:	46a0      	movge	r8, r4
 800a632:	4630      	mov	r0, r6
 800a634:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a638:	bfa6      	itte	ge
 800a63a:	461c      	movge	r4, r3
 800a63c:	2500      	movge	r5, #0
 800a63e:	2501      	movlt	r5, #1
 800a640:	f7ff fd40 	bl	800a0c4 <_Balloc>
 800a644:	b920      	cbnz	r0, 800a650 <__mdiff+0x5c>
 800a646:	4b2e      	ldr	r3, [pc, #184]	; (800a700 <__mdiff+0x10c>)
 800a648:	4602      	mov	r2, r0
 800a64a:	f240 2145 	movw	r1, #581	; 0x245
 800a64e:	e7e5      	b.n	800a61c <__mdiff+0x28>
 800a650:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a654:	6926      	ldr	r6, [r4, #16]
 800a656:	60c5      	str	r5, [r0, #12]
 800a658:	f104 0914 	add.w	r9, r4, #20
 800a65c:	f108 0514 	add.w	r5, r8, #20
 800a660:	f100 0e14 	add.w	lr, r0, #20
 800a664:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a668:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a66c:	f108 0210 	add.w	r2, r8, #16
 800a670:	46f2      	mov	sl, lr
 800a672:	2100      	movs	r1, #0
 800a674:	f859 3b04 	ldr.w	r3, [r9], #4
 800a678:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a67c:	fa11 f88b 	uxtah	r8, r1, fp
 800a680:	b299      	uxth	r1, r3
 800a682:	0c1b      	lsrs	r3, r3, #16
 800a684:	eba8 0801 	sub.w	r8, r8, r1
 800a688:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a68c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a690:	fa1f f888 	uxth.w	r8, r8
 800a694:	1419      	asrs	r1, r3, #16
 800a696:	454e      	cmp	r6, r9
 800a698:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a69c:	f84a 3b04 	str.w	r3, [sl], #4
 800a6a0:	d8e8      	bhi.n	800a674 <__mdiff+0x80>
 800a6a2:	1b33      	subs	r3, r6, r4
 800a6a4:	3b15      	subs	r3, #21
 800a6a6:	f023 0303 	bic.w	r3, r3, #3
 800a6aa:	3304      	adds	r3, #4
 800a6ac:	3415      	adds	r4, #21
 800a6ae:	42a6      	cmp	r6, r4
 800a6b0:	bf38      	it	cc
 800a6b2:	2304      	movcc	r3, #4
 800a6b4:	441d      	add	r5, r3
 800a6b6:	4473      	add	r3, lr
 800a6b8:	469e      	mov	lr, r3
 800a6ba:	462e      	mov	r6, r5
 800a6bc:	4566      	cmp	r6, ip
 800a6be:	d30e      	bcc.n	800a6de <__mdiff+0xea>
 800a6c0:	f10c 0203 	add.w	r2, ip, #3
 800a6c4:	1b52      	subs	r2, r2, r5
 800a6c6:	f022 0203 	bic.w	r2, r2, #3
 800a6ca:	3d03      	subs	r5, #3
 800a6cc:	45ac      	cmp	ip, r5
 800a6ce:	bf38      	it	cc
 800a6d0:	2200      	movcc	r2, #0
 800a6d2:	4413      	add	r3, r2
 800a6d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a6d8:	b17a      	cbz	r2, 800a6fa <__mdiff+0x106>
 800a6da:	6107      	str	r7, [r0, #16]
 800a6dc:	e7a4      	b.n	800a628 <__mdiff+0x34>
 800a6de:	f856 8b04 	ldr.w	r8, [r6], #4
 800a6e2:	fa11 f288 	uxtah	r2, r1, r8
 800a6e6:	1414      	asrs	r4, r2, #16
 800a6e8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a6ec:	b292      	uxth	r2, r2
 800a6ee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a6f2:	f84e 2b04 	str.w	r2, [lr], #4
 800a6f6:	1421      	asrs	r1, r4, #16
 800a6f8:	e7e0      	b.n	800a6bc <__mdiff+0xc8>
 800a6fa:	3f01      	subs	r7, #1
 800a6fc:	e7ea      	b.n	800a6d4 <__mdiff+0xe0>
 800a6fe:	bf00      	nop
 800a700:	0800b7f9 	.word	0x0800b7f9
 800a704:	0800b80a 	.word	0x0800b80a

0800a708 <__d2b>:
 800a708:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a70c:	460f      	mov	r7, r1
 800a70e:	2101      	movs	r1, #1
 800a710:	ec59 8b10 	vmov	r8, r9, d0
 800a714:	4616      	mov	r6, r2
 800a716:	f7ff fcd5 	bl	800a0c4 <_Balloc>
 800a71a:	4604      	mov	r4, r0
 800a71c:	b930      	cbnz	r0, 800a72c <__d2b+0x24>
 800a71e:	4602      	mov	r2, r0
 800a720:	4b24      	ldr	r3, [pc, #144]	; (800a7b4 <__d2b+0xac>)
 800a722:	4825      	ldr	r0, [pc, #148]	; (800a7b8 <__d2b+0xb0>)
 800a724:	f240 310f 	movw	r1, #783	; 0x30f
 800a728:	f000 fba0 	bl	800ae6c <__assert_func>
 800a72c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a730:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a734:	bb2d      	cbnz	r5, 800a782 <__d2b+0x7a>
 800a736:	9301      	str	r3, [sp, #4]
 800a738:	f1b8 0300 	subs.w	r3, r8, #0
 800a73c:	d026      	beq.n	800a78c <__d2b+0x84>
 800a73e:	4668      	mov	r0, sp
 800a740:	9300      	str	r3, [sp, #0]
 800a742:	f7ff fd87 	bl	800a254 <__lo0bits>
 800a746:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a74a:	b1e8      	cbz	r0, 800a788 <__d2b+0x80>
 800a74c:	f1c0 0320 	rsb	r3, r0, #32
 800a750:	fa02 f303 	lsl.w	r3, r2, r3
 800a754:	430b      	orrs	r3, r1
 800a756:	40c2      	lsrs	r2, r0
 800a758:	6163      	str	r3, [r4, #20]
 800a75a:	9201      	str	r2, [sp, #4]
 800a75c:	9b01      	ldr	r3, [sp, #4]
 800a75e:	61a3      	str	r3, [r4, #24]
 800a760:	2b00      	cmp	r3, #0
 800a762:	bf14      	ite	ne
 800a764:	2202      	movne	r2, #2
 800a766:	2201      	moveq	r2, #1
 800a768:	6122      	str	r2, [r4, #16]
 800a76a:	b1bd      	cbz	r5, 800a79c <__d2b+0x94>
 800a76c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a770:	4405      	add	r5, r0
 800a772:	603d      	str	r5, [r7, #0]
 800a774:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a778:	6030      	str	r0, [r6, #0]
 800a77a:	4620      	mov	r0, r4
 800a77c:	b003      	add	sp, #12
 800a77e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a786:	e7d6      	b.n	800a736 <__d2b+0x2e>
 800a788:	6161      	str	r1, [r4, #20]
 800a78a:	e7e7      	b.n	800a75c <__d2b+0x54>
 800a78c:	a801      	add	r0, sp, #4
 800a78e:	f7ff fd61 	bl	800a254 <__lo0bits>
 800a792:	9b01      	ldr	r3, [sp, #4]
 800a794:	6163      	str	r3, [r4, #20]
 800a796:	3020      	adds	r0, #32
 800a798:	2201      	movs	r2, #1
 800a79a:	e7e5      	b.n	800a768 <__d2b+0x60>
 800a79c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a7a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a7a4:	6038      	str	r0, [r7, #0]
 800a7a6:	6918      	ldr	r0, [r3, #16]
 800a7a8:	f7ff fd34 	bl	800a214 <__hi0bits>
 800a7ac:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a7b0:	e7e2      	b.n	800a778 <__d2b+0x70>
 800a7b2:	bf00      	nop
 800a7b4:	0800b7f9 	.word	0x0800b7f9
 800a7b8:	0800b80a 	.word	0x0800b80a

0800a7bc <__ssputs_r>:
 800a7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7c0:	688e      	ldr	r6, [r1, #8]
 800a7c2:	461f      	mov	r7, r3
 800a7c4:	42be      	cmp	r6, r7
 800a7c6:	680b      	ldr	r3, [r1, #0]
 800a7c8:	4682      	mov	sl, r0
 800a7ca:	460c      	mov	r4, r1
 800a7cc:	4690      	mov	r8, r2
 800a7ce:	d82c      	bhi.n	800a82a <__ssputs_r+0x6e>
 800a7d0:	898a      	ldrh	r2, [r1, #12]
 800a7d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a7d6:	d026      	beq.n	800a826 <__ssputs_r+0x6a>
 800a7d8:	6965      	ldr	r5, [r4, #20]
 800a7da:	6909      	ldr	r1, [r1, #16]
 800a7dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a7e0:	eba3 0901 	sub.w	r9, r3, r1
 800a7e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a7e8:	1c7b      	adds	r3, r7, #1
 800a7ea:	444b      	add	r3, r9
 800a7ec:	106d      	asrs	r5, r5, #1
 800a7ee:	429d      	cmp	r5, r3
 800a7f0:	bf38      	it	cc
 800a7f2:	461d      	movcc	r5, r3
 800a7f4:	0553      	lsls	r3, r2, #21
 800a7f6:	d527      	bpl.n	800a848 <__ssputs_r+0x8c>
 800a7f8:	4629      	mov	r1, r5
 800a7fa:	f7ff fbd7 	bl	8009fac <_malloc_r>
 800a7fe:	4606      	mov	r6, r0
 800a800:	b360      	cbz	r0, 800a85c <__ssputs_r+0xa0>
 800a802:	6921      	ldr	r1, [r4, #16]
 800a804:	464a      	mov	r2, r9
 800a806:	f000 fb23 	bl	800ae50 <memcpy>
 800a80a:	89a3      	ldrh	r3, [r4, #12]
 800a80c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a814:	81a3      	strh	r3, [r4, #12]
 800a816:	6126      	str	r6, [r4, #16]
 800a818:	6165      	str	r5, [r4, #20]
 800a81a:	444e      	add	r6, r9
 800a81c:	eba5 0509 	sub.w	r5, r5, r9
 800a820:	6026      	str	r6, [r4, #0]
 800a822:	60a5      	str	r5, [r4, #8]
 800a824:	463e      	mov	r6, r7
 800a826:	42be      	cmp	r6, r7
 800a828:	d900      	bls.n	800a82c <__ssputs_r+0x70>
 800a82a:	463e      	mov	r6, r7
 800a82c:	6820      	ldr	r0, [r4, #0]
 800a82e:	4632      	mov	r2, r6
 800a830:	4641      	mov	r1, r8
 800a832:	f000 fac1 	bl	800adb8 <memmove>
 800a836:	68a3      	ldr	r3, [r4, #8]
 800a838:	1b9b      	subs	r3, r3, r6
 800a83a:	60a3      	str	r3, [r4, #8]
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	4433      	add	r3, r6
 800a840:	6023      	str	r3, [r4, #0]
 800a842:	2000      	movs	r0, #0
 800a844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a848:	462a      	mov	r2, r5
 800a84a:	f000 fb55 	bl	800aef8 <_realloc_r>
 800a84e:	4606      	mov	r6, r0
 800a850:	2800      	cmp	r0, #0
 800a852:	d1e0      	bne.n	800a816 <__ssputs_r+0x5a>
 800a854:	6921      	ldr	r1, [r4, #16]
 800a856:	4650      	mov	r0, sl
 800a858:	f7ff fb34 	bl	8009ec4 <_free_r>
 800a85c:	230c      	movs	r3, #12
 800a85e:	f8ca 3000 	str.w	r3, [sl]
 800a862:	89a3      	ldrh	r3, [r4, #12]
 800a864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a868:	81a3      	strh	r3, [r4, #12]
 800a86a:	f04f 30ff 	mov.w	r0, #4294967295
 800a86e:	e7e9      	b.n	800a844 <__ssputs_r+0x88>

0800a870 <_svfiprintf_r>:
 800a870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a874:	4698      	mov	r8, r3
 800a876:	898b      	ldrh	r3, [r1, #12]
 800a878:	061b      	lsls	r3, r3, #24
 800a87a:	b09d      	sub	sp, #116	; 0x74
 800a87c:	4607      	mov	r7, r0
 800a87e:	460d      	mov	r5, r1
 800a880:	4614      	mov	r4, r2
 800a882:	d50e      	bpl.n	800a8a2 <_svfiprintf_r+0x32>
 800a884:	690b      	ldr	r3, [r1, #16]
 800a886:	b963      	cbnz	r3, 800a8a2 <_svfiprintf_r+0x32>
 800a888:	2140      	movs	r1, #64	; 0x40
 800a88a:	f7ff fb8f 	bl	8009fac <_malloc_r>
 800a88e:	6028      	str	r0, [r5, #0]
 800a890:	6128      	str	r0, [r5, #16]
 800a892:	b920      	cbnz	r0, 800a89e <_svfiprintf_r+0x2e>
 800a894:	230c      	movs	r3, #12
 800a896:	603b      	str	r3, [r7, #0]
 800a898:	f04f 30ff 	mov.w	r0, #4294967295
 800a89c:	e0d0      	b.n	800aa40 <_svfiprintf_r+0x1d0>
 800a89e:	2340      	movs	r3, #64	; 0x40
 800a8a0:	616b      	str	r3, [r5, #20]
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	9309      	str	r3, [sp, #36]	; 0x24
 800a8a6:	2320      	movs	r3, #32
 800a8a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8b0:	2330      	movs	r3, #48	; 0x30
 800a8b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800aa58 <_svfiprintf_r+0x1e8>
 800a8b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8ba:	f04f 0901 	mov.w	r9, #1
 800a8be:	4623      	mov	r3, r4
 800a8c0:	469a      	mov	sl, r3
 800a8c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8c6:	b10a      	cbz	r2, 800a8cc <_svfiprintf_r+0x5c>
 800a8c8:	2a25      	cmp	r2, #37	; 0x25
 800a8ca:	d1f9      	bne.n	800a8c0 <_svfiprintf_r+0x50>
 800a8cc:	ebba 0b04 	subs.w	fp, sl, r4
 800a8d0:	d00b      	beq.n	800a8ea <_svfiprintf_r+0x7a>
 800a8d2:	465b      	mov	r3, fp
 800a8d4:	4622      	mov	r2, r4
 800a8d6:	4629      	mov	r1, r5
 800a8d8:	4638      	mov	r0, r7
 800a8da:	f7ff ff6f 	bl	800a7bc <__ssputs_r>
 800a8de:	3001      	adds	r0, #1
 800a8e0:	f000 80a9 	beq.w	800aa36 <_svfiprintf_r+0x1c6>
 800a8e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8e6:	445a      	add	r2, fp
 800a8e8:	9209      	str	r2, [sp, #36]	; 0x24
 800a8ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f000 80a1 	beq.w	800aa36 <_svfiprintf_r+0x1c6>
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a8fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8fe:	f10a 0a01 	add.w	sl, sl, #1
 800a902:	9304      	str	r3, [sp, #16]
 800a904:	9307      	str	r3, [sp, #28]
 800a906:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a90a:	931a      	str	r3, [sp, #104]	; 0x68
 800a90c:	4654      	mov	r4, sl
 800a90e:	2205      	movs	r2, #5
 800a910:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a914:	4850      	ldr	r0, [pc, #320]	; (800aa58 <_svfiprintf_r+0x1e8>)
 800a916:	f7f5 fc6b 	bl	80001f0 <memchr>
 800a91a:	9a04      	ldr	r2, [sp, #16]
 800a91c:	b9d8      	cbnz	r0, 800a956 <_svfiprintf_r+0xe6>
 800a91e:	06d0      	lsls	r0, r2, #27
 800a920:	bf44      	itt	mi
 800a922:	2320      	movmi	r3, #32
 800a924:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a928:	0711      	lsls	r1, r2, #28
 800a92a:	bf44      	itt	mi
 800a92c:	232b      	movmi	r3, #43	; 0x2b
 800a92e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a932:	f89a 3000 	ldrb.w	r3, [sl]
 800a936:	2b2a      	cmp	r3, #42	; 0x2a
 800a938:	d015      	beq.n	800a966 <_svfiprintf_r+0xf6>
 800a93a:	9a07      	ldr	r2, [sp, #28]
 800a93c:	4654      	mov	r4, sl
 800a93e:	2000      	movs	r0, #0
 800a940:	f04f 0c0a 	mov.w	ip, #10
 800a944:	4621      	mov	r1, r4
 800a946:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a94a:	3b30      	subs	r3, #48	; 0x30
 800a94c:	2b09      	cmp	r3, #9
 800a94e:	d94d      	bls.n	800a9ec <_svfiprintf_r+0x17c>
 800a950:	b1b0      	cbz	r0, 800a980 <_svfiprintf_r+0x110>
 800a952:	9207      	str	r2, [sp, #28]
 800a954:	e014      	b.n	800a980 <_svfiprintf_r+0x110>
 800a956:	eba0 0308 	sub.w	r3, r0, r8
 800a95a:	fa09 f303 	lsl.w	r3, r9, r3
 800a95e:	4313      	orrs	r3, r2
 800a960:	9304      	str	r3, [sp, #16]
 800a962:	46a2      	mov	sl, r4
 800a964:	e7d2      	b.n	800a90c <_svfiprintf_r+0x9c>
 800a966:	9b03      	ldr	r3, [sp, #12]
 800a968:	1d19      	adds	r1, r3, #4
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	9103      	str	r1, [sp, #12]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	bfbb      	ittet	lt
 800a972:	425b      	neglt	r3, r3
 800a974:	f042 0202 	orrlt.w	r2, r2, #2
 800a978:	9307      	strge	r3, [sp, #28]
 800a97a:	9307      	strlt	r3, [sp, #28]
 800a97c:	bfb8      	it	lt
 800a97e:	9204      	strlt	r2, [sp, #16]
 800a980:	7823      	ldrb	r3, [r4, #0]
 800a982:	2b2e      	cmp	r3, #46	; 0x2e
 800a984:	d10c      	bne.n	800a9a0 <_svfiprintf_r+0x130>
 800a986:	7863      	ldrb	r3, [r4, #1]
 800a988:	2b2a      	cmp	r3, #42	; 0x2a
 800a98a:	d134      	bne.n	800a9f6 <_svfiprintf_r+0x186>
 800a98c:	9b03      	ldr	r3, [sp, #12]
 800a98e:	1d1a      	adds	r2, r3, #4
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	9203      	str	r2, [sp, #12]
 800a994:	2b00      	cmp	r3, #0
 800a996:	bfb8      	it	lt
 800a998:	f04f 33ff 	movlt.w	r3, #4294967295
 800a99c:	3402      	adds	r4, #2
 800a99e:	9305      	str	r3, [sp, #20]
 800a9a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800aa68 <_svfiprintf_r+0x1f8>
 800a9a4:	7821      	ldrb	r1, [r4, #0]
 800a9a6:	2203      	movs	r2, #3
 800a9a8:	4650      	mov	r0, sl
 800a9aa:	f7f5 fc21 	bl	80001f0 <memchr>
 800a9ae:	b138      	cbz	r0, 800a9c0 <_svfiprintf_r+0x150>
 800a9b0:	9b04      	ldr	r3, [sp, #16]
 800a9b2:	eba0 000a 	sub.w	r0, r0, sl
 800a9b6:	2240      	movs	r2, #64	; 0x40
 800a9b8:	4082      	lsls	r2, r0
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	3401      	adds	r4, #1
 800a9be:	9304      	str	r3, [sp, #16]
 800a9c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9c4:	4825      	ldr	r0, [pc, #148]	; (800aa5c <_svfiprintf_r+0x1ec>)
 800a9c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9ca:	2206      	movs	r2, #6
 800a9cc:	f7f5 fc10 	bl	80001f0 <memchr>
 800a9d0:	2800      	cmp	r0, #0
 800a9d2:	d038      	beq.n	800aa46 <_svfiprintf_r+0x1d6>
 800a9d4:	4b22      	ldr	r3, [pc, #136]	; (800aa60 <_svfiprintf_r+0x1f0>)
 800a9d6:	bb1b      	cbnz	r3, 800aa20 <_svfiprintf_r+0x1b0>
 800a9d8:	9b03      	ldr	r3, [sp, #12]
 800a9da:	3307      	adds	r3, #7
 800a9dc:	f023 0307 	bic.w	r3, r3, #7
 800a9e0:	3308      	adds	r3, #8
 800a9e2:	9303      	str	r3, [sp, #12]
 800a9e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9e6:	4433      	add	r3, r6
 800a9e8:	9309      	str	r3, [sp, #36]	; 0x24
 800a9ea:	e768      	b.n	800a8be <_svfiprintf_r+0x4e>
 800a9ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9f0:	460c      	mov	r4, r1
 800a9f2:	2001      	movs	r0, #1
 800a9f4:	e7a6      	b.n	800a944 <_svfiprintf_r+0xd4>
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	3401      	adds	r4, #1
 800a9fa:	9305      	str	r3, [sp, #20]
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	f04f 0c0a 	mov.w	ip, #10
 800aa02:	4620      	mov	r0, r4
 800aa04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa08:	3a30      	subs	r2, #48	; 0x30
 800aa0a:	2a09      	cmp	r2, #9
 800aa0c:	d903      	bls.n	800aa16 <_svfiprintf_r+0x1a6>
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d0c6      	beq.n	800a9a0 <_svfiprintf_r+0x130>
 800aa12:	9105      	str	r1, [sp, #20]
 800aa14:	e7c4      	b.n	800a9a0 <_svfiprintf_r+0x130>
 800aa16:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e7f0      	b.n	800aa02 <_svfiprintf_r+0x192>
 800aa20:	ab03      	add	r3, sp, #12
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	462a      	mov	r2, r5
 800aa26:	4b0f      	ldr	r3, [pc, #60]	; (800aa64 <_svfiprintf_r+0x1f4>)
 800aa28:	a904      	add	r1, sp, #16
 800aa2a:	4638      	mov	r0, r7
 800aa2c:	f7fd fbe0 	bl	80081f0 <_printf_float>
 800aa30:	1c42      	adds	r2, r0, #1
 800aa32:	4606      	mov	r6, r0
 800aa34:	d1d6      	bne.n	800a9e4 <_svfiprintf_r+0x174>
 800aa36:	89ab      	ldrh	r3, [r5, #12]
 800aa38:	065b      	lsls	r3, r3, #25
 800aa3a:	f53f af2d 	bmi.w	800a898 <_svfiprintf_r+0x28>
 800aa3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa40:	b01d      	add	sp, #116	; 0x74
 800aa42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa46:	ab03      	add	r3, sp, #12
 800aa48:	9300      	str	r3, [sp, #0]
 800aa4a:	462a      	mov	r2, r5
 800aa4c:	4b05      	ldr	r3, [pc, #20]	; (800aa64 <_svfiprintf_r+0x1f4>)
 800aa4e:	a904      	add	r1, sp, #16
 800aa50:	4638      	mov	r0, r7
 800aa52:	f7fd fe71 	bl	8008738 <_printf_i>
 800aa56:	e7eb      	b.n	800aa30 <_svfiprintf_r+0x1c0>
 800aa58:	0800b964 	.word	0x0800b964
 800aa5c:	0800b96e 	.word	0x0800b96e
 800aa60:	080081f1 	.word	0x080081f1
 800aa64:	0800a7bd 	.word	0x0800a7bd
 800aa68:	0800b96a 	.word	0x0800b96a

0800aa6c <__sfputc_r>:
 800aa6c:	6893      	ldr	r3, [r2, #8]
 800aa6e:	3b01      	subs	r3, #1
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	b410      	push	{r4}
 800aa74:	6093      	str	r3, [r2, #8]
 800aa76:	da08      	bge.n	800aa8a <__sfputc_r+0x1e>
 800aa78:	6994      	ldr	r4, [r2, #24]
 800aa7a:	42a3      	cmp	r3, r4
 800aa7c:	db01      	blt.n	800aa82 <__sfputc_r+0x16>
 800aa7e:	290a      	cmp	r1, #10
 800aa80:	d103      	bne.n	800aa8a <__sfputc_r+0x1e>
 800aa82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa86:	f7fe ba7c 	b.w	8008f82 <__swbuf_r>
 800aa8a:	6813      	ldr	r3, [r2, #0]
 800aa8c:	1c58      	adds	r0, r3, #1
 800aa8e:	6010      	str	r0, [r2, #0]
 800aa90:	7019      	strb	r1, [r3, #0]
 800aa92:	4608      	mov	r0, r1
 800aa94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa98:	4770      	bx	lr

0800aa9a <__sfputs_r>:
 800aa9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa9c:	4606      	mov	r6, r0
 800aa9e:	460f      	mov	r7, r1
 800aaa0:	4614      	mov	r4, r2
 800aaa2:	18d5      	adds	r5, r2, r3
 800aaa4:	42ac      	cmp	r4, r5
 800aaa6:	d101      	bne.n	800aaac <__sfputs_r+0x12>
 800aaa8:	2000      	movs	r0, #0
 800aaaa:	e007      	b.n	800aabc <__sfputs_r+0x22>
 800aaac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aab0:	463a      	mov	r2, r7
 800aab2:	4630      	mov	r0, r6
 800aab4:	f7ff ffda 	bl	800aa6c <__sfputc_r>
 800aab8:	1c43      	adds	r3, r0, #1
 800aaba:	d1f3      	bne.n	800aaa4 <__sfputs_r+0xa>
 800aabc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aac0 <_vfiprintf_r>:
 800aac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aac4:	460d      	mov	r5, r1
 800aac6:	b09d      	sub	sp, #116	; 0x74
 800aac8:	4614      	mov	r4, r2
 800aaca:	4698      	mov	r8, r3
 800aacc:	4606      	mov	r6, r0
 800aace:	b118      	cbz	r0, 800aad8 <_vfiprintf_r+0x18>
 800aad0:	6a03      	ldr	r3, [r0, #32]
 800aad2:	b90b      	cbnz	r3, 800aad8 <_vfiprintf_r+0x18>
 800aad4:	f7fe f8a0 	bl	8008c18 <__sinit>
 800aad8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aada:	07d9      	lsls	r1, r3, #31
 800aadc:	d405      	bmi.n	800aaea <_vfiprintf_r+0x2a>
 800aade:	89ab      	ldrh	r3, [r5, #12]
 800aae0:	059a      	lsls	r2, r3, #22
 800aae2:	d402      	bmi.n	800aaea <_vfiprintf_r+0x2a>
 800aae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aae6:	f7fe fb70 	bl	80091ca <__retarget_lock_acquire_recursive>
 800aaea:	89ab      	ldrh	r3, [r5, #12]
 800aaec:	071b      	lsls	r3, r3, #28
 800aaee:	d501      	bpl.n	800aaf4 <_vfiprintf_r+0x34>
 800aaf0:	692b      	ldr	r3, [r5, #16]
 800aaf2:	b99b      	cbnz	r3, 800ab1c <_vfiprintf_r+0x5c>
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7fe fa80 	bl	8008ffc <__swsetup_r>
 800aafc:	b170      	cbz	r0, 800ab1c <_vfiprintf_r+0x5c>
 800aafe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab00:	07dc      	lsls	r4, r3, #31
 800ab02:	d504      	bpl.n	800ab0e <_vfiprintf_r+0x4e>
 800ab04:	f04f 30ff 	mov.w	r0, #4294967295
 800ab08:	b01d      	add	sp, #116	; 0x74
 800ab0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab0e:	89ab      	ldrh	r3, [r5, #12]
 800ab10:	0598      	lsls	r0, r3, #22
 800ab12:	d4f7      	bmi.n	800ab04 <_vfiprintf_r+0x44>
 800ab14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab16:	f7fe fb59 	bl	80091cc <__retarget_lock_release_recursive>
 800ab1a:	e7f3      	b.n	800ab04 <_vfiprintf_r+0x44>
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	9309      	str	r3, [sp, #36]	; 0x24
 800ab20:	2320      	movs	r3, #32
 800ab22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab26:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab2a:	2330      	movs	r3, #48	; 0x30
 800ab2c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ace0 <_vfiprintf_r+0x220>
 800ab30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab34:	f04f 0901 	mov.w	r9, #1
 800ab38:	4623      	mov	r3, r4
 800ab3a:	469a      	mov	sl, r3
 800ab3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab40:	b10a      	cbz	r2, 800ab46 <_vfiprintf_r+0x86>
 800ab42:	2a25      	cmp	r2, #37	; 0x25
 800ab44:	d1f9      	bne.n	800ab3a <_vfiprintf_r+0x7a>
 800ab46:	ebba 0b04 	subs.w	fp, sl, r4
 800ab4a:	d00b      	beq.n	800ab64 <_vfiprintf_r+0xa4>
 800ab4c:	465b      	mov	r3, fp
 800ab4e:	4622      	mov	r2, r4
 800ab50:	4629      	mov	r1, r5
 800ab52:	4630      	mov	r0, r6
 800ab54:	f7ff ffa1 	bl	800aa9a <__sfputs_r>
 800ab58:	3001      	adds	r0, #1
 800ab5a:	f000 80a9 	beq.w	800acb0 <_vfiprintf_r+0x1f0>
 800ab5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab60:	445a      	add	r2, fp
 800ab62:	9209      	str	r2, [sp, #36]	; 0x24
 800ab64:	f89a 3000 	ldrb.w	r3, [sl]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f000 80a1 	beq.w	800acb0 <_vfiprintf_r+0x1f0>
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f04f 32ff 	mov.w	r2, #4294967295
 800ab74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab78:	f10a 0a01 	add.w	sl, sl, #1
 800ab7c:	9304      	str	r3, [sp, #16]
 800ab7e:	9307      	str	r3, [sp, #28]
 800ab80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab84:	931a      	str	r3, [sp, #104]	; 0x68
 800ab86:	4654      	mov	r4, sl
 800ab88:	2205      	movs	r2, #5
 800ab8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab8e:	4854      	ldr	r0, [pc, #336]	; (800ace0 <_vfiprintf_r+0x220>)
 800ab90:	f7f5 fb2e 	bl	80001f0 <memchr>
 800ab94:	9a04      	ldr	r2, [sp, #16]
 800ab96:	b9d8      	cbnz	r0, 800abd0 <_vfiprintf_r+0x110>
 800ab98:	06d1      	lsls	r1, r2, #27
 800ab9a:	bf44      	itt	mi
 800ab9c:	2320      	movmi	r3, #32
 800ab9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aba2:	0713      	lsls	r3, r2, #28
 800aba4:	bf44      	itt	mi
 800aba6:	232b      	movmi	r3, #43	; 0x2b
 800aba8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abac:	f89a 3000 	ldrb.w	r3, [sl]
 800abb0:	2b2a      	cmp	r3, #42	; 0x2a
 800abb2:	d015      	beq.n	800abe0 <_vfiprintf_r+0x120>
 800abb4:	9a07      	ldr	r2, [sp, #28]
 800abb6:	4654      	mov	r4, sl
 800abb8:	2000      	movs	r0, #0
 800abba:	f04f 0c0a 	mov.w	ip, #10
 800abbe:	4621      	mov	r1, r4
 800abc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abc4:	3b30      	subs	r3, #48	; 0x30
 800abc6:	2b09      	cmp	r3, #9
 800abc8:	d94d      	bls.n	800ac66 <_vfiprintf_r+0x1a6>
 800abca:	b1b0      	cbz	r0, 800abfa <_vfiprintf_r+0x13a>
 800abcc:	9207      	str	r2, [sp, #28]
 800abce:	e014      	b.n	800abfa <_vfiprintf_r+0x13a>
 800abd0:	eba0 0308 	sub.w	r3, r0, r8
 800abd4:	fa09 f303 	lsl.w	r3, r9, r3
 800abd8:	4313      	orrs	r3, r2
 800abda:	9304      	str	r3, [sp, #16]
 800abdc:	46a2      	mov	sl, r4
 800abde:	e7d2      	b.n	800ab86 <_vfiprintf_r+0xc6>
 800abe0:	9b03      	ldr	r3, [sp, #12]
 800abe2:	1d19      	adds	r1, r3, #4
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	9103      	str	r1, [sp, #12]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	bfbb      	ittet	lt
 800abec:	425b      	neglt	r3, r3
 800abee:	f042 0202 	orrlt.w	r2, r2, #2
 800abf2:	9307      	strge	r3, [sp, #28]
 800abf4:	9307      	strlt	r3, [sp, #28]
 800abf6:	bfb8      	it	lt
 800abf8:	9204      	strlt	r2, [sp, #16]
 800abfa:	7823      	ldrb	r3, [r4, #0]
 800abfc:	2b2e      	cmp	r3, #46	; 0x2e
 800abfe:	d10c      	bne.n	800ac1a <_vfiprintf_r+0x15a>
 800ac00:	7863      	ldrb	r3, [r4, #1]
 800ac02:	2b2a      	cmp	r3, #42	; 0x2a
 800ac04:	d134      	bne.n	800ac70 <_vfiprintf_r+0x1b0>
 800ac06:	9b03      	ldr	r3, [sp, #12]
 800ac08:	1d1a      	adds	r2, r3, #4
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	9203      	str	r2, [sp, #12]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	bfb8      	it	lt
 800ac12:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac16:	3402      	adds	r4, #2
 800ac18:	9305      	str	r3, [sp, #20]
 800ac1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800acf0 <_vfiprintf_r+0x230>
 800ac1e:	7821      	ldrb	r1, [r4, #0]
 800ac20:	2203      	movs	r2, #3
 800ac22:	4650      	mov	r0, sl
 800ac24:	f7f5 fae4 	bl	80001f0 <memchr>
 800ac28:	b138      	cbz	r0, 800ac3a <_vfiprintf_r+0x17a>
 800ac2a:	9b04      	ldr	r3, [sp, #16]
 800ac2c:	eba0 000a 	sub.w	r0, r0, sl
 800ac30:	2240      	movs	r2, #64	; 0x40
 800ac32:	4082      	lsls	r2, r0
 800ac34:	4313      	orrs	r3, r2
 800ac36:	3401      	adds	r4, #1
 800ac38:	9304      	str	r3, [sp, #16]
 800ac3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac3e:	4829      	ldr	r0, [pc, #164]	; (800ace4 <_vfiprintf_r+0x224>)
 800ac40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac44:	2206      	movs	r2, #6
 800ac46:	f7f5 fad3 	bl	80001f0 <memchr>
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d03f      	beq.n	800acce <_vfiprintf_r+0x20e>
 800ac4e:	4b26      	ldr	r3, [pc, #152]	; (800ace8 <_vfiprintf_r+0x228>)
 800ac50:	bb1b      	cbnz	r3, 800ac9a <_vfiprintf_r+0x1da>
 800ac52:	9b03      	ldr	r3, [sp, #12]
 800ac54:	3307      	adds	r3, #7
 800ac56:	f023 0307 	bic.w	r3, r3, #7
 800ac5a:	3308      	adds	r3, #8
 800ac5c:	9303      	str	r3, [sp, #12]
 800ac5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac60:	443b      	add	r3, r7
 800ac62:	9309      	str	r3, [sp, #36]	; 0x24
 800ac64:	e768      	b.n	800ab38 <_vfiprintf_r+0x78>
 800ac66:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac6a:	460c      	mov	r4, r1
 800ac6c:	2001      	movs	r0, #1
 800ac6e:	e7a6      	b.n	800abbe <_vfiprintf_r+0xfe>
 800ac70:	2300      	movs	r3, #0
 800ac72:	3401      	adds	r4, #1
 800ac74:	9305      	str	r3, [sp, #20]
 800ac76:	4619      	mov	r1, r3
 800ac78:	f04f 0c0a 	mov.w	ip, #10
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac82:	3a30      	subs	r2, #48	; 0x30
 800ac84:	2a09      	cmp	r2, #9
 800ac86:	d903      	bls.n	800ac90 <_vfiprintf_r+0x1d0>
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d0c6      	beq.n	800ac1a <_vfiprintf_r+0x15a>
 800ac8c:	9105      	str	r1, [sp, #20]
 800ac8e:	e7c4      	b.n	800ac1a <_vfiprintf_r+0x15a>
 800ac90:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac94:	4604      	mov	r4, r0
 800ac96:	2301      	movs	r3, #1
 800ac98:	e7f0      	b.n	800ac7c <_vfiprintf_r+0x1bc>
 800ac9a:	ab03      	add	r3, sp, #12
 800ac9c:	9300      	str	r3, [sp, #0]
 800ac9e:	462a      	mov	r2, r5
 800aca0:	4b12      	ldr	r3, [pc, #72]	; (800acec <_vfiprintf_r+0x22c>)
 800aca2:	a904      	add	r1, sp, #16
 800aca4:	4630      	mov	r0, r6
 800aca6:	f7fd faa3 	bl	80081f0 <_printf_float>
 800acaa:	4607      	mov	r7, r0
 800acac:	1c78      	adds	r0, r7, #1
 800acae:	d1d6      	bne.n	800ac5e <_vfiprintf_r+0x19e>
 800acb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800acb2:	07d9      	lsls	r1, r3, #31
 800acb4:	d405      	bmi.n	800acc2 <_vfiprintf_r+0x202>
 800acb6:	89ab      	ldrh	r3, [r5, #12]
 800acb8:	059a      	lsls	r2, r3, #22
 800acba:	d402      	bmi.n	800acc2 <_vfiprintf_r+0x202>
 800acbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800acbe:	f7fe fa85 	bl	80091cc <__retarget_lock_release_recursive>
 800acc2:	89ab      	ldrh	r3, [r5, #12]
 800acc4:	065b      	lsls	r3, r3, #25
 800acc6:	f53f af1d 	bmi.w	800ab04 <_vfiprintf_r+0x44>
 800acca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800accc:	e71c      	b.n	800ab08 <_vfiprintf_r+0x48>
 800acce:	ab03      	add	r3, sp, #12
 800acd0:	9300      	str	r3, [sp, #0]
 800acd2:	462a      	mov	r2, r5
 800acd4:	4b05      	ldr	r3, [pc, #20]	; (800acec <_vfiprintf_r+0x22c>)
 800acd6:	a904      	add	r1, sp, #16
 800acd8:	4630      	mov	r0, r6
 800acda:	f7fd fd2d 	bl	8008738 <_printf_i>
 800acde:	e7e4      	b.n	800acaa <_vfiprintf_r+0x1ea>
 800ace0:	0800b964 	.word	0x0800b964
 800ace4:	0800b96e 	.word	0x0800b96e
 800ace8:	080081f1 	.word	0x080081f1
 800acec:	0800aa9b 	.word	0x0800aa9b
 800acf0:	0800b96a 	.word	0x0800b96a

0800acf4 <__swhatbuf_r>:
 800acf4:	b570      	push	{r4, r5, r6, lr}
 800acf6:	460c      	mov	r4, r1
 800acf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acfc:	2900      	cmp	r1, #0
 800acfe:	b096      	sub	sp, #88	; 0x58
 800ad00:	4615      	mov	r5, r2
 800ad02:	461e      	mov	r6, r3
 800ad04:	da0d      	bge.n	800ad22 <__swhatbuf_r+0x2e>
 800ad06:	89a3      	ldrh	r3, [r4, #12]
 800ad08:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ad0c:	f04f 0100 	mov.w	r1, #0
 800ad10:	bf0c      	ite	eq
 800ad12:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ad16:	2340      	movne	r3, #64	; 0x40
 800ad18:	2000      	movs	r0, #0
 800ad1a:	6031      	str	r1, [r6, #0]
 800ad1c:	602b      	str	r3, [r5, #0]
 800ad1e:	b016      	add	sp, #88	; 0x58
 800ad20:	bd70      	pop	{r4, r5, r6, pc}
 800ad22:	466a      	mov	r2, sp
 800ad24:	f000 f862 	bl	800adec <_fstat_r>
 800ad28:	2800      	cmp	r0, #0
 800ad2a:	dbec      	blt.n	800ad06 <__swhatbuf_r+0x12>
 800ad2c:	9901      	ldr	r1, [sp, #4]
 800ad2e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ad32:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ad36:	4259      	negs	r1, r3
 800ad38:	4159      	adcs	r1, r3
 800ad3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad3e:	e7eb      	b.n	800ad18 <__swhatbuf_r+0x24>

0800ad40 <__smakebuf_r>:
 800ad40:	898b      	ldrh	r3, [r1, #12]
 800ad42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad44:	079d      	lsls	r5, r3, #30
 800ad46:	4606      	mov	r6, r0
 800ad48:	460c      	mov	r4, r1
 800ad4a:	d507      	bpl.n	800ad5c <__smakebuf_r+0x1c>
 800ad4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	6123      	str	r3, [r4, #16]
 800ad54:	2301      	movs	r3, #1
 800ad56:	6163      	str	r3, [r4, #20]
 800ad58:	b002      	add	sp, #8
 800ad5a:	bd70      	pop	{r4, r5, r6, pc}
 800ad5c:	ab01      	add	r3, sp, #4
 800ad5e:	466a      	mov	r2, sp
 800ad60:	f7ff ffc8 	bl	800acf4 <__swhatbuf_r>
 800ad64:	9900      	ldr	r1, [sp, #0]
 800ad66:	4605      	mov	r5, r0
 800ad68:	4630      	mov	r0, r6
 800ad6a:	f7ff f91f 	bl	8009fac <_malloc_r>
 800ad6e:	b948      	cbnz	r0, 800ad84 <__smakebuf_r+0x44>
 800ad70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad74:	059a      	lsls	r2, r3, #22
 800ad76:	d4ef      	bmi.n	800ad58 <__smakebuf_r+0x18>
 800ad78:	f023 0303 	bic.w	r3, r3, #3
 800ad7c:	f043 0302 	orr.w	r3, r3, #2
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	e7e3      	b.n	800ad4c <__smakebuf_r+0xc>
 800ad84:	89a3      	ldrh	r3, [r4, #12]
 800ad86:	6020      	str	r0, [r4, #0]
 800ad88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad8c:	81a3      	strh	r3, [r4, #12]
 800ad8e:	9b00      	ldr	r3, [sp, #0]
 800ad90:	6163      	str	r3, [r4, #20]
 800ad92:	9b01      	ldr	r3, [sp, #4]
 800ad94:	6120      	str	r0, [r4, #16]
 800ad96:	b15b      	cbz	r3, 800adb0 <__smakebuf_r+0x70>
 800ad98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	f000 f837 	bl	800ae10 <_isatty_r>
 800ada2:	b128      	cbz	r0, 800adb0 <__smakebuf_r+0x70>
 800ada4:	89a3      	ldrh	r3, [r4, #12]
 800ada6:	f023 0303 	bic.w	r3, r3, #3
 800adaa:	f043 0301 	orr.w	r3, r3, #1
 800adae:	81a3      	strh	r3, [r4, #12]
 800adb0:	89a3      	ldrh	r3, [r4, #12]
 800adb2:	431d      	orrs	r5, r3
 800adb4:	81a5      	strh	r5, [r4, #12]
 800adb6:	e7cf      	b.n	800ad58 <__smakebuf_r+0x18>

0800adb8 <memmove>:
 800adb8:	4288      	cmp	r0, r1
 800adba:	b510      	push	{r4, lr}
 800adbc:	eb01 0402 	add.w	r4, r1, r2
 800adc0:	d902      	bls.n	800adc8 <memmove+0x10>
 800adc2:	4284      	cmp	r4, r0
 800adc4:	4623      	mov	r3, r4
 800adc6:	d807      	bhi.n	800add8 <memmove+0x20>
 800adc8:	1e43      	subs	r3, r0, #1
 800adca:	42a1      	cmp	r1, r4
 800adcc:	d008      	beq.n	800ade0 <memmove+0x28>
 800adce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800add2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800add6:	e7f8      	b.n	800adca <memmove+0x12>
 800add8:	4402      	add	r2, r0
 800adda:	4601      	mov	r1, r0
 800addc:	428a      	cmp	r2, r1
 800adde:	d100      	bne.n	800ade2 <memmove+0x2a>
 800ade0:	bd10      	pop	{r4, pc}
 800ade2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ade6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800adea:	e7f7      	b.n	800addc <memmove+0x24>

0800adec <_fstat_r>:
 800adec:	b538      	push	{r3, r4, r5, lr}
 800adee:	4d07      	ldr	r5, [pc, #28]	; (800ae0c <_fstat_r+0x20>)
 800adf0:	2300      	movs	r3, #0
 800adf2:	4604      	mov	r4, r0
 800adf4:	4608      	mov	r0, r1
 800adf6:	4611      	mov	r1, r2
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	f7f7 fa34 	bl	8002266 <_fstat>
 800adfe:	1c43      	adds	r3, r0, #1
 800ae00:	d102      	bne.n	800ae08 <_fstat_r+0x1c>
 800ae02:	682b      	ldr	r3, [r5, #0]
 800ae04:	b103      	cbz	r3, 800ae08 <_fstat_r+0x1c>
 800ae06:	6023      	str	r3, [r4, #0]
 800ae08:	bd38      	pop	{r3, r4, r5, pc}
 800ae0a:	bf00      	nop
 800ae0c:	20000d60 	.word	0x20000d60

0800ae10 <_isatty_r>:
 800ae10:	b538      	push	{r3, r4, r5, lr}
 800ae12:	4d06      	ldr	r5, [pc, #24]	; (800ae2c <_isatty_r+0x1c>)
 800ae14:	2300      	movs	r3, #0
 800ae16:	4604      	mov	r4, r0
 800ae18:	4608      	mov	r0, r1
 800ae1a:	602b      	str	r3, [r5, #0]
 800ae1c:	f7f7 fa33 	bl	8002286 <_isatty>
 800ae20:	1c43      	adds	r3, r0, #1
 800ae22:	d102      	bne.n	800ae2a <_isatty_r+0x1a>
 800ae24:	682b      	ldr	r3, [r5, #0]
 800ae26:	b103      	cbz	r3, 800ae2a <_isatty_r+0x1a>
 800ae28:	6023      	str	r3, [r4, #0]
 800ae2a:	bd38      	pop	{r3, r4, r5, pc}
 800ae2c:	20000d60 	.word	0x20000d60

0800ae30 <_sbrk_r>:
 800ae30:	b538      	push	{r3, r4, r5, lr}
 800ae32:	4d06      	ldr	r5, [pc, #24]	; (800ae4c <_sbrk_r+0x1c>)
 800ae34:	2300      	movs	r3, #0
 800ae36:	4604      	mov	r4, r0
 800ae38:	4608      	mov	r0, r1
 800ae3a:	602b      	str	r3, [r5, #0]
 800ae3c:	f7f7 fa3c 	bl	80022b8 <_sbrk>
 800ae40:	1c43      	adds	r3, r0, #1
 800ae42:	d102      	bne.n	800ae4a <_sbrk_r+0x1a>
 800ae44:	682b      	ldr	r3, [r5, #0]
 800ae46:	b103      	cbz	r3, 800ae4a <_sbrk_r+0x1a>
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
 800ae4c:	20000d60 	.word	0x20000d60

0800ae50 <memcpy>:
 800ae50:	440a      	add	r2, r1
 800ae52:	4291      	cmp	r1, r2
 800ae54:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae58:	d100      	bne.n	800ae5c <memcpy+0xc>
 800ae5a:	4770      	bx	lr
 800ae5c:	b510      	push	{r4, lr}
 800ae5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae62:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae66:	4291      	cmp	r1, r2
 800ae68:	d1f9      	bne.n	800ae5e <memcpy+0xe>
 800ae6a:	bd10      	pop	{r4, pc}

0800ae6c <__assert_func>:
 800ae6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae6e:	4614      	mov	r4, r2
 800ae70:	461a      	mov	r2, r3
 800ae72:	4b09      	ldr	r3, [pc, #36]	; (800ae98 <__assert_func+0x2c>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4605      	mov	r5, r0
 800ae78:	68d8      	ldr	r0, [r3, #12]
 800ae7a:	b14c      	cbz	r4, 800ae90 <__assert_func+0x24>
 800ae7c:	4b07      	ldr	r3, [pc, #28]	; (800ae9c <__assert_func+0x30>)
 800ae7e:	9100      	str	r1, [sp, #0]
 800ae80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae84:	4906      	ldr	r1, [pc, #24]	; (800aea0 <__assert_func+0x34>)
 800ae86:	462b      	mov	r3, r5
 800ae88:	f000 f872 	bl	800af70 <fiprintf>
 800ae8c:	f000 f882 	bl	800af94 <abort>
 800ae90:	4b04      	ldr	r3, [pc, #16]	; (800aea4 <__assert_func+0x38>)
 800ae92:	461c      	mov	r4, r3
 800ae94:	e7f3      	b.n	800ae7e <__assert_func+0x12>
 800ae96:	bf00      	nop
 800ae98:	200007c4 	.word	0x200007c4
 800ae9c:	0800b97f 	.word	0x0800b97f
 800aea0:	0800b98c 	.word	0x0800b98c
 800aea4:	0800b9ba 	.word	0x0800b9ba

0800aea8 <_calloc_r>:
 800aea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aeaa:	fba1 2402 	umull	r2, r4, r1, r2
 800aeae:	b94c      	cbnz	r4, 800aec4 <_calloc_r+0x1c>
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	9201      	str	r2, [sp, #4]
 800aeb4:	f7ff f87a 	bl	8009fac <_malloc_r>
 800aeb8:	9a01      	ldr	r2, [sp, #4]
 800aeba:	4605      	mov	r5, r0
 800aebc:	b930      	cbnz	r0, 800aecc <_calloc_r+0x24>
 800aebe:	4628      	mov	r0, r5
 800aec0:	b003      	add	sp, #12
 800aec2:	bd30      	pop	{r4, r5, pc}
 800aec4:	220c      	movs	r2, #12
 800aec6:	6002      	str	r2, [r0, #0]
 800aec8:	2500      	movs	r5, #0
 800aeca:	e7f8      	b.n	800aebe <_calloc_r+0x16>
 800aecc:	4621      	mov	r1, r4
 800aece:	f7fe f8ed 	bl	80090ac <memset>
 800aed2:	e7f4      	b.n	800aebe <_calloc_r+0x16>

0800aed4 <__ascii_mbtowc>:
 800aed4:	b082      	sub	sp, #8
 800aed6:	b901      	cbnz	r1, 800aeda <__ascii_mbtowc+0x6>
 800aed8:	a901      	add	r1, sp, #4
 800aeda:	b142      	cbz	r2, 800aeee <__ascii_mbtowc+0x1a>
 800aedc:	b14b      	cbz	r3, 800aef2 <__ascii_mbtowc+0x1e>
 800aede:	7813      	ldrb	r3, [r2, #0]
 800aee0:	600b      	str	r3, [r1, #0]
 800aee2:	7812      	ldrb	r2, [r2, #0]
 800aee4:	1e10      	subs	r0, r2, #0
 800aee6:	bf18      	it	ne
 800aee8:	2001      	movne	r0, #1
 800aeea:	b002      	add	sp, #8
 800aeec:	4770      	bx	lr
 800aeee:	4610      	mov	r0, r2
 800aef0:	e7fb      	b.n	800aeea <__ascii_mbtowc+0x16>
 800aef2:	f06f 0001 	mvn.w	r0, #1
 800aef6:	e7f8      	b.n	800aeea <__ascii_mbtowc+0x16>

0800aef8 <_realloc_r>:
 800aef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aefc:	4680      	mov	r8, r0
 800aefe:	4614      	mov	r4, r2
 800af00:	460e      	mov	r6, r1
 800af02:	b921      	cbnz	r1, 800af0e <_realloc_r+0x16>
 800af04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af08:	4611      	mov	r1, r2
 800af0a:	f7ff b84f 	b.w	8009fac <_malloc_r>
 800af0e:	b92a      	cbnz	r2, 800af1c <_realloc_r+0x24>
 800af10:	f7fe ffd8 	bl	8009ec4 <_free_r>
 800af14:	4625      	mov	r5, r4
 800af16:	4628      	mov	r0, r5
 800af18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af1c:	f000 f841 	bl	800afa2 <_malloc_usable_size_r>
 800af20:	4284      	cmp	r4, r0
 800af22:	4607      	mov	r7, r0
 800af24:	d802      	bhi.n	800af2c <_realloc_r+0x34>
 800af26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800af2a:	d812      	bhi.n	800af52 <_realloc_r+0x5a>
 800af2c:	4621      	mov	r1, r4
 800af2e:	4640      	mov	r0, r8
 800af30:	f7ff f83c 	bl	8009fac <_malloc_r>
 800af34:	4605      	mov	r5, r0
 800af36:	2800      	cmp	r0, #0
 800af38:	d0ed      	beq.n	800af16 <_realloc_r+0x1e>
 800af3a:	42bc      	cmp	r4, r7
 800af3c:	4622      	mov	r2, r4
 800af3e:	4631      	mov	r1, r6
 800af40:	bf28      	it	cs
 800af42:	463a      	movcs	r2, r7
 800af44:	f7ff ff84 	bl	800ae50 <memcpy>
 800af48:	4631      	mov	r1, r6
 800af4a:	4640      	mov	r0, r8
 800af4c:	f7fe ffba 	bl	8009ec4 <_free_r>
 800af50:	e7e1      	b.n	800af16 <_realloc_r+0x1e>
 800af52:	4635      	mov	r5, r6
 800af54:	e7df      	b.n	800af16 <_realloc_r+0x1e>

0800af56 <__ascii_wctomb>:
 800af56:	b149      	cbz	r1, 800af6c <__ascii_wctomb+0x16>
 800af58:	2aff      	cmp	r2, #255	; 0xff
 800af5a:	bf85      	ittet	hi
 800af5c:	238a      	movhi	r3, #138	; 0x8a
 800af5e:	6003      	strhi	r3, [r0, #0]
 800af60:	700a      	strbls	r2, [r1, #0]
 800af62:	f04f 30ff 	movhi.w	r0, #4294967295
 800af66:	bf98      	it	ls
 800af68:	2001      	movls	r0, #1
 800af6a:	4770      	bx	lr
 800af6c:	4608      	mov	r0, r1
 800af6e:	4770      	bx	lr

0800af70 <fiprintf>:
 800af70:	b40e      	push	{r1, r2, r3}
 800af72:	b503      	push	{r0, r1, lr}
 800af74:	4601      	mov	r1, r0
 800af76:	ab03      	add	r3, sp, #12
 800af78:	4805      	ldr	r0, [pc, #20]	; (800af90 <fiprintf+0x20>)
 800af7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af7e:	6800      	ldr	r0, [r0, #0]
 800af80:	9301      	str	r3, [sp, #4]
 800af82:	f7ff fd9d 	bl	800aac0 <_vfiprintf_r>
 800af86:	b002      	add	sp, #8
 800af88:	f85d eb04 	ldr.w	lr, [sp], #4
 800af8c:	b003      	add	sp, #12
 800af8e:	4770      	bx	lr
 800af90:	200007c4 	.word	0x200007c4

0800af94 <abort>:
 800af94:	b508      	push	{r3, lr}
 800af96:	2006      	movs	r0, #6
 800af98:	f000 f834 	bl	800b004 <raise>
 800af9c:	2001      	movs	r0, #1
 800af9e:	f7f7 f92f 	bl	8002200 <_exit>

0800afa2 <_malloc_usable_size_r>:
 800afa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afa6:	1f18      	subs	r0, r3, #4
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	bfbc      	itt	lt
 800afac:	580b      	ldrlt	r3, [r1, r0]
 800afae:	18c0      	addlt	r0, r0, r3
 800afb0:	4770      	bx	lr

0800afb2 <_raise_r>:
 800afb2:	291f      	cmp	r1, #31
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	4604      	mov	r4, r0
 800afb8:	460d      	mov	r5, r1
 800afba:	d904      	bls.n	800afc6 <_raise_r+0x14>
 800afbc:	2316      	movs	r3, #22
 800afbe:	6003      	str	r3, [r0, #0]
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295
 800afc4:	bd38      	pop	{r3, r4, r5, pc}
 800afc6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800afc8:	b112      	cbz	r2, 800afd0 <_raise_r+0x1e>
 800afca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800afce:	b94b      	cbnz	r3, 800afe4 <_raise_r+0x32>
 800afd0:	4620      	mov	r0, r4
 800afd2:	f000 f831 	bl	800b038 <_getpid_r>
 800afd6:	462a      	mov	r2, r5
 800afd8:	4601      	mov	r1, r0
 800afda:	4620      	mov	r0, r4
 800afdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afe0:	f000 b818 	b.w	800b014 <_kill_r>
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d00a      	beq.n	800affe <_raise_r+0x4c>
 800afe8:	1c59      	adds	r1, r3, #1
 800afea:	d103      	bne.n	800aff4 <_raise_r+0x42>
 800afec:	2316      	movs	r3, #22
 800afee:	6003      	str	r3, [r0, #0]
 800aff0:	2001      	movs	r0, #1
 800aff2:	e7e7      	b.n	800afc4 <_raise_r+0x12>
 800aff4:	2400      	movs	r4, #0
 800aff6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800affa:	4628      	mov	r0, r5
 800affc:	4798      	blx	r3
 800affe:	2000      	movs	r0, #0
 800b000:	e7e0      	b.n	800afc4 <_raise_r+0x12>
	...

0800b004 <raise>:
 800b004:	4b02      	ldr	r3, [pc, #8]	; (800b010 <raise+0xc>)
 800b006:	4601      	mov	r1, r0
 800b008:	6818      	ldr	r0, [r3, #0]
 800b00a:	f7ff bfd2 	b.w	800afb2 <_raise_r>
 800b00e:	bf00      	nop
 800b010:	200007c4 	.word	0x200007c4

0800b014 <_kill_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4d07      	ldr	r5, [pc, #28]	; (800b034 <_kill_r+0x20>)
 800b018:	2300      	movs	r3, #0
 800b01a:	4604      	mov	r4, r0
 800b01c:	4608      	mov	r0, r1
 800b01e:	4611      	mov	r1, r2
 800b020:	602b      	str	r3, [r5, #0]
 800b022:	f7f7 f8dd 	bl	80021e0 <_kill>
 800b026:	1c43      	adds	r3, r0, #1
 800b028:	d102      	bne.n	800b030 <_kill_r+0x1c>
 800b02a:	682b      	ldr	r3, [r5, #0]
 800b02c:	b103      	cbz	r3, 800b030 <_kill_r+0x1c>
 800b02e:	6023      	str	r3, [r4, #0]
 800b030:	bd38      	pop	{r3, r4, r5, pc}
 800b032:	bf00      	nop
 800b034:	20000d60 	.word	0x20000d60

0800b038 <_getpid_r>:
 800b038:	f7f7 b8ca 	b.w	80021d0 <_getpid>

0800b03c <_init>:
 800b03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03e:	bf00      	nop
 800b040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b042:	bc08      	pop	{r3}
 800b044:	469e      	mov	lr, r3
 800b046:	4770      	bx	lr

0800b048 <_fini>:
 800b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04a:	bf00      	nop
 800b04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04e:	bc08      	pop	{r3}
 800b050:	469e      	mov	lr, r3
 800b052:	4770      	bx	lr
