INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/top_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/basys3_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_lab9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/Lab09_project.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
