<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/pub/socc14.pdf'>pdf</a>] [<a href='/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://2012.cloudcom.org/' target=_blank>CloudCom</a></span></td><td align='justify'><span class=mars4_>Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>Migration Energy-Aware Workload Consolidation in Enterprise Clouds</b>." In Proceedings of <i>the IEEE International Conference on Cloud Computing Technology and Science, pp.405-410</i>, December, 2012.<br>[<a href='/pub/cloudcom12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/pub/3dic12.pdf'>pdf</a>] [<a href='/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/pub/icpp11.pdf'>pdf</a>] [<a href='/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/pub/asplos15.pdf'>pdf</a>] [<a href='/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-2.pdf'>pdf</a>] [<a href='/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-1.pdf'>pdf</a>] [<a href='/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/pub/asplos08.pdf'>pdf</a>] [<a href='/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Optimizing Katsevich Image Reconstruction Algorithm on Multicore Processors</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-2.pdf'>pdf</a>] [<a href='/present/icpads07-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-1.pdf'>pdf</a>] [<a href='/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/pub/fpl07.pdf'>pdf</a>] [<a href='/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/pub/dac05.pdf'>pdf</a>] [<a href='/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.laria.u-picardie.fr/~cerin/pact/' target=_blank>PACT-13</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, and Chenghuai Lu. "<b>Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems</b>." In Proceedings of <i>the International Conference on Parallel Architecture and Compilation Techniques</i>, pp.123-134, Antibes Juan-les-Pins, France, September, 2004.<br>[<a href='/pub/pact04.pdf'>pdf</a>] [<a href='/present/pact04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/pub/date04.pdf'>pdf</a>] [<a href='/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
