Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul  8 15:49:33 2025
| Host         : GiridharKING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file constgen_timing_summary_routed.rpt -pb constgen_timing_summary_routed.pb -rpx constgen_timing_summary_routed.rpx -warn_on_violation
| Design       : constgen
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.133ns  (logic 3.267ns (63.644%)  route 1.866ns (36.356%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[9]/Q
                         net (fo=4, routed)           1.866     2.285    sample_count_OBUF[9]
    U19                  OBUF (Prop_obuf_I_O)         2.848     5.133 r  sample_count_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.133    sample_count[9]
    U19                                                               r  sample_count[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.075ns  (logic 3.224ns (63.536%)  route 1.850ns (36.464%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[4]/Q
                         net (fo=4, routed)           1.850     2.269    sample_count_OBUF[4]
    T20                  OBUF (Prop_obuf_I_O)         2.805     5.075 r  sample_count_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.075    sample_count[4]
    T20                                                               r  sample_count[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.989ns  (logic 3.287ns (65.883%)  route 1.702ns (34.117%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  count_reg[2]/Q
                         net (fo=6, routed)           1.702     2.180    sample_count_OBUF[2]
    V20                  OBUF (Prop_obuf_I_O)         2.809     4.989 r  sample_count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.989    sample_count[2]
    V20                                                               r  sample_count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.985ns  (logic 3.098ns (62.140%)  route 1.887ns (37.860%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[5]/Q
                         net (fo=3, routed)           1.887     2.343    sample_count_OBUF[5]
    P20                  OBUF (Prop_obuf_I_O)         2.642     4.985 r  sample_count_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.985    sample_count[5]
    P20                                                               r  sample_count[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            axis_data_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 3.161ns (63.622%)  route 1.807ns (36.378%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE                         0.000     0.000 r  last_reg/C
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  last_reg/Q
                         net (fo=1, routed)           1.807     2.263    axis_data_tlast_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.705     4.968 r  axis_data_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     4.968    axis_data_tlast
    U15                                                               r  axis_data_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.943ns  (logic 3.236ns (65.469%)  route 1.707ns (34.531%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  count_reg[7]/Q
                         net (fo=6, routed)           1.707     2.126    sample_count_OBUF[7]
    P19                  OBUF (Prop_obuf_I_O)         2.817     4.943 r  sample_count_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.943    sample_count[7]
    P19                                                               r  sample_count[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.902ns  (logic 3.082ns (62.882%)  route 1.820ns (37.118%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[3]/Q
                         net (fo=5, routed)           1.820     2.276    sample_count_OBUF[3]
    U20                  OBUF (Prop_obuf_I_O)         2.626     4.902 r  sample_count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.902    sample_count[3]
    U20                                                               r  sample_count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.886ns  (logic 3.164ns (64.754%)  route 1.722ns (35.246%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[0]/Q
                         net (fo=8, routed)           1.722     2.240    sample_count_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         2.646     4.886 r  sample_count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.886    sample_count[0]
    Y18                                                               r  sample_count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.867ns  (logic 3.158ns (64.874%)  route 1.710ns (35.126%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count_reg[1]/Q
                         net (fo=7, routed)           1.710     2.228    sample_count_OBUF[1]
    W20                  OBUF (Prop_obuf_I_O)         2.640     4.867 r  sample_count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.867    sample_count[1]
    W20                                                               r  sample_count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sample_count[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.809ns  (logic 3.098ns (64.414%)  route 1.711ns (35.586%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[6]/Q
                         net (fo=7, routed)           1.711     2.167    sample_count_OBUF[6]
    N20                  OBUF (Prop_obuf_I_O)         2.642     4.809 r  sample_count_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.809    sample_count[6]
    N20                                                               r  sample_count[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  count_reg[4]/Q
                         net (fo=4, routed)           0.098     0.226    sample_count_OBUF[4]
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.099     0.325 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.325    p_0_in__0[5]
    SLICE_X43Y17         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[1]/Q
                         net (fo=7, routed)           0.128     0.292    sample_count_OBUF[1]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.337 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    p_0_in__0[3]
    SLICE_X43Y17         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[1]/Q
                         net (fo=7, routed)           0.128     0.292    sample_count_OBUF[1]
    SLICE_X43Y17         LUT5 (Prop_lut5_I1_O)        0.048     0.340 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    p_0_in__0[4]
    SLICE_X43Y17         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.023%)  route 0.179ns (48.977%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=5, routed)           0.179     0.320    sample_count_OBUF[8]
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__0[8]
    SLICE_X43Y23         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.190ns (51.555%)  route 0.179ns (48.445%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=5, routed)           0.179     0.320    sample_count_OBUF[8]
    SLICE_X43Y23         LUT5 (Prop_lut5_I0_O)        0.049     0.369 r  count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.369    p_0_in__0[9]
    SLICE_X43Y23         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=7, routed)           0.191     0.332    sample_count_OBUF[6]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.042     0.374 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.374    p_0_in__0[7]
    SLICE_X43Y23         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[6]/Q
                         net (fo=7, routed)           0.191     0.332    sample_count_OBUF[6]
    SLICE_X43Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.377    p_0_in__0[6]
    SLICE_X43Y23         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.207ns (49.806%)  route 0.209ns (50.194%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[1]/Q
                         net (fo=7, routed)           0.209     0.373    sample_count_OBUF[1]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.043     0.416 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    p_0_in__0[2]
    SLICE_X42Y17         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (50.046%)  route 0.209ns (49.954%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_reg[1]/Q
                         net (fo=7, routed)           0.209     0.373    sample_count_OBUF[1]
    SLICE_X42Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.418 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    p_0_in__0[1]
    SLICE_X42Y17         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.209ns (42.941%)  route 0.278ns (57.059%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  count_reg[0]/Q
                         net (fo=8, routed)           0.278     0.442    sample_count_OBUF[0]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.487 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    p_0_in__0[0]
    SLICE_X42Y17         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------





