// Seed: 3296022781
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  always @(*) begin
    if (1'b0) begin
      id_2 <= id_3;
    end
  end
  assign id_2 = id_2;
  specify
    (id_3 => id_4) = (1 ? 1 : id_4, 1  : id_3  : 1);
  endspecify
endmodule
