

================================================================
== Vitis HLS Report for 'keccak_f1600'
================================================================
* Date:           Mon Dec 22 22:18:14 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        example
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.322 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |       26|       26|  0.130 us|  0.130 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- KECCAK_ROUNDS_LOOP  |       24|       24|         2|          1|          1|    24|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_0_0 = alloca i32 1"   --->   Operation 5 'alloca' 'state_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_5_0 = alloca i32 1"   --->   Operation 6 'alloca' 'state_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_10_0 = alloca i32 1"   --->   Operation 7 'alloca' 'state_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_1549_0 = alloca i32 1"   --->   Operation 8 'alloca' 'state_1549_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_20_0 = alloca i32 1"   --->   Operation 9 'alloca' 'state_20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_1_0 = alloca i32 1"   --->   Operation 10 'alloca' 'state_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_6_0 = alloca i32 1"   --->   Operation 11 'alloca' 'state_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_11_0 = alloca i32 1"   --->   Operation 12 'alloca' 'state_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_16_0 = alloca i32 1"   --->   Operation 13 'alloca' 'state_16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_21_0 = alloca i32 1"   --->   Operation 14 'alloca' 'state_21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_2_0 = alloca i32 1"   --->   Operation 15 'alloca' 'state_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_7_0 = alloca i32 1"   --->   Operation 16 'alloca' 'state_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_1213_0 = alloca i32 1"   --->   Operation 17 'alloca' 'state_1213_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_17_0 = alloca i32 1"   --->   Operation 18 'alloca' 'state_17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_22_0 = alloca i32 1"   --->   Operation 19 'alloca' 'state_22_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_3_0 = alloca i32 1"   --->   Operation 20 'alloca' 'state_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_8_0 = alloca i32 1"   --->   Operation 21 'alloca' 'state_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%state_13_0 = alloca i32 1"   --->   Operation 22 'alloca' 'state_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_18_0 = alloca i32 1"   --->   Operation 23 'alloca' 'state_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%state_2325_0 = alloca i32 1"   --->   Operation 24 'alloca' 'state_2325_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_4_0 = alloca i32 1"   --->   Operation 25 'alloca' 'state_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%state_9_0 = alloca i32 1"   --->   Operation 26 'alloca' 'state_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_14_0 = alloca i32 1"   --->   Operation 27 'alloca' 'state_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_19_0 = alloca i32 1"   --->   Operation 28 'alloca' 'state_19_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_24_0 = alloca i32 1"   --->   Operation 29 'alloca' 'state_24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%round = alloca i32 1" [keccak.cpp:135->keccak.cpp:154]   --->   Operation 30 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_24_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_24_read" [keccak.cpp:149]   --->   Operation 31 'read' 'state_24_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_2325_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_2325_read" [keccak.cpp:149]   --->   Operation 32 'read' 'state_2325_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%state_22_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_22_read" [keccak.cpp:149]   --->   Operation 33 'read' 'state_22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state_21_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_21_read" [keccak.cpp:149]   --->   Operation 34 'read' 'state_21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%state_20_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_20_read" [keccak.cpp:149]   --->   Operation 35 'read' 'state_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state_19_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_19_read" [keccak.cpp:149]   --->   Operation 36 'read' 'state_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%state_18_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_18_read" [keccak.cpp:149]   --->   Operation 37 'read' 'state_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%state_17_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_17_read" [keccak.cpp:149]   --->   Operation 38 'read' 'state_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state_16_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_16_read" [keccak.cpp:149]   --->   Operation 39 'read' 'state_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%state_15_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_15_read" [keccak.cpp:149]   --->   Operation 40 'read' 'state_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%state_14_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_14_read" [keccak.cpp:149]   --->   Operation 41 'read' 'state_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%state_13_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_13_read" [keccak.cpp:149]   --->   Operation 42 'read' 'state_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%state_1213_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_1213_read" [keccak.cpp:149]   --->   Operation 43 'read' 'state_1213_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%state_11_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_11_read" [keccak.cpp:149]   --->   Operation 44 'read' 'state_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%state_10_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_10_read" [keccak.cpp:149]   --->   Operation 45 'read' 'state_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%state_9_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_9_read" [keccak.cpp:149]   --->   Operation 46 'read' 'state_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%state_8_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_8_read" [keccak.cpp:149]   --->   Operation 47 'read' 'state_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%state_7_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_7_read" [keccak.cpp:149]   --->   Operation 48 'read' 'state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%state_6_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_6_read" [keccak.cpp:149]   --->   Operation 49 'read' 'state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%state_5_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_5_read" [keccak.cpp:149]   --->   Operation 50 'read' 'state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%state_4_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_4_read" [keccak.cpp:149]   --->   Operation 51 'read' 'state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%state_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_3_read" [keccak.cpp:149]   --->   Operation 52 'read' 'state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%state_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_2_read" [keccak.cpp:149]   --->   Operation 53 'read' 'state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%state_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_1_read" [keccak.cpp:149]   --->   Operation 54 'read' 'state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%state_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %state_0_read" [keccak.cpp:149]   --->   Operation 55 'read' 'state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln135 = store i5 0, i5 %round" [keccak.cpp:135->keccak.cpp:154]   --->   Operation 56 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_24_read_1, i64 %state_24_0" [keccak.cpp:149]   --->   Operation 57 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_19_read_1, i64 %state_19_0" [keccak.cpp:149]   --->   Operation 58 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_14_read_1, i64 %state_14_0" [keccak.cpp:149]   --->   Operation 59 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_9_read_1, i64 %state_9_0" [keccak.cpp:149]   --->   Operation 60 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_4_read_1, i64 %state_4_0" [keccak.cpp:149]   --->   Operation 61 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_2325_read_1, i64 %state_2325_0" [keccak.cpp:149]   --->   Operation 62 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_18_read_1, i64 %state_18_0" [keccak.cpp:149]   --->   Operation 63 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_13_read_1, i64 %state_13_0" [keccak.cpp:149]   --->   Operation 64 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_8_read_1, i64 %state_8_0" [keccak.cpp:149]   --->   Operation 65 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_3_read_1, i64 %state_3_0" [keccak.cpp:149]   --->   Operation 66 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_22_read_1, i64 %state_22_0" [keccak.cpp:149]   --->   Operation 67 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_17_read_1, i64 %state_17_0" [keccak.cpp:149]   --->   Operation 68 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_1213_read_1, i64 %state_1213_0" [keccak.cpp:149]   --->   Operation 69 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_7_read_1, i64 %state_7_0" [keccak.cpp:149]   --->   Operation 70 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_2_read_1, i64 %state_2_0" [keccak.cpp:149]   --->   Operation 71 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_21_read_1, i64 %state_21_0" [keccak.cpp:149]   --->   Operation 72 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_16_read_1, i64 %state_16_0" [keccak.cpp:149]   --->   Operation 73 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_11_read_1, i64 %state_11_0" [keccak.cpp:149]   --->   Operation 74 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_6_read_1, i64 %state_6_0" [keccak.cpp:149]   --->   Operation 75 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_1_read_1, i64 %state_1_0" [keccak.cpp:149]   --->   Operation 76 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_20_read_1, i64 %state_20_0" [keccak.cpp:149]   --->   Operation 77 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_15_read_1, i64 %state_1549_0" [keccak.cpp:149]   --->   Operation 78 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_10_read_1, i64 %state_10_0" [keccak.cpp:149]   --->   Operation 79 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_5_read_1, i64 %state_5_0" [keccak.cpp:149]   --->   Operation 80 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln149 = store i64 %state_0_read_1, i64 %state_0_0" [keccak.cpp:149]   --->   Operation 81 'store' 'store_ln149' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.body" [keccak.cpp:149]   --->   Operation 82 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%round_1 = load i5 %round" [keccak.cpp:149]   --->   Operation 83 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln149 = icmp_eq  i5 %round_1, i5 24" [keccak.cpp:149]   --->   Operation 84 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.78ns)   --->   "%add_ln149 = add i5 %round_1, i5 1" [keccak.cpp:149]   --->   Operation 85 'add' 'add_ln149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.body.split, void %for.end" [keccak.cpp:149]   --->   Operation 86 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i5 %round_1" [keccak.cpp:149]   --->   Operation 87 'zext' 'zext_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%RC_TABLE_addr = getelementptr i64 %RC_TABLE, i64 0, i64 %zext_ln149" [keccak.cpp:137->keccak.cpp:154]   --->   Operation 88 'getelementptr' 'RC_TABLE_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%RC_TABLE_load = load i5 %RC_TABLE_addr" [keccak.cpp:137->keccak.cpp:154]   --->   Operation 89 'load' 'RC_TABLE_load' <Predicate = (!icmp_ln149)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln135 = store i5 %add_ln149, i5 %round" [keccak.cpp:135->keccak.cpp:154]   --->   Operation 90 'store' 'store_ln135' <Predicate = (!icmp_ln149)> <Delay = 0.42>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%state_0_0_load_1 = load i64 %state_0_0" [keccak.cpp:156]   --->   Operation 351 'load' 'state_0_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%state_5_0_load_1 = load i64 %state_5_0" [keccak.cpp:156]   --->   Operation 352 'load' 'state_5_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%state_10_0_load_1 = load i64 %state_10_0" [keccak.cpp:156]   --->   Operation 353 'load' 'state_10_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%state_1549_0_load_1 = load i64 %state_1549_0" [keccak.cpp:156]   --->   Operation 354 'load' 'state_1549_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%state_20_0_load_1 = load i64 %state_20_0" [keccak.cpp:156]   --->   Operation 355 'load' 'state_20_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%state_1_0_load_1 = load i64 %state_1_0" [keccak.cpp:156]   --->   Operation 356 'load' 'state_1_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%state_6_0_load_1 = load i64 %state_6_0" [keccak.cpp:156]   --->   Operation 357 'load' 'state_6_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%state_11_0_load_1 = load i64 %state_11_0" [keccak.cpp:156]   --->   Operation 358 'load' 'state_11_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%state_16_0_load_1 = load i64 %state_16_0" [keccak.cpp:156]   --->   Operation 359 'load' 'state_16_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%state_21_0_load_1 = load i64 %state_21_0" [keccak.cpp:156]   --->   Operation 360 'load' 'state_21_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%state_2_0_load_1 = load i64 %state_2_0" [keccak.cpp:156]   --->   Operation 361 'load' 'state_2_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%state_7_0_load_1 = load i64 %state_7_0" [keccak.cpp:156]   --->   Operation 362 'load' 'state_7_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%state_1213_0_load_1 = load i64 %state_1213_0" [keccak.cpp:156]   --->   Operation 363 'load' 'state_1213_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%state_17_0_load_1 = load i64 %state_17_0" [keccak.cpp:156]   --->   Operation 364 'load' 'state_17_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%state_22_0_load_1 = load i64 %state_22_0" [keccak.cpp:156]   --->   Operation 365 'load' 'state_22_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%state_3_0_load_1 = load i64 %state_3_0" [keccak.cpp:156]   --->   Operation 366 'load' 'state_3_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%state_8_0_load_1 = load i64 %state_8_0" [keccak.cpp:156]   --->   Operation 367 'load' 'state_8_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%state_13_0_load_1 = load i64 %state_13_0" [keccak.cpp:156]   --->   Operation 368 'load' 'state_13_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%state_18_0_load_1 = load i64 %state_18_0" [keccak.cpp:156]   --->   Operation 369 'load' 'state_18_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%state_2325_0_load_1 = load i64 %state_2325_0" [keccak.cpp:156]   --->   Operation 370 'load' 'state_2325_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%state_4_0_load_1 = load i64 %state_4_0" [keccak.cpp:156]   --->   Operation 371 'load' 'state_4_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%state_9_0_load_1 = load i64 %state_9_0" [keccak.cpp:156]   --->   Operation 372 'load' 'state_9_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%state_14_0_load_1 = load i64 %state_14_0" [keccak.cpp:156]   --->   Operation 373 'load' 'state_14_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%state_19_0_load_1 = load i64 %state_19_0" [keccak.cpp:156]   --->   Operation 374 'load' 'state_19_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%state_24_0_load_1 = load i64 %state_24_0" [keccak.cpp:156]   --->   Operation 375 'load' 'state_24_0_load_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv = insertvalue i1600 <undef>, i64 %state_0_0_load_1" [keccak.cpp:156]   --->   Operation 376 'insertvalue' 'mrv' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_1 = insertvalue i1600 %mrv, i64 %state_1_0_load_1" [keccak.cpp:156]   --->   Operation 377 'insertvalue' 'mrv_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_2 = insertvalue i1600 %mrv_1, i64 %state_2_0_load_1" [keccak.cpp:156]   --->   Operation 378 'insertvalue' 'mrv_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_3 = insertvalue i1600 %mrv_2, i64 %state_3_0_load_1" [keccak.cpp:156]   --->   Operation 379 'insertvalue' 'mrv_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_4 = insertvalue i1600 %mrv_3, i64 %state_4_0_load_1" [keccak.cpp:156]   --->   Operation 380 'insertvalue' 'mrv_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_5 = insertvalue i1600 %mrv_4, i64 %state_5_0_load_1" [keccak.cpp:156]   --->   Operation 381 'insertvalue' 'mrv_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_6 = insertvalue i1600 %mrv_5, i64 %state_6_0_load_1" [keccak.cpp:156]   --->   Operation 382 'insertvalue' 'mrv_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_7 = insertvalue i1600 %mrv_6, i64 %state_7_0_load_1" [keccak.cpp:156]   --->   Operation 383 'insertvalue' 'mrv_7' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_8 = insertvalue i1600 %mrv_7, i64 %state_8_0_load_1" [keccak.cpp:156]   --->   Operation 384 'insertvalue' 'mrv_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node mrv_s)   --->   "%mrv_9 = insertvalue i1600 %mrv_8, i64 %state_9_0_load_1" [keccak.cpp:156]   --->   Operation 385 'insertvalue' 'mrv_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_s = insertvalue i1600 %mrv_9, i64 %state_10_0_load_1" [keccak.cpp:156]   --->   Operation 386 'insertvalue' 'mrv_s' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_10 = insertvalue i1600 %mrv_s, i64 %state_11_0_load_1" [keccak.cpp:156]   --->   Operation 387 'insertvalue' 'mrv_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_11 = insertvalue i1600 %mrv_10, i64 %state_1213_0_load_1" [keccak.cpp:156]   --->   Operation 388 'insertvalue' 'mrv_11' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_12 = insertvalue i1600 %mrv_11, i64 %state_13_0_load_1" [keccak.cpp:156]   --->   Operation 389 'insertvalue' 'mrv_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node mrv_14)   --->   "%mrv_13 = insertvalue i1600 %mrv_12, i64 %state_14_0_load_1" [keccak.cpp:156]   --->   Operation 390 'insertvalue' 'mrv_13' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_14 = insertvalue i1600 %mrv_13, i64 %state_1549_0_load_1" [keccak.cpp:156]   --->   Operation 391 'insertvalue' 'mrv_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_15 = insertvalue i1600 %mrv_14, i64 %state_16_0_load_1" [keccak.cpp:156]   --->   Operation 392 'insertvalue' 'mrv_15' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_16 = insertvalue i1600 %mrv_15, i64 %state_17_0_load_1" [keccak.cpp:156]   --->   Operation 393 'insertvalue' 'mrv_16' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_17 = insertvalue i1600 %mrv_16, i64 %state_18_0_load_1" [keccak.cpp:156]   --->   Operation 394 'insertvalue' 'mrv_17' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node mrv_19)   --->   "%mrv_18 = insertvalue i1600 %mrv_17, i64 %state_19_0_load_1" [keccak.cpp:156]   --->   Operation 395 'insertvalue' 'mrv_18' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_19 = insertvalue i1600 %mrv_18, i64 %state_20_0_load_1" [keccak.cpp:156]   --->   Operation 396 'insertvalue' 'mrv_19' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node ret_ln156)   --->   "%mrv_20 = insertvalue i1600 %mrv_19, i64 %state_21_0_load_1" [keccak.cpp:156]   --->   Operation 397 'insertvalue' 'mrv_20' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node ret_ln156)   --->   "%mrv_21 = insertvalue i1600 %mrv_20, i64 %state_22_0_load_1" [keccak.cpp:156]   --->   Operation 398 'insertvalue' 'mrv_21' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node ret_ln156)   --->   "%mrv_22 = insertvalue i1600 %mrv_21, i64 %state_2325_0_load_1" [keccak.cpp:156]   --->   Operation 399 'insertvalue' 'mrv_22' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node ret_ln156)   --->   "%mrv_23 = insertvalue i1600 %mrv_22, i64 %state_24_0_load_1" [keccak.cpp:156]   --->   Operation 400 'insertvalue' 'mrv_23' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.42ns) (out node of the LUT)   --->   "%ret_ln156 = ret i1600 %mrv_23" [keccak.cpp:156]   --->   Operation 401 'ret' 'ret_ln156' <Predicate = (icmp_ln149)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%state_0_0_load = load i64 %state_0_0" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 91 'load' 'state_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%state_5_0_load = load i64 %state_5_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 92 'load' 'state_5_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%state_10_0_load = load i64 %state_10_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 93 'load' 'state_10_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%state_1549_0_load = load i64 %state_1549_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 94 'load' 'state_1549_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%state_20_0_load = load i64 %state_20_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 95 'load' 'state_20_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%state_1_0_load = load i64 %state_1_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 96 'load' 'state_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%state_6_0_load = load i64 %state_6_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 97 'load' 'state_6_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%state_11_0_load = load i64 %state_11_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 98 'load' 'state_11_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%state_16_0_load = load i64 %state_16_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 99 'load' 'state_16_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%state_21_0_load = load i64 %state_21_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 100 'load' 'state_21_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%state_2_0_load = load i64 %state_2_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 101 'load' 'state_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%state_7_0_load = load i64 %state_7_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 102 'load' 'state_7_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%state_1213_0_load = load i64 %state_1213_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 103 'load' 'state_1213_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%state_17_0_load = load i64 %state_17_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 104 'load' 'state_17_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%state_22_0_load = load i64 %state_22_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 105 'load' 'state_22_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%state_3_0_load = load i64 %state_3_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 106 'load' 'state_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%state_8_0_load = load i64 %state_8_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 107 'load' 'state_8_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%state_13_0_load = load i64 %state_13_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 108 'load' 'state_13_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%state_18_0_load = load i64 %state_18_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 109 'load' 'state_18_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%state_2325_0_load = load i64 %state_2325_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 110 'load' 'state_2325_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%state_4_0_load = load i64 %state_4_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 111 'load' 'state_4_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%state_9_0_load = load i64 %state_9_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 112 'load' 'state_9_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%state_14_0_load = load i64 %state_14_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 113 'load' 'state_14_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%state_19_0_load = load i64 %state_19_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 114 'load' 'state_19_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%state_24_0_load = load i64 %state_24_0" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 115 'load' 'state_24_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_1" [keccak.cpp:150]   --->   Operation 116 'specpipeline' 'specpipeline_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [keccak.cpp:40->keccak.cpp:151]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [keccak.cpp:149]   --->   Operation 118 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%xor_ln50 = xor i64 %state_10_0_load, i64 %state_5_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 119 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%xor_ln50_1 = xor i64 %state_1549_0_load, i64 %state_0_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 120 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%xor_ln50_2 = xor i64 %xor_ln50_1, i64 %state_20_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 121 'xor' 'xor_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.37ns) (out node of the LUT)   --->   "%x_4 = xor i64 %xor_ln50_2, i64 %xor_ln50" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 122 'xor' 'x_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%xor_ln50_4 = xor i64 %state_11_0_load, i64 %state_6_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 123 'xor' 'xor_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%xor_ln50_5 = xor i64 %state_16_0_load, i64 %state_1_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 124 'xor' 'xor_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%xor_ln50_6 = xor i64 %xor_ln50_5, i64 %state_21_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 125 'xor' 'xor_ln50_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.37ns) (out node of the LUT)   --->   "%x = xor i64 %xor_ln50_6, i64 %xor_ln50_4" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 126 'xor' 'x' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%xor_ln50_8 = xor i64 %state_1213_0_load, i64 %state_7_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 127 'xor' 'xor_ln50_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%xor_ln50_9 = xor i64 %state_17_0_load, i64 %state_2_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 128 'xor' 'xor_ln50_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%xor_ln50_10 = xor i64 %xor_ln50_9, i64 %state_22_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 129 'xor' 'xor_ln50_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.37ns) (out node of the LUT)   --->   "%x_1 = xor i64 %xor_ln50_10, i64 %xor_ln50_8" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 130 'xor' 'x_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%xor_ln50_12 = xor i64 %state_13_0_load, i64 %state_8_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 131 'xor' 'xor_ln50_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%xor_ln50_13 = xor i64 %state_3_0_load, i64 %state_18_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 132 'xor' 'xor_ln50_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%xor_ln50_14 = xor i64 %xor_ln50_13, i64 %state_2325_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 133 'xor' 'xor_ln50_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.37ns) (out node of the LUT)   --->   "%x_2 = xor i64 %xor_ln50_14, i64 %xor_ln50_12" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 134 'xor' 'x_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node x_3)   --->   "%xor_ln50_16 = xor i64 %state_14_0_load, i64 %state_9_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 135 'xor' 'xor_ln50_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node x_3)   --->   "%xor_ln50_17 = xor i64 %state_4_0_load, i64 %state_19_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 136 'xor' 'xor_ln50_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node x_3)   --->   "%xor_ln50_18 = xor i64 %xor_ln50_17, i64 %state_24_0_load" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 137 'xor' 'xor_ln50_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.37ns) (out node of the LUT)   --->   "%x_3 = xor i64 %xor_ln50_18, i64 %xor_ln50_16" [keccak.cpp:50->keccak.cpp:151]   --->   Operation 138 'xor' 'x_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %x" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 139 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x, i32 63" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 140 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln22, i1 %tmp" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 141 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.37ns)   --->   "%xor_ln57 = xor i64 %or_ln, i64 %x_3" [keccak.cpp:57->keccak.cpp:151]   --->   Operation 142 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i64 %x_1" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 143 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_1, i32 63" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 144 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln22_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln22_1, i1 %tmp_3" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 145 'bitconcatenate' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.37ns)   --->   "%xor_ln57_1 = xor i64 %x_4, i64 %or_ln22_1" [keccak.cpp:57->keccak.cpp:151]   --->   Operation 146 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i64 %x_2" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 147 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_2, i32 63" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 148 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln22_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln22_2, i1 %tmp_4" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 149 'bitconcatenate' 'or_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.37ns)   --->   "%xor_ln57_2 = xor i64 %x, i64 %or_ln22_2" [keccak.cpp:57->keccak.cpp:151]   --->   Operation 150 'xor' 'xor_ln57_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i64 %x_3" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 151 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_3, i32 63" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 152 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln22_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln22_3, i1 %tmp_5" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 153 'bitconcatenate' 'or_ln22_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.37ns)   --->   "%xor_ln57_3 = xor i64 %x_1, i64 %or_ln22_3" [keccak.cpp:57->keccak.cpp:151]   --->   Operation 154 'xor' 'xor_ln57_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i64 %x_4" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 155 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_4, i32 63" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 156 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln22_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln22_4, i1 %tmp_6" [keccak.cpp:22->keccak.cpp:57->keccak.cpp:151]   --->   Operation 157 'bitconcatenate' 'or_ln22_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.37ns)   --->   "%xor_ln57_4 = xor i64 %or_ln22_4, i64 %x_2" [keccak.cpp:57->keccak.cpp:151]   --->   Operation 158 'xor' 'xor_ln57_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.37ns)   --->   "%x_5 = xor i64 %xor_ln57_1, i64 %state_1_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 159 'xor' 'x_5' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.37ns)   --->   "%x_6 = xor i64 %xor_ln57_2, i64 %state_2_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 160 'xor' 'x_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.37ns)   --->   "%x_7 = xor i64 %xor_ln57_3, i64 %state_3_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 161 'xor' 'x_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.37ns)   --->   "%x_8 = xor i64 %xor_ln57_4, i64 %state_4_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 162 'xor' 'x_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.37ns)   --->   "%x_9 = xor i64 %state_5_0_load, i64 %xor_ln57" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 163 'xor' 'x_9' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.37ns)   --->   "%x_10 = xor i64 %xor_ln57_1, i64 %state_6_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 164 'xor' 'x_10' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.37ns)   --->   "%x_11 = xor i64 %xor_ln57_2, i64 %state_7_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 165 'xor' 'x_11' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.37ns)   --->   "%x_12 = xor i64 %xor_ln57_3, i64 %state_8_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 166 'xor' 'x_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.37ns)   --->   "%x_13 = xor i64 %xor_ln57_4, i64 %state_9_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 167 'xor' 'x_13' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.37ns)   --->   "%x_14 = xor i64 %xor_ln57, i64 %state_10_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 168 'xor' 'x_14' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.37ns)   --->   "%x_15 = xor i64 %xor_ln57_1, i64 %state_11_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 169 'xor' 'x_15' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.37ns)   --->   "%x_16 = xor i64 %xor_ln57_2, i64 %state_1213_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 170 'xor' 'x_16' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.37ns)   --->   "%x_17 = xor i64 %xor_ln57_3, i64 %state_13_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 171 'xor' 'x_17' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.37ns)   --->   "%x_18 = xor i64 %xor_ln57_4, i64 %state_14_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 172 'xor' 'x_18' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.37ns)   --->   "%x_19 = xor i64 %xor_ln57, i64 %state_1549_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 173 'xor' 'x_19' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.37ns)   --->   "%x_20 = xor i64 %xor_ln57_1, i64 %state_16_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 174 'xor' 'x_20' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.37ns)   --->   "%x_21 = xor i64 %xor_ln57_2, i64 %state_17_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 175 'xor' 'x_21' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.37ns)   --->   "%x_22 = xor i64 %xor_ln57_3, i64 %state_18_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 176 'xor' 'x_22' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.37ns)   --->   "%x_23 = xor i64 %xor_ln57_4, i64 %state_19_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 177 'xor' 'x_23' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.37ns)   --->   "%x_24 = xor i64 %xor_ln57, i64 %state_20_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 178 'xor' 'x_24' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.37ns)   --->   "%x_25 = xor i64 %xor_ln57_1, i64 %state_21_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 179 'xor' 'x_25' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.37ns)   --->   "%x_26 = xor i64 %xor_ln57_2, i64 %state_22_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 180 'xor' 'x_26' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.37ns)   --->   "%x_27 = xor i64 %xor_ln57_3, i64 %state_2325_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 181 'xor' 'x_27' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.37ns)   --->   "%x_28 = xor i64 %xor_ln57_4, i64 %state_24_0_load" [keccak.cpp:67->keccak.cpp:151]   --->   Operation 182 'xor' 'x_28' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i64 %x_5" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 183 'trunc' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %x_5, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 184 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln22_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln22_5, i1 %tmp_7" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 185 'bitconcatenate' 'or_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i64 %x_6" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 186 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%lshr_ln22_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_6, i32 2, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 187 'partselect' 'lshr_ln22_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln22_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln22_6, i62 %lshr_ln22_6" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 188 'bitconcatenate' 'or_ln22_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = trunc i64 %x_7" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 189 'trunc' 'trunc_ln22_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln22_7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %x_7, i32 36, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 190 'partselect' 'lshr_ln22_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln22_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln22_7, i28 %lshr_ln22_7" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 191 'bitconcatenate' 'or_ln22_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = trunc i64 %x_8" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 192 'trunc' 'trunc_ln22_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln22_8 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %x_8, i32 37, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 193 'partselect' 'lshr_ln22_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln22_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln22_8, i27 %lshr_ln22_8" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 194 'bitconcatenate' 'or_ln22_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = trunc i64 %x_9" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 195 'trunc' 'trunc_ln22_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%lshr_ln22_9 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %x_9, i32 28, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 196 'partselect' 'lshr_ln22_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln22_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln22_9, i36 %lshr_ln22_9" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 197 'bitconcatenate' 'or_ln22_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = trunc i64 %x_10" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 198 'trunc' 'trunc_ln22_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%lshr_ln22_s = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %x_10, i32 20, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 199 'partselect' 'lshr_ln22_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln22_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln22_10, i44 %lshr_ln22_s" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 200 'bitconcatenate' 'or_ln22_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = trunc i64 %x_11" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 201 'trunc' 'trunc_ln22_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%lshr_ln22_1 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %x_11, i32 58, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 202 'partselect' 'lshr_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln22_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln22_11, i6 %lshr_ln22_1" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 203 'bitconcatenate' 'or_ln22_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = trunc i64 %x_12" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 204 'trunc' 'trunc_ln22_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%lshr_ln22_2 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %x_12, i32 9, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 205 'partselect' 'lshr_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln22_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln22_12, i55 %lshr_ln22_2" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 206 'bitconcatenate' 'or_ln22_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln22_13 = trunc i64 %x_13" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 207 'trunc' 'trunc_ln22_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%lshr_ln22_3 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %x_13, i32 44, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 208 'partselect' 'lshr_ln22_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln22_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln22_13, i20 %lshr_ln22_3" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 209 'bitconcatenate' 'or_ln22_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln22_14 = trunc i64 %x_14" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 210 'trunc' 'trunc_ln22_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%lshr_ln22_4 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %x_14, i32 61, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 211 'partselect' 'lshr_ln22_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln22_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln22_14, i3 %lshr_ln22_4" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 212 'bitconcatenate' 'or_ln22_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln22_15 = trunc i64 %x_15" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 213 'trunc' 'trunc_ln22_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln22_5 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %x_15, i32 54, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 214 'partselect' 'lshr_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln22_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln22_15, i10 %lshr_ln22_5" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 215 'bitconcatenate' 'or_ln22_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln22_16 = trunc i64 %x_16" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 216 'trunc' 'trunc_ln22_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%lshr_ln22_10 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %x_16, i32 21, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 217 'partselect' 'lshr_ln22_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln22_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln22_16, i43 %lshr_ln22_10" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 218 'bitconcatenate' 'or_ln22_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln22_17 = trunc i64 %x_17" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 219 'trunc' 'trunc_ln22_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%lshr_ln22_11 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %x_17, i32 39, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 220 'partselect' 'lshr_ln22_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln22_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln22_17, i25 %lshr_ln22_11" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 221 'bitconcatenate' 'or_ln22_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln22_18 = trunc i64 %x_18" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 222 'trunc' 'trunc_ln22_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln22_12 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %x_18, i32 25, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 223 'partselect' 'lshr_ln22_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln22_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln22_18, i39 %lshr_ln22_12" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 224 'bitconcatenate' 'or_ln22_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln22_19 = trunc i64 %x_19" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 225 'trunc' 'trunc_ln22_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%lshr_ln22_13 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %x_19, i32 23, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 226 'partselect' 'lshr_ln22_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln22_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln22_19, i41 %lshr_ln22_13" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 227 'bitconcatenate' 'or_ln22_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln22_20 = trunc i64 %x_20" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 228 'trunc' 'trunc_ln22_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%lshr_ln22_14 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %x_20, i32 19, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 229 'partselect' 'lshr_ln22_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln22_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln22_20, i45 %lshr_ln22_14" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 230 'bitconcatenate' 'or_ln22_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln22_21 = trunc i64 %x_21" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 231 'trunc' 'trunc_ln22_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%lshr_ln22_15 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %x_21, i32 49, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 232 'partselect' 'lshr_ln22_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln22_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln22_21, i15 %lshr_ln22_15" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 233 'bitconcatenate' 'or_ln22_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln22_22 = trunc i64 %x_22" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 234 'trunc' 'trunc_ln22_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%lshr_ln22_16 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %x_22, i32 43, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 235 'partselect' 'lshr_ln22_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln22_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln22_22, i21 %lshr_ln22_16" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 236 'bitconcatenate' 'or_ln22_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln22_23 = trunc i64 %x_23" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 237 'trunc' 'trunc_ln22_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln22_17 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %x_23, i32 56, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 238 'partselect' 'lshr_ln22_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln22_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln22_23, i8 %lshr_ln22_17" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 239 'bitconcatenate' 'or_ln22_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln22_24 = trunc i64 %x_24" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 240 'trunc' 'trunc_ln22_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln22_18 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %x_24, i32 46, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 241 'partselect' 'lshr_ln22_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln22_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln22_24, i18 %lshr_ln22_18" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 242 'bitconcatenate' 'or_ln22_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln22_25 = trunc i64 %x_25" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 243 'trunc' 'trunc_ln22_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%lshr_ln22_19 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %x_25, i32 62, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 244 'partselect' 'lshr_ln22_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln22_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln22_25, i2 %lshr_ln22_19" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 245 'bitconcatenate' 'or_ln22_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln22_26 = trunc i64 %x_26" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 246 'trunc' 'trunc_ln22_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln22_20 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %x_26, i32 3, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 247 'partselect' 'lshr_ln22_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln22_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln22_26, i61 %lshr_ln22_20" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 248 'bitconcatenate' 'or_ln22_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln22_27 = trunc i64 %x_27" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 249 'trunc' 'trunc_ln22_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%lshr_ln22_21 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %x_27, i32 8, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 250 'partselect' 'lshr_ln22_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln22_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln22_27, i56 %lshr_ln22_21" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 251 'bitconcatenate' 'or_ln22_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln22_28 = trunc i64 %x_28" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 252 'trunc' 'trunc_ln22_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln22_22 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %x_28, i32 50, i32 63" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 253 'partselect' 'lshr_ln22_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln22_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln22_28, i14 %lshr_ln22_22" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 254 'bitconcatenate' 'or_ln22_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.37ns)   --->   "%xor_ln127 = xor i64 %or_ln22_15, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 255 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln137)   --->   "%or_ln127 = or i64 %or_ln22_s, i64 %xor_ln127" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 256 'or' 'or_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_1)   --->   "%and_ln127 = and i64 %or_ln22_21, i64 %xor_ln127" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 257 'and' 'and_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_1 = xor i64 %or_ln22_s, i64 %and_ln127" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 258 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.37ns)   --->   "%xor_ln127_2 = xor i64 %or_ln22_21, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 259 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_3)   --->   "%and_ln127_1 = and i64 %or_ln22_27, i64 %xor_ln127_2" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 260 'and' 'and_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_3 = xor i64 %and_ln127_1, i64 %or_ln22_15" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 261 'xor' 'xor_ln127_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.37ns)   --->   "%xor_ln127_4 = xor i64 %or_ln22_27, i64 %xor_ln127_2" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 262 'xor' 'xor_ln127_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_6)   --->   "%xor_ln127_5 = xor i64 %or_ln22_12, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 263 'xor' 'xor_ln127_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_6)   --->   "%and_ln127_2 = and i64 %or_ln22_13, i64 %xor_ln127_5" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 264 'and' 'and_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_6 = xor i64 %and_ln127_2, i64 %or_ln22_7" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 265 'xor' 'xor_ln127_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_8)   --->   "%xor_ln127_7 = xor i64 %or_ln22_13, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 266 'xor' 'xor_ln127_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_8)   --->   "%and_ln127_3 = and i64 %or_ln22_19, i64 %xor_ln127_7" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 267 'and' 'and_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_8 = xor i64 %or_ln22_12, i64 %and_ln127_3" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 268 'xor' 'xor_ln127_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_10)   --->   "%xor_ln127_9 = xor i64 %or_ln22_19, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 269 'xor' 'xor_ln127_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_10)   --->   "%and_ln127_4 = and i64 %or_ln22_25, i64 %xor_ln127_9" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 270 'and' 'and_ln127_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_10 = xor i64 %and_ln127_4, i64 %or_ln22_13" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 271 'xor' 'xor_ln127_10' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_12)   --->   "%xor_ln127_11 = xor i64 %or_ln22_25, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 272 'xor' 'xor_ln127_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_12)   --->   "%and_ln127_5 = and i64 %or_ln22_7, i64 %xor_ln127_11" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 273 'and' 'and_ln127_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_12 = xor i64 %or_ln22_19, i64 %and_ln127_5" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 274 'xor' 'xor_ln127_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_14)   --->   "%xor_ln127_13 = xor i64 %or_ln22_7, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 275 'xor' 'xor_ln127_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_14)   --->   "%and_ln127_6 = and i64 %or_ln22_12, i64 %xor_ln127_13" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 276 'and' 'and_ln127_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_14 = xor i64 %and_ln127_6, i64 %or_ln22_25" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 277 'xor' 'xor_ln127_14' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_16)   --->   "%xor_ln127_15 = xor i64 %or_ln22_10, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 278 'xor' 'xor_ln127_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_16)   --->   "%and_ln127_7 = and i64 %or_ln22_16, i64 %xor_ln127_15" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 279 'and' 'and_ln127_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_16 = xor i64 %or_ln22_5, i64 %and_ln127_7" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 280 'xor' 'xor_ln127_16' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_18)   --->   "%xor_ln127_17 = xor i64 %or_ln22_16, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 281 'xor' 'xor_ln127_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_18)   --->   "%and_ln127_8 = and i64 %or_ln22_22, i64 %xor_ln127_17" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 282 'and' 'and_ln127_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_18 = xor i64 %and_ln127_8, i64 %or_ln22_10" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 283 'xor' 'xor_ln127_18' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_20)   --->   "%xor_ln127_19 = xor i64 %or_ln22_22, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 284 'xor' 'xor_ln127_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_20)   --->   "%and_ln127_9 = and i64 %or_ln22_23, i64 %xor_ln127_19" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 285 'and' 'and_ln127_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_20 = xor i64 %and_ln127_9, i64 %or_ln22_16" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 286 'xor' 'xor_ln127_20' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_22)   --->   "%xor_ln127_21 = xor i64 %or_ln22_23, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 287 'xor' 'xor_ln127_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_22)   --->   "%and_ln127_10 = and i64 %or_ln22_5, i64 %xor_ln127_21" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 288 'and' 'and_ln127_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_22 = xor i64 %or_ln22_22, i64 %and_ln127_10" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 289 'xor' 'xor_ln127_22' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_24)   --->   "%xor_ln127_23 = xor i64 %or_ln22_5, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 290 'xor' 'xor_ln127_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_24)   --->   "%and_ln127_11 = and i64 %or_ln22_10, i64 %xor_ln127_23" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 291 'and' 'and_ln127_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_24 = xor i64 %and_ln127_11, i64 %or_ln22_23" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 292 'xor' 'xor_ln127_24' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_26)   --->   "%xor_ln127_25 = xor i64 %or_ln22_9, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 293 'xor' 'xor_ln127_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_26)   --->   "%and_ln127_12 = and i64 %or_ln22_14, i64 %xor_ln127_25" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 294 'and' 'and_ln127_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_26 = xor i64 %or_ln22_8, i64 %and_ln127_12" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 295 'xor' 'xor_ln127_26' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_28)   --->   "%xor_ln127_27 = xor i64 %or_ln22_14, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 296 'xor' 'xor_ln127_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_28)   --->   "%and_ln127_13 = and i64 %or_ln22_20, i64 %xor_ln127_27" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 297 'and' 'and_ln127_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_28 = xor i64 %and_ln127_13, i64 %or_ln22_9" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 298 'xor' 'xor_ln127_28' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_30)   --->   "%xor_ln127_29 = xor i64 %or_ln22_20, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 299 'xor' 'xor_ln127_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_30)   --->   "%and_ln127_14 = and i64 %or_ln22_26, i64 %xor_ln127_29" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 300 'and' 'and_ln127_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_30 = xor i64 %or_ln22_14, i64 %and_ln127_14" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 301 'xor' 'xor_ln127_30' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_32)   --->   "%xor_ln127_31 = xor i64 %or_ln22_26, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 302 'xor' 'xor_ln127_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_32)   --->   "%and_ln127_15 = and i64 %or_ln22_8, i64 %xor_ln127_31" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 303 'and' 'and_ln127_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_32 = xor i64 %and_ln127_15, i64 %or_ln22_20" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 304 'xor' 'xor_ln127_32' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_34)   --->   "%xor_ln127_33 = xor i64 %or_ln22_8, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 305 'xor' 'xor_ln127_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_34)   --->   "%and_ln127_16 = and i64 %or_ln22_9, i64 %xor_ln127_33" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 306 'and' 'and_ln127_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_34 = xor i64 %and_ln127_16, i64 %or_ln22_26" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 307 'xor' 'xor_ln127_34' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_36)   --->   "%xor_ln127_35 = xor i64 %or_ln22_11, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 308 'xor' 'xor_ln127_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_36)   --->   "%and_ln127_17 = and i64 %or_ln22_17, i64 %xor_ln127_35" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 309 'and' 'and_ln127_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_36 = xor i64 %and_ln127_17, i64 %or_ln22_6" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 310 'xor' 'xor_ln127_36' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_38)   --->   "%xor_ln127_37 = xor i64 %or_ln22_17, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 311 'xor' 'xor_ln127_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_38)   --->   "%and_ln127_18 = and i64 %or_ln22_18, i64 %xor_ln127_37" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 312 'and' 'and_ln127_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_38 = xor i64 %and_ln127_18, i64 %or_ln22_11" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 313 'xor' 'xor_ln127_38' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_40)   --->   "%xor_ln127_39 = xor i64 %or_ln22_18, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 314 'xor' 'xor_ln127_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_40)   --->   "%and_ln127_19 = and i64 %or_ln22_24, i64 %xor_ln127_39" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 315 'and' 'and_ln127_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_40 = xor i64 %or_ln22_17, i64 %and_ln127_19" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 316 'xor' 'xor_ln127_40' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_42)   --->   "%xor_ln127_41 = xor i64 %or_ln22_24, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 317 'xor' 'xor_ln127_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_42)   --->   "%and_ln127_20 = and i64 %or_ln22_6, i64 %xor_ln127_41" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 318 'and' 'and_ln127_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_42 = xor i64 %and_ln127_20, i64 %or_ln22_18" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 319 'xor' 'xor_ln127_42' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_44)   --->   "%xor_ln127_43 = xor i64 %or_ln22_6, i64 18446744073709551615" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 320 'xor' 'xor_ln127_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln127_44)   --->   "%and_ln127_21 = and i64 %or_ln22_11, i64 %xor_ln127_43" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 321 'and' 'and_ln127_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln127_44 = xor i64 %or_ln22_24, i64 %and_ln127_21" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 322 'xor' 'xor_ln127_44' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/2] ( I:1.23ns O:1.23ns )   --->   "%RC_TABLE_load = load i5 %RC_TABLE_addr" [keccak.cpp:137->keccak.cpp:154]   --->   Operation 323 'load' 'RC_TABLE_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_2 : Operation 324 [1/1] (0.37ns) (out node of the LUT)   --->   "%xor_ln137 = xor i64 %RC_TABLE_load, i64 %or_ln127" [keccak.cpp:137->keccak.cpp:154]   --->   Operation 324 'xor' 'xor_ln137' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_44, i64 %state_24_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 325 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 326 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_34, i64 %state_19_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 326 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 327 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_24, i64 %state_14_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 327 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 328 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_14, i64 %state_9_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 328 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln22 = store i64 %or_ln22_27, i64 %state_4_0" [keccak.cpp:22->keccak.cpp:93->keccak.cpp:152]   --->   Operation 329 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 330 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_42, i64 %state_2325_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 330 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 331 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_32, i64 %state_18_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 331 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 332 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_22, i64 %state_13_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 332 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 333 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_12, i64 %state_8_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 333 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 334 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_4, i64 %state_3_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 334 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 335 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_40, i64 %state_22_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 335 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 336 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_30, i64 %state_17_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 336 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 337 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_20, i64 %state_1213_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 337 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 338 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_10, i64 %state_7_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 338 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 339 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_3, i64 %state_2_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 339 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 340 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_38, i64 %state_21_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 340 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 341 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_28, i64 %state_16_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 341 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 342 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_18, i64 %state_11_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 342 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 343 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_8, i64 %state_6_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 343 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 344 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_1, i64 %state_1_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 344 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_36, i64 %state_20_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 345 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 346 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_26, i64 %state_1549_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 346 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 347 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_16, i64 %state_10_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 347 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 348 [1/1] (0.42ns)   --->   "%store_ln127 = store i64 %xor_ln127_6, i64 %state_5_0" [keccak.cpp:127->keccak.cpp:153]   --->   Operation 348 'store' 'store_ln127' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 349 [1/1] (0.42ns)   --->   "%store_ln137 = store i64 %xor_ln137, i64 %state_0_0" [keccak.cpp:137->keccak.cpp:154]   --->   Operation 349 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.body" [keccak.cpp:149]   --->   Operation 350 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.664ns
The critical path consists of the following:
	'store' operation ('store_ln135', keccak.cpp:135->keccak.cpp:154) of constant 0 5 bit on local variable 'round', keccak.cpp:135->keccak.cpp:154 [78]  (0.427 ns)
	'load' operation 5 bit ('round', keccak.cpp:149) on local variable 'round', keccak.cpp:135->keccak.cpp:154 [106]  (0.000 ns)
	'getelementptr' operation 5 bit ('RC_TABLE_addr', keccak.cpp:137->keccak.cpp:154) [344]  (0.000 ns)
	'load' operation 64 bit ('RC_TABLE_load', keccak.cpp:137->keccak.cpp:154) on array 'RC_TABLE' [345]  (1.237 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 64 bit ('state_2_0_load', keccak.cpp:67->keccak.cpp:151) on local variable 'state_2_0' [121]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln50_9', keccak.cpp:50->keccak.cpp:151) [149]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln50_10', keccak.cpp:50->keccak.cpp:151) [150]  (0.000 ns)
	'xor' operation 64 bit ('x', keccak.cpp:50->keccak.cpp:151) [151]  (0.379 ns)
	'xor' operation 64 bit ('xor_ln57_3', keccak.cpp:57->keccak.cpp:151) [175]  (0.379 ns)
	'xor' operation 64 bit ('x', keccak.cpp:67->keccak.cpp:151) [197]  (0.379 ns)
	'xor' operation 64 bit ('xor_ln127_2', keccak.cpp:127->keccak.cpp:153) [280]  (0.379 ns)
	'xor' operation 64 bit ('xor_ln127_4', keccak.cpp:127->keccak.cpp:153) [283]  (0.379 ns)
	'store' operation ('store_ln127', keccak.cpp:127->keccak.cpp:153) of variable 'xor_ln127_4', keccak.cpp:127->keccak.cpp:153 64 bit on local variable 'state_3_0' [357]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
