Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 28 14:54:34 2020
| Host         : DESKTOP-5G5DH1Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Control_Block_control_sets_placed.rpt
| Design       : Control_Block
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             301 |          185 |
| Yes          | No                    | Yes                    |               9 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | B/State0                |                  |                1 |              4 |
| ~clk_BUFG      | A/C3/sel                | RESET_IBUF       |                4 |              9 |
|  clk_BUFG      |                         |                  |                3 |             10 |
|  CLK_IBUF_BUFG | B/RA_data_in0           |                  |               14 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_6[0] |                  |               16 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg[0]   |                  |               15 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_3[0] |                  |               18 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_2[0] |                  |               18 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_5[0] |                  |               15 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_0[0] |                  |               15 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_1[0] |                  |               17 |             24 |
|  clk_BUFG      | A/C4/RA_enable_reg_4[0] |                  |               17 |             24 |
|  CLK_IBUF_BUFG |                         |                  |                8 |             28 |
|  clk_BUFG      | A/C4/E[0]               |                  |               13 |             28 |
|  clk_BUFG      | B/C2/RA[23]_i_1_n_0     |                  |               26 |             53 |
+----------------+-------------------------+------------------+------------------+----------------+


