ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB132:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include <stm32f3xx_hal_rcc.h>
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 3


  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 100:Core/Src/main.c ****     HAL_Delay(500);
 101:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 102:Core/Src/main.c ****     HAL_Delay(5000);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c ****   /* USER CODE END 3 */
 108:Core/Src/main.c **** }
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /**
 111:Core/Src/main.c ****   * @brief System Clock Configuration
 112:Core/Src/main.c ****   * @retval None
 113:Core/Src/main.c ****   */
 114:Core/Src/main.c **** void SystemClock_Config(void)
 115:Core/Src/main.c **** {
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 120:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 124:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 125:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 126:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 127:Core/Src/main.c ****   {
 128:Core/Src/main.c ****     Error_Handler();
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 134:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 135:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 136:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     Error_Handler();
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** }
 145:Core/Src/main.c **** 
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 4


 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief GPIO Initialization Function
 148:Core/Src/main.c ****   * @param None
 149:Core/Src/main.c ****   * @retval None
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c **** static void MX_GPIO_Init(void)
 152:Core/Src/main.c **** {
  28              		.loc 1 152 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 153:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 153 3 view .LVU1
  41              		.loc 1 153 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0394     		str	r4, [sp, #12]
  44 0008 0494     		str	r4, [sp, #16]
  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 154:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 155:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 158:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  48              		.loc 1 158 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 158 3 view .LVU4
  51              		.loc 1 158 3 view .LVU5
  52 0010 124B     		ldr	r3, .L3
  53 0012 5A69     		ldr	r2, [r3, #20]
  54 0014 42F48002 		orr	r2, r2, #4194304
  55 0018 5A61     		str	r2, [r3, #20]
  56              		.loc 1 158 3 view .LVU6
  57 001a 5A69     		ldr	r2, [r3, #20]
  58 001c 02F48002 		and	r2, r2, #4194304
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 158 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 158 3 view .LVU8
 159:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 159 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 159 3 view .LVU10
  67              		.loc 1 159 3 view .LVU11
  68 0024 5A69     		ldr	r2, [r3, #20]
  69 0026 42F40032 		orr	r2, r2, #131072
  70 002a 5A61     		str	r2, [r3, #20]
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 5


  71              		.loc 1 159 3 view .LVU12
  72 002c 5B69     		ldr	r3, [r3, #20]
  73 002e 03F40033 		and	r3, r3, #131072
  74 0032 0293     		str	r3, [sp, #8]
  75              		.loc 1 159 3 view .LVU13
  76 0034 029B     		ldr	r3, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 159 3 view .LVU14
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 162:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
  79              		.loc 1 162 3 view .LVU15
  80 0036 2246     		mov	r2, r4
  81 0038 2021     		movs	r1, #32
  82 003a 4FF09040 		mov	r0, #1207959552
  83 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  84              	.LVL0:
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 165:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
  85              		.loc 1 165 3 view .LVU16
  86              		.loc 1 165 23 is_stmt 0 view .LVU17
  87 0042 2023     		movs	r3, #32
  88 0044 0393     		str	r3, [sp, #12]
 166:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  89              		.loc 1 166 3 is_stmt 1 view .LVU18
  90              		.loc 1 166 24 is_stmt 0 view .LVU19
  91 0046 0123     		movs	r3, #1
  92 0048 0493     		str	r3, [sp, #16]
 167:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  93              		.loc 1 167 3 is_stmt 1 view .LVU20
  94              		.loc 1 167 24 is_stmt 0 view .LVU21
  95 004a 0594     		str	r4, [sp, #20]
 168:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  96              		.loc 1 168 3 is_stmt 1 view .LVU22
  97              		.loc 1 168 25 is_stmt 0 view .LVU23
  98 004c 0694     		str	r4, [sp, #24]
 169:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  99              		.loc 1 169 3 is_stmt 1 view .LVU24
 100 004e 03A9     		add	r1, sp, #12
 101 0050 4FF09040 		mov	r0, #1207959552
 102 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 103              	.LVL1:
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 172:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 173:Core/Src/main.c **** }
 104              		.loc 1 173 1 is_stmt 0 view .LVU25
 105 0058 08B0     		add	sp, sp, #32
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 8
 108              		@ sp needed
 109 005a 10BD     		pop	{r4, pc}
 110              	.L4:
 111              		.align	2
 112              	.L3:
 113 005c 00100240 		.word	1073876992
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 6


 114              		.cfi_endproc
 115              	.LFE132:
 117              		.section	.text.Error_Handler,"ax",%progbits
 118              		.align	1
 119              		.global	Error_Handler
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 124              	Error_Handler:
 125              	.LFB133:
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c **** /* USER CODE END 4 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /**
 180:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** void Error_Handler(void)
 184:Core/Src/main.c **** {
 126              		.loc 1 184 1 is_stmt 1 view -0
 127              		.cfi_startproc
 128              		@ Volatile: function does not return.
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 185:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 186:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 187:Core/Src/main.c ****   __disable_irq();
 132              		.loc 1 187 3 view .LVU27
 133              	.LBB6:
 134              	.LBI6:
 135              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 7


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 8


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 9


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 136              		.loc 2 140 27 view .LVU28
 137              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 138              		.loc 2 142 3 view .LVU29
 139              		.syntax unified
 140              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 141 0000 72B6     		cpsid i
 142              	@ 0 "" 2
 143              		.thumb
 144              		.syntax unified
 145              	.L6:
 146              	.LBE7:
 147              	.LBE6:
 188:Core/Src/main.c ****   while (1)
 148              		.loc 1 188 3 discriminator 1 view .LVU30
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****   }
 149              		.loc 1 190 3 discriminator 1 view .LVU31
 188:Core/Src/main.c ****   while (1)
 150              		.loc 1 188 9 discriminator 1 view .LVU32
 151 0002 FEE7     		b	.L6
 152              		.cfi_endproc
 153              	.LFE133:
 155              		.section	.text.SystemClock_Config,"ax",%progbits
 156              		.align	1
 157              		.global	SystemClock_Config
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	SystemClock_Config:
 163              	.LFB131:
 115:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 164              		.loc 1 115 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 64
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168 0000 00B5     		push	{lr}
 169              	.LCFI3:
 170              		.cfi_def_cfa_offset 4
 171              		.cfi_offset 14, -4
 172 0002 91B0     		sub	sp, sp, #68
 173              	.LCFI4:
 174              		.cfi_def_cfa_offset 72
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 175              		.loc 1 116 3 view .LVU34
 116:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 176              		.loc 1 116 22 is_stmt 0 view .LVU35
 177 0004 2822     		movs	r2, #40
 178 0006 0021     		movs	r1, #0
 179 0008 06A8     		add	r0, sp, #24
 180 000a FFF7FEFF 		bl	memset
 181              	.LVL2:
 117:Core/Src/main.c **** 
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 10


 182              		.loc 1 117 3 is_stmt 1 view .LVU36
 117:Core/Src/main.c **** 
 183              		.loc 1 117 22 is_stmt 0 view .LVU37
 184 000e 0023     		movs	r3, #0
 185 0010 0193     		str	r3, [sp, #4]
 186 0012 0293     		str	r3, [sp, #8]
 187 0014 0393     		str	r3, [sp, #12]
 188 0016 0493     		str	r3, [sp, #16]
 189 0018 0593     		str	r3, [sp, #20]
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 190              		.loc 1 122 3 is_stmt 1 view .LVU38
 122:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 191              		.loc 1 122 36 is_stmt 0 view .LVU39
 192 001a 0223     		movs	r3, #2
 193 001c 0693     		str	r3, [sp, #24]
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 194              		.loc 1 123 3 is_stmt 1 view .LVU40
 123:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 195              		.loc 1 123 30 is_stmt 0 view .LVU41
 196 001e 0123     		movs	r3, #1
 197 0020 0993     		str	r3, [sp, #36]
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 198              		.loc 1 124 3 is_stmt 1 view .LVU42
 124:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 199              		.loc 1 124 41 is_stmt 0 view .LVU43
 200 0022 1023     		movs	r3, #16
 201 0024 0A93     		str	r3, [sp, #40]
 125:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 202              		.loc 1 125 3 is_stmt 1 view .LVU44
 126:Core/Src/main.c ****   {
 203              		.loc 1 126 3 view .LVU45
 126:Core/Src/main.c ****   {
 204              		.loc 1 126 7 is_stmt 0 view .LVU46
 205 0026 06A8     		add	r0, sp, #24
 206 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 207              	.LVL3:
 126:Core/Src/main.c ****   {
 208              		.loc 1 126 6 view .LVU47
 209 002c 68B9     		cbnz	r0, .L11
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 210              		.loc 1 133 3 is_stmt 1 view .LVU48
 133:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 211              		.loc 1 133 31 is_stmt 0 view .LVU49
 212 002e 0F23     		movs	r3, #15
 213 0030 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 214              		.loc 1 135 3 is_stmt 1 view .LVU50
 135:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 215              		.loc 1 135 34 is_stmt 0 view .LVU51
 216 0032 0021     		movs	r1, #0
 217 0034 0291     		str	r1, [sp, #8]
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 218              		.loc 1 136 3 is_stmt 1 view .LVU52
 136:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 219              		.loc 1 136 35 is_stmt 0 view .LVU53
 220 0036 0391     		str	r1, [sp, #12]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 11


 221              		.loc 1 137 3 is_stmt 1 view .LVU54
 137:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 222              		.loc 1 137 36 is_stmt 0 view .LVU55
 223 0038 0491     		str	r1, [sp, #16]
 138:Core/Src/main.c **** 
 224              		.loc 1 138 3 is_stmt 1 view .LVU56
 138:Core/Src/main.c **** 
 225              		.loc 1 138 36 is_stmt 0 view .LVU57
 226 003a 0591     		str	r1, [sp, #20]
 140:Core/Src/main.c ****   {
 227              		.loc 1 140 3 is_stmt 1 view .LVU58
 140:Core/Src/main.c ****   {
 228              		.loc 1 140 7 is_stmt 0 view .LVU59
 229 003c 01A8     		add	r0, sp, #4
 230 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 231              	.LVL4:
 140:Core/Src/main.c ****   {
 232              		.loc 1 140 6 view .LVU60
 233 0042 20B9     		cbnz	r0, .L12
 144:Core/Src/main.c **** 
 234              		.loc 1 144 1 view .LVU61
 235 0044 11B0     		add	sp, sp, #68
 236              	.LCFI5:
 237              		.cfi_remember_state
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 0046 5DF804FB 		ldr	pc, [sp], #4
 241              	.L11:
 242              	.LCFI6:
 243              		.cfi_restore_state
 128:Core/Src/main.c ****   }
 244              		.loc 1 128 5 is_stmt 1 view .LVU62
 245 004a FFF7FEFF 		bl	Error_Handler
 246              	.LVL5:
 247              	.L12:
 142:Core/Src/main.c ****   }
 248              		.loc 1 142 5 view .LVU63
 249 004e FFF7FEFF 		bl	Error_Handler
 250              	.LVL6:
 251              		.cfi_endproc
 252              	.LFE131:
 254              		.section	.text.main,"ax",%progbits
 255              		.align	1
 256              		.global	main
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	main:
 262              	.LFB130:
  66:Core/Src/main.c **** 
 263              		.loc 1 66 1 view -0
 264              		.cfi_startproc
 265              		@ Volatile: function does not return.
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268 0000 08B5     		push	{r3, lr}
 269              	.LCFI7:
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 12


 270              		.cfi_def_cfa_offset 8
 271              		.cfi_offset 3, -8
 272              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 273              		.loc 1 75 3 view .LVU65
 274 0002 FFF7FEFF 		bl	HAL_Init
 275              	.LVL7:
  82:Core/Src/main.c **** 
 276              		.loc 1 82 3 view .LVU66
 277 0006 FFF7FEFF 		bl	SystemClock_Config
 278              	.LVL8:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 279              		.loc 1 89 3 view .LVU67
 280 000a FFF7FEFF 		bl	MX_GPIO_Init
 281              	.LVL9:
 282              	.L14:
  96:Core/Src/main.c ****   {
 283              		.loc 1 96 3 discriminator 1 view .LVU68
  99:Core/Src/main.c ****     HAL_Delay(500);
 284              		.loc 1 99 5 discriminator 1 view .LVU69
 285 000e 0022     		movs	r2, #0
 286 0010 2021     		movs	r1, #32
 287 0012 4FF09040 		mov	r0, #1207959552
 288 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 289              	.LVL10:
 100:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 290              		.loc 1 100 5 discriminator 1 view .LVU70
 291 001a 4FF4FA70 		mov	r0, #500
 292 001e FFF7FEFF 		bl	HAL_Delay
 293              	.LVL11:
 101:Core/Src/main.c ****     HAL_Delay(5000);
 294              		.loc 1 101 5 discriminator 1 view .LVU71
 295 0022 0122     		movs	r2, #1
 296 0024 2021     		movs	r1, #32
 297 0026 4FF09040 		mov	r0, #1207959552
 298 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 299              	.LVL12:
 102:Core/Src/main.c **** 
 300              		.loc 1 102 5 discriminator 1 view .LVU72
 301 002e 41F28830 		movw	r0, #5000
 302 0032 FFF7FEFF 		bl	HAL_Delay
 303              	.LVL13:
  96:Core/Src/main.c ****   {
 304              		.loc 1 96 9 discriminator 1 view .LVU73
 305 0036 EAE7     		b	.L14
 306              		.cfi_endproc
 307              	.LFE130:
 309              		.text
 310              	.Letext0:
 311              		.file 3 "/opt/ST/STM32CubeCLT_1.15.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 312              		.file 4 "/opt/ST/STM32CubeCLT_1.15.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 313              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 314              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 315              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 316              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 317              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 318              		.file 10 "<built-in>"
ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 13


ARM GAS  /var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:113    .text.MX_GPIO_Init:0000005c $d
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:118    .text.Error_Handler:00000000 $t
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:124    .text.Error_Handler:00000000 Error_Handler
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:156    .text.SystemClock_Config:00000000 $t
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:162    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:255    .text.main:00000000 $t
/var/folders/hl/kx001fn1193f5wb8p52118b00000gn/T//cc6v1KDC.s:261    .text.main:00000000 main

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
