// Seed: 3852574428
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  reg id_3, id_4 = 1;
  if (1)
    id_5 :
    assert property (@(negedge 1 or 1 or posedge 1 or posedge 1) 1) id_4 <= 1;
    else
      id_6(.id_0(~(id_3 | 1)), .id_1(1), .id_2(id_5), .id_3(id_1), .id_4(id_5), .id_5(1), .id_6(1));
  for (id_7 = 1; 1; id_4 = ~id_7 - 1'h0) wire id_8;
  wire id_9, id_10;
  wire id_11 = id_2;
  wire id_12, id_13;
endmodule
module module_1;
  if (id_1) assign id_1 = 1'b0;
  else reg id_2, id_3, id_4;
  tri0 id_5;
  reg  id_6;
  wire id_7;
  reg id_8, id_9 = id_4;
  assign id_6 = id_8.id_2;
  assign id_5 = 1;
  wire id_10, id_11, id_12;
  assign id_2 = id_3;
  module_0(
      id_11
  );
  always for (id_3 = 1'b0; ""; id_3 = 1) @(1'b0 or posedge 1) id_1 = 1;
  assign id_4 = 1;
  wire id_13;
  always_latch begin
    id_8 <= id_8 & 1;
  end
endmodule
