Analysis & Synthesis report for RV32I
Sun Oct 12 22:19:12 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |RV32I|FPU:fpu_core|FP_Div:u_fp_div|state
 11. State Machine - |RV32I|execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_n3h1:auto_generated
 19. Source assignments for decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0|altsyncram_v4h1:auto_generated
 20. Source assignments for decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1|altsyncram_v4h1:auto_generated
 21. Parameter Settings for Inferred Entity Instance: memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0
 22. Parameter Settings for Inferred Entity Instance: decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0
 23. Parameter Settings for Inferred Entity Instance: decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1
 24. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0
 26. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1
 27. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1
 29. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "hazard_control:hazard_controller"
 34. Port Connectivity Checks: "mem_wb_registers:mem_wb"
 35. Port Connectivity Checks: "memory_stage:memory"
 36. Port Connectivity Checks: "FPU:fpu_core"
 37. Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|FP_Mul:final_mult"
 38. Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|NR_Iteration:iter1|FP_Sub:sub_inst"
 39. Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|NR_Iteration:iter1"
 40. Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|FP_Add:x0_add"
 41. Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|FP_Mul:x0_mult"
 42. Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst"
 43. Port Connectivity Checks: "execute_stage:execute|ALU:alu_inst"
 44. Port Connectivity Checks: "execute_stage:execute"
 45. Port Connectivity Checks: "decode_stage:decode|FP_Register_File:fprf"
 46. Port Connectivity Checks: "decode_stage:decode|Control_Unit:control|Main_Decoder:md"
 47. Port Connectivity Checks: "decode_stage:decode|Control_Unit:control"
 48. Port Connectivity Checks: "decode_stage:decode"
 49. Port Connectivity Checks: "fetch_stage:fetch|PC_Adder:PC_adder"
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 12 22:19:12 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RV32I                                           ;
; Top-level Entity Name              ; RV32I                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 6,756                                           ;
;     Total combinational functions  ; 6,630                                           ;
;     Dedicated logic registers      ; 467                                             ;
; Total registers                    ; 467                                             ;
; Total pins                         ; 113                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 34,304                                          ;
; Embedded Multiplier 9-bit elements ; 30                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; RV32I              ; RV32I              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+
; FPU_Control_Unit.v                           ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FPU_Control_Unit.v                           ;         ;
; Sign_Unit.v                                  ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Sign_Unit.v                                  ;         ;
; NR_Iteration.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/NR_Iteration.v                               ;         ;
; Normalizer.v                                 ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v                                 ;         ;
; Mantissa_Normalisation.v                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Mantissa_Normalisation.v                     ;         ;
; Mantissa_Multiplier.v                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Mantissa_Multiplier.v                        ;         ;
; FP_Sub.v                                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v                                     ;         ;
; FP_Mul.v                                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v                                     ;         ;
; FP_Div.v                                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v                                     ;         ;
; FP_Add.v                                     ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v                                     ;         ;
; Floating_Seperation.v                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Floating_Seperation.v                        ;         ;
; Adder_Exponent_Bias.v                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Adder_Exponent_Bias.v                        ;         ;
; FPU.v                                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FPU.v                                        ;         ;
; FP_Register_File.v                           ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/FP_Register_File.v                           ;         ;
; if_id_registers.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/if_id_registers.v                            ;         ;
; id_ex_registers.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/id_ex_registers.v                            ;         ;
; ex_mem_registers.v                           ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/ex_mem_registers.v                           ;         ;
; mem_wb_registers.v                           ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v                           ;         ;
; fetch_stage.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v                                ;         ;
; decode_stage.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v                               ;         ;
; execute_stage.v                              ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v                              ;         ;
; memory_stage.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/memory_stage.v                               ;         ;
; writeback_stage.v                            ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/writeback_stage.v                            ;         ;
; RV32I.v                                      ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/RV32I.v                                      ;         ;
; hazard_control.v                             ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/hazard_control.v                             ;         ;
; PC_module.v                                  ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/PC_module.v                                  ;         ;
; mux.v                                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/mux.v                                        ;         ;
; Instruction_Memory.v                         ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v                         ;         ;
; PC_Adder.v                                   ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/PC_Adder.v                                   ;         ;
; Control_Unit.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v                               ;         ;
; Main_Decoder.v                               ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Main_Decoder.v                               ;         ;
; ALU_Decoder.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/ALU_Decoder.v                                ;         ;
; Register_File.v                              ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Register_File.v                              ;         ;
; Sign_Extend.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Sign_Extend.v                                ;         ;
; ALU.v                                        ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/ALU.v                                        ;         ;
; Data_Memory.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/Data_Memory.v                                ;         ;
; memfile.hex                                  ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/altera/13.0sp1/RV32IM_pineline/memfile.hex                                  ;         ;
; hazard_unit.v                                ; yes             ; User Verilog HDL File                                 ; C:/altera/13.0sp1/RV32IM_pineline/hazard_unit.v                                ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_n3h1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_n3h1.tdf                       ;         ;
; db/rv32i.ram0_data_memory_76112063.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/RV32IM_pineline/db/rv32i.ram0_data_memory_76112063.hdl.mif   ;         ;
; db/altsyncram_v4h1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_v4h1.tdf                       ;         ;
; db/rv32i.ram0_register_file_605be989.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/RV32IM_pineline/db/rv32i.ram0_register_file_605be989.hdl.mif ;         ;
; lpm_divide.tdf                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_vfm.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_vfm.tdf                        ;         ;
; db/sign_div_unsign_9nh.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/sign_div_unsign_9nh.tdf                   ;         ;
; db/alt_u_div_k5f.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/alt_u_div_k5f.tdf                         ;         ;
; db/add_sub_lkc.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/add_sub_lkc.tdf                           ;         ;
; db/add_sub_mkc.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/add_sub_mkc.tdf                           ;         ;
; db/lpm_divide_qlo.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_qlo.tdf                        ;         ;
; db/abs_divider_4dg.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/abs_divider_4dg.tdf                       ;         ;
; db/lpm_abs_0s9.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/lpm_abs_0s9.tdf                           ;         ;
; db/lpm_divide_28m.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_28m.tdf                        ;         ;
; db/lpm_divide_nto.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_nto.tdf                        ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_v8t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf                              ;         ;
; db/mult_i1t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/mult_i1t.tdf                              ;         ;
; db/mult_l8t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/RV32IM_pineline/db/mult_l8t.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 6,756 ;
;                                             ;       ;
; Total combinational functions               ; 6630  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2548  ;
;     -- 3 input functions                    ; 3601  ;
;     -- <=2 input functions                  ; 481   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 4030  ;
;     -- arithmetic mode                      ; 2600  ;
;                                             ;       ;
; Total registers                             ; 467   ;
;     -- Dedicated logic registers            ; 467   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 113   ;
; Total memory bits                           ; 34304 ;
; Embedded Multiplier 9-bit elements          ; 30    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 563   ;
; Total fan-out                               ; 25246 ;
; Average fan-out                             ; 3.44  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RV32I                                       ; 6630 (1)          ; 467 (0)      ; 34304       ; 30           ; 0       ; 15        ; 113  ; 0            ; |RV32I                                                                                                                                                      ; work         ;
;    |decode_stage:decode|                     ; 33 (0)            ; 37 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode                                                                                                                                  ; work         ;
;       |Control_Unit:control|                 ; 22 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Control_Unit:control                                                                                                             ; work         ;
;          |ALU_Decoder:alu_dec|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Control_Unit:control|ALU_Decoder:alu_dec                                                                                         ; work         ;
;          |Main_Decoder:md|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Control_Unit:control|Main_Decoder:md                                                                                             ; work         ;
;       |Register_File:rf|                     ; 7 (7)             ; 37 (37)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Register_File:rf                                                                                                                 ; work         ;
;          |altsyncram:Register_rtl_0|         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0                                                                                       ; work         ;
;             |altsyncram_v4h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0|altsyncram_v4h1:auto_generated                                                        ; work         ;
;          |altsyncram:Register_rtl_1|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1                                                                                       ; work         ;
;             |altsyncram_v4h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1|altsyncram_v4h1:auto_generated                                                        ; work         ;
;       |Sign_Extend:extension|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|decode_stage:decode|Sign_Extend:extension                                                                                                            ; work         ;
;    |ex_mem_registers:ex_mem|                 ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|ex_mem_registers:ex_mem                                                                                                                              ; work         ;
;    |execute_stage:execute|                   ; 6068 (215)        ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |RV32I|execute_stage:execute                                                                                                                                ; work         ;
;       |ALU:alu_inst|                         ; 5853 (979)        ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst                                                                                                                   ; work         ;
;          |lpm_divide:Div0|                   ; 1084 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div0                                                                                                   ; work         ;
;             |lpm_divide_nto:auto_generated|  ; 1084 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1084 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_k5f:divider|    ; 1051 (1050)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                      |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;          |lpm_divide:Div1|                   ; 1094 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div1                                                                                                   ; work         ;
;             |lpm_divide_vfm:auto_generated|  ; 1094 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated                                                                     ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1094 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                         ; work         ;
;                   |alt_u_div_k5f:divider|    ; 1094 (1094)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                   ; work         ;
;          |lpm_divide:Mod0|                   ; 1307 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0                                                                                                   ; work         ;
;             |lpm_divide_qlo:auto_generated|  ; 1307 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                                     ; work         ;
;                |abs_divider_4dg:divider|     ; 1307 (59)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                   |alt_u_div_k5f:divider|    ; 1147 (1145)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                      |add_sub_lkc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                      |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;                   |lpm_abs_0s9:my_abs_den|   ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                      ; work         ;
;                   |lpm_abs_0s9:my_abs_num|   ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                      ; work         ;
;          |lpm_divide:Mod1|                   ; 1098 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1                                                                                                   ; work         ;
;             |lpm_divide_28m:auto_generated|  ; 1098 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1|lpm_divide_28m:auto_generated                                                                     ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1098 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                         ; work         ;
;                   |alt_u_div_k5f:divider|    ; 1098 (1098)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                   ; work         ;
;          |lpm_mult:Mult0|                    ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0                                                                                                    ; work         ;
;             |mult_i1t:auto_generated|        ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0|mult_i1t:auto_generated                                                                            ; work         ;
;          |lpm_mult:Mult1|                    ; 120 (0)           ; 0 (0)        ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1                                                                                                    ; work         ;
;             |mult_v8t:auto_generated|        ; 120 (120)         ; 0 (0)        ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated                                                                            ; work         ;
;          |lpm_mult:Mult2|                    ; 79 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2                                                                                                    ; work         ;
;             |mult_l8t:auto_generated|        ; 79 (79)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2|mult_l8t:auto_generated                                                                            ; work         ;
;    |fetch_stage:fetch|                       ; 137 (0)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|fetch_stage:fetch                                                                                                                                    ; work         ;
;       |Instruction_Memory:IMEM|              ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|fetch_stage:fetch|Instruction_Memory:IMEM                                                                                                            ; work         ;
;       |PC_module:Program_Counter|            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|fetch_stage:fetch|PC_module:Program_Counter                                                                                                          ; work         ;
;    |hazard_control:hazard_controller|        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|hazard_control:hazard_controller                                                                                                                     ; work         ;
;    |hazard_unit:data_hazard_unit|            ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|hazard_unit:data_hazard_unit                                                                                                                         ; work         ;
;    |id_ex_registers:id_ex|                   ; 191 (191)         ; 125 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|id_ex_registers:id_ex                                                                                                                                ; work         ;
;    |if_id_registers:if_id|                   ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|if_id_registers:if_id                                                                                                                                ; work         ;
;    |mem_wb_registers:mem_wb|                 ; 0 (0)             ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|mem_wb_registers:mem_wb                                                                                                                              ; work         ;
;    |memory_stage:memory|                     ; 75 (0)            ; 77 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|memory_stage:memory                                                                                                                                  ; work         ;
;       |Data_Memory:dmem|                     ; 75 (75)           ; 77 (77)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|memory_stage:memory|Data_Memory:dmem                                                                                                                 ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0                                                                                            ; work         ;
;             |altsyncram_n3h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_n3h1:auto_generated                                                             ; work         ;
;    |writeback_stage:writeback|               ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I|writeback_stage:writeback                                                                                                                            ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0|altsyncram_v4h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/RV32I.ram0_Register_File_605be989.hdl.mif ;
; decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1|altsyncram_v4h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; db/RV32I.ram0_Register_File_605be989.hdl.mif ;
; memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_n3h1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; db/RV32I.ram0_Data_Memory_76112063.hdl.mif   ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |RV32I|FPU:fpu_core|FP_Div:u_fp_div|state            ;
+---------------+------------+------------+---------------+------------+
; Name          ; state.DONE ; state.WAIT ; state.COMPUTE ; state.IDLE ;
+---------------+------------+------------+---------------+------------+
; state.IDLE    ; 0          ; 0          ; 0             ; 0          ;
; state.COMPUTE ; 0          ; 0          ; 1             ; 1          ;
; state.WAIT    ; 0          ; 1          ; 0             ; 1          ;
; state.DONE    ; 1          ; 0          ; 0             ; 1          ;
+---------------+------------+------------+---------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |RV32I|execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state ;
+---------------+------------+------------+---------------+-----------------------+
; Name          ; state.DONE ; state.WAIT ; state.COMPUTE ; state.IDLE            ;
+---------------+------------+------------+---------------+-----------------------+
; state.IDLE    ; 0          ; 0          ; 0             ; 0                     ;
; state.COMPUTE ; 0          ; 0          ; 1             ; 1                     ;
; state.WAIT    ; 0          ; 1          ; 0             ; 1                     ;
; state.DONE    ; 1          ; 0          ; 0             ; 1                     ;
+---------------+------------+------------+---------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+--------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                         ;
+--------------------------------------------------------------------+----------------------------------------------------------------------------+
; ex_mem_registers:ex_mem|FPResultSrcM                               ; Stuck at GND due to stuck port data_in                                     ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|wait_count[0,1] ; Stuck at GND due to stuck port clear                                       ;
; id_ex_registers:id_ex|FP_RD_E[0..4]                                ; Lost fanout                                                                ;
; id_ex_registers:id_ex|Imm_Ext_E[12..31]                            ; Merged with id_ex_registers:id_ex|Imm_Ext_E[11]                            ;
; if_id_registers:if_id|InstrD[11,18,19,26..29,31]                   ; Stuck at GND due to stuck port data_in                                     ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[8,10]   ; Stuck at GND due to stuck port data_in                                     ;
; id_ex_registers:id_ex|RD_E[4]                                      ; Stuck at GND due to stuck port data_in                                     ;
; ex_mem_registers:ex_mem|RD_M[4]                                    ; Stuck at GND due to stuck port data_in                                     ;
; id_ex_registers:id_ex|RS1_E[3,4]                                   ; Stuck at GND due to stuck port data_in                                     ;
; id_ex_registers:id_ex|Imm_Ext_E[6..9,11]                           ; Stuck at GND due to stuck port data_in                                     ;
; mem_wb_registers:mem_wb|RD_W[4]                                    ; Stuck at GND due to stuck port data_in                                     ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[9]      ; Stuck at GND due to stuck port data_in                                     ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[9]      ; Stuck at GND due to stuck port data_in                                     ;
; decode_stage:decode|Register_File:rf|Register~1                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~2                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~3                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~4                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~5                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~6                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~7                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~8                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~9                    ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~10                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~11                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~12                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~13                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~14                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~15                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~16                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~17                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~18                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~19                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~20                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~21                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~22                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~23                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~24                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~25                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~26                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~27                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~28                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~29                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~30                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~31                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~32                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~34                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~35                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~36                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~37                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~38                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~39                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~40                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~41                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~42                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~43                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~44                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~45                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~46                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~47                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~48                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~49                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~50                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~51                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~52                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~53                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~54                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~55                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~56                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~57                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~58                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~59                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~60                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~61                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~62                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~63                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~64                   ; Stuck at GND due to stuck port clock_enable                                ;
; decode_stage:decode|Register_File:rf|Register~65                   ; Stuck at GND due to stuck port clock_enable                                ;
; FPU:fpu_core|FP_Div:u_fp_div|wait_count[1]                         ; Stuck at GND due to stuck port data_in                                     ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[74]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[72] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[72]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[70] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[70]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[68] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[68]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[66] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[66]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[64] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[64]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[62] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[62]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[60] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[60]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[58] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[58]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[56] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[56]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[54] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[54]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[52] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[52]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[50] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[50]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[48] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[48]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[46] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[46]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[44] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[44]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[42] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[42]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[40] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[40]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[38] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[38]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[36] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[36]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[34] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[34]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[32] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[32]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[30] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[30]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[28] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[28]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[26] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[26]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[24] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[24]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[22] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[22]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[20] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[20]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[18] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[18]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[16] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[16]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[14] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[14]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[12] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[12]     ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[22]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[22]          ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[74] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[74]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[72] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[72]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[70] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[70]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[68] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[68]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[66] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[66]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[64] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[64]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[62] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[62]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[60] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[60]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[58] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[58]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[56] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[56]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[54] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[54]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[52] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[52]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[50] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[50]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[48] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[48]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[46] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[46]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[44] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[44]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[42] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[42]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[40] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[40]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[38] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[38]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[36] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[36]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[34] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[34]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[32] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[32]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[30] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[30]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[28] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[28]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[26] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[26]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[24] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[24]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[22] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[22]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[20] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[20]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[18] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[18]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[16] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[16]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[14] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[14]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[12] ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[12]     ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[84]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[84]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[82]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[82]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[80]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[80]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[78]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[78]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[76]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[76]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[74]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[74]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[72]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[72]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[70]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[70]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[68]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[68]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[66]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[66]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[64]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[64]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[62]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[62]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[60]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[60]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[58]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[58]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[56]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[56]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[54]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[54]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[52]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[52]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[50]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[50]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[48]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[48]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[46]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[46]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[44]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[44]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[42]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[42]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[40]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[40]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[38]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[38]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[36]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[36]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[34]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[34]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[32]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[32]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[30]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[30]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[28]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[28]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[26]      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[26]          ; Merged with memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[24]      ;
; decode_stage:decode|Register_File:rf|Register~33                   ; Merged with decode_stage:decode|Register_File:rf|Register~0                ;
; decode_stage:decode|Register_File:rf|Register~0                    ; Merged with memory_stage:memory|Data_Memory:dmem|mem~0                     ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[10]     ; Merged with if_id_registers:if_id|InstrD[24]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[8]      ; Merged with if_id_registers:if_id|InstrD[23]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[6]      ; Merged with if_id_registers:if_id|InstrD[22]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[4]      ; Merged with if_id_registers:if_id|InstrD[21]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[2]      ; Merged with if_id_registers:if_id|InstrD[20]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[2]      ; Merged with if_id_registers:if_id|InstrD[15]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[4]      ; Merged with if_id_registers:if_id|InstrD[16]                               ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[6]      ; Merged with if_id_registers:if_id|InstrD[17]                               ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[2]           ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[0]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[4]           ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[1]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[6]           ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[2]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[8]           ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[3]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[10]          ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[4]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[12]          ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[5]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[14]          ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[6]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[16]          ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[7]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[18]          ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[8]                         ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[20]          ; Merged with ex_mem_registers:ex_mem|ALU_ResultM[9]                         ;
; if_id_registers:if_id|InstrD[0]                                    ; Merged with if_id_registers:if_id|InstrD[1]                                ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[11]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[11] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[0]      ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[0]  ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[1]      ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[1]  ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[3]      ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[3]  ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[5]      ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[5]  ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[7]      ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[7]  ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[13]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[13] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[15]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[15] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[17]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[17] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[19]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[19] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[21]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[21] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[23]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[23] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[25]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[25] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[27]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[27] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[29]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[29] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[31]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[31] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[33]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[33] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[35]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[35] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[37]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[37] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[39]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[39] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[41]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[41] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[43]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[43] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[45]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[45] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[47]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[47] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[49]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[49] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[51]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[51] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[53]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[53] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[55]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[55] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[57]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[57] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[59]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[59] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[61]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[61] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[63]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[63] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[65]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[65] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[67]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[67] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[69]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[69] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[71]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[71] ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[73]     ; Merged with decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[73] ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.DONE      ; Lost fanout                                                                ;
; FPU:fpu_core|FP_Div:u_fp_div|state~8                               ; Lost fanout                                                                ;
; FPU:fpu_core|FP_Div:u_fp_div|state~9                               ; Lost fanout                                                                ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state~8         ; Lost fanout                                                                ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state~9         ; Lost fanout                                                                ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.IDLE      ; Stuck at GND due to stuck port clear                                       ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.COMPUTE   ; Stuck at GND due to stuck port clear                                       ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.WAIT      ; Stuck at GND due to stuck port clear                                       ;
; FPU:fpu_core|FP_Div:u_fp_div|wait_count[0]                         ; Lost fanout                                                                ;
; FPU:fpu_core|FP_Div:u_fp_div|state.IDLE                            ; Lost fanout                                                                ;
; FPU:fpu_core|FP_Div:u_fp_div|state.COMPUTE                         ; Lost fanout                                                                ;
; FPU:fpu_core|FP_Div:u_fp_div|state.WAIT                            ; Lost fanout                                                                ;
; FPU:fpu_core|FP_Div:u_fp_div|state.DONE                            ; Lost fanout                                                                ;
; Total Number of Removed Registers = 281                            ;                                                                            ;
+--------------------------------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; mem_wb_registers:mem_wb|RD_W[4]                               ; Stuck at GND              ; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[9],                    ;
;                                                               ; due to stuck port data_in ; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[9],                    ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~1,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~2,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~3,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~4,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~5,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~6,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~7,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~8,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~9,                                  ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~10,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~11,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~12,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~13,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~14,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~15,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~16,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~17,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~18,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~19,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~20,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~21,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~22,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~23,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~24,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~25,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~26,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~27,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~28,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~29,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~30,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~31,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~32,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~34,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~35,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~36,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~37,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~38,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~39,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~40,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~41,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~42,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~43,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~44,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~45,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~46,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~47,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~48,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~49,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~50,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~51,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~52,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~53,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~54,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~55,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~56,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~57,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~58,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~59,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~60,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~61,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~62,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~63,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~64,                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register~65                                  ;
; ex_mem_registers:ex_mem|FPResultSrcM                          ; Stuck at GND              ; id_ex_registers:id_ex|FP_RD_E[4], id_ex_registers:id_ex|FP_RD_E[3],               ;
;                                                               ; due to stuck port data_in ; id_ex_registers:id_ex|FP_RD_E[2], id_ex_registers:id_ex|FP_RD_E[1],               ;
;                                                               ;                           ; id_ex_registers:id_ex|FP_RD_E[0], if_id_registers:if_id|InstrD[19],               ;
;                                                               ;                           ; if_id_registers:if_id|InstrD[18], if_id_registers:if_id|InstrD[11],               ;
;                                                               ;                           ; if_id_registers:if_id|InstrD[31], if_id_registers:if_id|InstrD[29],               ;
;                                                               ;                           ; if_id_registers:if_id|InstrD[28], if_id_registers:if_id|InstrD[27],               ;
;                                                               ;                           ; if_id_registers:if_id|InstrD[26],                                                 ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[8],                    ;
;                                                               ;                           ; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[10],                   ;
;                                                               ;                           ; id_ex_registers:id_ex|RD_E[4], ex_mem_registers:ex_mem|RD_M[4],                   ;
;                                                               ;                           ; id_ex_registers:id_ex|RS1_E[4], id_ex_registers:id_ex|RS1_E[3],                   ;
;                                                               ;                           ; id_ex_registers:id_ex|Imm_Ext_E[6], id_ex_registers:id_ex|Imm_Ext_E[7],           ;
;                                                               ;                           ; id_ex_registers:id_ex|Imm_Ext_E[8], id_ex_registers:id_ex|Imm_Ext_E[9],           ;
;                                                               ;                           ; id_ex_registers:id_ex|Imm_Ext_E[11]                                               ;
; FPU:fpu_core|FP_Div:u_fp_div|state~8                          ; Lost Fanouts              ; FPU:fpu_core|FP_Div:u_fp_div|wait_count[0],                                       ;
;                                                               ;                           ; FPU:fpu_core|FP_Div:u_fp_div|state.IDLE, FPU:fpu_core|FP_Div:u_fp_div|state.WAIT, ;
;                                                               ;                           ; FPU:fpu_core|FP_Div:u_fp_div|state.DONE                                           ;
; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.IDLE ; Stuck at GND              ; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.COMPUTE,                 ;
;                                                               ; due to stuck port clear   ; execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|state.WAIT                     ;
; FPU:fpu_core|FP_Div:u_fp_div|state~9                          ; Lost Fanouts              ; FPU:fpu_core|FP_Div:u_fp_div|state.COMPUTE                                        ;
+---------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 467   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 354   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 111   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[24] ; 3       ;
; Total number of inverted registers = 1                    ;         ;
+-----------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                           ;
+----------------------------------------------------------------+-----------------------------------------------------+
; Register Name                                                  ; RAM Name                                            ;
+----------------------------------------------------------------+-----------------------------------------------------+
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[0]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[1]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[2]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[3]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[4]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[5]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[6]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[7]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[8]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[9]       ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[10]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[11]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[12]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[13]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[14]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[15]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[16]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[17]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[18]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[19]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[20]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[21]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[22]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[23]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[24]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[25]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[26]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[27]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[28]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[29]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[30]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[31]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[32]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[33]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[34]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[35]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[36]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[37]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[38]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[39]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[40]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[41]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[42]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[43]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[44]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[45]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[46]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[47]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[48]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[49]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[50]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[51]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[52]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[53]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[54]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[55]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[56]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[57]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[58]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[59]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[60]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[61]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[62]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[63]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[64]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[65]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[66]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[67]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[68]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[69]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[70]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[71]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[72]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[73]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[74]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[75]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[76]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[77]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[78]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[79]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[80]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[81]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[82]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[83]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; memory_stage:memory|Data_Memory:dmem|mem_rtl_0_bypass[84]      ; memory_stage:memory|Data_Memory:dmem|mem_rtl_0      ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[0]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[1]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[2]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[3]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[4]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[5]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[6]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[7]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[8]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[9]  ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[10] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[11] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[12] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[13] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[14] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[15] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[16] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[17] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[18] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[19] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[20] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[21] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[22] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[23] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[24] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[25] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[26] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[27] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[28] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[29] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[30] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[31] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[32] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[33] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[34] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[35] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[36] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[37] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[38] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[39] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[40] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[41] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[42] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[43] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[44] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[45] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[46] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[47] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[48] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[49] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[50] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[51] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[52] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[53] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[54] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[55] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[56] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[57] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[58] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[59] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[60] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[61] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[62] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[63] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[64] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[65] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[66] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[67] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[68] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[69] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[70] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[71] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[72] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[73] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_0_bypass[74] ; decode_stage:decode|Register_File:rf|Register_rtl_0 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[0]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[1]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[2]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[3]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[4]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[5]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[6]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[7]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[8]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[9]  ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[10] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[11] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[12] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[13] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[14] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[15] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[16] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[17] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[18] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[19] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[20] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[21] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[22] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[23] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[24] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[25] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[26] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[27] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[28] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[29] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[30] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[31] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[32] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[33] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[34] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[35] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[36] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[37] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[38] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[39] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[40] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[41] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[42] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[43] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[44] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[45] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[46] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[47] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[48] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[49] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[50] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[51] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[52] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[53] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[54] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[55] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[56] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[57] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[58] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[59] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[60] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[61] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[62] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[63] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[64] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[65] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[66] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[67] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[68] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[69] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[70] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[71] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[72] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[73] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
; decode_stage:decode|Register_File:rf|Register_rtl_1_bypass[74] ; decode_stage:decode|Register_File:rf|Register_rtl_1 ;
+----------------------------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |RV32I|if_id_registers:if_id|PCD[5]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RV32I|id_ex_registers:id_ex|Imm_Ext_E[0]                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |RV32I|id_ex_registers:id_ex|ALUControlE[1]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RV32I|decode_stage:decode|Control_Unit:control|Main_Decoder:md|ImmSrc[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RV32I|if_id_registers:if_id|InstrD                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I|execute_stage:execute|Selector23                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I|execute_stage:execute|Selector40                                   ;
; 42:1               ; 7 bits    ; 196 LEs       ; 105 LEs              ; 91 LEs                 ; No         ; |RV32I|execute_stage:execute|ALU:alu_inst|Mux13                           ;
; 41:1               ; 8 bits    ; 216 LEs       ; 112 LEs              ; 104 LEs                ; No         ; |RV32I|execute_stage:execute|ALU:alu_inst|Mux23                           ;
; 43:1               ; 4 bits    ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |RV32I|execute_stage:execute|ALU:alu_inst|Mux5                            ;
; 42:1               ; 4 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |RV32I|execute_stage:execute|ALU:alu_inst|Mux25                           ;
; 44:1               ; 2 bits    ; 58 LEs        ; 34 LEs               ; 24 LEs                 ; No         ; |RV32I|execute_stage:execute|ALU:alu_inst|Mux3                            ;
; 43:1               ; 2 bits    ; 56 LEs        ; 30 LEs               ; 26 LEs                 ; No         ; |RV32I|execute_stage:execute|ALU:alu_inst|Mux28                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_n3h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0|altsyncram_v4h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1|altsyncram_v4h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0 ;
+------------------------------------+--------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                      ; Type                     ;
+------------------------------------+--------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped                  ;
; WIDTH_A                            ; 32                                         ; Untyped                  ;
; WIDTHAD_A                          ; 10                                         ; Untyped                  ;
; NUMWORDS_A                         ; 1024                                       ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                  ;
; WIDTH_B                            ; 32                                         ; Untyped                  ;
; WIDTHAD_B                          ; 10                                         ; Untyped                  ;
; NUMWORDS_B                         ; 1024                                       ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                  ;
; BYTE_SIZE                          ; 8                                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                  ;
; INIT_FILE                          ; db/RV32I.ram0_Data_Memory_76112063.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_n3h1                            ; Untyped                  ;
+------------------------------------+--------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                        ; Type                        ;
+------------------------------------+----------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                     ;
; WIDTH_A                            ; 32                                           ; Untyped                     ;
; WIDTHAD_A                          ; 5                                            ; Untyped                     ;
; NUMWORDS_A                         ; 32                                           ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                     ;
; WIDTH_B                            ; 32                                           ; Untyped                     ;
; WIDTHAD_B                          ; 5                                            ; Untyped                     ;
; NUMWORDS_B                         ; 32                                           ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                     ;
; BYTE_SIZE                          ; 8                                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                     ;
; INIT_FILE                          ; db/RV32I.ram0_Register_File_605be989.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_v4h1                              ; Untyped                     ;
+------------------------------------+----------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1 ;
+------------------------------------+----------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                        ; Type                        ;
+------------------------------------+----------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                     ;
; WIDTH_A                            ; 32                                           ; Untyped                     ;
; WIDTHAD_A                          ; 5                                            ; Untyped                     ;
; NUMWORDS_A                         ; 32                                           ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                     ;
; WIDTH_B                            ; 32                                           ; Untyped                     ;
; WIDTHAD_B                          ; 5                                            ; Untyped                     ;
; NUMWORDS_B                         ; 32                                           ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                     ;
; BYTE_SIZE                          ; 8                                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                     ;
; INIT_FILE                          ; db/RV32I.ram0_Register_File_605be989.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II                                   ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_v4h1                              ; Untyped                     ;
+------------------------------------+----------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_qlo ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+--------------------------------------+
; Parameter Name                                 ; Value      ; Type                                 ;
+------------------------------------------------+------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 64         ; Untyped                              ;
; LPM_WIDTHB                                     ; 32         ; Untyped                              ;
; LPM_WIDTHP                                     ; 96         ; Untyped                              ;
; LPM_WIDTHR                                     ; 96         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                              ;
; LATENCY                                        ; 0          ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                              ;
; USE_EAB                                        ; OFF        ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_v8t   ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                              ;
+------------------------------------------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+--------------------------------------+
; Parameter Name                                 ; Value      ; Type                                 ;
+------------------------------------------------+------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 32         ; Untyped                              ;
; LPM_WIDTHB                                     ; 32         ; Untyped                              ;
; LPM_WIDTHP                                     ; 64         ; Untyped                              ;
; LPM_WIDTHR                                     ; 64         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                              ;
; LATENCY                                        ; 0          ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                              ;
; USE_EAB                                        ; OFF        ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_i1t   ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                              ;
+------------------------------------------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+--------------------------------------+
; Parameter Name                                 ; Value      ; Type                                 ;
+------------------------------------------------+------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 32         ; Untyped                              ;
; LPM_WIDTHB                                     ; 32         ; Untyped                              ;
; LPM_WIDTHP                                     ; 64         ; Untyped                              ;
; LPM_WIDTHR                                     ; 64         ; Untyped                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                              ;
; LATENCY                                        ; 0          ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                              ;
; USE_EAB                                        ; OFF        ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                              ;
+------------------------------------------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 3                                                              ;
; Entity Instance                           ; memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 3                                                 ;
; Entity Instance                       ; execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 64                                                ;
;     -- LPM_WIDTHB                     ; 32                                                ;
;     -- LPM_WIDTHP                     ; 96                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                ;
;     -- LPM_WIDTHB                     ; 32                                                ;
;     -- LPM_WIDTHP                     ; 64                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
; Entity Instance                       ; execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                                ;
;     -- LPM_WIDTHB                     ; 32                                                ;
;     -- LPM_WIDTHP                     ; 64                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "hazard_control:hazard_controller" ;
+-----------+--------+----------+------------------------------+
; Port      ; Type   ; Severity ; Details                      ;
+-----------+--------+----------+------------------------------+
; f_lwStall ; Output ; Info     ; Explicitly unconnected       ;
+-----------+--------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_wb_registers:mem_wb"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; PCPlus4W     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FPResultSrcW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_stage:memory"                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; isFPUM ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPU:fpu_core"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; in_start  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|FP_Mul:final_mult"                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Mul_Out[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|NR_Iteration:iter1|FP_Sub:sub_inst" ;
+----------------+-------+----------+-------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                       ;
+----------------+-------+----------+-------------------------------------------------------------------------------+
; in_numA[29..0] ; Input ; Info     ; Stuck at GND                                                                  ;
; in_numA[31]    ; Input ; Info     ; Stuck at GND                                                                  ;
; in_numA[30]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+----------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|NR_Iteration:iter1" ;
+---------+-------+----------+----------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                              ;
+---------+-------+----------+----------------------------------------------------------------------+
; x_n[31] ; Input ; Info     ; Stuck at GND                                                         ;
+---------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|FP_Add:x0_add"                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; in_numB[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[29..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[17..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[15]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_numB[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_numB[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_data[31]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|FP_Mul:x0_mult" ;
+-----------+-------+----------+----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                        ;
+-----------+-------+----------+----------------------------------------------------------------+
; A[31..30] ; Input ; Info     ; Stuck at VCC                                                   ;
; A[17..16] ; Input ; Info     ; Stuck at VCC                                                   ;
; A[9..8]   ; Input ; Info     ; Stuck at VCC                                                   ;
; A[1..0]   ; Input ; Info     ; Stuck at VCC                                                   ;
; A[29..20] ; Input ; Info     ; Stuck at GND                                                   ;
; A[13..12] ; Input ; Info     ; Stuck at GND                                                   ;
; A[5..4]   ; Input ; Info     ; Stuck at GND                                                   ;
; A[19]     ; Input ; Info     ; Stuck at VCC                                                   ;
; A[18]     ; Input ; Info     ; Stuck at GND                                                   ;
; A[15]     ; Input ; Info     ; Stuck at GND                                                   ;
; A[14]     ; Input ; Info     ; Stuck at VCC                                                   ;
; A[11]     ; Input ; Info     ; Stuck at VCC                                                   ;
; A[10]     ; Input ; Info     ; Stuck at GND                                                   ;
; A[7]      ; Input ; Info     ; Stuck at GND                                                   ;
; A[6]      ; Input ; Info     ; Stuck at VCC                                                   ;
; A[3]      ; Input ; Info     ; Stuck at VCC                                                   ;
; A[2]      ; Input ; Info     ; Stuck at GND                                                   ;
+-----------+-------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|FPU:fpu_inst" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; in_start ; Input ; Info     ; Stuck at VCC                     ;
+----------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute|ALU:alu_inst"                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Carry    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OverFlow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Negative ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_stage:execute"                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; FPRD1_E   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; FPRD2_E   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; FP_RD_E   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; FP_StallE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode|FP_Register_File:fprf"                                                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; WD3  ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "WD3[63..32]" will be connected to GND. ;
; RD1  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "RD1[63..32]" have no fanouts                      ;
; RD2  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "RD2[63..32]" have no fanouts                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode|Control_Unit:control|Main_Decoder:md"                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; isFPU      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; FPRegWrite ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; FPMemRead  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; FPMemWrite ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode|Control_Unit:control"                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; ImmSrc    ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "ImmSrc[2..2]" have no fanouts    ;
; ResultSrc ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "ResultSrc[1..1]" have no fanouts ;
; MemRead   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; Jump      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; MemOp     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; CSR       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; Fence     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ImmSrcD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "fetch_stage:fetch|PC_Adder:PC_adder" ;
+----------+-------+----------+-----------------------------------+
; Port     ; Type  ; Severity ; Details                           ;
+----------+-------+----------+-----------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                      ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                      ;
; b[2]     ; Input ; Info     ; Stuck at VCC                      ;
+----------+-------+----------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 12 22:18:55 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fpu_control_unit.v
    Info (12023): Found entity 1: FPU_Control_Unit
Info (12021): Found 1 design units, including 1 entities, in source file sub_exponent_bias.v
    Info (12023): Found entity 1: Sub_Exponent_Bias
Info (12021): Found 1 design units, including 1 entities, in source file sign_unit.v
    Info (12023): Found entity 1: Sign_Unit
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg
Info (12021): Found 1 design units, including 1 entities, in source file reciprocal.v
    Info (12023): Found entity 1: Reciprocal
Info (12021): Found 1 design units, including 1 entities, in source file onebit_div.v
    Info (12023): Found entity 1: OneBit_Div
Info (12021): Found 1 design units, including 1 entities, in source file nr_iteration.v
    Info (12023): Found entity 1: NR_Iteration
Info (12021): Found 1 design units, including 1 entities, in source file normalizer.v
    Info (12023): Found entity 1: Normalizer
Info (12021): Found 1 design units, including 1 entities, in source file m_white_ball.v
    Info (12023): Found entity 1: M_white_ball
Info (12021): Found 1 design units, including 1 entities, in source file m_kogge_stone.v
    Info (12023): Found entity 1: M_kogge_stone
Info (12021): Found 1 design units, including 1 entities, in source file m_diamond.v
    Info (12023): Found entity 1: M_diamond
Info (12021): Found 1 design units, including 1 entities, in source file m_black_ball.v
    Info (12023): Found entity 1: M_black_ball
Info (12021): Found 1 design units, including 1 entities, in source file msquare_box.v
    Info (12023): Found entity 1: Msquare_box
Info (12021): Found 1 design units, including 1 entities, in source file mant_div_ctrl.v
    Info (12023): Found entity 1: Mant_Div_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file mant_div.v
    Info (12023): Found entity 1: Mant_Div
Info (12021): Found 1 design units, including 1 entities, in source file mantissa_normalisation.v
    Info (12023): Found entity 1: Mantissa_Normalisation
Info (12021): Found 1 design units, including 1 entities, in source file mantissa_multiplier.v
    Info (12023): Found entity 1: Mantissa_Multiplier
Info (12021): Found 1 design units, including 1 entities, in source file inverse.v
    Info (12023): Found entity 1: Inverse
Info (12021): Found 1 design units, including 1 entities, in source file fp_sub.v
    Info (12023): Found entity 1: FP_Sub
Info (12021): Found 1 design units, including 1 entities, in source file fp_reciprocal.v
    Info (12023): Found entity 1: FP_Reciprocal
Info (12021): Found 1 design units, including 1 entities, in source file fp_mul.v
    Info (12023): Found entity 1: FP_Mul
Info (12021): Found 1 design units, including 1 entities, in source file fp_div.v
    Info (12023): Found entity 1: FP_Div
Info (12021): Found 1 design units, including 1 entities, in source file fp_add.v
    Info (12023): Found entity 1: FP_Add
Info (12021): Found 1 design units, including 1 entities, in source file floating_seperation.v
    Info (12023): Found entity 1: Floating_Seperation
Info (12021): Found 1 design units, including 1 entities, in source file div_norm.v
    Info (12023): Found entity 1: Div_Norm
Info (12021): Found 1 design units, including 1 entities, in source file adder_exponent_bias.v
    Info (12023): Found entity 1: Adder_Exponent_Bias
Info (12021): Found 1 design units, including 1 entities, in source file fpu_decoder.v
    Info (12023): Found entity 1: FPU_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file fpu.v
    Info (12023): Found entity 1: FPU
Info (12021): Found 1 design units, including 1 entities, in source file fp_register_file.v
    Info (12023): Found entity 1: FP_Register_File
Info (12021): Found 1 design units, including 1 entities, in source file if_id_registers.v
    Info (12023): Found entity 1: if_id_registers
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_registers.v
    Info (12023): Found entity 1: id_ex_registers
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_registers.v
    Info (12023): Found entity 1: ex_mem_registers
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_registers.v
    Info (12023): Found entity 1: mem_wb_registers
Info (12021): Found 1 design units, including 1 entities, in source file fetch_stage.v
    Info (12023): Found entity 1: fetch_stage
Info (12021): Found 1 design units, including 1 entities, in source file decode_stage.v
    Info (12023): Found entity 1: decode_stage
Info (12021): Found 1 design units, including 1 entities, in source file execute_stage.v
    Info (12023): Found entity 1: execute_stage
Info (12021): Found 1 design units, including 1 entities, in source file memory_stage.v
    Info (12023): Found entity 1: memory_stage
Info (12021): Found 1 design units, including 1 entities, in source file writeback_stage.v
    Info (12023): Found entity 1: writeback_stage
Info (12021): Found 1 design units, including 1 entities, in source file rv32i.v
    Info (12023): Found entity 1: RV32I
Info (12021): Found 1 design units, including 1 entities, in source file hazard_control.v
    Info (12023): Found entity 1: hazard_control
Info (12021): Found 1 design units, including 1 entities, in source file pc_module.v
    Info (12023): Found entity 1: PC_module
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: Instruction_Memory
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.v
    Info (12023): Found entity 1: PC_Adder
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: Main_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: ALU_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: Sign_Extend
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory
Info (12021): Found 1 design units, including 1 entities, in source file mux_3_by_1.v
    Info (12023): Found entity 1: Mux_3_by_1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file rv32i_tb.v
    Info (12023): Found entity 1: RV32IMF_tb
Info (12021): Found 1 design units, including 1 entities, in source file m_multiplier.v
    Info (12023): Found entity 1: M_Multiplier
Info (12021): Found 1 design units, including 1 entities, in source file m_divider.v
    Info (12023): Found entity 1: M_Divider
Info (12021): Found 1 design units, including 1 entities, in source file fpu_inst.v
    Info (12023): Found entity 1: fpu_inst
Warning (10236): Verilog HDL Implicit Net warning at execute_stage.v(134): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at execute_stage.v(135): created implicit net for "rst"
Warning (10236): Verilog HDL Implicit Net warning at RV32I.v(323): created implicit net for "FPResultSrcE"
Info (12127): Elaborating entity "RV32I" for the top level hierarchy
Info (12128): Elaborating entity "fetch_stage" for hierarchy "fetch_stage:fetch"
Info (12128): Elaborating entity "mux" for hierarchy "fetch_stage:fetch|mux:PC_MUX"
Info (12128): Elaborating entity "PC_module" for hierarchy "fetch_stage:fetch|PC_module:Program_Counter"
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "fetch_stage:fetch|Instruction_Memory:IMEM"
Warning (10850): Verilog HDL warning at Instruction_Memory.v(13): number of words (50) in memory file does not match the number of elements in the address range [0:1023]
Warning (10030): Net "mem.data_a" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "PC_Adder" for hierarchy "fetch_stage:fetch|PC_Adder:PC_adder"
Info (12128): Elaborating entity "if_id_registers" for hierarchy "if_id_registers:if_id"
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decode"
Warning (10036): Verilog HDL or VHDL warning at decode_stage.v(31): object "is_fpu_instr" assigned a value but never read
Warning (10034): Output port "FPRegWriteD" at decode_stage.v(22) has no driver
Info (12128): Elaborating entity "Control_Unit" for hierarchy "decode_stage:decode|Control_Unit:control"
Info (12128): Elaborating entity "Main_Decoder" for hierarchy "decode_stage:decode|Control_Unit:control|Main_Decoder:md"
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "decode_stage:decode|Control_Unit:control|ALU_Decoder:alu_dec"
Info (12128): Elaborating entity "FPU_Control_Unit" for hierarchy "decode_stage:decode|FPU_Control_Unit:fpu_control"
Info (12128): Elaborating entity "Register_File" for hierarchy "decode_stage:decode|Register_File:rf"
Info (12128): Elaborating entity "FP_Register_File" for hierarchy "decode_stage:decode|FP_Register_File:fprf"
Warning (10240): Verilog HDL Always Construct warning at FP_Register_File.v(25): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "decode_stage:decode|Sign_Extend:extension"
Info (12128): Elaborating entity "id_ex_registers" for hierarchy "id_ex_registers:id_ex"
Info (12128): Elaborating entity "execute_stage" for hierarchy "execute_stage:execute"
Info (10264): Verilog HDL Case Statement information at execute_stage.v(76): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at execute_stage.v(83): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at execute_stage.v(100): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at execute_stage.v(106): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ALU" for hierarchy "execute_stage:execute|ALU:alu_inst"
Info (12128): Elaborating entity "FPU" for hierarchy "execute_stage:execute|FPU:fpu_inst"
Warning (10776): Verilog HDL warning at FPU.v(155): variable sx in static task or function float_lt may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(155): variable sy in static task or function float_lt may have unintended latch behavior
Warning (10764): Verilog HDL warning at FPU.v(217): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at FPU.v(217): truncated value with size 48 to match size of target (32)
Warning (10764): Verilog HDL warning at FPU.v(225): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at FPU.v(225): truncated value with size 48 to match size of target (32)
Warning (10776): Verilog HDL warning at FPU.v(191): variable e in static task or function float_to_int may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(192): variable mant in static task or function float_to_int may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(194): variable shift in static task or function float_to_int may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(193): variable uval in static task or function float_to_int may have unintended latch behavior
Warning (10764): Verilog HDL warning at FPU.v(261): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at FPU.v(261): truncated value with size 48 to match size of target (32)
Warning (10764): Verilog HDL warning at FPU.v(265): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at FPU.v(265): truncated value with size 48 to match size of target (32)
Warning (10776): Verilog HDL warning at FPU.v(240): variable e in static task or function float_to_uint may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(241): variable mant in static task or function float_to_uint may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(243): variable shift in static task or function float_to_uint may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(242): variable uval in static task or function float_to_uint may have unintended latch behavior
Warning (10230): Verilog HDL assignment warning at FPU.v(298): truncated value with size 32 to match size of target (8)
Warning (10764): Verilog HDL warning at FPU.v(300): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at FPU.v(300): truncated value with size 32 to match size of target (23)
Warning (10764): Verilog HDL warning at FPU.v(302): converting signed shift amount to unsigned
Warning (10230): Verilog HDL assignment warning at FPU.v(302): truncated value with size 32 to match size of target (23)
Warning (10776): Verilog HDL warning at FPU.v(275): variable sign in static task or function int_to_float may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(276): variable absval in static task or function int_to_float may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(277): variable msb in static task or function int_to_float may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(278): variable idx in static task or function int_to_float may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(280): variable exponent in static task or function int_to_float may have unintended latch behavior
Warning (10776): Verilog HDL warning at FPU.v(279): variable fract in static task or function int_to_float may have unintended latch behavior
Info (12128): Elaborating entity "FP_Add" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Add:u_fp_add"
Warning (10240): Verilog HDL Always Construct warning at FP_Add.v(23): inferring latch(es) for variable "bigger_exp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FP_Add.v(23): inferring latch(es) for variable "exp_diff", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "FP_Sub" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Sub:u_fp_sub"
Warning (10240): Verilog HDL Always Construct warning at FP_Sub.v(23): inferring latch(es) for variable "bigger_exp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FP_Sub.v(23): inferring latch(es) for variable "exp_diff", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "FP_Mul" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul"
Info (12128): Elaborating entity "Floating_Seperation" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul|Floating_Seperation:SD_Initialisation_Unit"
Info (12128): Elaborating entity "Adder_Exponent_Bias" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul|Adder_Exponent_Bias:SD_Adder_Exponent_Unit"
Warning (10240): Verilog HDL Always Construct warning at Adder_Exponent_Bias.v(10): inferring latch(es) for variable "temp_sum", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Mantissa_Normalisation" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul|Mantissa_Normalisation:SD_Mantissa_Normalisation_Unit"
Info (12128): Elaborating entity "Mantissa_Multiplier" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul|Mantissa_Multiplier:SD_Matissa_Mul_Mtiplier_Unit"
Info (12128): Elaborating entity "Normalizer" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"
Warning (10036): Verilog HDL or VHDL warning at Normalizer.v(9): object "shifted_mant" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Normalizer.v(10): object "guard" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Normalizer.v(10): object "round" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Normalizer.v(10): object "sticky" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Normalizer.v(92): truncated value with size 48 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Normalizer.v(97): truncated value with size 48 to match size of target (23)
Info (12128): Elaborating entity "Sign_Unit" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Mul:u_fp_mul|Sign_Unit:Sign_Unit"
Info (12128): Elaborating entity "FP_Div" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div"
Warning (10230): Verilog HDL assignment warning at FP_Div.v(164): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "NR_Iteration" for hierarchy "execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div|NR_Iteration:iter1"
Info (12128): Elaborating entity "ex_mem_registers" for hierarchy "ex_mem_registers:ex_mem"
Info (12128): Elaborating entity "memory_stage" for hierarchy "memory_stage:memory"
Info (12128): Elaborating entity "Data_Memory" for hierarchy "memory_stage:memory|Data_Memory:dmem"
Info (12128): Elaborating entity "mem_wb_registers" for hierarchy "mem_wb_registers:mem_wb"
Info (12128): Elaborating entity "writeback_stage" for hierarchy "writeback_stage:writeback"
Info (12128): Elaborating entity "hazard_unit" for hierarchy "hazard_unit:data_hazard_unit"
Info (12128): Elaborating entity "hazard_control" for hierarchy "hazard_control:hazard_controller"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "memory_stage:memory|Data_Memory:dmem|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "decode_stage:decode|Register_File:rf|Register_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "decode_stage:decode|Register_File:rf|Register_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Instruction_Memory_6c21a04c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_stage:memory|Data_Memory:dmem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV32I.ram0_Data_Memory_76112063.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "decode_stage:decode|Register_File:rf|Register_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV32I.ram0_Register_File_605be989.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "decode_stage:decode|Register_File:rf|Register_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RV32I.ram0_Register_File_605be989.hdl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute_stage:execute|ALU:alu_inst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute_stage:execute|ALU:alu_inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute_stage:execute|ALU:alu_inst|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "execute_stage:execute|ALU:alu_inst|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "execute_stage:execute|ALU:alu_inst|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "execute_stage:execute|ALU:alu_inst|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "execute_stage:execute|ALU:alu_inst|Mult2"
Info (12130): Elaborated megafunction instantiation "memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RV32I.ram0_Data_Memory_76112063.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3h1.tdf
    Info (12023): Found entity 1: altsyncram_n3h1
Info (12130): Elaborated megafunction instantiation "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0"
Info (12133): Instantiated megafunction "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RV32I.ram0_Register_File_605be989.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v4h1.tdf
    Info (12023): Found entity 1: altsyncram_v4h1
Info (12130): Elaborated megafunction instantiation "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1"
Info (12133): Instantiated megafunction "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RV32I.ram0_Register_File_605be989.hdl.mif"
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info (12023): Found entity 1: lpm_divide_vfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf
    Info (12023): Found entity 1: lpm_divide_qlo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info (12023): Found entity 1: lpm_divide_28m
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info (12023): Found entity 1: lpm_divide_nto
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "64"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "96"
    Info (12134): Parameter "LPM_WIDTHR" = "96"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v8t.tdf
    Info (12023): Found entity 1: mult_v8t
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf
    Info (12023): Found entity 1: mult_i1t
Info (12130): Elaborated megafunction instantiation "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated|mac_mult15"
        Warning (14320): Synthesized away node "execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated|mac_out16"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 922 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 798 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "InstrF[11]" is stuck at GND
    Warning (13410): Pin "InstrF[18]" is stuck at GND
    Warning (13410): Pin "InstrF[19]" is stuck at GND
    Warning (13410): Pin "InstrF[26]" is stuck at GND
    Warning (13410): Pin "InstrF[27]" is stuck at GND
    Warning (13410): Pin "InstrF[28]" is stuck at GND
    Warning (13410): Pin "InstrF[29]" is stuck at GND
    Warning (13410): Pin "InstrF[31]" is stuck at GND
    Warning (13410): Pin "RD_W[4]" is stuck at GND
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0|altsyncram_v4h1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7079 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 111 output pins
    Info (21061): Implemented 6840 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 30 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Sun Oct 12 22:19:12 2025
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


