#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13bafe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b98b0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x13e0e60 .functor NOT 1, L_0x13e3920, C4<0>, C4<0>, C4<0>;
L_0x13e3700 .functor XOR 5, L_0x13e35c0, L_0x13e3660, C4<00000>, C4<00000>;
L_0x13e3810 .functor XOR 5, L_0x13e3700, L_0x13e3770, C4<00000>, C4<00000>;
v0x13e01e0_0 .net *"_ivl_10", 4 0, L_0x13e3770;  1 drivers
v0x13e02e0_0 .net *"_ivl_12", 4 0, L_0x13e3810;  1 drivers
v0x13e03c0_0 .net *"_ivl_2", 4 0, L_0x13e3520;  1 drivers
v0x13e0480_0 .net *"_ivl_4", 4 0, L_0x13e35c0;  1 drivers
v0x13e0560_0 .net *"_ivl_6", 4 0, L_0x13e3660;  1 drivers
v0x13e0690_0 .net *"_ivl_8", 4 0, L_0x13e3700;  1 drivers
v0x13e0770_0 .var "clk", 0 0;
v0x13e0810_0 .var/2u "stats1", 159 0;
v0x13e08d0_0 .var/2u "strobe", 0 0;
v0x13e0a20_0 .net "sum_dut", 4 0, L_0x13e3380;  1 drivers
v0x13e0ae0_0 .net "sum_ref", 4 0, L_0x13e1260;  1 drivers
v0x13e0b80_0 .net "tb_match", 0 0, L_0x13e3920;  1 drivers
v0x13e0c20_0 .net "tb_mismatch", 0 0, L_0x13e0e60;  1 drivers
v0x13e0ce0_0 .net "x", 3 0, v0x13dcb20_0;  1 drivers
v0x13e0da0_0 .net "y", 3 0, v0x13dcbe0_0;  1 drivers
L_0x13e3520 .concat [ 5 0 0 0], L_0x13e1260;
L_0x13e35c0 .concat [ 5 0 0 0], L_0x13e1260;
L_0x13e3660 .concat [ 5 0 0 0], L_0x13e3380;
L_0x13e3770 .concat [ 5 0 0 0], L_0x13e1260;
L_0x13e3920 .cmp/eeq 5, L_0x13e3520, L_0x13e3810;
S_0x1398160 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x13b98b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x13a4750_0 .net *"_ivl_0", 4 0, L_0x13e0f50;  1 drivers
L_0x7f14c4cd5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a22a0_0 .net *"_ivl_3", 0 0, L_0x7f14c4cd5018;  1 drivers
v0x13dc310_0 .net *"_ivl_4", 4 0, L_0x13e10e0;  1 drivers
L_0x7f14c4cd5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13dc3d0_0 .net *"_ivl_7", 0 0, L_0x7f14c4cd5060;  1 drivers
v0x13dc4b0_0 .net "sum", 4 0, L_0x13e1260;  alias, 1 drivers
v0x13dc5e0_0 .net "x", 3 0, v0x13dcb20_0;  alias, 1 drivers
v0x13dc6c0_0 .net "y", 3 0, v0x13dcbe0_0;  alias, 1 drivers
L_0x13e0f50 .concat [ 4 1 0 0], v0x13dcb20_0, L_0x7f14c4cd5018;
L_0x13e10e0 .concat [ 4 1 0 0], v0x13dcbe0_0, L_0x7f14c4cd5060;
L_0x13e1260 .arith/sum 5, L_0x13e0f50, L_0x13e10e0;
S_0x13dc820 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x13b98b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x13dca40_0 .net "clk", 0 0, v0x13e0770_0;  1 drivers
v0x13dcb20_0 .var "x", 3 0;
v0x13dcbe0_0 .var "y", 3 0;
E_0x13ab920/0 .event negedge, v0x13dca40_0;
E_0x13ab920/1 .event posedge, v0x13dca40_0;
E_0x13ab920 .event/or E_0x13ab920/0, E_0x13ab920/1;
S_0x13dccc0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x13b98b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
RS_0x7f14c4d1e408 .resolv tri, L_0x13e17c0, L_0x13e1de0, L_0x13e24c0, L_0x13e2dc0;
v0x13dfae0_0 .net8 "carry_out", 0 0, RS_0x7f14c4d1e408;  4 drivers
v0x13dfba0_0 .net "sum", 4 0, L_0x13e3380;  alias, 1 drivers
v0x13dfc80_0 .net "sum_temp", 3 0, L_0x13e3240;  1 drivers
v0x13dfd40_0 .net "x", 3 0, v0x13dcb20_0;  alias, 1 drivers
v0x13dfe00_0 .net "y", 3 0, v0x13dcbe0_0;  alias, 1 drivers
L_0x13e1910 .part v0x13dcb20_0, 0, 1;
L_0x13e19b0 .part v0x13dcbe0_0, 0, 1;
L_0x13e1f30 .part v0x13dcb20_0, 1, 1;
L_0x13e2060 .part v0x13dcbe0_0, 1, 1;
L_0x13e2610 .part v0x13dcb20_0, 2, 1;
L_0x13e2740 .part v0x13dcbe0_0, 2, 1;
L_0x13e2f10 .part v0x13dcb20_0, 3, 1;
L_0x13e3040 .part v0x13dcbe0_0, 3, 1;
L_0x13e3240 .concat8 [ 1 1 1 1], L_0x13e1410, L_0x13e1b50, L_0x13e2230, L_0x13e2920;
L_0x13e3380 .concat [ 4 1 0 0], L_0x13e3240, RS_0x7f14c4d1e408;
S_0x13dcea0 .scope module, "FA0" "full_adder" 4 10, 4 18 0, S_0x13dccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13e1300 .functor XOR 1, L_0x13e1910, L_0x13e19b0, C4<0>, C4<0>;
L_0x7f14c4cd50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13e1410 .functor XOR 1, L_0x13e1300, L_0x7f14c4cd50a8, C4<0>, C4<0>;
L_0x13e14d0 .functor AND 1, L_0x13e1910, L_0x13e19b0, C4<1>, C4<1>;
L_0x13e1610 .functor XOR 1, L_0x13e1910, L_0x13e19b0, C4<0>, C4<0>;
L_0x13e16b0 .functor AND 1, L_0x7f14c4cd50a8, L_0x13e1610, C4<1>, C4<1>;
L_0x13e17c0 .functor OR 1, L_0x13e14d0, L_0x13e16b0, C4<0>, C4<0>;
v0x13dd130_0 .net *"_ivl_0", 0 0, L_0x13e1300;  1 drivers
v0x13dd230_0 .net *"_ivl_4", 0 0, L_0x13e14d0;  1 drivers
v0x13dd310_0 .net *"_ivl_6", 0 0, L_0x13e1610;  1 drivers
v0x13dd400_0 .net *"_ivl_8", 0 0, L_0x13e16b0;  1 drivers
v0x13dd4e0_0 .net "a", 0 0, L_0x13e1910;  1 drivers
v0x13dd5f0_0 .net "b", 0 0, L_0x13e19b0;  1 drivers
v0x13dd6b0_0 .net "c_in", 0 0, L_0x7f14c4cd50a8;  1 drivers
v0x13dd770_0 .net8 "c_out", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13dd830_0 .net "sum", 0 0, L_0x13e1410;  1 drivers
S_0x13dd990 .scope module, "FA1" "full_adder" 4 11, 4 18 0, S_0x13dccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13e1ae0 .functor XOR 1, L_0x13e1f30, L_0x13e2060, C4<0>, C4<0>;
L_0x13e1b50 .functor XOR 1, L_0x13e1ae0, RS_0x7f14c4d1e408, C4<0>, C4<0>;
L_0x13e1bc0 .functor AND 1, L_0x13e1f30, L_0x13e2060, C4<1>, C4<1>;
L_0x13e1c80 .functor XOR 1, L_0x13e1f30, L_0x13e2060, C4<0>, C4<0>;
L_0x13e1d20 .functor AND 1, RS_0x7f14c4d1e408, L_0x13e1c80, C4<1>, C4<1>;
L_0x13e1de0 .functor OR 1, L_0x13e1bc0, L_0x13e1d20, C4<0>, C4<0>;
v0x13ddbf0_0 .net *"_ivl_0", 0 0, L_0x13e1ae0;  1 drivers
v0x13ddcd0_0 .net *"_ivl_4", 0 0, L_0x13e1bc0;  1 drivers
v0x13dddb0_0 .net *"_ivl_6", 0 0, L_0x13e1c80;  1 drivers
v0x13ddea0_0 .net *"_ivl_8", 0 0, L_0x13e1d20;  1 drivers
v0x13ddf80_0 .net "a", 0 0, L_0x13e1f30;  1 drivers
v0x13de090_0 .net "b", 0 0, L_0x13e2060;  1 drivers
v0x13de150_0 .net8 "c_in", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13de1f0_0 .net8 "c_out", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13de2e0_0 .net "sum", 0 0, L_0x13e1b50;  1 drivers
S_0x13de4b0 .scope module, "FA2" "full_adder" 4 12, 4 18 0, S_0x13dccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13e21c0 .functor XOR 1, L_0x13e2610, L_0x13e2740, C4<0>, C4<0>;
L_0x13e2230 .functor XOR 1, L_0x13e21c0, RS_0x7f14c4d1e408, C4<0>, C4<0>;
L_0x13e22a0 .functor AND 1, L_0x13e2610, L_0x13e2740, C4<1>, C4<1>;
L_0x13e2360 .functor XOR 1, L_0x13e2610, L_0x13e2740, C4<0>, C4<0>;
L_0x13e2400 .functor AND 1, RS_0x7f14c4d1e408, L_0x13e2360, C4<1>, C4<1>;
L_0x13e24c0 .functor OR 1, L_0x13e22a0, L_0x13e2400, C4<0>, C4<0>;
v0x13de720_0 .net *"_ivl_0", 0 0, L_0x13e21c0;  1 drivers
v0x13de800_0 .net *"_ivl_4", 0 0, L_0x13e22a0;  1 drivers
v0x13de8e0_0 .net *"_ivl_6", 0 0, L_0x13e2360;  1 drivers
v0x13de9d0_0 .net *"_ivl_8", 0 0, L_0x13e2400;  1 drivers
v0x13deab0_0 .net "a", 0 0, L_0x13e2610;  1 drivers
v0x13debc0_0 .net "b", 0 0, L_0x13e2740;  1 drivers
v0x13dec80_0 .net8 "c_in", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13ded20_0 .net8 "c_out", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13dee50_0 .net "sum", 0 0, L_0x13e2230;  1 drivers
S_0x13df040 .scope module, "FA3" "full_adder" 4 13, 4 18 0, S_0x13dccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13e28b0 .functor XOR 1, L_0x13e2f10, L_0x13e3040, C4<0>, C4<0>;
L_0x13e2920 .functor XOR 1, L_0x13e28b0, RS_0x7f14c4d1e408, C4<0>, C4<0>;
L_0x13e2990 .functor AND 1, L_0x13e2f10, L_0x13e3040, C4<1>, C4<1>;
L_0x13e2a50 .functor XOR 1, L_0x13e2f10, L_0x13e3040, C4<0>, C4<0>;
L_0x13e2af0 .functor AND 1, RS_0x7f14c4d1e408, L_0x13e2a50, C4<1>, C4<1>;
L_0x13e2dc0 .functor OR 1, L_0x13e2990, L_0x13e2af0, C4<0>, C4<0>;
v0x13df280_0 .net *"_ivl_0", 0 0, L_0x13e28b0;  1 drivers
v0x13df380_0 .net *"_ivl_4", 0 0, L_0x13e2990;  1 drivers
v0x13df460_0 .net *"_ivl_6", 0 0, L_0x13e2a50;  1 drivers
v0x13df550_0 .net *"_ivl_8", 0 0, L_0x13e2af0;  1 drivers
v0x13df630_0 .net "a", 0 0, L_0x13e2f10;  1 drivers
v0x13df6f0_0 .net "b", 0 0, L_0x13e3040;  1 drivers
v0x13df7b0_0 .net8 "c_in", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13df850_0 .net8 "c_out", 0 0, RS_0x7f14c4d1e408;  alias, 4 drivers
v0x13df8f0_0 .net "sum", 0 0, L_0x13e2920;  1 drivers
S_0x13dffe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x13b98b0;
 .timescale -12 -12;
E_0x13abdd0 .event anyedge, v0x13e08d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13e08d0_0;
    %nor/r;
    %assign/vec4 v0x13e08d0_0, 0;
    %wait E_0x13abdd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13dc820;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13ab920;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x13dcbe0_0, 0;
    %assign/vec4 v0x13dcb20_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13b98b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e08d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x13b98b0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x13e0770_0;
    %inv;
    %store/vec4 v0x13e0770_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x13b98b0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13dca40_0, v0x13e0c20_0, v0x13e0ce0_0, v0x13e0da0_0, v0x13e0ae0_0, v0x13e0a20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x13b98b0;
T_5 ;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x13b98b0;
T_6 ;
    %wait E_0x13ab920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e0810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e0810_0, 4, 32;
    %load/vec4 v0x13e0b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e0810_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e0810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e0810_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x13e0ae0_0;
    %load/vec4 v0x13e0ae0_0;
    %load/vec4 v0x13e0a20_0;
    %xor;
    %load/vec4 v0x13e0ae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e0810_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x13e0810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e0810_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/m2014_q4j/iter0/response20/top_module.sv";
