0.7
2020.2
Oct 19 2021
02:56:52
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/dist_mem_data/sim/dist_mem_data.v,1651142206,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/dist_mem_inst/sim/dist_mem_inst.v,,dist_mem_data,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/dist_mem_inst/sim/dist_mem_inst.v,1651142207,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU.v,,dist_mem_inst,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.sim/sim_1/behav/xsim/glbl.v,1650861852,verilog,,,,glbl,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sim_1/new/testbench.v,1650951422,verilog,,,,testbench,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU_Control.v,,ALU,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ALU_Control.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Adder.v,,ALU_Control,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Adder.v,1650542646,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/CPU.v,,Adder,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/CPU.v,1651143314,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Control.v,,CPU,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Control.v,1650549186,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Data_Memeory.v,,Control,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Data_Memeory.v,1650453209,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/EX_MEM.v,,Data_Memory,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/EX_MEM.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Forwarding.v,,EX_MEM,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Forwarding.v,1650954579,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Hazard_Detect.v,,Forwarding,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Hazard_Detect.v,1650979817,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ID_EX.v,,Hazard_Detect,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/ID_EX.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/IF_ID.v,1650980980,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Imm_Gen.v,,IF_ID,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Imm_Gen.v,1650543778,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Inst_Memory.v,,Imm_Gen,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Inst_Memory.v,1650861852,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/MEM_WB.v,,Inst_Memory,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/MEM_WB.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PDU.v,,MEM_WB,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/PDU.v,1650453209,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Predict.v,,PDU,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Predict.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Registers.v,,Predict,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Registers.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Shift_Left.v,,Registers,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Shift_Left.v,1650453209,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Top.v,,Shift_Left,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/new/Top.v,1650951422,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sim_1/new/testbench.v,,Top,,,,,,,,
