#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13a606e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13a606f70 .scope module, "tb_top" "tb_top" 3 4;
 .timescale -9 -12;
v0x13a619cc0_0 .net *"_ivl_2", 10 0, L_0x13a61a690;  1 drivers
L_0x140060010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a619d80_0 .net *"_ivl_5", 0 0, L_0x140060010;  1 drivers
v0x13a619e20_0 .var "clk", 0 0;
v0x13a619eb0_0 .net "final_digit", 3 0, v0x13a6193e0_0;  1 drivers
v0x13a619f60 .array "image_mem", 783 0, 7 0;
v0x13a61a030_0 .var "l1_addr", 9 0;
v0x13a61a100_0 .var "l2_addr", 6 0;
v0x13a61a1d0_0 .var "l2_en", 0 0;
v0x13a61a260_0 .var "rst", 0 0;
L_0x13a61a5b0 .array/port v0x13a619f60, L_0x13a61a690;
L_0x13a61a690 .concat [ 10 1 0 0], v0x13a61a030_0, L_0x140060010;
S_0x13a6070f0 .scope module, "uut" "top" 3 12, 4 3 0, S_0x13a606f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 10 "l1_addr";
    .port_info 4 /INPUT 7 "l2_addr";
    .port_info 5 /INPUT 1 "l2_en";
    .port_info 6 /OUTPUT 4 "digit_out";
    .port_info 7 /OUTPUT 480 "final_out";
L_0x13a61a370 .functor BUFZ 480, v0x13a618f00_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x13a61a500 .functor OR 1, v0x13a61a260_0, L_0x13a61a420, C4<0>, C4<0>;
v0x13a619280_0 .net *"_ivl_3", 0 0, L_0x13a61a420;  1 drivers
v0x13a619310_0 .net "clk", 0 0, v0x13a619e20_0;  1 drivers
v0x13a6193e0_0 .var "digit_out", 3 0;
v0x13a619470_0 .net "final_out", 479 0, L_0x13a61a370;  1 drivers
v0x13a619500_0 .var/i "i", 31 0;
v0x13a6195d0_0 .net "l1_addr", 9 0, v0x13a61a030_0;  1 drivers
v0x13a619670_0 .net "l1_parallel_out", 4095 0, v0x13a6182f0_0;  1 drivers
v0x13a619720_0 .var/s "l1_serialized_feature", 31 0;
v0x13a6197d0_0 .net "l2_addr", 6 0, v0x13a61a100_0;  1 drivers
v0x13a619900_0 .net "l2_en", 0 0, v0x13a61a1d0_0;  1 drivers
v0x13a619990_0 .net "l2_raw_out", 479 0, v0x13a618f00_0;  1 drivers
v0x13a619a20_0 .var/s "max_val", 47 0;
v0x13a619ab0_0 .net "pixel_in", 7 0, L_0x13a61a5b0;  1 drivers
v0x13a619b70_0 .net "rst", 0 0, v0x13a61a260_0;  1 drivers
E_0x13a6073b0 .event anyedge, v0x13a618f00_0, v0x13a619a20_0;
E_0x13a607400 .event anyedge, v0x13a618b60_0, v0x13a6182f0_0;
L_0x13a61a420 .reduce/nor v0x13a61a1d0_0;
S_0x13a607450 .scope module, "uut1" "layer1" 4 19, 5 3 0, S_0x13a6070f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel_in";
    .port_info 3 /INPUT 10 "addr";
    .port_info 4 /OUTPUT 4096 "layer_out";
v0x13a607770 .array/s "accumulators", 127 0, 31 0;
v0x13a618020_0 .net "addr", 9 0, v0x13a61a030_0;  alias, 1 drivers
v0x13a6180c0 .array/s "bias_mem", 127 0, 31 0;
v0x13a618170_0 .net "clk", 0 0, v0x13a619e20_0;  alias, 1 drivers
v0x13a618200_0 .var/i "k", 31 0;
v0x13a6182f0_0 .var "layer_out", 4095 0;
v0x13a6183a0_0 .var/i "n", 31 0;
v0x13a618450_0 .net "pixel_in", 7 0, L_0x13a61a5b0;  alias, 1 drivers
v0x13a618500_0 .net "rst", 0 0, v0x13a61a260_0;  alias, 1 drivers
v0x13a618610 .array/s "weight_matrix", 100351 0, 7 0;
v0x13a607770_0 .array/port v0x13a607770, 0;
v0x13a607770_1 .array/port v0x13a607770, 1;
v0x13a607770_2 .array/port v0x13a607770, 2;
v0x13a607770_3 .array/port v0x13a607770, 3;
E_0x13a6076d0/0 .event anyedge, v0x13a607770_0, v0x13a607770_1, v0x13a607770_2, v0x13a607770_3;
v0x13a607770_4 .array/port v0x13a607770, 4;
v0x13a607770_5 .array/port v0x13a607770, 5;
v0x13a607770_6 .array/port v0x13a607770, 6;
v0x13a607770_7 .array/port v0x13a607770, 7;
E_0x13a6076d0/1 .event anyedge, v0x13a607770_4, v0x13a607770_5, v0x13a607770_6, v0x13a607770_7;
v0x13a607770_8 .array/port v0x13a607770, 8;
v0x13a607770_9 .array/port v0x13a607770, 9;
v0x13a607770_10 .array/port v0x13a607770, 10;
v0x13a607770_11 .array/port v0x13a607770, 11;
E_0x13a6076d0/2 .event anyedge, v0x13a607770_8, v0x13a607770_9, v0x13a607770_10, v0x13a607770_11;
v0x13a607770_12 .array/port v0x13a607770, 12;
v0x13a607770_13 .array/port v0x13a607770, 13;
v0x13a607770_14 .array/port v0x13a607770, 14;
v0x13a607770_15 .array/port v0x13a607770, 15;
E_0x13a6076d0/3 .event anyedge, v0x13a607770_12, v0x13a607770_13, v0x13a607770_14, v0x13a607770_15;
v0x13a607770_16 .array/port v0x13a607770, 16;
v0x13a607770_17 .array/port v0x13a607770, 17;
v0x13a607770_18 .array/port v0x13a607770, 18;
v0x13a607770_19 .array/port v0x13a607770, 19;
E_0x13a6076d0/4 .event anyedge, v0x13a607770_16, v0x13a607770_17, v0x13a607770_18, v0x13a607770_19;
v0x13a607770_20 .array/port v0x13a607770, 20;
v0x13a607770_21 .array/port v0x13a607770, 21;
v0x13a607770_22 .array/port v0x13a607770, 22;
v0x13a607770_23 .array/port v0x13a607770, 23;
E_0x13a6076d0/5 .event anyedge, v0x13a607770_20, v0x13a607770_21, v0x13a607770_22, v0x13a607770_23;
v0x13a607770_24 .array/port v0x13a607770, 24;
v0x13a607770_25 .array/port v0x13a607770, 25;
v0x13a607770_26 .array/port v0x13a607770, 26;
v0x13a607770_27 .array/port v0x13a607770, 27;
E_0x13a6076d0/6 .event anyedge, v0x13a607770_24, v0x13a607770_25, v0x13a607770_26, v0x13a607770_27;
v0x13a607770_28 .array/port v0x13a607770, 28;
v0x13a607770_29 .array/port v0x13a607770, 29;
v0x13a607770_30 .array/port v0x13a607770, 30;
v0x13a607770_31 .array/port v0x13a607770, 31;
E_0x13a6076d0/7 .event anyedge, v0x13a607770_28, v0x13a607770_29, v0x13a607770_30, v0x13a607770_31;
v0x13a607770_32 .array/port v0x13a607770, 32;
v0x13a607770_33 .array/port v0x13a607770, 33;
v0x13a607770_34 .array/port v0x13a607770, 34;
v0x13a607770_35 .array/port v0x13a607770, 35;
E_0x13a6076d0/8 .event anyedge, v0x13a607770_32, v0x13a607770_33, v0x13a607770_34, v0x13a607770_35;
v0x13a607770_36 .array/port v0x13a607770, 36;
v0x13a607770_37 .array/port v0x13a607770, 37;
v0x13a607770_38 .array/port v0x13a607770, 38;
v0x13a607770_39 .array/port v0x13a607770, 39;
E_0x13a6076d0/9 .event anyedge, v0x13a607770_36, v0x13a607770_37, v0x13a607770_38, v0x13a607770_39;
v0x13a607770_40 .array/port v0x13a607770, 40;
v0x13a607770_41 .array/port v0x13a607770, 41;
v0x13a607770_42 .array/port v0x13a607770, 42;
v0x13a607770_43 .array/port v0x13a607770, 43;
E_0x13a6076d0/10 .event anyedge, v0x13a607770_40, v0x13a607770_41, v0x13a607770_42, v0x13a607770_43;
v0x13a607770_44 .array/port v0x13a607770, 44;
v0x13a607770_45 .array/port v0x13a607770, 45;
v0x13a607770_46 .array/port v0x13a607770, 46;
v0x13a607770_47 .array/port v0x13a607770, 47;
E_0x13a6076d0/11 .event anyedge, v0x13a607770_44, v0x13a607770_45, v0x13a607770_46, v0x13a607770_47;
v0x13a607770_48 .array/port v0x13a607770, 48;
v0x13a607770_49 .array/port v0x13a607770, 49;
v0x13a607770_50 .array/port v0x13a607770, 50;
v0x13a607770_51 .array/port v0x13a607770, 51;
E_0x13a6076d0/12 .event anyedge, v0x13a607770_48, v0x13a607770_49, v0x13a607770_50, v0x13a607770_51;
v0x13a607770_52 .array/port v0x13a607770, 52;
v0x13a607770_53 .array/port v0x13a607770, 53;
v0x13a607770_54 .array/port v0x13a607770, 54;
v0x13a607770_55 .array/port v0x13a607770, 55;
E_0x13a6076d0/13 .event anyedge, v0x13a607770_52, v0x13a607770_53, v0x13a607770_54, v0x13a607770_55;
v0x13a607770_56 .array/port v0x13a607770, 56;
v0x13a607770_57 .array/port v0x13a607770, 57;
v0x13a607770_58 .array/port v0x13a607770, 58;
v0x13a607770_59 .array/port v0x13a607770, 59;
E_0x13a6076d0/14 .event anyedge, v0x13a607770_56, v0x13a607770_57, v0x13a607770_58, v0x13a607770_59;
v0x13a607770_60 .array/port v0x13a607770, 60;
v0x13a607770_61 .array/port v0x13a607770, 61;
v0x13a607770_62 .array/port v0x13a607770, 62;
v0x13a607770_63 .array/port v0x13a607770, 63;
E_0x13a6076d0/15 .event anyedge, v0x13a607770_60, v0x13a607770_61, v0x13a607770_62, v0x13a607770_63;
v0x13a607770_64 .array/port v0x13a607770, 64;
v0x13a607770_65 .array/port v0x13a607770, 65;
v0x13a607770_66 .array/port v0x13a607770, 66;
v0x13a607770_67 .array/port v0x13a607770, 67;
E_0x13a6076d0/16 .event anyedge, v0x13a607770_64, v0x13a607770_65, v0x13a607770_66, v0x13a607770_67;
v0x13a607770_68 .array/port v0x13a607770, 68;
v0x13a607770_69 .array/port v0x13a607770, 69;
v0x13a607770_70 .array/port v0x13a607770, 70;
v0x13a607770_71 .array/port v0x13a607770, 71;
E_0x13a6076d0/17 .event anyedge, v0x13a607770_68, v0x13a607770_69, v0x13a607770_70, v0x13a607770_71;
v0x13a607770_72 .array/port v0x13a607770, 72;
v0x13a607770_73 .array/port v0x13a607770, 73;
v0x13a607770_74 .array/port v0x13a607770, 74;
v0x13a607770_75 .array/port v0x13a607770, 75;
E_0x13a6076d0/18 .event anyedge, v0x13a607770_72, v0x13a607770_73, v0x13a607770_74, v0x13a607770_75;
v0x13a607770_76 .array/port v0x13a607770, 76;
v0x13a607770_77 .array/port v0x13a607770, 77;
v0x13a607770_78 .array/port v0x13a607770, 78;
v0x13a607770_79 .array/port v0x13a607770, 79;
E_0x13a6076d0/19 .event anyedge, v0x13a607770_76, v0x13a607770_77, v0x13a607770_78, v0x13a607770_79;
v0x13a607770_80 .array/port v0x13a607770, 80;
v0x13a607770_81 .array/port v0x13a607770, 81;
v0x13a607770_82 .array/port v0x13a607770, 82;
v0x13a607770_83 .array/port v0x13a607770, 83;
E_0x13a6076d0/20 .event anyedge, v0x13a607770_80, v0x13a607770_81, v0x13a607770_82, v0x13a607770_83;
v0x13a607770_84 .array/port v0x13a607770, 84;
v0x13a607770_85 .array/port v0x13a607770, 85;
v0x13a607770_86 .array/port v0x13a607770, 86;
v0x13a607770_87 .array/port v0x13a607770, 87;
E_0x13a6076d0/21 .event anyedge, v0x13a607770_84, v0x13a607770_85, v0x13a607770_86, v0x13a607770_87;
v0x13a607770_88 .array/port v0x13a607770, 88;
v0x13a607770_89 .array/port v0x13a607770, 89;
v0x13a607770_90 .array/port v0x13a607770, 90;
v0x13a607770_91 .array/port v0x13a607770, 91;
E_0x13a6076d0/22 .event anyedge, v0x13a607770_88, v0x13a607770_89, v0x13a607770_90, v0x13a607770_91;
v0x13a607770_92 .array/port v0x13a607770, 92;
v0x13a607770_93 .array/port v0x13a607770, 93;
v0x13a607770_94 .array/port v0x13a607770, 94;
v0x13a607770_95 .array/port v0x13a607770, 95;
E_0x13a6076d0/23 .event anyedge, v0x13a607770_92, v0x13a607770_93, v0x13a607770_94, v0x13a607770_95;
v0x13a607770_96 .array/port v0x13a607770, 96;
v0x13a607770_97 .array/port v0x13a607770, 97;
v0x13a607770_98 .array/port v0x13a607770, 98;
v0x13a607770_99 .array/port v0x13a607770, 99;
E_0x13a6076d0/24 .event anyedge, v0x13a607770_96, v0x13a607770_97, v0x13a607770_98, v0x13a607770_99;
v0x13a607770_100 .array/port v0x13a607770, 100;
v0x13a607770_101 .array/port v0x13a607770, 101;
v0x13a607770_102 .array/port v0x13a607770, 102;
v0x13a607770_103 .array/port v0x13a607770, 103;
E_0x13a6076d0/25 .event anyedge, v0x13a607770_100, v0x13a607770_101, v0x13a607770_102, v0x13a607770_103;
v0x13a607770_104 .array/port v0x13a607770, 104;
v0x13a607770_105 .array/port v0x13a607770, 105;
v0x13a607770_106 .array/port v0x13a607770, 106;
v0x13a607770_107 .array/port v0x13a607770, 107;
E_0x13a6076d0/26 .event anyedge, v0x13a607770_104, v0x13a607770_105, v0x13a607770_106, v0x13a607770_107;
v0x13a607770_108 .array/port v0x13a607770, 108;
v0x13a607770_109 .array/port v0x13a607770, 109;
v0x13a607770_110 .array/port v0x13a607770, 110;
v0x13a607770_111 .array/port v0x13a607770, 111;
E_0x13a6076d0/27 .event anyedge, v0x13a607770_108, v0x13a607770_109, v0x13a607770_110, v0x13a607770_111;
v0x13a607770_112 .array/port v0x13a607770, 112;
v0x13a607770_113 .array/port v0x13a607770, 113;
v0x13a607770_114 .array/port v0x13a607770, 114;
v0x13a607770_115 .array/port v0x13a607770, 115;
E_0x13a6076d0/28 .event anyedge, v0x13a607770_112, v0x13a607770_113, v0x13a607770_114, v0x13a607770_115;
v0x13a607770_116 .array/port v0x13a607770, 116;
v0x13a607770_117 .array/port v0x13a607770, 117;
v0x13a607770_118 .array/port v0x13a607770, 118;
v0x13a607770_119 .array/port v0x13a607770, 119;
E_0x13a6076d0/29 .event anyedge, v0x13a607770_116, v0x13a607770_117, v0x13a607770_118, v0x13a607770_119;
v0x13a607770_120 .array/port v0x13a607770, 120;
v0x13a607770_121 .array/port v0x13a607770, 121;
v0x13a607770_122 .array/port v0x13a607770, 122;
v0x13a607770_123 .array/port v0x13a607770, 123;
E_0x13a6076d0/30 .event anyedge, v0x13a607770_120, v0x13a607770_121, v0x13a607770_122, v0x13a607770_123;
v0x13a607770_124 .array/port v0x13a607770, 124;
v0x13a607770_125 .array/port v0x13a607770, 125;
v0x13a607770_126 .array/port v0x13a607770, 126;
v0x13a607770_127 .array/port v0x13a607770, 127;
E_0x13a6076d0/31 .event anyedge, v0x13a607770_124, v0x13a607770_125, v0x13a607770_126, v0x13a607770_127;
E_0x13a6076d0 .event/or E_0x13a6076d0/0, E_0x13a6076d0/1, E_0x13a6076d0/2, E_0x13a6076d0/3, E_0x13a6076d0/4, E_0x13a6076d0/5, E_0x13a6076d0/6, E_0x13a6076d0/7, E_0x13a6076d0/8, E_0x13a6076d0/9, E_0x13a6076d0/10, E_0x13a6076d0/11, E_0x13a6076d0/12, E_0x13a6076d0/13, E_0x13a6076d0/14, E_0x13a6076d0/15, E_0x13a6076d0/16, E_0x13a6076d0/17, E_0x13a6076d0/18, E_0x13a6076d0/19, E_0x13a6076d0/20, E_0x13a6076d0/21, E_0x13a6076d0/22, E_0x13a6076d0/23, E_0x13a6076d0/24, E_0x13a6076d0/25, E_0x13a6076d0/26, E_0x13a6076d0/27, E_0x13a6076d0/28, E_0x13a6076d0/29, E_0x13a6076d0/30, E_0x13a6076d0/31;
E_0x13a607720 .event posedge, v0x13a618170_0;
S_0x13a618720 .scope module, "uut2" "layer2" 4 32, 6 3 0, S_0x13a6070f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "feature_in";
    .port_info 3 /INPUT 7 "addr";
    .port_info 4 /OUTPUT 480 "layer_out";
v0x13a6189f0 .array/s "accumulators", 9 0, 47 0;
v0x13a618b60_0 .net "addr", 6 0, v0x13a61a100_0;  alias, 1 drivers
v0x13a618c10 .array/s "bias_mem", 9 0, 31 0;
v0x13a618cc0_0 .net "clk", 0 0, v0x13a619e20_0;  alias, 1 drivers
v0x13a618d70_0 .net/s "feature_in", 31 0, v0x13a619720_0;  1 drivers
v0x13a618e50_0 .var/i "k", 31 0;
v0x13a618f00_0 .var "layer_out", 479 0;
v0x13a618fb0_0 .var/i "n", 31 0;
v0x13a619060_0 .net "rst", 0 0, L_0x13a61a500;  1 drivers
v0x13a619170 .array/s "weight_matrix", 1279 0, 7 0;
v0x13a6189f0_0 .array/port v0x13a6189f0, 0;
v0x13a6189f0_1 .array/port v0x13a6189f0, 1;
v0x13a6189f0_2 .array/port v0x13a6189f0, 2;
v0x13a6189f0_3 .array/port v0x13a6189f0, 3;
E_0x13a618960/0 .event anyedge, v0x13a6189f0_0, v0x13a6189f0_1, v0x13a6189f0_2, v0x13a6189f0_3;
v0x13a6189f0_4 .array/port v0x13a6189f0, 4;
v0x13a6189f0_5 .array/port v0x13a6189f0, 5;
v0x13a6189f0_6 .array/port v0x13a6189f0, 6;
v0x13a6189f0_7 .array/port v0x13a6189f0, 7;
E_0x13a618960/1 .event anyedge, v0x13a6189f0_4, v0x13a6189f0_5, v0x13a6189f0_6, v0x13a6189f0_7;
v0x13a6189f0_8 .array/port v0x13a6189f0, 8;
v0x13a6189f0_9 .array/port v0x13a6189f0, 9;
E_0x13a618960/2 .event anyedge, v0x13a6189f0_8, v0x13a6189f0_9;
E_0x13a618960 .event/or E_0x13a618960/0, E_0x13a618960/1, E_0x13a618960/2;
    .scope S_0x13a607450;
T_0 ;
    %vpi_call/w 5 15 "$readmemh", "weights/fc1_weight.hex", v0x13a618610 {0 0 0};
    %vpi_call/w 5 16 "$readmemh", "weights/fc1_bias.hex", v0x13a6180c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x13a607450;
T_1 ;
    %wait E_0x13a607720;
    %load/vec4 v0x13a618500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a6183a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x13a6183a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v0x13a6183a0_0;
    %load/vec4a v0x13a6180c0, 4;
    %ix/getv/s 3, v0x13a6183a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a607770, 0, 4;
    %load/vec4 v0x13a6183a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a6183a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a6183a0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x13a6183a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_1.5, 5;
    %ix/getv/s 4, v0x13a6183a0_0;
    %load/vec4a v0x13a607770, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13a618450_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %load/vec4 v0x13a6183a0_0;
    %muli 784, 0, 32;
    %load/vec4 v0x13a618020_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13a618610, 4;
    %pad/s 32;
    %mul;
    %add;
    %ix/getv/s 3, v0x13a6183a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a607770, 0, 4;
    %load/vec4 v0x13a6183a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a6183a0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13a607450;
T_2 ;
    %wait E_0x13a6076d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a618200_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13a618200_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x13a618200_0;
    %load/vec4a v0x13a607770, 4;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13a618200_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x13a6182f0_0, 4, 32;
    %jmp T_2.3;
T_2.2 ;
    %ix/getv/s 4, v0x13a618200_0;
    %load/vec4a v0x13a607770, 4;
    %load/vec4 v0x13a618200_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x13a6182f0_0, 4, 32;
T_2.3 ;
    %load/vec4 v0x13a618200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a618200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13a618720;
T_3 ;
    %vpi_call/w 6 17 "$readmemh", "weights/fc2_weight.hex", v0x13a619170 {0 0 0};
    %vpi_call/w 6 18 "$readmemh", "weights/fc2_bias.hex", v0x13a618c10 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13a618720;
T_4 ;
    %wait E_0x13a607720;
    %load/vec4 v0x13a619060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a618fb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x13a618fb0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 4, v0x13a618fb0_0;
    %load/vec4a v0x13a618c10, 4;
    %pad/s 48;
    %ix/getv/s 3, v0x13a618fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a6189f0, 0, 4;
    %load/vec4 v0x13a618fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a618fb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a618fb0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x13a618fb0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.5, 5;
    %ix/getv/s 4, v0x13a618fb0_0;
    %load/vec4a v0x13a6189f0, 4;
    %load/vec4 v0x13a618d70_0;
    %pad/s 48;
    %load/vec4 v0x13a618fb0_0;
    %muli 128, 0, 32;
    %load/vec4 v0x13a618b60_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13a619170, 4;
    %pad/s 48;
    %mul;
    %add;
    %ix/getv/s 3, v0x13a618fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13a6189f0, 0, 4;
    %load/vec4 v0x13a618fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a618fb0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13a618720;
T_5 ;
    %wait E_0x13a618960;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a618e50_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x13a618e50_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0x13a618e50_0;
    %load/vec4a v0x13a6189f0, 4;
    %load/vec4 v0x13a618e50_0;
    %muli 48, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x13a618f00_0, 4, 48;
    %load/vec4 v0x13a618e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a618e50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13a6070f0;
T_6 ;
    %wait E_0x13a607400;
    %load/vec4 v0x13a619670_0;
    %load/vec4 v0x13a6197d0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v0x13a619720_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13a6070f0;
T_7 ;
    %wait E_0x13a6073b0;
    %load/vec4 v0x13a619990_0;
    %parti/s 48, 0, 2;
    %store/vec4 v0x13a619a20_0, 0, 48;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13a6193e0_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13a619500_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x13a619500_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x13a619a20_0;
    %load/vec4 v0x13a619990_0;
    %load/vec4 v0x13a619500_0;
    %muli 48, 0, 32;
    %part/s 48;
    %cmp/s;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x13a619990_0;
    %load/vec4 v0x13a619500_0;
    %muli 48, 0, 32;
    %part/s 48;
    %store/vec4 v0x13a619a20_0, 0, 48;
    %load/vec4 v0x13a619500_0;
    %pad/s 4;
    %store/vec4 v0x13a6193e0_0, 0, 4;
T_7.2 ;
    %load/vec4 v0x13a619500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a619500_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13a606f70;
T_8 ;
    %delay 2500, 0;
    %load/vec4 v0x13a619e20_0;
    %inv;
    %store/vec4 v0x13a619e20_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13a606f70;
T_9 ;
    %vpi_call/w 3 26 "$readmemh", "tests/image.hex", v0x13a619f60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a619e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a1d0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x13a61a030_0, 0, 10;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13a61a100_0, 0, 7;
    %vpi_call/w 3 29 "$dumpfile", "simulation_full.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13a606f70 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a61a260_0, 0, 1;
    %pushi/vec4 783, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a607720;
    %load/vec4 v0x13a61a030_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x13a61a030_0, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %wait E_0x13a607720;
    %pushi/vec4 783, 0, 10;
    %assign/vec4 v0x13a61a030_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a61a1d0_0, 0, 1;
    %pushi/vec4 127, 0, 32;
T_9.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.3, 5;
    %jmp/1 T_9.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a607720;
    %load/vec4 v0x13a61a100_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x13a61a100_0, 0;
    %jmp T_9.2;
T_9.3 ;
    %pop/vec4 1;
    %wait E_0x13a607720;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x13a61a100_0, 0;
    %delay 100000, 0;
    %vpi_call/w 3 53 "$display", "--------------------------------------" {0 0 0};
    %vpi_call/w 3 54 "$display", "THE NETWORK PREDICTS THE DIGIT IS: %d", v0x13a619eb0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "--------------------------------------" {0 0 0};
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_top.v";
    "top.v";
    "layer1.v";
    "layer2.v";
