{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655102189828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655102189828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 00:36:29 2022 " "Processing started: Mon Jun 13 00:36:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655102189828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102189828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102189828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655102190163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655102190163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102196760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102196760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file syncpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyncPantalla " "Found entity 1: SyncPantalla" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102196761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102196761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102196762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102196762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM_bb.v" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102196763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102196763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_on_text2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_on_text2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pixel_On_Text2-Behavioral " "Found design unit 1: Pixel_On_Text2-Behavioral" {  } { { "Pixel_On_Text2.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197085 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pixel_On_Text2 " "Found entity 1: Pixel_On_Text2" {  } { { "Pixel_On_Text2.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Font_Rom-Behavioral " "Found design unit 1: Font_Rom-Behavioral" {  } { { "Font_Rom.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Font_Rom " "Found entity 1: Font_Rom" {  } { { "Font_Rom.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "CommonPak.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "CommonPak.vhd" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestAlu " "Found entity 1: TestAlu" {  } { { "TestAlu.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/TestAlu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulador.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulador " "Found entity 1: Modulador" {  } { { "Modulador.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Modulador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorbanderas.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorbanderas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorBanderas " "Found entity 1: ControladorBanderas" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaXOR " "Found entity 1: CompuertaXOR" {  } { { "CompuertaXOR.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaXOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaOR " "Found entity 1: CompuertaOR" {  } { { "CompuertaOR.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaand.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaAND " "Found entity 1: CompuertaAND" {  } { { "CompuertaAND.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datarom_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file datarom_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataRom " "Found entity 1: dataRom" {  } { { "dataRom_bb.v" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataRom_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Instruction_Memory " "Found entity 1: test_Instruction_Memory" {  } { { "test_Instruction_Memory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pc " "Found entity 1: clk_pc" {  } { { "clk_pc.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/clk_pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_pc " "Found entity 1: sum_pc" {  } { { "sum_pc.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/sum_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_instrucciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo_instrucciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_instrucciones " "Found entity 1: modulo_instrucciones" {  } { { "modulo_instrucciones.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_moduloinstrucciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_moduloinstrucciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_moduloInstrucciones " "Found entity 1: test_moduloInstrucciones" {  } { { "test_moduloInstrucciones.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloInstrucciones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_suma " "Found entity 1: test_suma" {  } { { "test_suma.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_PC " "Found entity 1: modulo_PC" {  } { { "modulo_PC.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_modulopc.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_modulopc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_moduloPC " "Found entity 1: test_moduloPC" {  } { { "test_moduloPC.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(9) " "Verilog HDL warning at extend.sv(9): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655102197111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode.sv(27) " "Verilog HDL warning at decode.sv(27): extended using \"x\" or \"z\"" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655102197112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode.sv(41) " "Verilog HDL warning at decode.sv(41): extended using \"x\" or \"z\"" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655102197112 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode.sv(43) " "Verilog HDL warning at decode.sv(43): extended using \"x\" or \"z\"" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655102197112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxARM " "Found entity 1: muxARM" {  } { { "muxARM.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/muxARM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMUX " "Found entity 1: testMUX" {  } { { "testMUX.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/testMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197115 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadControl " "Found entity 1: unidadControl" {  } { { "unidadControl.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_unidadcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_unidadcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_UnidadControl " "Found entity 1: test_UnidadControl" {  } { { "test_UnidadControl.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_UnidadControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instuction_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file instuction_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instuction_Register " "Found entity 1: Instuction_Register" {  } { { "Instuction_Register.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_instuction_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_instuction_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Instuction_Register " "Found entity 1: test_Instuction_Register" {  } { { "test_Instuction_Register.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instuction_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ram Ram control_Reg_Inst.sv(24) " "Verilog HDL Declaration information at control_Reg_Inst.sv(24): object \"ram\" differs only in case from object \"Ram\" in the same scope" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102197122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_reg_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_reg_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_Reg_Inst " "Found entity 1: control_Reg_Inst" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_control_reg_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_control_reg_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_control_Reg_Inst " "Found entity 1: test_control_Reg_Inst" {  } { { "test_control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_control_Reg_Inst.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mov " "Found entity 1: Mov" {  } { { "Mov.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Mov.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ram Ram RAM_Test.sv(10) " "Verilog HDL Declaration information at RAM_Test.sv(10): object \"ram\" differs only in case from object \"Ram\" in the same scope" {  } { { "RAM_Test.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_Test.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655102197126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Test " "Found entity 1: RAM_Test" {  } { { "RAM_Test.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_Test.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RamD.sv(21) " "Verilog HDL information at RamD.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655102197127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ramd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RamD " "Found entity 1: RamD" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu " "Found entity 1: test_cpu" {  } { { "test_cpu.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebaconexionram.sv 1 1 " "Found 1 design units, including 1 entities, in source file pruebaconexionram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pruebaConexionRam " "Found entity 1: pruebaConexionRam" {  } { { "pruebaConexionRam.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/pruebaConexionRam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync VGA.sv(14) " "Verilog HDL Implicit Net warning at VGA.sv(14): created implicit net for \"sync\"" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 VGA.sv(18) " "Verilog HDL Implicit Net warning at VGA.sv(18): created implicit net for \"clk2\"" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel SyncPantalla.sv(43) " "Verilog HDL Implicit Net warning at SyncPantalla.sv(43): created implicit net for \"pixel\"" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel2 SyncPantalla.sv(54) " "Verilog HDL Implicit Net warning at SyncPantalla.sv(54): created implicit net for \"pixel2\"" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197132 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 control_Reg_Inst.sv(53) " "Verilog HDL Implicit Net warning at control_Reg_Inst.sv(53): created implicit net for \"clk2\"" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_Reg_Inst " "Elaborating entity \"control_Reg_Inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655102197170 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "........ control_Reg_Inst.sv(79) " "Verilog HDL Display System Task info at control_Reg_Inst.sv(79): ........" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 79 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197173 "|control_Reg_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadControl unidadControl:unitC " "Elaborating entity \"unidadControl\" for hierarchy \"unidadControl:unitC\"" {  } { { "control_Reg_Inst.sv" "unitC" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode unidadControl:unitC\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"unidadControl:unitC\|decode:dec\"" {  } { { "unidadControl.sv" "dec" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic unidadControl:unitC\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"unidadControl:unitC\|condlogic:cl\"" {  } { { "unidadControl.sv" "cl" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr unidadControl:unitC\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"unidadControl:unitC\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck unidadControl:unitC\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"unidadControl:unitC\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instuction_Register Instuction_Register:mIR " "Elaborating entity \"Instuction_Register\" for hierarchy \"Instuction_Register:mIR\"" {  } { { "control_Reg_Inst.sv" "mIR" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_instrucciones Instuction_Register:mIR\|modulo_instrucciones:mI " "Elaborating entity \"modulo_instrucciones\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\"" {  } { { "Instuction_Register.sv" "mI" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_PC Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC " "Elaborating entity \"modulo_PC\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\"" {  } { { "modulo_instrucciones.sv" "modPC" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxARM Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|muxARM:pcmux " "Elaborating entity \"muxARM\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|muxARM:pcmux\"" {  } { { "modulo_PC.sv" "pcmux" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pc Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|clk_pc:clkPc " "Elaborating entity \"clk_pc\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|clk_pc:clkPc\"" {  } { { "modulo_PC.sv" "clkPc" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_pc Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|sum_pc:sumPC " "Elaborating entity \"sum_pc\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|modulo_PC:modPC\|sum_pc:sumPC\"" {  } { { "modulo_PC.sv" "sumPC" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory Instuction_Register:mIR\|modulo_instrucciones:mI\|instructionMemory:intMem " "Elaborating entity \"instructionMemory\" for hierarchy \"Instuction_Register:mIR\|modulo_instrucciones:mI\|instructionMemory:intMem\"" {  } { { "modulo_instrucciones.sv" "intMem" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197246 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "312 0 327 instructionMemory.sv(13) " "Verilog HDL warning at instructionMemory.sv(13): number of words (312) in memory file does not match the number of elements in the address range \[0:327\]" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1655102197246 "|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram instructionMemory.sv(13) " "Verilog HDL warning at instructionMemory.sv(13): initial value for variable ram should be constant" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1655102197246 "|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram 0 instructionMemory.sv(8) " "Net \"ram\" at instructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655102197246 "|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxARM Instuction_Register:mIR\|muxARM:ra1mux " "Elaborating entity \"muxARM\" for hierarchy \"Instuction_Register:mIR\|muxARM:ra1mux\"" {  } { { "Instuction_Register.sv" "ra1mux" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Instuction_Register:mIR\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"Instuction_Register:mIR\|regfile:rf\"" {  } { { "Instuction_Register.sv" "rf" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend Instuction_Register:mIR\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"Instuction_Register:mIR\|extend:ext\"" {  } { { "Instuction_Register.sv" "ext" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:clock\"" {  } { { "control_Reg_Inst.sv" "clock" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_Controller " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_Controller\"" {  } { { "control_Reg_Inst.sv" "VGA_Controller" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync VGA.sv(14) " "Verilog HDL or VHDL warning at VGA.sv(14): object \"sync\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655102197252 "|control_Reg_Inst|VGA:VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncPantalla VGA:VGA_Controller\|SyncPantalla:syncPantalla " "Elaborating entity \"SyncPantalla\" for hierarchy \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\"" {  } { { "VGA.sv" "syncPantalla" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SyncPantalla.sv(65) " "Verilog HDL assignment warning at SyncPantalla.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655102197255 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SyncPantalla.sv(75) " "Verilog HDL assignment warning at SyncPantalla.sv(75): truncated value with size 32 to match size of target (10)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655102197255 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncPantalla.sv(104) " "Verilog HDL assignment warning at SyncPantalla.sv(104): truncated value with size 32 to match size of target (1)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655102197255 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SyncPantalla.sv(105) " "Verilog HDL assignment warning at SyncPantalla.sv(105): truncated value with size 32 to match size of target (1)" {  } { { "SyncPantalla.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655102197255 "|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_On_Text2 VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1 " "Elaborating entity \"Pixel_On_Text2\" for hierarchy \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\"" {  } { { "SyncPantalla.sv" "t1" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Font_Rom VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom " "Elaborating entity \"Font_Rom\" for hierarchy \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom\"" {  } { { "Pixel_On_Text2.vhd" "FontRom" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluCPU " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluCPU\"" {  } { { "control_Reg_Inst.sv" "aluCPU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador ALU:aluCPU\|Sumador:sumadorALU " "Elaborating entity \"Sumador\" for hierarchy \"ALU:aluCPU\|Sumador:sumadorALU\"" {  } { { "ALU.sv" "sumadorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador ALU:aluCPU\|Restador:restadorALU " "Elaborating entity \"Restador\" for hierarchy \"ALU:aluCPU\|Restador:restadorALU\"" {  } { { "ALU.sv" "restadorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador ALU:aluCPU\|Multiplicador:multiplicadorALU " "Elaborating entity \"Multiplicador\" for hierarchy \"ALU:aluCPU\|Multiplicador:multiplicadorALU\"" {  } { { "ALU.sv" "multiplicadorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor ALU:aluCPU\|Divisor:divisorALU " "Elaborating entity \"Divisor\" for hierarchy \"ALU:aluCPU\|Divisor:divisorALU\"" {  } { { "ALU.sv" "divisorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulador ALU:aluCPU\|Modulador:moduladorALU " "Elaborating entity \"Modulador\" for hierarchy \"ALU:aluCPU\|Modulador:moduladorALU\"" {  } { { "ALU.sv" "moduladorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaAND ALU:aluCPU\|CompuertaAND:andALU " "Elaborating entity \"CompuertaAND\" for hierarchy \"ALU:aluCPU\|CompuertaAND:andALU\"" {  } { { "ALU.sv" "andALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaOR ALU:aluCPU\|CompuertaOR:orALU " "Elaborating entity \"CompuertaOR\" for hierarchy \"ALU:aluCPU\|CompuertaOR:orALU\"" {  } { { "ALU.sv" "orALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaXOR ALU:aluCPU\|CompuertaXOR:xorALU " "Elaborating entity \"CompuertaXOR\" for hierarchy \"ALU:aluCPU\|CompuertaXOR:xorALU\"" {  } { { "ALU.sv" "xorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:aluCPU\|ShiftLeft:shiftLeftALU " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:aluCPU\|ShiftLeft:shiftLeftALU\"" {  } { { "ALU.sv" "shiftLeftALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ALU:aluCPU\|ShiftRight:shiftRightALU " "Elaborating entity \"ShiftRight\" for hierarchy \"ALU:aluCPU\|ShiftRight:shiftRightALU\"" {  } { { "ALU.sv" "shiftRightALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mov ALU:aluCPU\|Mov:MovALU " "Elaborating entity \"Mov\" for hierarchy \"ALU:aluCPU\|Mov:MovALU\"" {  } { { "ALU.sv" "MovALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexor ALU:aluCPU\|Multiplexor:multiplexorALU " "Elaborating entity \"Multiplexor\" for hierarchy \"ALU:aluCPU\|Multiplexor:multiplexorALU\"" {  } { { "ALU.sv" "multiplexorALU" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorBanderas ALU:aluCPU\|ControladorBanderas:controladorBanderas " "Elaborating entity \"ControladorBanderas\" for hierarchy \"ALU:aluCPU\|ControladorBanderas:controladorBanderas\"" {  } { { "ALU.sv" "controladorBanderas" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197270 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "carryOut ControladorBanderas.sv(21) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(21): variable \"carryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655102197271 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "borrowOut ControladorBanderas.sv(26) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(26): variable \"borrowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655102197271 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overflow ControladorBanderas.sv(42) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(42): variable \"overflow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655102197271 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "carryOut ControladorBanderas.sv(131) " "Verilog HDL Always Construct warning at ControladorBanderas.sv(131): variable \"carryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControladorBanderas.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655102197271 "|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamD RamD:Ram " "Elaborating entity \"RamD\" for hierarchy \"RamD:Ram\"" {  } { { "control_Reg_Inst.sv" "Ram" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197272 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "236 0 327 RamD.sv(16) " "Verilog HDL warning at RamD.sv(16): number of words (236) in memory file does not match the number of elements in the address range \[0:327\]" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1655102197281 "|control_Reg_Inst|RamD:Ram"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram RamD.sv(16) " "Verilog HDL warning at RamD.sv(16): initial value for variable ram should be constant" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1655102197281 "|control_Reg_Inst|RamD:Ram"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RamD.sv(26) " "Verilog HDL or VHDL warning at the RamD.sv(26): index expression is not wide enough to address all of the elements in the array" {  } { { "RamD.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1655102197281 "|control_Reg_Inst|RamD:Ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamD:Ram\|altsyncram:ram\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1 " "Instantiated megafunction \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197307 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102197307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0q1 RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated " "Elaborating entity \"altsyncram_m0q1\" for hierarchy \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pruebaConexionRam pruebaConexionRam:pCR " "Elaborating entity \"pruebaConexionRam\" for hierarchy \"pruebaConexionRam:pCR\"" {  } { { "control_Reg_Inst.sv" "pCR" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197346 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[0\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[1\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[2\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[3\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[4\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[5\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[6\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[7\] " "Synthesized away node \"RamD:Ram\|altsyncram:ram\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_m0q1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102197596 "|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1655102197596 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1655102197596 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Ram.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Ram.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t1\|Font_Rom:FontRom\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Ram.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter INIT_FILE set to db/Ram.ram0_Font_Rom_d6022abf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1655102197809 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1655102197809 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655102197809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102197824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"VGA:VGA_Controller\|SyncPantalla:syncPantalla\|Pixel_On_Text2:t2\|Font_Rom:FontRom\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Ram.ram0_Font_Rom_d6022abf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Ram.ram0_Font_Rom_d6022abf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655102197825 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655102197825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvc1 " "Found entity 1: altsyncram_cvc1" {  } { { "db/altsyncram_cvc1.tdf" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_cvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655102197857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102197857 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655102197946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655102198095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655102198258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.map.smsg " "Generated suppressed messages file C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102198294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655102198393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655102198393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "control_Reg_Inst.sv" "" { Text "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655102198428 "|control_Reg_Inst|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655102198428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655102198428 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655102198428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655102198428 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655102198428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655102198428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655102198446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 00:36:38 2022 " "Processing ended: Mon Jun 13 00:36:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655102198446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655102198446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655102198446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655102198446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655102199545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655102199545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 00:36:39 2022 " "Processing started: Mon Jun 13 00:36:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655102199545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655102199545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ram -c Ram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655102199545 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655102199606 ""}
{ "Info" "0" "" "Project  = Ram" {  } {  } 0 0 "Project  = Ram" 0 0 "Fitter" 0 0 1655102199606 ""}
{ "Info" "0" "" "Revision = Ram" {  } {  } 0 0 "Revision = Ram" 0 0 "Fitter" 0 0 1655102199606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655102199743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655102199744 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ram 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Ram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655102199749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655102199784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655102199784 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655102200131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655102200149 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655102200215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1655102200219 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 29 " "No exact pin location assignment(s) for 1 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1655102200397 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1655102209549 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 28 global CLKCTRL_G6 " "clk~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1655102209623 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1655102209623 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655102209624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655102209627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655102209627 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655102209628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1655102209628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1655102209628 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655102209628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ram.sdc " "Synopsys Design Constraints File file not found: 'Ram.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655102210357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655102210358 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655102210360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655102210360 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655102210361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655102210363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1655102210363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655102210363 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655102210397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655102215046 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1655102215215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655102216154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655102217000 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655102218173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655102218173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655102219317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655102223388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655102223388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655102224279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655102224279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655102224284 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655102225305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655102225343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655102225660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655102225660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655102225973 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655102227905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.fit.smsg " "Generated suppressed messages file C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655102228146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6606 " "Peak virtual memory: 6606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655102228582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 00:37:08 2022 " "Processing ended: Mon Jun 13 00:37:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655102228582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655102228582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655102228582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655102228582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655102229543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655102229543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 00:37:09 2022 " "Processing started: Mon Jun 13 00:37:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655102229543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655102229543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ram -c Ram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655102229543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655102230128 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655102234458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655102234823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 00:37:14 2022 " "Processing ended: Mon Jun 13 00:37:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655102234823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655102234823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655102234823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655102234823 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655102235411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655102235817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655102235817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 00:37:15 2022 " "Processing started: Mon Jun 13 00:37:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655102235817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655102235817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ram -c Ram " "Command: quartus_sta Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655102235817 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655102235882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655102236332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655102236332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102236366 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102236366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ram.sdc " "Synopsys Design Constraints File file not found: 'Ram.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655102236826 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102236826 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:VGA_Controller\|Clock:clock\|co VGA:VGA_Controller\|Clock:clock\|co " "create_clock -period 1.000 -name VGA:VGA_Controller\|Clock:clock\|co VGA:VGA_Controller\|Clock:clock\|co" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655102236827 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655102236827 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655102236827 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655102236828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655102236832 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655102236832 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655102236839 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655102236857 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655102236857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.304 " "Worst-case setup slack is -3.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.304            -182.988 VGA:VGA_Controller\|Clock:clock\|co  " "   -3.304            -182.988 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.996            -120.436 clk  " "   -2.996            -120.436 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102236859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 VGA:VGA_Controller\|Clock:clock\|co  " "    0.441               0.000 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 clk  " "    0.491               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102236861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102236863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102236865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -181.234 VGA:VGA_Controller\|Clock:clock\|co  " "   -2.174            -181.234 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905             -23.417 clk  " "   -0.905             -23.417 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102236866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102236866 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655102236875 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655102236901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655102237844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655102237909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655102237915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655102237915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.405 " "Worst-case setup slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405            -175.833 VGA:VGA_Controller\|Clock:clock\|co  " "   -3.405            -175.833 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.321            -118.079 clk  " "   -3.321            -118.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102237916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 VGA:VGA_Controller\|Clock:clock\|co  " "    0.456               0.000 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clk  " "    0.470               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102237919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102237922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102237924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -180.719 VGA:VGA_Controller\|Clock:clock\|co  " "   -2.174            -180.719 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896             -26.139 clk  " "   -0.896             -26.139 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102237926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102237926 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655102237933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655102238074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655102238915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655102238964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655102238965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655102238965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.734 " "Worst-case setup slack is -1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734             -87.326 VGA:VGA_Controller\|Clock:clock\|co  " "   -1.734             -87.326 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716             -58.089 clk  " "   -1.716             -58.089 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102238967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 VGA:VGA_Controller\|Clock:clock\|co  " "    0.208               0.000 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clk  " "    0.266               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102238970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102238972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102238974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -162.294 VGA:VGA_Controller\|Clock:clock\|co  " "   -2.174            -162.294 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -4.469 clk  " "   -0.794              -4.469 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102238976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102238976 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655102238983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655102239128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655102239129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655102239129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.645 " "Worst-case setup slack is -1.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645             -73.953 VGA:VGA_Controller\|Clock:clock\|co  " "   -1.645             -73.953 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.633             -48.730 clk  " "   -1.633             -48.730 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102239131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 VGA:VGA_Controller\|Clock:clock\|co  " "    0.190               0.000 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 clk  " "    0.237               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102239133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102239136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655102239138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -161.216 VGA:VGA_Controller\|Clock:clock\|co  " "   -2.174            -161.216 VGA:VGA_Controller\|Clock:clock\|co " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -4.559 clk  " "   -0.748              -4.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655102239140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655102239140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655102240360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655102240361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655102240401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 00:37:20 2022 " "Processing ended: Mon Jun 13 00:37:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655102240401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655102240401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655102240401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655102240401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1655102241333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655102241333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 00:37:21 2022 " "Processing started: Mon Jun 13 00:37:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655102241333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655102241333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ram -c Ram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ram -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1655102241333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1655102241990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ram.svo C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/simulation/modelsim/ simulation " "Generated file Ram.svo in folder \"C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1655102242043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655102242080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 00:37:22 2022 " "Processing ended: Mon Jun 13 00:37:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655102242080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655102242080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655102242080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655102242080 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1655102242675 ""}
