#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May 14 19:18:22 2020
# Process ID: 21876
# Current directory: C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1
# Command line: vivado.exe -log mb_design_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_microblaze_0_0.tcl
# Log file: C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1/mb_design_microblaze_0_0.vds
# Journal file: C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_microblaze_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/ReverseEndianessCop_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/timer-soft-hard/project/part1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.cache/ip 
Command: synth_design -top mb_design_microblaze_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 841.773 ; gain = 234.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_microblaze_0_0' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/synth/mb_design_microblaze_0_0.vhd:128]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_design_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 1 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ipshared/f871/hdl/microblaze_v11_0_vh_rfs.vhd:163660' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/synth/mb_design_microblaze_0_0.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'mb_design_microblaze_0_0' (61#1) [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/synth/mb_design_microblaze_0_0.vhd:128]
WARNING: [Synth 8-3331] design MMU has unconnected port Clk
WARNING: [Synth 8-3331] design MMU has unconnected port Reset
WARNING: [Synth 8-3331] design MMU has unconnected port IB_VMode
WARNING: [Synth 8-3331] design MMU has unconnected port IB_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_VMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_UMode
WARNING: [Synth 8-3331] design MMU has unconnected port EX_DataBus_Write
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Write_DCache_Instr
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Unmask_EA
WARNING: [Synth 8-3331] design MMU has unconnected port ICACHE_Valid_Addr
WARNING: [Synth 8-3331] design MMU has unconnected port OF_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_PID
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_ZPR
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBX
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_TLBSX
WARNING: [Synth 8-3331] design MMU has unconnected port EX_MTS_EA
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[0]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[1]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[2]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[3]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[4]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[5]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[6]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[7]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[8]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[9]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[10]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[11]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[12]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[13]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[14]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[15]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[16]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[17]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[18]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[19]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[20]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[21]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[22]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[23]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[24]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[25]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[26]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[27]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[28]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[29]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[30]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Op1[31]
WARNING: [Synth 8-3331] design MMU has unconnected port EX_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port EX_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_PID
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_ZPR
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBX
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_PipeRun
WARNING: [Synth 8-3331] design MMU has unconnected port MEM_potential_exception
WARNING: [Synth 8-3331] design MMU has unconnected port WB_exception
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_Req_TLB_Done
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Invalidate
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[0]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[1]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[2]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[3]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[4]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[5]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[6]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[7]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[8]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[9]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[10]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[11]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[12]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[13]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[14]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[15]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[16]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[17]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[18]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[19]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[20]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[21]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[22]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[23]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[24]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[25]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[26]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[27]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[28]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[29]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[30]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_Addr[31]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_PID[0]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_PID[1]
WARNING: [Synth 8-3331] design MMU has unconnected port Snoop_TLB_PID[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1138.844 ; gain = 531.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1138.844 ; gain = 531.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1138.844 ; gain = 531.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1138.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.srcs/sources_1/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_design_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_design_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1138.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 442 instances were transformed.
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 202 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1152.602 ; gain = 13.758
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1152.602 ; gain = 545.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1152.602 ; gain = 545.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1152.602 ; gain = 545.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1152.602 ; gain = 545.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 38    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              198 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 56    
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 53    
	                1 Bit    Registers := 455   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 52    
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 168   
	   4 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 74    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 506   
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Streaming_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 154   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module xil_scan_reset_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debug_stat_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
Module debug_stat_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
Module Debug_Stat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module Debug_Trace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              198 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 165   
	   3 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 57    
	   2 Input      1 Bit        Muxes := 116   
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 71    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I /\save_sel_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_keep_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[58]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[59]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[60]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Perf_Version.stat_stop_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Statistics.Debug_Stat_I /\Perf_Version.stat_stop_reg[61] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[15]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[13]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[7]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[11]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].abort_reg' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].abort_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].abort_reg' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].abort_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].abort_reg' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].abort_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].abort_reg' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].abort_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].abort_reg' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].abort_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Statistics.Debug_Stat_I /\all_statistics_counters[1].abort_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Long_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_bt_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_is_fpu_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1 /second_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/FSL_Will_Break_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[2]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[3]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[4]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Use_Trace.Debug_Trace_I /\Serial_Dbg_Intf.status_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[5]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[3]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[1]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_wen_reg[0]'
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel_reg[10][2]' (FD) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel_reg[9][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1152.602 ; gain = 545.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1152.602 ; gain = 545.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 1229.133 ; gain = 622.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_pause_reg' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 1236.141 ; gain = 629.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     2|
|2     |CARRY4    |   114|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     2|
|5     |DSP48E1_2 |     2|
|6     |LUT1      |    31|
|7     |LUT2      |   206|
|8     |LUT3      |   427|
|9     |LUT4      |   582|
|10    |LUT5      |   675|
|11    |LUT6      |  1330|
|12    |LUT6_2    |    80|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   198|
|15    |MUXF7     |   284|
|16    |RAM32M    |    16|
|17    |RAMB36E1  |     2|
|18    |SRL16E    |    91|
|19    |SRLC16E   |     8|
|20    |SRLC32E   |     1|
|21    |XORCY     |   158|
|22    |FDCE      |   278|
|23    |FDR       |    93|
|24    |FDRE      |  3013|
|25    |FDS       |     1|
|26    |FDSE      |   118|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                            |Module                             |Cells |
+------+------------------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                                 |                                   |  7715|
|2     |  U0                                                                                |MicroBlaze                         |  7715|
|3     |    MicroBlaze_Core_I                                                               |MicroBlaze_Core                    |  7308|
|4     |      \Performance.Core                                                             |MicroBlaze_GTi                     |  7227|
|5     |        Data_Flow_I                                                                 |Data_Flow_gti                      |  1436|
|6     |          ALU_I                                                                     |ALU                                |   100|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                       |MB_MUXCY_690                       |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                      |ALU_Bit__parameterized2            |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                                 |MB_LUT4                            |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                                |MB_LUT6__parameterized12           |     1|
|11    |              \Last_Bit.MULT_AND_I                                                  |MB_MULT_AND                        |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                                 |MB_MUXCY_XORCY_782                 |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                                 |MB_MUXCY_783                       |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                     |ALU_Bit                            |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_780                      |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_781                 |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                     |ALU_Bit_691                        |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_778                      |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_779                 |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                     |ALU_Bit_692                        |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_776                      |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_777                 |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                     |ALU_Bit_693                        |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_774                      |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_775                 |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                     |ALU_Bit_694                        |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_772                      |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_773                 |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                     |ALU_Bit_695                        |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_770                      |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_771                 |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                     |ALU_Bit_696                        |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_768                      |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_769                 |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                     |ALU_Bit_697                        |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_766                      |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_767                 |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                     |ALU_Bit_698                        |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_764                      |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_765                 |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                     |ALU_Bit_699                        |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_762                      |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_763                 |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                      |ALU_Bit_700                        |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_760                      |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_761                 |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                     |ALU_Bit_701                        |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_758                      |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_759                 |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                     |ALU_Bit_702                        |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_756                      |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_757                 |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                     |ALU_Bit_703                        |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_754                      |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_755                 |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                     |ALU_Bit_704                        |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_752                      |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_753                 |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                     |ALU_Bit_705                        |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_750                      |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_751                 |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                     |ALU_Bit_706                        |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_748                      |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_749                 |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                     |ALU_Bit_707                        |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_746                      |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_747                 |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                     |ALU_Bit_708                        |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_744                      |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_745                 |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                     |ALU_Bit_709                        |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_742                      |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_743                 |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                     |ALU_Bit_710                        |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_740                      |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_741                 |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                      |ALU_Bit_711                        |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_738                      |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_739                 |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                     |ALU_Bit_712                        |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_736                      |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_737                 |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                     |ALU_Bit_713                        |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_734                      |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_735                 |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                      |ALU_Bit_714                        |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_732                      |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_733                 |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                      |ALU_Bit_715                        |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_730                      |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_731                 |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                      |ALU_Bit_716                        |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_728                      |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_729                 |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                      |ALU_Bit_717                        |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_726                      |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_727                 |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                      |ALU_Bit_718                        |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_724                      |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_725                 |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                      |ALU_Bit_719                        |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2_722                      |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_723                 |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                      |ALU_Bit_720                        |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                            |MB_LUT6_2                          |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                             |MB_MUXCY_XORCY_721                 |     2|
|107   |          Barrel_Shifter_I                                                          |Barrel_Shifter_gti                 |   199|
|108   |            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                      |MB_LUT6__parameterized20           |     1|
|109   |            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                     |MB_LUT6__parameterized20_659       |     1|
|110   |            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                     |MB_LUT6__parameterized20_660       |     1|
|111   |            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                     |MB_LUT6__parameterized20_661       |     1|
|112   |            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                     |MB_LUT6__parameterized20_662       |     1|
|113   |            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                     |MB_LUT6__parameterized20_663       |     1|
|114   |            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                     |MB_LUT6__parameterized20_664       |     1|
|115   |            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                     |MB_LUT6__parameterized20_665       |     1|
|116   |            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                     |MB_LUT6__parameterized20_666       |     1|
|117   |            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                     |MB_LUT6__parameterized20_667       |     1|
|118   |            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                     |MB_LUT6__parameterized20_668       |     1|
|119   |            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                      |MB_LUT6__parameterized20_669       |     1|
|120   |            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                     |MB_LUT6__parameterized20_670       |     1|
|121   |            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                     |MB_LUT6__parameterized20_671       |     1|
|122   |            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                     |MB_LUT6__parameterized20_672       |     1|
|123   |            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                     |MB_LUT6__parameterized20_673       |     1|
|124   |            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                     |MB_LUT6__parameterized20_674       |     1|
|125   |            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                     |MB_LUT6__parameterized20_675       |     2|
|126   |            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                     |MB_LUT6__parameterized20_676       |     1|
|127   |            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                     |MB_LUT6__parameterized20_677       |     2|
|128   |            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                     |MB_LUT6__parameterized20_678       |     2|
|129   |            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                     |MB_LUT6__parameterized20_679       |     1|
|130   |            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                      |MB_LUT6__parameterized20_680       |     1|
|131   |            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                     |MB_LUT6__parameterized20_681       |     2|
|132   |            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                     |MB_LUT6__parameterized20_682       |     1|
|133   |            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                      |MB_LUT6__parameterized20_683       |     1|
|134   |            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                      |MB_LUT6__parameterized20_684       |     1|
|135   |            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                      |MB_LUT6__parameterized20_685       |     1|
|136   |            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                      |MB_LUT6__parameterized20_686       |     1|
|137   |            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                      |MB_LUT6__parameterized20_687       |     1|
|138   |            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                      |MB_LUT6__parameterized20_688       |     1|
|139   |            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                      |MB_LUT6__parameterized20_689       |     1|
|140   |          Byte_Doublet_Handle_gti_I                                                 |Byte_Doublet_Handle_gti            |    45|
|141   |          Data_Flow_Logic_I                                                         |Data_Flow_Logic                    |    93|
|142   |            \Gen_Bits[0].MEM_EX_Result_Inst                                         |MB_FDRE_627                        |     2|
|143   |            \Gen_Bits[10].MEM_EX_Result_Inst                                        |MB_FDRE_628                        |     2|
|144   |            \Gen_Bits[11].MEM_EX_Result_Inst                                        |MB_FDRE_629                        |     2|
|145   |            \Gen_Bits[12].MEM_EX_Result_Inst                                        |MB_FDRE_630                        |     2|
|146   |            \Gen_Bits[13].MEM_EX_Result_Inst                                        |MB_FDRE_631                        |     2|
|147   |            \Gen_Bits[14].MEM_EX_Result_Inst                                        |MB_FDRE_632                        |     2|
|148   |            \Gen_Bits[15].MEM_EX_Result_Inst                                        |MB_FDRE_633                        |     2|
|149   |            \Gen_Bits[16].MEM_EX_Result_Inst                                        |MB_FDRE_634                        |     2|
|150   |            \Gen_Bits[17].MEM_EX_Result_Inst                                        |MB_FDRE_635                        |     2|
|151   |            \Gen_Bits[18].MEM_EX_Result_Inst                                        |MB_FDRE_636                        |     2|
|152   |            \Gen_Bits[19].MEM_EX_Result_Inst                                        |MB_FDRE_637                        |     2|
|153   |            \Gen_Bits[1].MEM_EX_Result_Inst                                         |MB_FDRE_638                        |     2|
|154   |            \Gen_Bits[20].MEM_EX_Result_Inst                                        |MB_FDRE_639                        |     2|
|155   |            \Gen_Bits[21].MEM_EX_Result_Inst                                        |MB_FDRE_640                        |     2|
|156   |            \Gen_Bits[22].MEM_EX_Result_Inst                                        |MB_FDRE_641                        |     2|
|157   |            \Gen_Bits[23].MEM_EX_Result_Inst                                        |MB_FDRE_642                        |     2|
|158   |            \Gen_Bits[24].MEM_EX_Result_Inst                                        |MB_FDRE_643                        |     2|
|159   |            \Gen_Bits[25].MEM_EX_Result_Inst                                        |MB_FDRE_644                        |     1|
|160   |            \Gen_Bits[26].MEM_EX_Result_Inst                                        |MB_FDRE_645                        |     2|
|161   |            \Gen_Bits[27].MEM_EX_Result_Inst                                        |MB_FDRE_646                        |     1|
|162   |            \Gen_Bits[28].MEM_EX_Result_Inst                                        |MB_FDRE_647                        |     1|
|163   |            \Gen_Bits[29].MEM_EX_Result_Inst                                        |MB_FDRE_648                        |     2|
|164   |            \Gen_Bits[2].MEM_EX_Result_Inst                                         |MB_FDRE_649                        |     2|
|165   |            \Gen_Bits[30].MEM_EX_Result_Inst                                        |MB_FDRE_650                        |     1|
|166   |            \Gen_Bits[31].MEM_EX_Result_Inst                                        |MB_FDRE_651                        |     2|
|167   |            \Gen_Bits[3].MEM_EX_Result_Inst                                         |MB_FDRE_652                        |     2|
|168   |            \Gen_Bits[4].MEM_EX_Result_Inst                                         |MB_FDRE_653                        |     2|
|169   |            \Gen_Bits[5].MEM_EX_Result_Inst                                         |MB_FDRE_654                        |     2|
|170   |            \Gen_Bits[6].MEM_EX_Result_Inst                                         |MB_FDRE_655                        |     2|
|171   |            \Gen_Bits[7].MEM_EX_Result_Inst                                         |MB_FDRE_656                        |     2|
|172   |            \Gen_Bits[8].MEM_EX_Result_Inst                                         |MB_FDRE_657                        |     2|
|173   |            \Gen_Bits[9].MEM_EX_Result_Inst                                         |MB_FDRE_658                        |     2|
|174   |          MUL_Unit_I                                                                |mul_unit                           |    36|
|175   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2            |dsp_module__parameterized1_621     |     1|
|176   |              \Using_DSP48E1.DSP48E1_I1                                             |MB_DSP48E1__parameterized1_626     |     1|
|177   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3            |dsp_module__parameterized3_622     |     1|
|178   |              \Using_DSP48E1.DSP48E1_I1                                             |MB_DSP48E1__parameterized3_625     |     1|
|179   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                     |dsp_module_623                     |     1|
|180   |              \Using_DSP48E1.DSP48E1_I1                                             |MB_DSP48E1_624                     |     1|
|181   |          Operand_Select_I                                                          |Operand_Select_gti                 |   386|
|182   |            \Gen_Bit[0].MUXF7_I1                                                    |MB_MUXF7_589                       |     1|
|183   |            \Gen_Bit[10].MUXF7_I1                                                   |MB_MUXF7_590                       |     4|
|184   |            \Gen_Bit[11].MUXF7_I1                                                   |MB_MUXF7_591                       |     4|
|185   |            \Gen_Bit[12].MUXF7_I1                                                   |MB_MUXF7_592                       |     4|
|186   |            \Gen_Bit[13].MUXF7_I1                                                   |MB_MUXF7_593                       |     4|
|187   |            \Gen_Bit[14].MUXF7_I1                                                   |MB_MUXF7_594                       |     4|
|188   |            \Gen_Bit[15].MUXF7_I1                                                   |MB_MUXF7_595                       |     4|
|189   |            \Gen_Bit[16].MUXF7_I1                                                   |MB_MUXF7_596                       |     2|
|190   |            \Gen_Bit[17].MUXF7_I1                                                   |MB_MUXF7_597                       |     2|
|191   |            \Gen_Bit[18].MUXF7_I1                                                   |MB_MUXF7_598                       |     2|
|192   |            \Gen_Bit[19].MUXF7_I1                                                   |MB_MUXF7_599                       |     2|
|193   |            \Gen_Bit[1].MUXF7_I1                                                    |MB_MUXF7_600                       |     4|
|194   |            \Gen_Bit[20].MUXF7_I1                                                   |MB_MUXF7_601                       |     2|
|195   |            \Gen_Bit[21].MUXF7_I1                                                   |MB_MUXF7_602                       |     2|
|196   |            \Gen_Bit[22].MUXF7_I1                                                   |MB_MUXF7_603                       |     2|
|197   |            \Gen_Bit[23].MUXF7_I1                                                   |MB_MUXF7_604                       |     2|
|198   |            \Gen_Bit[24].MUXF7_I1                                                   |MB_MUXF7_605                       |     2|
|199   |            \Gen_Bit[25].MUXF7_I1                                                   |MB_MUXF7_606                       |     2|
|200   |            \Gen_Bit[26].MUXF7_I1                                                   |MB_MUXF7_607                       |     2|
|201   |            \Gen_Bit[27].MUXF7_I1                                                   |MB_MUXF7_608                       |     2|
|202   |            \Gen_Bit[28].MUXF7_I1                                                   |MB_MUXF7_609                       |     2|
|203   |            \Gen_Bit[29].MUXF7_I1                                                   |MB_MUXF7_610                       |     2|
|204   |            \Gen_Bit[2].MUXF7_I1                                                    |MB_MUXF7_611                       |     4|
|205   |            \Gen_Bit[30].MUXF7_I1                                                   |MB_MUXF7_612                       |     2|
|206   |            \Gen_Bit[31].MUXF7_I1                                                   |MB_MUXF7_613                       |     2|
|207   |            \Gen_Bit[3].MUXF7_I1                                                    |MB_MUXF7_614                       |     4|
|208   |            \Gen_Bit[4].MUXF7_I1                                                    |MB_MUXF7_615                       |     4|
|209   |            \Gen_Bit[5].MUXF7_I1                                                    |MB_MUXF7_616                       |     4|
|210   |            \Gen_Bit[6].MUXF7_I1                                                    |MB_MUXF7_617                       |     4|
|211   |            \Gen_Bit[7].MUXF7_I1                                                    |MB_MUXF7_618                       |     4|
|212   |            \Gen_Bit[8].MUXF7_I1                                                    |MB_MUXF7_619                       |     4|
|213   |            \Gen_Bit[9].MUXF7_I1                                                    |MB_MUXF7_620                       |     4|
|214   |          Register_File_I                                                           |Register_File_gti                  |    16|
|215   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                      |MB_RAM32M                          |     1|
|216   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                     |MB_RAM32M_574                      |     1|
|217   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                     |MB_RAM32M_575                      |     1|
|218   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                     |MB_RAM32M_576                      |     1|
|219   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                     |MB_RAM32M_577                      |     1|
|220   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                     |MB_RAM32M_578                      |     1|
|221   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                     |MB_RAM32M_579                      |     1|
|222   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                      |MB_RAM32M_580                      |     1|
|223   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                      |MB_RAM32M_581                      |     1|
|224   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                      |MB_RAM32M_582                      |     1|
|225   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                      |MB_RAM32M_583                      |     1|
|226   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                      |MB_RAM32M_584                      |     1|
|227   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                      |MB_RAM32M_585                      |     1|
|228   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                      |MB_RAM32M_586                      |     1|
|229   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                      |MB_RAM32M_587                      |     1|
|230   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                      |MB_RAM32M_588                      |     1|
|231   |          Shift_Logic_Module_I                                                      |Shift_Logic_Module_gti             |     0|
|232   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                      |MB_MUXCY_362                       |     1|
|233   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                        |MB_MUXCY_363                       |     1|
|234   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                     |MB_LUT6_2__parameterized1          |     1|
|235   |          \Using_Div_Unit.Div_unit_I1                                               |Div_unit_gti                       |   326|
|236   |            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_479                 |     1|
|237   |            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_480                 |     2|
|238   |            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_481                 |     2|
|239   |            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_482                 |     2|
|240   |            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_483                 |     2|
|241   |            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_484                 |     2|
|242   |            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_485                 |     2|
|243   |            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_486                 |     2|
|244   |            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_487                 |     2|
|245   |            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_488                 |     2|
|246   |            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_489                 |     2|
|247   |            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_490                 |     2|
|248   |            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_491                 |     2|
|249   |            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_492                 |     2|
|250   |            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_493                 |     2|
|251   |            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_494                 |     2|
|252   |            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_495                 |     2|
|253   |            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_496                 |     2|
|254   |            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_497                 |     2|
|255   |            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_498                 |     2|
|256   |            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_499                 |     2|
|257   |            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_500                 |     2|
|258   |            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_501                 |     2|
|259   |            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_502                 |     2|
|260   |            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_503                 |     2|
|261   |            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_504                 |     2|
|262   |            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_505                 |     2|
|263   |            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_506                 |     2|
|264   |            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_507                 |     2|
|265   |            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_508                 |     2|
|266   |            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_509                 |     2|
|267   |            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_510                 |     2|
|268   |            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_511                 |     4|
|269   |            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                  |MB_LUT4__parameterized1            |     1|
|270   |            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                |MB_MUXCY_XORCY_512                 |     2|
|271   |            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                 |MB_LUT4__parameterized1_513        |     1|
|272   |            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                |MB_MUXCY_XORCY_514                 |     2|
|273   |            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                 |MB_LUT4__parameterized1_515        |     1|
|274   |            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                |MB_MUXCY_XORCY_516                 |     2|
|275   |            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                 |MB_LUT4__parameterized1_517        |     1|
|276   |            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                |MB_MUXCY_XORCY_518                 |     2|
|277   |            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                 |MB_LUT4__parameterized1_519        |     1|
|278   |            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                |MB_MUXCY_XORCY_520                 |     2|
|279   |            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                 |MB_LUT4__parameterized1_521        |     1|
|280   |            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                |MB_MUXCY_XORCY_522                 |     2|
|281   |            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                 |MB_LUT4__parameterized1_523        |     1|
|282   |            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                |MB_MUXCY_XORCY_524                 |     2|
|283   |            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                 |MB_LUT4__parameterized1_525        |     1|
|284   |            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                |MB_MUXCY_XORCY_526                 |     2|
|285   |            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                 |MB_LUT4__parameterized1_527        |     1|
|286   |            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                |MB_MUXCY_XORCY_528                 |     2|
|287   |            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                 |MB_LUT4__parameterized1_529        |     1|
|288   |            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                |MB_MUXCY_XORCY_530                 |     2|
|289   |            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                 |MB_LUT4__parameterized1_531        |     1|
|290   |            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_532                 |     2|
|291   |            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                  |MB_LUT4__parameterized1_533        |     1|
|292   |            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                |MB_MUXCY_XORCY_534                 |     2|
|293   |            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                 |MB_LUT4__parameterized1_535        |     1|
|294   |            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                |MB_MUXCY_XORCY_536                 |     2|
|295   |            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                 |MB_LUT4__parameterized1_537        |     1|
|296   |            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                |MB_MUXCY_XORCY_538                 |     2|
|297   |            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                 |MB_LUT4__parameterized1_539        |     1|
|298   |            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                |MB_MUXCY_XORCY_540                 |     2|
|299   |            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                 |MB_LUT4__parameterized1_541        |     1|
|300   |            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                |MB_MUXCY_XORCY_542                 |     2|
|301   |            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                 |MB_LUT4__parameterized1_543        |     1|
|302   |            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                |MB_MUXCY_XORCY_544                 |     2|
|303   |            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                 |MB_LUT4__parameterized1_545        |     1|
|304   |            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                |MB_MUXCY_XORCY_546                 |     2|
|305   |            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                 |MB_LUT4__parameterized1_547        |     1|
|306   |            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                |MB_MUXCY_XORCY_548                 |     2|
|307   |            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                 |MB_LUT4__parameterized1_549        |     1|
|308   |            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                |MB_MUXCY_XORCY_550                 |     2|
|309   |            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                 |MB_LUT4__parameterized1_551        |     1|
|310   |            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                |MB_MUXCY_XORCY_552                 |     2|
|311   |            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                 |MB_LUT4__parameterized1_553        |     1|
|312   |            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_554                 |     2|
|313   |            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                  |MB_LUT4__parameterized1_555        |     1|
|314   |            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                |MB_MUXCY_XORCY_556                 |     2|
|315   |            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                 |MB_LUT4__parameterized1_557        |     1|
|316   |            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                |MB_MUXCY_XORCY_558                 |     3|
|317   |            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                 |MB_LUT4__parameterized1_559        |     1|
|318   |            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_560                 |     2|
|319   |            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                  |MB_LUT4__parameterized1_561        |     1|
|320   |            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_562                 |     2|
|321   |            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                  |MB_LUT4__parameterized1_563        |     1|
|322   |            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_564                 |     2|
|323   |            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                  |MB_LUT4__parameterized1_565        |     1|
|324   |            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_566                 |     2|
|325   |            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                  |MB_LUT4__parameterized1_567        |     1|
|326   |            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_568                 |     2|
|327   |            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                  |MB_LUT4__parameterized1_569        |     1|
|328   |            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_570                 |     2|
|329   |            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                  |MB_LUT4__parameterized1_571        |     1|
|330   |            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_572                 |     2|
|331   |            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                  |MB_LUT4__parameterized1_573        |     1|
|332   |          Zero_Detect_I                                                             |Zero_Detect_gti                    |    16|
|333   |            Part_Of_Zero_Carry_Start                                                |MB_MUXCY_472                       |     1|
|334   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                |MB_MUXCY_473                       |     5|
|335   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                |MB_MUXCY_474                       |     1|
|336   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                |MB_MUXCY_475                       |     1|
|337   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                |MB_MUXCY_476                       |     1|
|338   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                |MB_MUXCY_477                       |     1|
|339   |            \Zero_Detecting[6].I_Part_Of_Zero_Detect                                |MB_MUXCY_478                       |     1|
|340   |          exception_registers_I1                                                    |exception_registers_gti            |   186|
|341   |            CarryIn_MUXCY                                                           |MB_MUXCY_376                       |     1|
|342   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5          |     1|
|343   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                            |MB_MUXCY_XORCY_377                 |     3|
|344   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                             |MB_FDRE_378                        |     1|
|345   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_379      |     1|
|346   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                           |MB_MUXCY_XORCY_380                 |     4|
|347   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                            |MB_FDRE_381                        |     1|
|348   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_382      |     1|
|349   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                           |MB_MUXCY_XORCY_383                 |     4|
|350   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                            |MB_FDRE_384                        |     1|
|351   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_385      |     1|
|352   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                           |MB_MUXCY_XORCY_386                 |     4|
|353   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                            |MB_FDRE_387                        |     2|
|354   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_388      |     1|
|355   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                           |MB_MUXCY_XORCY_389                 |     4|
|356   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                            |MB_FDRE_390                        |     1|
|357   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_391      |     1|
|358   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                           |MB_MUXCY_XORCY_392                 |     4|
|359   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                            |MB_FDRE_393                        |     1|
|360   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_394      |     1|
|361   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                           |MB_MUXCY_XORCY_395                 |     4|
|362   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                            |MB_FDRE_396                        |     1|
|363   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_397      |     1|
|364   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                           |MB_MUXCY_XORCY_398                 |     2|
|365   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                            |MB_FDRE_399                        |     1|
|366   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_400      |     1|
|367   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                           |MB_MUXCY_XORCY_401                 |     2|
|368   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                            |MB_FDRE_402                        |     2|
|369   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_403      |     1|
|370   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                           |MB_MUXCY_XORCY_404                 |     2|
|371   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                            |MB_FDRE_405                        |     1|
|372   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_406      |     1|
|373   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                           |MB_MUXCY_XORCY_407                 |     2|
|374   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                            |MB_FDRE_408                        |     1|
|375   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_409      |     1|
|376   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                            |MB_MUXCY_XORCY_410                 |     4|
|377   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                             |MB_FDRE_411                        |     2|
|378   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_412      |     1|
|379   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                           |MB_MUXCY_XORCY_413                 |     2|
|380   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                            |MB_FDRE_414                        |     2|
|381   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_415      |     1|
|382   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                           |MB_MUXCY_XORCY_416                 |     2|
|383   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                            |MB_FDRE_417                        |     1|
|384   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_418      |     1|
|385   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                           |MB_MUXCY_XORCY_419                 |     2|
|386   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                            |MB_FDRE_420                        |     1|
|387   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_421      |     1|
|388   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                           |MB_MUXCY_XORCY_422                 |     2|
|389   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                            |MB_FDRE_423                        |     1|
|390   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_424      |     1|
|391   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                           |MB_MUXCY_XORCY_425                 |     4|
|392   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                            |MB_FDRE_426                        |     3|
|393   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_427      |     1|
|394   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                           |MB_MUXCY_XORCY_428                 |     4|
|395   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                            |MB_FDRE_429                        |     1|
|396   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_430      |     1|
|397   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                           |MB_MUXCY_XORCY_431                 |     4|
|398   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                            |MB_FDRE_432                        |     1|
|399   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_433      |     1|
|400   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                           |MB_MUXCY_XORCY_434                 |     4|
|401   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                            |MB_FDRE_435                        |     3|
|402   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_436      |     1|
|403   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                           |MB_MUXCY_XORCY_437                 |     4|
|404   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                            |MB_FDRE_438                        |     1|
|405   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_439      |     1|
|406   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                           |MB_MUXCY_XORCY_440                 |     4|
|407   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                            |MB_FDRE_441                        |     1|
|408   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_442      |     1|
|409   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                            |MB_MUXCY_XORCY_443                 |     4|
|410   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                             |MB_FDRE_444                        |     1|
|411   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_445      |     1|
|412   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                           |MB_MUXCY_XORCY_446                 |     4|
|413   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                            |MB_FDRE_447                        |     1|
|414   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                         |MB_LUT6_2__parameterized5_448      |     1|
|415   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                           |MB_MUXCY_XORCY_449                 |     4|
|416   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                            |MB_FDRE_450                        |     1|
|417   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_451      |     1|
|418   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                            |MB_MUXCY_XORCY_452                 |     4|
|419   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                             |MB_FDRE_453                        |     1|
|420   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_454      |     1|
|421   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                            |MB_MUXCY_XORCY_455                 |     4|
|422   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                             |MB_FDRE_456                        |     2|
|423   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_457      |     1|
|424   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                            |MB_MUXCY_XORCY_458                 |     4|
|425   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                             |MB_FDRE_459                        |     1|
|426   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_460      |     1|
|427   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                            |MB_MUXCY_XORCY_461                 |     4|
|428   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                             |MB_FDRE_462                        |     1|
|429   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_463      |     1|
|430   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                            |MB_MUXCY_XORCY_464                 |     4|
|431   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                             |MB_FDRE_465                        |     1|
|432   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_466      |     1|
|433   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                            |MB_MUXCY_XORCY_467                 |     4|
|434   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                             |MB_FDRE_468                        |     1|
|435   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                          |MB_LUT6_2__parameterized5_469      |     1|
|436   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                            |MB_MUXCY_XORCY_470                 |     4|
|437   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                             |MB_FDRE_471                        |     2|
|438   |          msr_reg_i                                                                 |msr_reg_gti                        |    30|
|439   |            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                       |MB_FDR_364                         |     3|
|440   |            \MEM_MSR_Bits[27].Using_FDR.MSR_I                                       |MB_FDR_365                         |     2|
|441   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                       |MB_FDR_366                         |     2|
|442   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                       |MB_FDR_367                         |     3|
|443   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                       |MB_FDR_368                         |     4|
|444   |            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                  |MB_FDR_369                         |     2|
|445   |            \OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I                                  |MB_FDR_370                         |     2|
|446   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                  |MB_FDR_371                         |     2|
|447   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                  |MB_FDR_372                         |     1|
|448   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                  |MB_FDR_373                         |     2|
|449   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                  |MB_FDR_374                         |     1|
|450   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                  |MB_FDR_375                         |     1|
|451   |        Decode_I                                                                    |Decode_gti                         |  1747|
|452   |          PC_Module_I                                                               |PC_Module_gti                      |   321|
|453   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                              |MB_FDR_269                         |     3|
|454   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                               |MB_MUXF7_270                       |     2|
|455   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                             |MB_FDR_271                         |     2|
|456   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                              |MB_MUXF7_272                       |     2|
|457   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                             |MB_FDR_273                         |     2|
|458   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                              |MB_MUXF7_274                       |     2|
|459   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                             |MB_FDR_275                         |     2|
|460   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                              |MB_MUXF7_276                       |     2|
|461   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                             |MB_FDR_277                         |     2|
|462   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                              |MB_MUXF7_278                       |     2|
|463   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                             |MB_FDR_279                         |     2|
|464   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                              |MB_MUXF7_280                       |     2|
|465   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                             |MB_FDR_281                         |     2|
|466   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                              |MB_MUXF7_282                       |     2|
|467   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                             |MB_FDR_283                         |     2|
|468   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                              |MB_MUXF7_284                       |     2|
|469   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                             |MB_FDR_285                         |     2|
|470   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                              |MB_MUXF7_286                       |     2|
|471   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                             |MB_FDR_287                         |     2|
|472   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                              |MB_MUXF7_288                       |     2|
|473   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                             |MB_FDR_289                         |     2|
|474   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                              |MB_MUXF7_290                       |     2|
|475   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                              |MB_FDR_291                         |     2|
|476   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                               |MB_MUXF7_292                       |     2|
|477   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                             |MB_FDR_293                         |     2|
|478   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                              |MB_MUXF7_294                       |     2|
|479   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                             |MB_FDR_295                         |     2|
|480   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                              |MB_MUXF7_296                       |     2|
|481   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                             |MB_FDR_297                         |     2|
|482   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                              |MB_MUXF7_298                       |     2|
|483   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                             |MB_FDR_299                         |     2|
|484   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                              |MB_MUXF7_300                       |     2|
|485   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                             |MB_FDR_301                         |     2|
|486   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                              |MB_MUXF7_302                       |     2|
|487   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                             |MB_FDR_303                         |     3|
|488   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                              |MB_MUXF7_304                       |     2|
|489   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                             |MB_FDR_305                         |     2|
|490   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                              |MB_MUXF7_306                       |     2|
|491   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                             |MB_FDR_307                         |     3|
|492   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                              |MB_MUXF7_308                       |     2|
|493   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                             |MB_FDR_309                         |     3|
|494   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                              |MB_MUXF7_310                       |     2|
|495   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                             |MB_FDR_311                         |     3|
|496   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                              |MB_MUXF7_312                       |     2|
|497   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                              |MB_FDR_313                         |     2|
|498   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                               |MB_MUXF7_314                       |     2|
|499   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                             |MB_FDR_315                         |     3|
|500   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                              |MB_MUXF7_316                       |     2|
|501   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                             |MB_FDR_317                         |     2|
|502   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                              |MB_MUXF7_318                       |     2|
|503   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                              |MB_FDR_319                         |     2|
|504   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                               |MB_MUXF7_320                       |     2|
|505   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                              |MB_FDR_321                         |     2|
|506   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                               |MB_MUXF7_322                       |     2|
|507   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                              |MB_FDR_323                         |     2|
|508   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                               |MB_MUXF7_324                       |     2|
|509   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                              |MB_FDR_325                         |     2|
|510   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                               |MB_MUXF7_326                       |     2|
|511   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                              |MB_FDR_327                         |     2|
|512   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                               |MB_MUXF7_328                       |     2|
|513   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                              |MB_FDR_329                         |     2|
|514   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                               |MB_MUXF7_330                       |     2|
|515   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                              |MB_FDR_331                         |     2|
|516   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                               |MB_MUXF7_332                       |     2|
|517   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                      |MB_MUXCY_XORCY                     |     1|
|518   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_333                 |     2|
|519   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_334                 |     2|
|520   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_335                 |     2|
|521   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_336                 |     2|
|522   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_337                 |     2|
|523   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_338                 |     2|
|524   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_339                 |     2|
|525   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_340                 |     2|
|526   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_341                 |     2|
|527   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_342                 |     2|
|528   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_343                 |     2|
|529   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_344                 |     2|
|530   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_345                 |     2|
|531   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_346                 |     2|
|532   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_347                 |     2|
|533   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_348                 |     2|
|534   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_349                 |     2|
|535   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_350                 |     2|
|536   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_351                 |     2|
|537   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_352                 |     2|
|538   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                     |MB_MUXCY_XORCY_353                 |     2|
|539   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_354                 |     2|
|540   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_355                 |     2|
|541   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_356                 |     2|
|542   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_357                 |     2|
|543   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_358                 |     2|
|544   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_359                 |     2|
|545   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_360                 |     2|
|546   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                      |MB_MUXCY_XORCY_361                 |     2|
|547   |          PreFetch_Buffer_I1                                                        |PreFetch_Buffer_gti                |   615|
|548   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                     |MB_FDR_175                         |     4|
|549   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                 |MB_LUT6                            |     1|
|550   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                     |MB_FDR_176                         |     4|
|551   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                 |MB_LUT6_177                        |     1|
|552   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                     |MB_FDR_178                         |     1|
|553   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                 |MB_LUT6_179                        |     1|
|554   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                     |MB_FDR_180                         |    43|
|555   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                 |MB_LUT6_181                        |     1|
|556   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6        |MB_LUT6__parameterized2            |     1|
|557   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                    |MB_MUXF7                           |     2|
|558   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                              |MB_FDR_182                         |    11|
|559   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                            |MB_MUXF7_183                       |     1|
|560   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                             |MB_FDR_184                         |     5|
|561   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                           |MB_MUXF7_185                       |     1|
|562   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                             |MB_FDR_186                         |     1|
|563   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                           |MB_MUXF7_187                       |     1|
|564   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                             |MB_FDR_188                         |     1|
|565   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                           |MB_MUXF7_189                       |     1|
|566   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                             |MB_FDR_190                         |     2|
|567   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                           |MB_MUXF7_191                       |     1|
|568   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                             |MB_FDR_192                         |     2|
|569   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                           |MB_MUXF7_193                       |     1|
|570   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                             |MB_FDR_194                         |     1|
|571   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                           |MB_MUXF7_195                       |     1|
|572   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                             |MB_FDR_196                         |    21|
|573   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                           |MB_MUXF7_197                       |     1|
|574   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                             |MB_FDR_198                         |     8|
|575   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                           |MB_MUXF7_199                       |     1|
|576   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                             |MB_FDR_200                         |     2|
|577   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                           |MB_MUXF7_201                       |     1|
|578   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                             |MB_FDR_202                         |     2|
|579   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                           |MB_MUXF7_203                       |     1|
|580   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                              |MB_FDR_204                         |    23|
|581   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                            |MB_MUXF7_205                       |     1|
|582   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                             |MB_FDR_206                         |     2|
|583   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                           |MB_MUXF7_207                       |     1|
|584   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                             |MB_FDR_208                         |     3|
|585   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                           |MB_MUXF7_209                       |     1|
|586   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                             |MB_FDR_210                         |     3|
|587   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                           |MB_MUXF7_211                       |     1|
|588   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                             |MB_FDR_212                         |     6|
|589   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                           |MB_MUXF7_213                       |     1|
|590   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                             |MB_FDR_214                         |     3|
|591   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                           |MB_MUXF7_215                       |     1|
|592   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                             |MB_FDR_216                         |     4|
|593   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                           |MB_MUXF7_217                       |     1|
|594   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                             |MB_FDR_218                         |     3|
|595   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                           |MB_MUXF7_219                       |     1|
|596   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                             |MB_FDR_220                         |     2|
|597   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                           |MB_MUXF7_221                       |     1|
|598   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                             |MB_FDR_222                         |     2|
|599   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                           |MB_MUXF7_223                       |     1|
|600   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                             |MB_FDR_224                         |     2|
|601   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                           |MB_MUXF7_225                       |     1|
|602   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                              |MB_FDR_226                         |     1|
|603   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                            |MB_MUXF7_227                       |     1|
|604   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                             |MB_FDR_228                         |     3|
|605   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                           |MB_MUXF7_229                       |     1|
|606   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                             |MB_FDR_230                         |     3|
|607   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                           |MB_MUXF7_231                       |     1|
|608   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                             |MB_FDR_232                         |     4|
|609   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                           |MB_MUXF7_233                       |     1|
|610   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                             |MB_FDR_234                         |     3|
|611   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                           |MB_MUXF7_235                       |     1|
|612   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                             |MB_FDR_236                         |    35|
|613   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                           |MB_MUXF7_237                       |     1|
|614   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                             |MB_FDR_238                         |     1|
|615   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                           |MB_MUXF7_239                       |     1|
|616   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                             |MB_FDR_240                         |     1|
|617   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                           |MB_MUXF7_241                       |     1|
|618   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                             |MB_FDR_242                         |    38|
|619   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                           |MB_MUXF7_243                       |     1|
|620   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                             |MB_FDR_244                         |    28|
|621   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                           |MB_MUXF7_245                       |     1|
|622   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                             |MB_FDR_246                         |     1|
|623   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                           |MB_MUXF7_247                       |     1|
|624   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                              |MB_FDR_248                         |     7|
|625   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                            |MB_MUXF7_249                       |     1|
|626   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                             |MB_FDR_250                         |    14|
|627   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                           |MB_MUXF7_251                       |     1|
|628   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                             |MB_FDR_252                         |    34|
|629   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                           |MB_MUXF7_253                       |     1|
|630   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                             |MB_FDR_254                         |     3|
|631   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                           |MB_MUXF7_255                       |     1|
|632   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                              |MB_FDR_256                         |    40|
|633   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                            |MB_MUXF7_257                       |     1|
|634   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                              |MB_FDR_258                         |    13|
|635   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                            |MB_MUXF7_259                       |     1|
|636   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                              |MB_FDR_260                         |     5|
|637   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                            |MB_MUXF7_261                       |     1|
|638   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                              |MB_FDR_262                         |    40|
|639   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                            |MB_MUXF7_263                       |     1|
|640   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                              |MB_FDR_264                         |    35|
|641   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                            |MB_MUXF7_265                       |     1|
|642   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                              |MB_FDR_266                         |     2|
|643   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                            |MB_MUXF7_267                       |     1|
|644   |            Last_Sel_DFF                                                            |MB_FDS                             |    43|
|645   |            Mux_Select_Empty_LUT6                                                   |MB_LUT6__parameterized4            |     1|
|646   |            Mux_Select_OF_Valid_LUT6                                                |MB_LUT6__parameterized6            |     1|
|647   |            OF_Valid_DFF                                                            |MB_FDR_268                         |     4|
|648   |          \Use_MuxCy[10].OF_Piperun_Stage                                           |carry_and                          |     1|
|649   |            MUXCY_I                                                                 |MB_MUXCY_174                       |     1|
|650   |          \Use_MuxCy[11].OF_Piperun_Stage                                           |carry_and_118                      |     7|
|651   |            MUXCY_I                                                                 |MB_MUXCY_173                       |     7|
|652   |          \Use_MuxCy[1].OF_Piperun_Stage                                            |carry_and_119                      |     3|
|653   |            MUXCY_I                                                                 |MB_MUXCY_172                       |     3|
|654   |          \Use_MuxCy[2].OF_Piperun_Stage                                            |carry_and_120                      |     2|
|655   |            MUXCY_I                                                                 |MB_MUXCY_171                       |     2|
|656   |          \Use_MuxCy[3].OF_Piperun_Stage                                            |carry_and_121                      |    16|
|657   |            MUXCY_I                                                                 |MB_MUXCY_170                       |    16|
|658   |          \Use_MuxCy[4].OF_Piperun_Stage                                            |carry_and_122                      |     1|
|659   |            MUXCY_I                                                                 |MB_MUXCY_169                       |     1|
|660   |          \Use_MuxCy[5].OF_Piperun_Stage                                            |carry_and_123                      |     1|
|661   |            MUXCY_I                                                                 |MB_MUXCY_168                       |     1|
|662   |          \Use_MuxCy[6].OF_Piperun_Stage                                            |carry_and_124                      |     1|
|663   |            MUXCY_I                                                                 |MB_MUXCY_167                       |     1|
|664   |          \Use_MuxCy[7].OF_Piperun_Stage                                            |carry_and_125                      |     1|
|665   |            MUXCY_I                                                                 |MB_MUXCY_166                       |     1|
|666   |          \Use_MuxCy[8].OF_Piperun_Stage                                            |carry_and_126                      |     1|
|667   |            MUXCY_I                                                                 |MB_MUXCY_165                       |     1|
|668   |          \Use_MuxCy[9].OF_Piperun_Stage                                            |carry_and_127                      |     1|
|669   |            MUXCY_I                                                                 |MB_MUXCY_164                       |     1|
|670   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                               |MB_FDRE_128                        |     2|
|671   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                               |MB_FDRE_129                        |     3|
|672   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                               |MB_FDRE_130                        |     2|
|673   |          \Using_FPGA_2.ex_byte_access_i_Inst                                       |MB_FDRE_131                        |     6|
|674   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                    |MB_FDRE_132                        |     1|
|675   |          \Using_FPGA_2.ex_is_load_instr_Inst                                       |MB_FDRE_133                        |     5|
|676   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                        |MB_FDRE_134                        |     1|
|677   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                        |MB_FDRE_135                        |     8|
|678   |          \Using_FPGA_2.ex_load_store_instr_Inst                                    |MB_FDRE_136                        |     6|
|679   |          \Using_FPGA_2.ex_reverse_mem_access_inst                                  |MB_FDRE_137                        |     5|
|680   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                 |MB_FDRE_138                        |     6|
|681   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                  |MB_FDR                             |     2|
|682   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                         |MB_LUT6__parameterized8            |     2|
|683   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                         |MB_LUT6__parameterized10           |     1|
|684   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                         |MB_LUT6__parameterized8_139        |     1|
|685   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                         |MB_LUT6__parameterized10_140       |     1|
|686   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                         |MB_LUT6__parameterized8_141        |     1|
|687   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                         |MB_LUT6__parameterized10_142       |     1|
|688   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                        |MB_LUT6__parameterized8_143        |     1|
|689   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                        |MB_LUT6__parameterized10_144       |     2|
|690   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                        |MB_LUT6__parameterized8_145        |     1|
|691   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                        |MB_LUT6__parameterized10_146       |     1|
|692   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                        |MB_LUT6__parameterized8_147        |     1|
|693   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                        |MB_LUT6__parameterized10_148       |     1|
|694   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                         |carry_and_149                      |     1|
|695   |            MUXCY_I                                                                 |MB_MUXCY_163                       |     1|
|696   |          if_pc_incr_carry_and_0                                                    |carry_and_150                      |     2|
|697   |            MUXCY_I                                                                 |MB_MUXCY_162                       |     2|
|698   |          if_pc_incr_carry_and_3                                                    |carry_and_151                      |     1|
|699   |            MUXCY_I                                                                 |MB_MUXCY_161                       |     1|
|700   |          jump_logic_I1                                                             |jump_logic                         |    63|
|701   |            MUXCY_JUMP_CARRY                                                        |MB_MUXCY_155                       |     1|
|702   |            MUXCY_JUMP_CARRY2                                                       |MB_MUXCY_156                       |     3|
|703   |            MUXCY_JUMP_CARRY3                                                       |MB_MUXCY_157                       |     2|
|704   |            MUXCY_JUMP_CARRY4                                                       |MB_MUXCY_158                       |     2|
|705   |            MUXCY_JUMP_CARRY5                                                       |MB_MUXCY_159                       |     1|
|706   |            MUXCY_JUMP_CARRY6                                                       |MB_MUXCY_160                       |    43|
|707   |          mem_PipeRun_carry_and                                                     |carry_and_152                      |     5|
|708   |            MUXCY_I                                                                 |MB_MUXCY_154                       |     5|
|709   |          mem_wait_on_ready_N_carry_or                                              |carry_or                           |     2|
|710   |            MUXCY_I                                                                 |MB_MUXCY_153                       |     2|
|711   |        \Use_DBUS.DAXI_Interface_I1                                                 |DAXI_interface                     |    73|
|712   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                   |MB_AND2B1L                         |     1|
|713   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                     |Debug                              |  3782|
|714   |          \Serial_Dbg_Intf.SRL16E_1                                                 |MB_SRL16E                          |     1|
|715   |          \Serial_Dbg_Intf.SRL16E_2                                                 |MB_SRL16E__parameterized1          |     1|
|716   |          \Serial_Dbg_Intf.SRL16E_3                                                 |MB_SRL16E__parameterized9          |     1|
|717   |          \Serial_Dbg_Intf.SRL16E_4                                                 |MB_SRL16E__parameterized11         |     5|
|718   |          \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                    |MB_SRL16E__parameterized7          |     1|
|719   |          \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                    |MB_SRL16E__parameterized7_48       |     1|
|720   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                    |MB_SRL16E__parameterized3          |     1|
|721   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                    |MB_SRL16E__parameterized5          |     3|
|722   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                    |MB_SRL16E__parameterized7_49       |     1|
|723   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                    |MB_SRL16E__parameterized7_50       |     1|
|724   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                    |MB_SRL16E__parameterized3_51       |     1|
|725   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                    |MB_SRL16E__parameterized5_52       |     2|
|726   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                    |MB_SRL16E__parameterized7_53       |     1|
|727   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                    |MB_SRL16E__parameterized7_54       |     1|
|728   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10                          |MB_SRL16E__parameterized7_55       |     2|
|729   |          \Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9                           |MB_SRL16E__parameterized13         |     1|
|730   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                         |mb_sync_bit__parameterized2        |     1|
|731   |          \Serial_Dbg_Intf.sync_dbg_hit                                             |mb_sync_vec                        |     2|
|732   |            \sync_bits[0].sync_bit                                                  |mb_sync_bit__parameterized2_117    |     2|
|733   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                          |mb_sync_bit__parameterized4        |     3|
|734   |          \Serial_Dbg_Intf.sync_pause                                               |mb_sync_bit__parameterized2_56     |     1|
|735   |          \Serial_Dbg_Intf.sync_running_clock                                       |mb_sync_bit__parameterized2_57     |     1|
|736   |          \Serial_Dbg_Intf.sync_sample                                              |mb_sync_vec__parameterized1        |    30|
|737   |            \sync_bits[0].sync_bit                                                  |mb_sync_bit_107                    |     3|
|738   |            \sync_bits[1].sync_bit                                                  |mb_sync_bit_108                    |     3|
|739   |            \sync_bits[2].sync_bit                                                  |mb_sync_bit_109                    |     4|
|740   |            \sync_bits[3].sync_bit                                                  |mb_sync_bit_110                    |     3|
|741   |            \sync_bits[4].sync_bit                                                  |mb_sync_bit_111                    |     3|
|742   |            \sync_bits[5].sync_bit                                                  |mb_sync_bit_112                    |     2|
|743   |            \sync_bits[6].sync_bit                                                  |mb_sync_bit_113                    |     3|
|744   |            \sync_bits[7].sync_bit                                                  |mb_sync_bit_114                    |     4|
|745   |            \sync_bits[8].sync_bit                                                  |mb_sync_bit_115                    |     3|
|746   |            \sync_bits[9].sync_bit                                                  |mb_sync_bit_116                    |     2|
|747   |          \Serial_Dbg_Intf.sync_sleep                                               |mb_sync_bit__parameterized2_58     |     1|
|748   |          \Serial_Dbg_Intf.sync_stop_CPU                                            |mb_sync_bit__parameterized2_59     |     1|
|749   |          \Use_Statistics.Debug_Stat_I                                              |Debug_Stat                         |  1810|
|750   |            \Serial_Dbg_Intf.sync_sample                                            |mb_sync_vec__parameterized3        |    37|
|751   |              \sync_bits[0].sync_bit                                                |mb_sync_bit_96                     |     4|
|752   |              \sync_bits[10].sync_bit                                               |mb_sync_bit_97                     |     3|
|753   |              \sync_bits[1].sync_bit                                                |mb_sync_bit_98                     |     3|
|754   |              \sync_bits[2].sync_bit                                                |mb_sync_bit_99                     |     3|
|755   |              \sync_bits[3].sync_bit                                                |mb_sync_bit_100                    |     3|
|756   |              \sync_bits[4].sync_bit                                                |mb_sync_bit_101                    |     3|
|757   |              \sync_bits[5].sync_bit                                                |mb_sync_bit_102                    |     3|
|758   |              \sync_bits[6].sync_bit                                                |mb_sync_bit_103                    |     3|
|759   |              \sync_bits[7].sync_bit                                                |mb_sync_bit_104                    |     5|
|760   |              \sync_bits[8].sync_bit                                                |mb_sync_bit_105                    |     4|
|761   |              \sync_bits[9].sync_bit                                                |mb_sync_bit_106                    |     3|
|762   |            \all_statistics_counters[0].Debug_Stat_Counter_i                        |debug_stat_counter                 |   113|
|763   |            \all_statistics_counters[1].Debug_Stat_Counter_i                        |debug_stat_counter_92              |   113|
|764   |            \all_statistics_counters[2].Debug_Stat_Counter_i                        |debug_stat_counter_93              |   113|
|765   |            \all_statistics_counters[3].Debug_Stat_Counter_i                        |debug_stat_counter_94              |   113|
|766   |            \all_statistics_counters[4].Debug_Stat_Counter_i                        |debug_stat_counter_95              |   113|
|767   |            \all_statistics_counters[5].Debug_Stat_Counter_i                        |debug_stat_counter__parameterized2 |   474|
|768   |              \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I2  |dsp_module__parameterized1         |     1|
|769   |                \Using_DSP48E1.DSP48E1_I1                                           |MB_DSP48E1__parameterized1         |     1|
|770   |              \Gen_Access_Counter.Using_DSP48_Architectures.No_MUL64.dsp_module_I3  |dsp_module__parameterized3         |    34|
|771   |                \Using_DSP48E1.DSP48E1_I1                                           |MB_DSP48E1__parameterized3         |    34|
|772   |              \Gen_Access_Counter.Using_DSP48_Architectures.dsp_module_I1           |dsp_module                         |     1|
|773   |                \Using_DSP48E1.DSP48E1_I1                                           |MB_DSP48E1                         |     1|
|774   |          \Use_Trace.Debug_Trace_I                                                  |Debug_Trace                        |  1542|
|775   |            \Embedded_Trace.Embedded_Trace_Buffer                                   |RAM_Module                         |    56|
|776   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36                          |     1|
|777   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36_91                       |    55|
|778   |            \Embedded_Trace.Serial_Dbg_Intf.sync_sample                             |mb_sync_bit_79                     |     3|
|779   |            \Serial_Dbg_Intf.sync_cc_overflow                                       |mb_sync_bit__parameterized2_80     |     1|
|780   |            \Serial_Dbg_Intf.sync_sample                                            |mb_sync_vec__parameterized5        |    31|
|781   |              \sync_bits[0].sync_bit                                                |mb_sync_bit_82                     |     3|
|782   |              \sync_bits[1].sync_bit                                                |mb_sync_bit_83                     |     3|
|783   |              \sync_bits[2].sync_bit                                                |mb_sync_bit_84                     |     3|
|784   |              \sync_bits[3].sync_bit                                                |mb_sync_bit_85                     |     3|
|785   |              \sync_bits[4].sync_bit                                                |mb_sync_bit_86                     |     5|
|786   |              \sync_bits[5].sync_bit                                                |mb_sync_bit_87                     |     6|
|787   |              \sync_bits[6].sync_bit                                                |mb_sync_bit_88                     |     3|
|788   |              \sync_bits[7].sync_bit                                                |mb_sync_bit_89                     |     3|
|789   |              \sync_bits[8].sync_bit                                                |mb_sync_bit_90                     |     2|
|790   |            \Serial_Dbg_Intf.sync_started                                           |mb_sync_bit__parameterized2_81     |     2|
|791   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I     |address_hit                        |    25|
|792   |            \Compare[0].MUXCY_I                                                     |MB_MUXCY                           |     1|
|793   |            \Compare[0].SRLC16E_I                                                   |MB_SRLC16E                         |     3|
|794   |            \Compare[1].MUXCY_I                                                     |MB_MUXCY_62                        |     1|
|795   |            \Compare[1].SRLC16E_I                                                   |MB_SRLC16E_63                      |     1|
|796   |            \Compare[2].MUXCY_I                                                     |MB_MUXCY_64                        |     1|
|797   |            \Compare[2].SRLC16E_I                                                   |MB_SRLC16E_65                      |     1|
|798   |            \Compare[3].MUXCY_I                                                     |MB_MUXCY_66                        |     1|
|799   |            \Compare[3].SRLC16E_I                                                   |MB_SRLC16E_67                      |     1|
|800   |            \Compare[4].MUXCY_I                                                     |MB_MUXCY_68                        |     1|
|801   |            \Compare[4].SRLC16E_I                                                   |MB_SRLC16E_69                      |     1|
|802   |            \Compare[5].MUXCY_I                                                     |MB_MUXCY_70                        |     1|
|803   |            \Compare[5].SRLC16E_I                                                   |MB_SRLC16E_71                      |     1|
|804   |            \Compare[6].MUXCY_I                                                     |MB_MUXCY_72                        |     1|
|805   |            \Compare[6].SRLC16E_I                                                   |MB_SRLC16E_73                      |     1|
|806   |            \Compare[7].MUXCY_I                                                     |MB_MUXCY_74                        |     1|
|807   |            \Compare[7].SRLC16E_I                                                   |MB_SRLC16E_75                      |     1|
|808   |            \Has_Trace.AND2B1L_Trace                                                |MB_AND2B1L_76                      |     1|
|809   |            \Has_Trace.MUXCY_Trace                                                  |MB_MUXCY_77                        |     5|
|810   |            \The_First_BreakPoints.MUXCY_Post                                       |MB_MUXCY_78                        |     1|
|811   |          sync_trig_ack_in_0                                                        |mb_sync_bit__parameterized4_60     |     2|
|812   |          sync_trig_out_0                                                           |mb_sync_bit__parameterized4_61     |     4|
|813   |        instr_mux_I                                                                 |instr_mux                          |    19|
|814   |          \Mux_LD.LD_inst                                                           |mux_bus                            |    19|
|815   |            \Mux_Loop[0].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3          |     1|
|816   |            \Mux_Loop[10].I_MUX_LUT6                                                |MB_LUT6_2__parameterized3_33       |     1|
|817   |            \Mux_Loop[11].I_MUX_LUT6                                                |MB_LUT6_2__parameterized3_34       |     1|
|818   |            \Mux_Loop[12].I_MUX_LUT6                                                |MB_LUT6_2__parameterized3_35       |     1|
|819   |            \Mux_Loop[13].I_MUX_LUT6                                                |MB_LUT6_2__parameterized3_36       |     1|
|820   |            \Mux_Loop[14].I_MUX_LUT6                                                |MB_LUT6_2__parameterized3_37       |     1|
|821   |            \Mux_Loop[15].I_MUX_LUT6                                                |MB_LUT6_2__parameterized3_38       |     1|
|822   |            \Mux_Loop[1].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_39       |     1|
|823   |            \Mux_Loop[2].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_40       |     1|
|824   |            \Mux_Loop[3].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_41       |     4|
|825   |            \Mux_Loop[4].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_42       |     1|
|826   |            \Mux_Loop[5].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_43       |     1|
|827   |            \Mux_Loop[6].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_44       |     1|
|828   |            \Mux_Loop[7].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_45       |     1|
|829   |            \Mux_Loop[8].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_46       |     1|
|830   |            \Mux_Loop[9].I_MUX_LUT6                                                 |MB_LUT6_2__parameterized3_47       |     1|
|831   |        read_data_mux_I                                                             |read_data_mux                      |    32|
|832   |      Reset_DFF                                                                     |mb_sync_bit                        |     2|
|833   |      \Using_Async_Wakeup_0.Wakeup_DFF                                              |mb_sync_bit_0                      |     2|
|834   |      \Using_Async_Wakeup_1.Wakeup_DFF                                              |mb_sync_bit_1                      |     3|
|835   |      \Using_Streaming.Streaming_AXI_I                                              |Streaming_AXI                      |    72|
|836   |        \Read_AXI_Performance.Gen_Bits[0].MEM_EX_Result_Inst                        |MB_FDRE                            |     1|
|837   |        \Read_AXI_Performance.Gen_Bits[10].MEM_EX_Result_Inst                       |MB_FDRE_2                          |     1|
|838   |        \Read_AXI_Performance.Gen_Bits[11].MEM_EX_Result_Inst                       |MB_FDRE_3                          |     1|
|839   |        \Read_AXI_Performance.Gen_Bits[12].MEM_EX_Result_Inst                       |MB_FDRE_4                          |     1|
|840   |        \Read_AXI_Performance.Gen_Bits[13].MEM_EX_Result_Inst                       |MB_FDRE_5                          |     1|
|841   |        \Read_AXI_Performance.Gen_Bits[14].MEM_EX_Result_Inst                       |MB_FDRE_6                          |     1|
|842   |        \Read_AXI_Performance.Gen_Bits[15].MEM_EX_Result_Inst                       |MB_FDRE_7                          |     1|
|843   |        \Read_AXI_Performance.Gen_Bits[16].MEM_EX_Result_Inst                       |MB_FDRE_8                          |     1|
|844   |        \Read_AXI_Performance.Gen_Bits[17].MEM_EX_Result_Inst                       |MB_FDRE_9                          |     1|
|845   |        \Read_AXI_Performance.Gen_Bits[18].MEM_EX_Result_Inst                       |MB_FDRE_10                         |     1|
|846   |        \Read_AXI_Performance.Gen_Bits[19].MEM_EX_Result_Inst                       |MB_FDRE_11                         |     1|
|847   |        \Read_AXI_Performance.Gen_Bits[1].MEM_EX_Result_Inst                        |MB_FDRE_12                         |     1|
|848   |        \Read_AXI_Performance.Gen_Bits[20].MEM_EX_Result_Inst                       |MB_FDRE_13                         |     1|
|849   |        \Read_AXI_Performance.Gen_Bits[21].MEM_EX_Result_Inst                       |MB_FDRE_14                         |     1|
|850   |        \Read_AXI_Performance.Gen_Bits[22].MEM_EX_Result_Inst                       |MB_FDRE_15                         |     1|
|851   |        \Read_AXI_Performance.Gen_Bits[23].MEM_EX_Result_Inst                       |MB_FDRE_16                         |     1|
|852   |        \Read_AXI_Performance.Gen_Bits[24].MEM_EX_Result_Inst                       |MB_FDRE_17                         |     1|
|853   |        \Read_AXI_Performance.Gen_Bits[25].MEM_EX_Result_Inst                       |MB_FDRE_18                         |     1|
|854   |        \Read_AXI_Performance.Gen_Bits[26].MEM_EX_Result_Inst                       |MB_FDRE_19                         |     1|
|855   |        \Read_AXI_Performance.Gen_Bits[27].MEM_EX_Result_Inst                       |MB_FDRE_20                         |     1|
|856   |        \Read_AXI_Performance.Gen_Bits[28].MEM_EX_Result_Inst                       |MB_FDRE_21                         |     1|
|857   |        \Read_AXI_Performance.Gen_Bits[29].MEM_EX_Result_Inst                       |MB_FDRE_22                         |     1|
|858   |        \Read_AXI_Performance.Gen_Bits[2].MEM_EX_Result_Inst                        |MB_FDRE_23                         |     1|
|859   |        \Read_AXI_Performance.Gen_Bits[30].MEM_EX_Result_Inst                       |MB_FDRE_24                         |     1|
|860   |        \Read_AXI_Performance.Gen_Bits[31].MEM_EX_Result_Inst                       |MB_FDRE_25                         |     1|
|861   |        \Read_AXI_Performance.Gen_Bits[3].MEM_EX_Result_Inst                        |MB_FDRE_26                         |     1|
|862   |        \Read_AXI_Performance.Gen_Bits[4].MEM_EX_Result_Inst                        |MB_FDRE_27                         |     1|
|863   |        \Read_AXI_Performance.Gen_Bits[5].MEM_EX_Result_Inst                        |MB_FDRE_28                         |     1|
|864   |        \Read_AXI_Performance.Gen_Bits[6].MEM_EX_Result_Inst                        |MB_FDRE_29                         |     1|
|865   |        \Read_AXI_Performance.Gen_Bits[7].MEM_EX_Result_Inst                        |MB_FDRE_30                         |     1|
|866   |        \Read_AXI_Performance.Gen_Bits[8].MEM_EX_Result_Inst                        |MB_FDRE_31                         |     1|
|867   |        \Read_AXI_Performance.Gen_Bits[9].MEM_EX_Result_Inst                        |MB_FDRE_32                         |     1|
+------+------------------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1238.473 ; gain = 631.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:47 . Memory (MB): peak = 1238.473 ; gain = 617.637
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1238.473 ; gain = 631.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1238.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 953 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1246.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 245 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 54 instances
  FDR => FDRE: 93 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 1246.637 ; gain = 930.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1246.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1/mb_design_microblaze_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_microblaze_0_0, cache-ID = 646b159d1861cb87
INFO: [Coretcl 2-1174] Renamed 866 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1246.637 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/StreamCopDemo/StreamCopDemo.runs/mb_design_microblaze_0_0_synth_1/mb_design_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_microblaze_0_0_utilization_synth.rpt -pb mb_design_microblaze_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 14 19:20:41 2020...
