|DE0_TOP
CLOCK_50 => CLOCK_50.IN1
CLOCK_50_2 => ~NO_FANOUT~
BUTTON[0] => BUTTON[0].IN1
BUTTON[1] => BUTTON[1].IN1
BUTTON[2] => BUTTON[2].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
UART_RXD => UART_RXD.IN1
UART_RTS => UART_RTS.IN1
DRAM_DQ[0] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[1] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[2] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[3] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[4] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[5] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[6] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[7] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[8] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[9] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[10] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[11] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[12] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[13] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[14] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
DRAM_DQ[15] <> DE0_SOPC:DE0_SOPC_inst.zs_dq_to_and_from_the_sdram
FL_DQ[0] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[1] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[2] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[3] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[4] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[5] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[6] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[7] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[8] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[9] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[10] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[11] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[12] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[13] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[14] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_DQ[15] <> DE0_SOPC:DE0_SOPC_inst.data_to_and_from_the_cfi_flash
FL_RY => ~NO_FANOUT~
LCD_DATA[0] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[1] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[2] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[3] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[4] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[5] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[6] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
LCD_DATA[7] <> DE0_SOPC:DE0_SOPC_inst.LCD_data_to_and_from_the_lcd
SD_DAT <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_sd_dat
SD_CMD <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_sd_cmd
SD_WP_N => SD_WP_N.IN1
GPIO1_CLKIN[0] => ~NO_FANOUT~
GPIO1_CLKIN[1] => ~NO_FANOUT~
PORT_A[0] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[1] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[2] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[3] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[4] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[5] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[6] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a
PORT_A[7] <> DE0_SOPC:DE0_SOPC_inst.bidir_port_to_and_from_the_port_a


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst
clk => clk.IN29
reset_n => reset_n_sources.IN1
areset_to_the_altpll_0 => areset_to_the_altpll_0.IN1
in_port_to_the_buttons[0] => in_port_to_the_buttons[0].IN1
in_port_to_the_buttons[1] => in_port_to_the_buttons[1].IN1
in_port_to_the_buttons[2] => in_port_to_the_buttons[2].IN1
LCD_data_to_and_from_the_lcd[0] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[1] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[2] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[3] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[4] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[5] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[6] <> lcd:the_lcd.LCD_data
LCD_data_to_and_from_the_lcd[7] <> lcd:the_lcd.LCD_data
bidir_port_to_and_from_the_port_a[0] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[1] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[2] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[3] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[4] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[5] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[6] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_port_a[7] <> port_a:the_port_a.bidir_port
bidir_port_to_and_from_the_sd_cmd <> sd_cmd:the_sd_cmd.bidir_port
bidir_port_to_and_from_the_sd_dat <> sd_dat:the_sd_dat.bidir_port
in_port_to_the_sd_wp_n => in_port_to_the_sd_wp_n.IN1
zs_dq_to_and_from_the_sdram[0] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[1] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[2] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[3] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[4] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[5] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[6] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[7] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[8] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[9] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[10] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[11] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[12] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[13] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[14] <> sdram:the_sdram.zs_dq
zs_dq_to_and_from_the_sdram[15] <> sdram:the_sdram.zs_dq
in_port_to_the_switches[0] => in_port_to_the_switches[0].IN1
in_port_to_the_switches[1] => in_port_to_the_switches[1].IN1
in_port_to_the_switches[2] => in_port_to_the_switches[2].IN1
in_port_to_the_switches[3] => in_port_to_the_switches[3].IN1
in_port_to_the_switches[4] => in_port_to_the_switches[4].IN1
in_port_to_the_switches[5] => in_port_to_the_switches[5].IN1
in_port_to_the_switches[6] => in_port_to_the_switches[6].IN1
in_port_to_the_switches[7] => in_port_to_the_switches[7].IN1
in_port_to_the_switches[8] => in_port_to_the_switches[8].IN1
in_port_to_the_switches[9] => in_port_to_the_switches[9].IN1
data_to_and_from_the_cfi_flash[0] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[1] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[2] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[3] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[4] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[5] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[6] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[7] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[8] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[9] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[10] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[11] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[12] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[13] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[14] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
data_to_and_from_the_cfi_flash[15] <> tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave.data_to_and_from_the_cfi_flash
cts_n_to_the_uart => cts_n_to_the_uart.IN1
rxd_to_the_uart => rxd_to_the_uart.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in
DE0_SOPC_clock_0_in_endofpacket => DE0_SOPC_clock_0_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_0_in_readdata[0] => DE0_SOPC_clock_0_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_0_in_readdata[1] => DE0_SOPC_clock_0_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_0_in_readdata[2] => DE0_SOPC_clock_0_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_0_in_readdata[3] => DE0_SOPC_clock_0_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_0_in_readdata[4] => DE0_SOPC_clock_0_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_0_in_readdata[5] => DE0_SOPC_clock_0_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_0_in_readdata[6] => DE0_SOPC_clock_0_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_0_in_readdata[7] => DE0_SOPC_clock_0_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_0_in_readdata[8] => DE0_SOPC_clock_0_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_0_in_readdata[9] => DE0_SOPC_clock_0_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_0_in_readdata[10] => DE0_SOPC_clock_0_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_0_in_readdata[11] => DE0_SOPC_clock_0_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_0_in_readdata[12] => DE0_SOPC_clock_0_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_0_in_readdata[13] => DE0_SOPC_clock_0_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_0_in_readdata[14] => DE0_SOPC_clock_0_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_0_in_readdata[15] => DE0_SOPC_clock_0_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_0_in_waitrequest => DE0_SOPC_clock_0_in_waits_for_read.IN1
DE0_SOPC_clock_0_in_waitrequest => DE0_SOPC_clock_0_in_waits_for_write.IN1
DE0_SOPC_clock_0_in_waitrequest => DE0_SOPC_clock_0_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_0_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => DE0_SOPC_clock_0_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => DE0_SOPC_clock_0_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => DE0_SOPC_clock_0_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => DE0_SOPC_clock_0_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => DE0_SOPC_clock_0_in_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => DE0_SOPC_clock_0_in_address[4].DATAIN
cpu_data_master_address_to_slave[5] => DE0_SOPC_clock_0_in_nativeaddress[3].DATAIN
cpu_data_master_address_to_slave[5] => DE0_SOPC_clock_0_in_address[5].DATAIN
cpu_data_master_address_to_slave[6] => DE0_SOPC_clock_0_in_nativeaddress[4].DATAIN
cpu_data_master_address_to_slave[6] => DE0_SOPC_clock_0_in_address[6].DATAIN
cpu_data_master_address_to_slave[7] => DE0_SOPC_clock_0_in_nativeaddress[5].DATAIN
cpu_data_master_address_to_slave[7] => DE0_SOPC_clock_0_in_address[7].DATAIN
cpu_data_master_address_to_slave[8] => DE0_SOPC_clock_0_in_nativeaddress[6].DATAIN
cpu_data_master_address_to_slave[8] => DE0_SOPC_clock_0_in_address[8].DATAIN
cpu_data_master_address_to_slave[9] => DE0_SOPC_clock_0_in_nativeaddress[7].DATAIN
cpu_data_master_address_to_slave[9] => DE0_SOPC_clock_0_in_address[9].DATAIN
cpu_data_master_address_to_slave[10] => DE0_SOPC_clock_0_in_nativeaddress[8].DATAIN
cpu_data_master_address_to_slave[10] => DE0_SOPC_clock_0_in_address[10].DATAIN
cpu_data_master_address_to_slave[11] => DE0_SOPC_clock_0_in_nativeaddress[9].DATAIN
cpu_data_master_address_to_slave[11] => DE0_SOPC_clock_0_in_address[11].DATAIN
cpu_data_master_address_to_slave[12] => DE0_SOPC_clock_0_in_nativeaddress[10].DATAIN
cpu_data_master_address_to_slave[12] => DE0_SOPC_clock_0_in_address[12].DATAIN
cpu_data_master_address_to_slave[13] => DE0_SOPC_clock_0_in_nativeaddress[11].DATAIN
cpu_data_master_address_to_slave[13] => DE0_SOPC_clock_0_in_address[13].DATAIN
cpu_data_master_address_to_slave[14] => DE0_SOPC_clock_0_in_nativeaddress[12].DATAIN
cpu_data_master_address_to_slave[14] => DE0_SOPC_clock_0_in_address[14].DATAIN
cpu_data_master_address_to_slave[15] => DE0_SOPC_clock_0_in_nativeaddress[13].DATAIN
cpu_data_master_address_to_slave[15] => DE0_SOPC_clock_0_in_address[15].DATAIN
cpu_data_master_address_to_slave[16] => DE0_SOPC_clock_0_in_nativeaddress[14].DATAIN
cpu_data_master_address_to_slave[16] => DE0_SOPC_clock_0_in_address[16].DATAIN
cpu_data_master_address_to_slave[17] => DE0_SOPC_clock_0_in_nativeaddress[15].DATAIN
cpu_data_master_address_to_slave[17] => DE0_SOPC_clock_0_in_address[17].DATAIN
cpu_data_master_address_to_slave[18] => DE0_SOPC_clock_0_in_nativeaddress[16].DATAIN
cpu_data_master_address_to_slave[18] => DE0_SOPC_clock_0_in_address[18].DATAIN
cpu_data_master_address_to_slave[19] => DE0_SOPC_clock_0_in_nativeaddress[17].DATAIN
cpu_data_master_address_to_slave[19] => DE0_SOPC_clock_0_in_address[19].DATAIN
cpu_data_master_address_to_slave[20] => DE0_SOPC_clock_0_in_nativeaddress[18].DATAIN
cpu_data_master_address_to_slave[20] => DE0_SOPC_clock_0_in_address[20].DATAIN
cpu_data_master_address_to_slave[21] => DE0_SOPC_clock_0_in_nativeaddress[19].DATAIN
cpu_data_master_address_to_slave[21] => DE0_SOPC_clock_0_in_address[21].DATAIN
cpu_data_master_address_to_slave[22] => DE0_SOPC_clock_0_in_nativeaddress[20].DATAIN
cpu_data_master_address_to_slave[22] => DE0_SOPC_clock_0_in_address[22].DATAIN
cpu_data_master_address_to_slave[23] => DE0_SOPC_clock_0_in_nativeaddress[21].DATAIN
cpu_data_master_address_to_slave[23] => Equal0.IN2
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_data_master_byteenable_DE0_SOPC_clock_0_in.DATAB
cpu_data_master_byteenable[1] => cpu_data_master_byteenable_DE0_SOPC_clock_0_in.DATAB
cpu_data_master_byteenable[2] => cpu_data_master_byteenable_DE0_SOPC_clock_0_in.DATAA
cpu_data_master_byteenable[3] => cpu_data_master_byteenable_DE0_SOPC_clock_0_in.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => DE0_SOPC_clock_0_in_address[1].DATAIN
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_DE0_SOPC_clock_0_in.OUTPUTSELECT
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_DE0_SOPC_clock_0_in.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => DE0_SOPC_clock_0_in_writedata[0].DATAIN
cpu_data_master_dbs_write_16[1] => DE0_SOPC_clock_0_in_writedata[1].DATAIN
cpu_data_master_dbs_write_16[2] => DE0_SOPC_clock_0_in_writedata[2].DATAIN
cpu_data_master_dbs_write_16[3] => DE0_SOPC_clock_0_in_writedata[3].DATAIN
cpu_data_master_dbs_write_16[4] => DE0_SOPC_clock_0_in_writedata[4].DATAIN
cpu_data_master_dbs_write_16[5] => DE0_SOPC_clock_0_in_writedata[5].DATAIN
cpu_data_master_dbs_write_16[6] => DE0_SOPC_clock_0_in_writedata[6].DATAIN
cpu_data_master_dbs_write_16[7] => DE0_SOPC_clock_0_in_writedata[7].DATAIN
cpu_data_master_dbs_write_16[8] => DE0_SOPC_clock_0_in_writedata[8].DATAIN
cpu_data_master_dbs_write_16[9] => DE0_SOPC_clock_0_in_writedata[9].DATAIN
cpu_data_master_dbs_write_16[10] => DE0_SOPC_clock_0_in_writedata[10].DATAIN
cpu_data_master_dbs_write_16[11] => DE0_SOPC_clock_0_in_writedata[11].DATAIN
cpu_data_master_dbs_write_16[12] => DE0_SOPC_clock_0_in_writedata[12].DATAIN
cpu_data_master_dbs_write_16[13] => DE0_SOPC_clock_0_in_writedata[13].DATAIN
cpu_data_master_dbs_write_16[14] => DE0_SOPC_clock_0_in_writedata[14].DATAIN
cpu_data_master_dbs_write_16[15] => DE0_SOPC_clock_0_in_writedata[15].DATAIN
cpu_data_master_no_byte_enables_and_last_term => cpu_data_master_qualified_request_DE0_SOPC_clock_0_in.IN0
cpu_data_master_read => cpu_data_master_requests_DE0_SOPC_clock_0_in.IN0
cpu_data_master_read => cpu_data_master_qualified_request_DE0_SOPC_clock_0_in.IN0
cpu_data_master_read => DE0_SOPC_clock_0_in_read.IN1
cpu_data_master_read => DE0_SOPC_clock_0_in_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_DE0_SOPC_clock_0_in.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_DE0_SOPC_clock_0_in.IN1
cpu_data_master_write => cpu_data_master_requests_DE0_SOPC_clock_0_in.IN1
cpu_data_master_write => cpu_data_master_qualified_request_DE0_SOPC_clock_0_in.IN1
cpu_data_master_write => DE0_SOPC_clock_0_in_write.IN1
cpu_data_master_write => DE0_SOPC_clock_0_in_in_a_write_cycle.IN1
reset_n => DE0_SOPC_clock_0_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_0_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out
DE0_SOPC_clock_0_out_address[0] => DE0_SOPC_clock_0_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_0_out_address[1] => DE0_SOPC_clock_0_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_0_out_address[2] => DE0_SOPC_clock_0_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_0_out_address[3] => DE0_SOPC_clock_0_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_0_out_address[4] => DE0_SOPC_clock_0_out_address_to_slave[4].DATAIN
DE0_SOPC_clock_0_out_address[5] => DE0_SOPC_clock_0_out_address_to_slave[5].DATAIN
DE0_SOPC_clock_0_out_address[6] => DE0_SOPC_clock_0_out_address_to_slave[6].DATAIN
DE0_SOPC_clock_0_out_address[7] => DE0_SOPC_clock_0_out_address_to_slave[7].DATAIN
DE0_SOPC_clock_0_out_address[8] => DE0_SOPC_clock_0_out_address_to_slave[8].DATAIN
DE0_SOPC_clock_0_out_address[9] => DE0_SOPC_clock_0_out_address_to_slave[9].DATAIN
DE0_SOPC_clock_0_out_address[10] => DE0_SOPC_clock_0_out_address_to_slave[10].DATAIN
DE0_SOPC_clock_0_out_address[11] => DE0_SOPC_clock_0_out_address_to_slave[11].DATAIN
DE0_SOPC_clock_0_out_address[12] => DE0_SOPC_clock_0_out_address_to_slave[12].DATAIN
DE0_SOPC_clock_0_out_address[13] => DE0_SOPC_clock_0_out_address_to_slave[13].DATAIN
DE0_SOPC_clock_0_out_address[14] => DE0_SOPC_clock_0_out_address_to_slave[14].DATAIN
DE0_SOPC_clock_0_out_address[15] => DE0_SOPC_clock_0_out_address_to_slave[15].DATAIN
DE0_SOPC_clock_0_out_address[16] => DE0_SOPC_clock_0_out_address_to_slave[16].DATAIN
DE0_SOPC_clock_0_out_address[17] => DE0_SOPC_clock_0_out_address_to_slave[17].DATAIN
DE0_SOPC_clock_0_out_address[18] => DE0_SOPC_clock_0_out_address_to_slave[18].DATAIN
DE0_SOPC_clock_0_out_address[19] => DE0_SOPC_clock_0_out_address_to_slave[19].DATAIN
DE0_SOPC_clock_0_out_address[20] => DE0_SOPC_clock_0_out_address_to_slave[20].DATAIN
DE0_SOPC_clock_0_out_address[21] => DE0_SOPC_clock_0_out_address_to_slave[21].DATAIN
DE0_SOPC_clock_0_out_address[22] => DE0_SOPC_clock_0_out_address_to_slave[22].DATAIN
DE0_SOPC_clock_0_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_granted_sdram_s1 => r_3.IN0
DE0_SOPC_clock_0_out_qualified_request_sdram_s1 => r_3.IN0
DE0_SOPC_clock_0_out_qualified_request_sdram_s1 => r_3.IN1
DE0_SOPC_clock_0_out_qualified_request_sdram_s1 => r_3.IN0
DE0_SOPC_clock_0_out_qualified_request_sdram_s1 => r_3.IN1
DE0_SOPC_clock_0_out_read => r_3.IN0
DE0_SOPC_clock_0_out_read => r_3.IN0
DE0_SOPC_clock_0_out_read => r_3.IN1
DE0_SOPC_clock_0_out_read_data_valid_sdram_s1 => r_3.IN1
DE0_SOPC_clock_0_out_read_data_valid_sdram_s1 => r_3.IN1
DE0_SOPC_clock_0_out_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
DE0_SOPC_clock_0_out_requests_sdram_s1 => r_3.IN1
DE0_SOPC_clock_0_out_write => r_3.IN1
DE0_SOPC_clock_0_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
reset_n => DE0_SOPC_clock_0_out_reset_n.DATAIN
sdram_s1_readdata_from_sa[0] => DE0_SOPC_clock_0_out_readdata[0].DATAIN
sdram_s1_readdata_from_sa[1] => DE0_SOPC_clock_0_out_readdata[1].DATAIN
sdram_s1_readdata_from_sa[2] => DE0_SOPC_clock_0_out_readdata[2].DATAIN
sdram_s1_readdata_from_sa[3] => DE0_SOPC_clock_0_out_readdata[3].DATAIN
sdram_s1_readdata_from_sa[4] => DE0_SOPC_clock_0_out_readdata[4].DATAIN
sdram_s1_readdata_from_sa[5] => DE0_SOPC_clock_0_out_readdata[5].DATAIN
sdram_s1_readdata_from_sa[6] => DE0_SOPC_clock_0_out_readdata[6].DATAIN
sdram_s1_readdata_from_sa[7] => DE0_SOPC_clock_0_out_readdata[7].DATAIN
sdram_s1_readdata_from_sa[8] => DE0_SOPC_clock_0_out_readdata[8].DATAIN
sdram_s1_readdata_from_sa[9] => DE0_SOPC_clock_0_out_readdata[9].DATAIN
sdram_s1_readdata_from_sa[10] => DE0_SOPC_clock_0_out_readdata[10].DATAIN
sdram_s1_readdata_from_sa[11] => DE0_SOPC_clock_0_out_readdata[11].DATAIN
sdram_s1_readdata_from_sa[12] => DE0_SOPC_clock_0_out_readdata[12].DATAIN
sdram_s1_readdata_from_sa[13] => DE0_SOPC_clock_0_out_readdata[13].DATAIN
sdram_s1_readdata_from_sa[14] => DE0_SOPC_clock_0_out_readdata[14].DATAIN
sdram_s1_readdata_from_sa[15] => DE0_SOPC_clock_0_out_readdata[15].DATAIN
sdram_s1_waitrequest_from_sa => r_3.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in
DE0_SOPC_clock_1_in_endofpacket => DE0_SOPC_clock_1_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_1_in_readdata[0] => DE0_SOPC_clock_1_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_1_in_readdata[1] => DE0_SOPC_clock_1_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_1_in_readdata[2] => DE0_SOPC_clock_1_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_1_in_readdata[3] => DE0_SOPC_clock_1_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_1_in_readdata[4] => DE0_SOPC_clock_1_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_1_in_readdata[5] => DE0_SOPC_clock_1_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_1_in_readdata[6] => DE0_SOPC_clock_1_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_1_in_readdata[7] => DE0_SOPC_clock_1_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_1_in_readdata[8] => DE0_SOPC_clock_1_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_1_in_readdata[9] => DE0_SOPC_clock_1_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_1_in_readdata[10] => DE0_SOPC_clock_1_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_1_in_readdata[11] => DE0_SOPC_clock_1_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_1_in_readdata[12] => DE0_SOPC_clock_1_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_1_in_readdata[13] => DE0_SOPC_clock_1_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_1_in_readdata[14] => DE0_SOPC_clock_1_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_1_in_readdata[15] => DE0_SOPC_clock_1_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_1_in_waitrequest => DE0_SOPC_clock_1_in_waits_for_read.IN1
DE0_SOPC_clock_1_in_waitrequest => DE0_SOPC_clock_1_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_1_in_end_xfer~reg0.CLK
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => DE0_SOPC_clock_1_in_nativeaddress[0].DATAIN
cpu_instruction_master_address_to_slave[2] => DE0_SOPC_clock_1_in_address[2].DATAIN
cpu_instruction_master_address_to_slave[3] => DE0_SOPC_clock_1_in_nativeaddress[1].DATAIN
cpu_instruction_master_address_to_slave[3] => DE0_SOPC_clock_1_in_address[3].DATAIN
cpu_instruction_master_address_to_slave[4] => DE0_SOPC_clock_1_in_nativeaddress[2].DATAIN
cpu_instruction_master_address_to_slave[4] => DE0_SOPC_clock_1_in_address[4].DATAIN
cpu_instruction_master_address_to_slave[5] => DE0_SOPC_clock_1_in_nativeaddress[3].DATAIN
cpu_instruction_master_address_to_slave[5] => DE0_SOPC_clock_1_in_address[5].DATAIN
cpu_instruction_master_address_to_slave[6] => DE0_SOPC_clock_1_in_nativeaddress[4].DATAIN
cpu_instruction_master_address_to_slave[6] => DE0_SOPC_clock_1_in_address[6].DATAIN
cpu_instruction_master_address_to_slave[7] => DE0_SOPC_clock_1_in_nativeaddress[5].DATAIN
cpu_instruction_master_address_to_slave[7] => DE0_SOPC_clock_1_in_address[7].DATAIN
cpu_instruction_master_address_to_slave[8] => DE0_SOPC_clock_1_in_nativeaddress[6].DATAIN
cpu_instruction_master_address_to_slave[8] => DE0_SOPC_clock_1_in_address[8].DATAIN
cpu_instruction_master_address_to_slave[9] => DE0_SOPC_clock_1_in_nativeaddress[7].DATAIN
cpu_instruction_master_address_to_slave[9] => DE0_SOPC_clock_1_in_address[9].DATAIN
cpu_instruction_master_address_to_slave[10] => DE0_SOPC_clock_1_in_nativeaddress[8].DATAIN
cpu_instruction_master_address_to_slave[10] => DE0_SOPC_clock_1_in_address[10].DATAIN
cpu_instruction_master_address_to_slave[11] => DE0_SOPC_clock_1_in_nativeaddress[9].DATAIN
cpu_instruction_master_address_to_slave[11] => DE0_SOPC_clock_1_in_address[11].DATAIN
cpu_instruction_master_address_to_slave[12] => DE0_SOPC_clock_1_in_nativeaddress[10].DATAIN
cpu_instruction_master_address_to_slave[12] => DE0_SOPC_clock_1_in_address[12].DATAIN
cpu_instruction_master_address_to_slave[13] => DE0_SOPC_clock_1_in_nativeaddress[11].DATAIN
cpu_instruction_master_address_to_slave[13] => DE0_SOPC_clock_1_in_address[13].DATAIN
cpu_instruction_master_address_to_slave[14] => DE0_SOPC_clock_1_in_nativeaddress[12].DATAIN
cpu_instruction_master_address_to_slave[14] => DE0_SOPC_clock_1_in_address[14].DATAIN
cpu_instruction_master_address_to_slave[15] => DE0_SOPC_clock_1_in_nativeaddress[13].DATAIN
cpu_instruction_master_address_to_slave[15] => DE0_SOPC_clock_1_in_address[15].DATAIN
cpu_instruction_master_address_to_slave[16] => DE0_SOPC_clock_1_in_nativeaddress[14].DATAIN
cpu_instruction_master_address_to_slave[16] => DE0_SOPC_clock_1_in_address[16].DATAIN
cpu_instruction_master_address_to_slave[17] => DE0_SOPC_clock_1_in_nativeaddress[15].DATAIN
cpu_instruction_master_address_to_slave[17] => DE0_SOPC_clock_1_in_address[17].DATAIN
cpu_instruction_master_address_to_slave[18] => DE0_SOPC_clock_1_in_nativeaddress[16].DATAIN
cpu_instruction_master_address_to_slave[18] => DE0_SOPC_clock_1_in_address[18].DATAIN
cpu_instruction_master_address_to_slave[19] => DE0_SOPC_clock_1_in_nativeaddress[17].DATAIN
cpu_instruction_master_address_to_slave[19] => DE0_SOPC_clock_1_in_address[19].DATAIN
cpu_instruction_master_address_to_slave[20] => DE0_SOPC_clock_1_in_nativeaddress[18].DATAIN
cpu_instruction_master_address_to_slave[20] => DE0_SOPC_clock_1_in_address[20].DATAIN
cpu_instruction_master_address_to_slave[21] => DE0_SOPC_clock_1_in_nativeaddress[19].DATAIN
cpu_instruction_master_address_to_slave[21] => DE0_SOPC_clock_1_in_address[21].DATAIN
cpu_instruction_master_address_to_slave[22] => DE0_SOPC_clock_1_in_nativeaddress[20].DATAIN
cpu_instruction_master_address_to_slave[22] => DE0_SOPC_clock_1_in_address[22].DATAIN
cpu_instruction_master_address_to_slave[23] => DE0_SOPC_clock_1_in_nativeaddress[21].DATAIN
cpu_instruction_master_address_to_slave[23] => Equal0.IN2
cpu_instruction_master_address_to_slave[24] => Equal0.IN1
cpu_instruction_master_address_to_slave[25] => Equal0.IN0
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => DE0_SOPC_clock_1_in_address[1].DATAIN
cpu_instruction_master_read => cpu_instruction_master_requests_DE0_SOPC_clock_1_in.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_DE0_SOPC_clock_1_in.IN1
cpu_instruction_master_read => DE0_SOPC_clock_1_in_read.IN1
cpu_instruction_master_read => DE0_SOPC_clock_1_in_in_a_read_cycle.IN1
reset_n => DE0_SOPC_clock_1_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_1_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out
DE0_SOPC_clock_1_out_address[0] => DE0_SOPC_clock_1_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_1_out_address[1] => DE0_SOPC_clock_1_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_1_out_address[2] => DE0_SOPC_clock_1_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_1_out_address[3] => DE0_SOPC_clock_1_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_1_out_address[4] => DE0_SOPC_clock_1_out_address_to_slave[4].DATAIN
DE0_SOPC_clock_1_out_address[5] => DE0_SOPC_clock_1_out_address_to_slave[5].DATAIN
DE0_SOPC_clock_1_out_address[6] => DE0_SOPC_clock_1_out_address_to_slave[6].DATAIN
DE0_SOPC_clock_1_out_address[7] => DE0_SOPC_clock_1_out_address_to_slave[7].DATAIN
DE0_SOPC_clock_1_out_address[8] => DE0_SOPC_clock_1_out_address_to_slave[8].DATAIN
DE0_SOPC_clock_1_out_address[9] => DE0_SOPC_clock_1_out_address_to_slave[9].DATAIN
DE0_SOPC_clock_1_out_address[10] => DE0_SOPC_clock_1_out_address_to_slave[10].DATAIN
DE0_SOPC_clock_1_out_address[11] => DE0_SOPC_clock_1_out_address_to_slave[11].DATAIN
DE0_SOPC_clock_1_out_address[12] => DE0_SOPC_clock_1_out_address_to_slave[12].DATAIN
DE0_SOPC_clock_1_out_address[13] => DE0_SOPC_clock_1_out_address_to_slave[13].DATAIN
DE0_SOPC_clock_1_out_address[14] => DE0_SOPC_clock_1_out_address_to_slave[14].DATAIN
DE0_SOPC_clock_1_out_address[15] => DE0_SOPC_clock_1_out_address_to_slave[15].DATAIN
DE0_SOPC_clock_1_out_address[16] => DE0_SOPC_clock_1_out_address_to_slave[16].DATAIN
DE0_SOPC_clock_1_out_address[17] => DE0_SOPC_clock_1_out_address_to_slave[17].DATAIN
DE0_SOPC_clock_1_out_address[18] => DE0_SOPC_clock_1_out_address_to_slave[18].DATAIN
DE0_SOPC_clock_1_out_address[19] => DE0_SOPC_clock_1_out_address_to_slave[19].DATAIN
DE0_SOPC_clock_1_out_address[20] => DE0_SOPC_clock_1_out_address_to_slave[20].DATAIN
DE0_SOPC_clock_1_out_address[21] => DE0_SOPC_clock_1_out_address_to_slave[21].DATAIN
DE0_SOPC_clock_1_out_address[22] => DE0_SOPC_clock_1_out_address_to_slave[22].DATAIN
DE0_SOPC_clock_1_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_granted_sdram_s1 => r_3.IN0
DE0_SOPC_clock_1_out_qualified_request_sdram_s1 => r_3.IN0
DE0_SOPC_clock_1_out_qualified_request_sdram_s1 => r_3.IN1
DE0_SOPC_clock_1_out_qualified_request_sdram_s1 => r_3.IN0
DE0_SOPC_clock_1_out_qualified_request_sdram_s1 => r_3.IN1
DE0_SOPC_clock_1_out_read => r_3.IN0
DE0_SOPC_clock_1_out_read => r_3.IN0
DE0_SOPC_clock_1_out_read => r_3.IN1
DE0_SOPC_clock_1_out_read_data_valid_sdram_s1 => r_3.IN1
DE0_SOPC_clock_1_out_read_data_valid_sdram_s1 => r_3.IN1
DE0_SOPC_clock_1_out_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
DE0_SOPC_clock_1_out_requests_sdram_s1 => r_3.IN1
DE0_SOPC_clock_1_out_write => r_3.IN1
DE0_SOPC_clock_1_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
reset_n => DE0_SOPC_clock_1_out_reset_n.DATAIN
sdram_s1_readdata_from_sa[0] => DE0_SOPC_clock_1_out_readdata[0].DATAIN
sdram_s1_readdata_from_sa[1] => DE0_SOPC_clock_1_out_readdata[1].DATAIN
sdram_s1_readdata_from_sa[2] => DE0_SOPC_clock_1_out_readdata[2].DATAIN
sdram_s1_readdata_from_sa[3] => DE0_SOPC_clock_1_out_readdata[3].DATAIN
sdram_s1_readdata_from_sa[4] => DE0_SOPC_clock_1_out_readdata[4].DATAIN
sdram_s1_readdata_from_sa[5] => DE0_SOPC_clock_1_out_readdata[5].DATAIN
sdram_s1_readdata_from_sa[6] => DE0_SOPC_clock_1_out_readdata[6].DATAIN
sdram_s1_readdata_from_sa[7] => DE0_SOPC_clock_1_out_readdata[7].DATAIN
sdram_s1_readdata_from_sa[8] => DE0_SOPC_clock_1_out_readdata[8].DATAIN
sdram_s1_readdata_from_sa[9] => DE0_SOPC_clock_1_out_readdata[9].DATAIN
sdram_s1_readdata_from_sa[10] => DE0_SOPC_clock_1_out_readdata[10].DATAIN
sdram_s1_readdata_from_sa[11] => DE0_SOPC_clock_1_out_readdata[11].DATAIN
sdram_s1_readdata_from_sa[12] => DE0_SOPC_clock_1_out_readdata[12].DATAIN
sdram_s1_readdata_from_sa[13] => DE0_SOPC_clock_1_out_readdata[13].DATAIN
sdram_s1_readdata_from_sa[14] => DE0_SOPC_clock_1_out_readdata[14].DATAIN
sdram_s1_readdata_from_sa[15] => DE0_SOPC_clock_1_out_readdata[15].DATAIN
sdram_s1_waitrequest_from_sa => r_3.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in
DE0_SOPC_clock_2_in_endofpacket => DE0_SOPC_clock_2_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_2_in_readdata[0] => DE0_SOPC_clock_2_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_2_in_readdata[1] => DE0_SOPC_clock_2_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_2_in_readdata[2] => DE0_SOPC_clock_2_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_2_in_readdata[3] => DE0_SOPC_clock_2_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_2_in_readdata[4] => DE0_SOPC_clock_2_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_2_in_readdata[5] => DE0_SOPC_clock_2_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_2_in_readdata[6] => DE0_SOPC_clock_2_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_2_in_readdata[7] => DE0_SOPC_clock_2_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_2_in_readdata[8] => DE0_SOPC_clock_2_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_2_in_readdata[9] => DE0_SOPC_clock_2_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_2_in_readdata[10] => DE0_SOPC_clock_2_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_2_in_readdata[11] => DE0_SOPC_clock_2_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_2_in_readdata[12] => DE0_SOPC_clock_2_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_2_in_readdata[13] => DE0_SOPC_clock_2_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_2_in_readdata[14] => DE0_SOPC_clock_2_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_2_in_readdata[15] => DE0_SOPC_clock_2_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_2_in_readdata[16] => DE0_SOPC_clock_2_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_2_in_readdata[17] => DE0_SOPC_clock_2_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_2_in_readdata[18] => DE0_SOPC_clock_2_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_2_in_readdata[19] => DE0_SOPC_clock_2_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_2_in_readdata[20] => DE0_SOPC_clock_2_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_2_in_readdata[21] => DE0_SOPC_clock_2_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_2_in_readdata[22] => DE0_SOPC_clock_2_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_2_in_readdata[23] => DE0_SOPC_clock_2_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_2_in_readdata[24] => DE0_SOPC_clock_2_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_2_in_readdata[25] => DE0_SOPC_clock_2_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_2_in_readdata[26] => DE0_SOPC_clock_2_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_2_in_readdata[27] => DE0_SOPC_clock_2_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_2_in_readdata[28] => DE0_SOPC_clock_2_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_2_in_readdata[29] => DE0_SOPC_clock_2_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_2_in_readdata[30] => DE0_SOPC_clock_2_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_2_in_readdata[31] => DE0_SOPC_clock_2_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_2_in_waitrequest => DE0_SOPC_clock_2_in_waits_for_read.IN1
DE0_SOPC_clock_2_in_waitrequest => DE0_SOPC_clock_2_in_waits_for_write.IN1
DE0_SOPC_clock_2_in_waitrequest => DE0_SOPC_clock_2_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_2_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => DE0_SOPC_clock_2_in_address[0].DATAIN
cpu_data_master_address_to_slave[1] => DE0_SOPC_clock_2_in_address[1].DATAIN
cpu_data_master_address_to_slave[2] => DE0_SOPC_clock_2_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => DE0_SOPC_clock_2_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => DE0_SOPC_clock_2_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => DE0_SOPC_clock_2_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN21
cpu_data_master_address_to_slave[5] => Equal0.IN20
cpu_data_master_address_to_slave[6] => Equal0.IN19
cpu_data_master_address_to_slave[7] => Equal0.IN18
cpu_data_master_address_to_slave[8] => Equal0.IN17
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN15
cpu_data_master_address_to_slave[11] => Equal0.IN14
cpu_data_master_address_to_slave[12] => Equal0.IN13
cpu_data_master_address_to_slave[13] => Equal0.IN12
cpu_data_master_address_to_slave[14] => Equal0.IN11
cpu_data_master_address_to_slave[15] => Equal0.IN10
cpu_data_master_address_to_slave[16] => Equal0.IN9
cpu_data_master_address_to_slave[17] => Equal0.IN8
cpu_data_master_address_to_slave[18] => Equal0.IN7
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_address_to_slave[23] => Equal0.IN2
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => DE0_SOPC_clock_2_in_byteenable.DATAB
cpu_data_master_byteenable[1] => DE0_SOPC_clock_2_in_byteenable.DATAB
cpu_data_master_byteenable[2] => DE0_SOPC_clock_2_in_byteenable.DATAB
cpu_data_master_byteenable[3] => DE0_SOPC_clock_2_in_byteenable.DATAB
cpu_data_master_read => cpu_data_master_requests_DE0_SOPC_clock_2_in.IN0
cpu_data_master_read => cpu_data_master_qualified_request_DE0_SOPC_clock_2_in.IN0
cpu_data_master_read => DE0_SOPC_clock_2_in_read.IN1
cpu_data_master_read => DE0_SOPC_clock_2_in_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_DE0_SOPC_clock_2_in.IN0
cpu_data_master_waitrequest => cpu_data_master_qualified_request_DE0_SOPC_clock_2_in.IN1
cpu_data_master_write => cpu_data_master_requests_DE0_SOPC_clock_2_in.IN1
cpu_data_master_write => cpu_data_master_qualified_request_DE0_SOPC_clock_2_in.IN1
cpu_data_master_write => DE0_SOPC_clock_2_in_write.IN1
cpu_data_master_write => DE0_SOPC_clock_2_in_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => DE0_SOPC_clock_2_in_writedata[0].DATAIN
cpu_data_master_writedata[1] => DE0_SOPC_clock_2_in_writedata[1].DATAIN
cpu_data_master_writedata[2] => DE0_SOPC_clock_2_in_writedata[2].DATAIN
cpu_data_master_writedata[3] => DE0_SOPC_clock_2_in_writedata[3].DATAIN
cpu_data_master_writedata[4] => DE0_SOPC_clock_2_in_writedata[4].DATAIN
cpu_data_master_writedata[5] => DE0_SOPC_clock_2_in_writedata[5].DATAIN
cpu_data_master_writedata[6] => DE0_SOPC_clock_2_in_writedata[6].DATAIN
cpu_data_master_writedata[7] => DE0_SOPC_clock_2_in_writedata[7].DATAIN
cpu_data_master_writedata[8] => DE0_SOPC_clock_2_in_writedata[8].DATAIN
cpu_data_master_writedata[9] => DE0_SOPC_clock_2_in_writedata[9].DATAIN
cpu_data_master_writedata[10] => DE0_SOPC_clock_2_in_writedata[10].DATAIN
cpu_data_master_writedata[11] => DE0_SOPC_clock_2_in_writedata[11].DATAIN
cpu_data_master_writedata[12] => DE0_SOPC_clock_2_in_writedata[12].DATAIN
cpu_data_master_writedata[13] => DE0_SOPC_clock_2_in_writedata[13].DATAIN
cpu_data_master_writedata[14] => DE0_SOPC_clock_2_in_writedata[14].DATAIN
cpu_data_master_writedata[15] => DE0_SOPC_clock_2_in_writedata[15].DATAIN
cpu_data_master_writedata[16] => DE0_SOPC_clock_2_in_writedata[16].DATAIN
cpu_data_master_writedata[17] => DE0_SOPC_clock_2_in_writedata[17].DATAIN
cpu_data_master_writedata[18] => DE0_SOPC_clock_2_in_writedata[18].DATAIN
cpu_data_master_writedata[19] => DE0_SOPC_clock_2_in_writedata[19].DATAIN
cpu_data_master_writedata[20] => DE0_SOPC_clock_2_in_writedata[20].DATAIN
cpu_data_master_writedata[21] => DE0_SOPC_clock_2_in_writedata[21].DATAIN
cpu_data_master_writedata[22] => DE0_SOPC_clock_2_in_writedata[22].DATAIN
cpu_data_master_writedata[23] => DE0_SOPC_clock_2_in_writedata[23].DATAIN
cpu_data_master_writedata[24] => DE0_SOPC_clock_2_in_writedata[24].DATAIN
cpu_data_master_writedata[25] => DE0_SOPC_clock_2_in_writedata[25].DATAIN
cpu_data_master_writedata[26] => DE0_SOPC_clock_2_in_writedata[26].DATAIN
cpu_data_master_writedata[27] => DE0_SOPC_clock_2_in_writedata[27].DATAIN
cpu_data_master_writedata[28] => DE0_SOPC_clock_2_in_writedata[28].DATAIN
cpu_data_master_writedata[29] => DE0_SOPC_clock_2_in_writedata[29].DATAIN
cpu_data_master_writedata[30] => DE0_SOPC_clock_2_in_writedata[30].DATAIN
cpu_data_master_writedata[31] => DE0_SOPC_clock_2_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_2_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_2_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_out_arbitrator:the_DE0_SOPC_clock_2_out
DE0_SOPC_clock_2_out_address[0] => DE0_SOPC_clock_2_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_2_out_address[1] => DE0_SOPC_clock_2_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_2_out_address[2] => DE0_SOPC_clock_2_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_2_out_address[3] => DE0_SOPC_clock_2_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_2_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_granted_altpll_0_pll_slave => ~NO_FANOUT~
DE0_SOPC_clock_2_out_qualified_request_altpll_0_pll_slave => r_1.IN1
DE0_SOPC_clock_2_out_read => r_1.IN0
DE0_SOPC_clock_2_out_read_data_valid_altpll_0_pll_slave => ~NO_FANOUT~
DE0_SOPC_clock_2_out_requests_altpll_0_pll_slave => ~NO_FANOUT~
DE0_SOPC_clock_2_out_write => r_1.IN1
DE0_SOPC_clock_2_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_writedata[31] => ~NO_FANOUT~
altpll_0_pll_slave_readdata_from_sa[0] => DE0_SOPC_clock_2_out_readdata[0].DATAIN
altpll_0_pll_slave_readdata_from_sa[1] => DE0_SOPC_clock_2_out_readdata[1].DATAIN
altpll_0_pll_slave_readdata_from_sa[2] => DE0_SOPC_clock_2_out_readdata[2].DATAIN
altpll_0_pll_slave_readdata_from_sa[3] => DE0_SOPC_clock_2_out_readdata[3].DATAIN
altpll_0_pll_slave_readdata_from_sa[4] => DE0_SOPC_clock_2_out_readdata[4].DATAIN
altpll_0_pll_slave_readdata_from_sa[5] => DE0_SOPC_clock_2_out_readdata[5].DATAIN
altpll_0_pll_slave_readdata_from_sa[6] => DE0_SOPC_clock_2_out_readdata[6].DATAIN
altpll_0_pll_slave_readdata_from_sa[7] => DE0_SOPC_clock_2_out_readdata[7].DATAIN
altpll_0_pll_slave_readdata_from_sa[8] => DE0_SOPC_clock_2_out_readdata[8].DATAIN
altpll_0_pll_slave_readdata_from_sa[9] => DE0_SOPC_clock_2_out_readdata[9].DATAIN
altpll_0_pll_slave_readdata_from_sa[10] => DE0_SOPC_clock_2_out_readdata[10].DATAIN
altpll_0_pll_slave_readdata_from_sa[11] => DE0_SOPC_clock_2_out_readdata[11].DATAIN
altpll_0_pll_slave_readdata_from_sa[12] => DE0_SOPC_clock_2_out_readdata[12].DATAIN
altpll_0_pll_slave_readdata_from_sa[13] => DE0_SOPC_clock_2_out_readdata[13].DATAIN
altpll_0_pll_slave_readdata_from_sa[14] => DE0_SOPC_clock_2_out_readdata[14].DATAIN
altpll_0_pll_slave_readdata_from_sa[15] => DE0_SOPC_clock_2_out_readdata[15].DATAIN
altpll_0_pll_slave_readdata_from_sa[16] => DE0_SOPC_clock_2_out_readdata[16].DATAIN
altpll_0_pll_slave_readdata_from_sa[17] => DE0_SOPC_clock_2_out_readdata[17].DATAIN
altpll_0_pll_slave_readdata_from_sa[18] => DE0_SOPC_clock_2_out_readdata[18].DATAIN
altpll_0_pll_slave_readdata_from_sa[19] => DE0_SOPC_clock_2_out_readdata[19].DATAIN
altpll_0_pll_slave_readdata_from_sa[20] => DE0_SOPC_clock_2_out_readdata[20].DATAIN
altpll_0_pll_slave_readdata_from_sa[21] => DE0_SOPC_clock_2_out_readdata[21].DATAIN
altpll_0_pll_slave_readdata_from_sa[22] => DE0_SOPC_clock_2_out_readdata[22].DATAIN
altpll_0_pll_slave_readdata_from_sa[23] => DE0_SOPC_clock_2_out_readdata[23].DATAIN
altpll_0_pll_slave_readdata_from_sa[24] => DE0_SOPC_clock_2_out_readdata[24].DATAIN
altpll_0_pll_slave_readdata_from_sa[25] => DE0_SOPC_clock_2_out_readdata[25].DATAIN
altpll_0_pll_slave_readdata_from_sa[26] => DE0_SOPC_clock_2_out_readdata[26].DATAIN
altpll_0_pll_slave_readdata_from_sa[27] => DE0_SOPC_clock_2_out_readdata[27].DATAIN
altpll_0_pll_slave_readdata_from_sa[28] => DE0_SOPC_clock_2_out_readdata[28].DATAIN
altpll_0_pll_slave_readdata_from_sa[29] => DE0_SOPC_clock_2_out_readdata[29].DATAIN
altpll_0_pll_slave_readdata_from_sa[30] => DE0_SOPC_clock_2_out_readdata[30].DATAIN
altpll_0_pll_slave_readdata_from_sa[31] => DE0_SOPC_clock_2_out_readdata[31].DATAIN
clk => ~NO_FANOUT~
d1_altpll_0_pll_slave_end_xfer => ~NO_FANOUT~
reset_n => DE0_SOPC_clock_2_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in
DE0_SOPC_clock_3_in_endofpacket => DE0_SOPC_clock_3_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_3_in_readdata[0] => DE0_SOPC_clock_3_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_3_in_readdata[1] => DE0_SOPC_clock_3_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_3_in_readdata[2] => DE0_SOPC_clock_3_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_3_in_readdata[3] => DE0_SOPC_clock_3_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_3_in_readdata[4] => DE0_SOPC_clock_3_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_3_in_readdata[5] => DE0_SOPC_clock_3_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_3_in_readdata[6] => DE0_SOPC_clock_3_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_3_in_readdata[7] => DE0_SOPC_clock_3_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_3_in_readdata[8] => DE0_SOPC_clock_3_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_3_in_readdata[9] => DE0_SOPC_clock_3_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_3_in_readdata[10] => DE0_SOPC_clock_3_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_3_in_readdata[11] => DE0_SOPC_clock_3_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_3_in_readdata[12] => DE0_SOPC_clock_3_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_3_in_readdata[13] => DE0_SOPC_clock_3_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_3_in_readdata[14] => DE0_SOPC_clock_3_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_3_in_readdata[15] => DE0_SOPC_clock_3_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_3_in_readdata[16] => DE0_SOPC_clock_3_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_3_in_readdata[17] => DE0_SOPC_clock_3_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_3_in_readdata[18] => DE0_SOPC_clock_3_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_3_in_readdata[19] => DE0_SOPC_clock_3_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_3_in_readdata[20] => DE0_SOPC_clock_3_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_3_in_readdata[21] => DE0_SOPC_clock_3_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_3_in_readdata[22] => DE0_SOPC_clock_3_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_3_in_readdata[23] => DE0_SOPC_clock_3_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_3_in_readdata[24] => DE0_SOPC_clock_3_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_3_in_readdata[25] => DE0_SOPC_clock_3_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_3_in_readdata[26] => DE0_SOPC_clock_3_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_3_in_readdata[27] => DE0_SOPC_clock_3_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_3_in_readdata[28] => DE0_SOPC_clock_3_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_3_in_readdata[29] => DE0_SOPC_clock_3_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_3_in_readdata[30] => DE0_SOPC_clock_3_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_3_in_readdata[31] => DE0_SOPC_clock_3_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_3_in_waitrequest => DE0_SOPC_clock_3_in_waits_for_read.IN1
DE0_SOPC_clock_3_in_waitrequest => DE0_SOPC_clock_3_in_waits_for_write.IN1
DE0_SOPC_clock_3_in_waitrequest => DE0_SOPC_clock_3_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_3_in_end_xfer~reg0.CLK
clock_crossing_bridge_m1_address_to_slave[0] => DE0_SOPC_clock_3_in_address[0].DATAIN
clock_crossing_bridge_m1_address_to_slave[1] => DE0_SOPC_clock_3_in_address[1].DATAIN
clock_crossing_bridge_m1_address_to_slave[2] => DE0_SOPC_clock_3_in_address[2].DATAIN
clock_crossing_bridge_m1_address_to_slave[3] => DE0_SOPC_clock_3_in_address[3].DATAIN
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => DE0_SOPC_clock_3_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[1] => DE0_SOPC_clock_3_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[2] => DE0_SOPC_clock_3_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[3] => DE0_SOPC_clock_3_in_byteenable.DATAB
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_3_in.IN0
clock_crossing_bridge_m1_nativeaddress[0] => DE0_SOPC_clock_3_in_nativeaddress[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => DE0_SOPC_clock_3_in_nativeaddress[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_3_in.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_3_in.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_3_in_read.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_3_in_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_3_in.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_3_in_write.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_3_in_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => DE0_SOPC_clock_3_in_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => DE0_SOPC_clock_3_in_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => DE0_SOPC_clock_3_in_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => DE0_SOPC_clock_3_in_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => DE0_SOPC_clock_3_in_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => DE0_SOPC_clock_3_in_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => DE0_SOPC_clock_3_in_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => DE0_SOPC_clock_3_in_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => DE0_SOPC_clock_3_in_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => DE0_SOPC_clock_3_in_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => DE0_SOPC_clock_3_in_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => DE0_SOPC_clock_3_in_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => DE0_SOPC_clock_3_in_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => DE0_SOPC_clock_3_in_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => DE0_SOPC_clock_3_in_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => DE0_SOPC_clock_3_in_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => DE0_SOPC_clock_3_in_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => DE0_SOPC_clock_3_in_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => DE0_SOPC_clock_3_in_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => DE0_SOPC_clock_3_in_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => DE0_SOPC_clock_3_in_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => DE0_SOPC_clock_3_in_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => DE0_SOPC_clock_3_in_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => DE0_SOPC_clock_3_in_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => DE0_SOPC_clock_3_in_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => DE0_SOPC_clock_3_in_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => DE0_SOPC_clock_3_in_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => DE0_SOPC_clock_3_in_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => DE0_SOPC_clock_3_in_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => DE0_SOPC_clock_3_in_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => DE0_SOPC_clock_3_in_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => DE0_SOPC_clock_3_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_3_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_3_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3_out_arbitrator:the_DE0_SOPC_clock_3_out
DE0_SOPC_clock_3_out_address[0] => DE0_SOPC_clock_3_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_3_out_address[1] => DE0_SOPC_clock_3_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_3_out_address[2] => DE0_SOPC_clock_3_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_3_out_address[3] => DE0_SOPC_clock_3_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_3_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_granted_my_pwm_0_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_3_out_qualified_request_my_pwm_0_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_3_out_qualified_request_my_pwm_0_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_3_out_read => r_2.IN0
DE0_SOPC_clock_3_out_read => r_2.IN1
DE0_SOPC_clock_3_out_read_data_valid_my_pwm_0_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_3_out_requests_my_pwm_0_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_3_out_write => r_2.IN1
DE0_SOPC_clock_3_out_write => r_2.IN1
DE0_SOPC_clock_3_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_my_pwm_0_avalon_slave_0_end_xfer => r_2.IN1
my_pwm_0_avalon_slave_0_readdata_from_sa[0] => DE0_SOPC_clock_3_out_readdata[0].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[1] => DE0_SOPC_clock_3_out_readdata[1].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[2] => DE0_SOPC_clock_3_out_readdata[2].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[3] => DE0_SOPC_clock_3_out_readdata[3].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[4] => DE0_SOPC_clock_3_out_readdata[4].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[5] => DE0_SOPC_clock_3_out_readdata[5].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[6] => DE0_SOPC_clock_3_out_readdata[6].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[7] => DE0_SOPC_clock_3_out_readdata[7].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[8] => DE0_SOPC_clock_3_out_readdata[8].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[9] => DE0_SOPC_clock_3_out_readdata[9].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[10] => DE0_SOPC_clock_3_out_readdata[10].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[11] => DE0_SOPC_clock_3_out_readdata[11].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[12] => DE0_SOPC_clock_3_out_readdata[12].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[13] => DE0_SOPC_clock_3_out_readdata[13].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[14] => DE0_SOPC_clock_3_out_readdata[14].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[15] => DE0_SOPC_clock_3_out_readdata[15].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[16] => DE0_SOPC_clock_3_out_readdata[16].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[17] => DE0_SOPC_clock_3_out_readdata[17].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[18] => DE0_SOPC_clock_3_out_readdata[18].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[19] => DE0_SOPC_clock_3_out_readdata[19].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[20] => DE0_SOPC_clock_3_out_readdata[20].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[21] => DE0_SOPC_clock_3_out_readdata[21].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[22] => DE0_SOPC_clock_3_out_readdata[22].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[23] => DE0_SOPC_clock_3_out_readdata[23].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[24] => DE0_SOPC_clock_3_out_readdata[24].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[25] => DE0_SOPC_clock_3_out_readdata[25].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[26] => DE0_SOPC_clock_3_out_readdata[26].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[27] => DE0_SOPC_clock_3_out_readdata[27].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[28] => DE0_SOPC_clock_3_out_readdata[28].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[29] => DE0_SOPC_clock_3_out_readdata[29].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[30] => DE0_SOPC_clock_3_out_readdata[30].DATAIN
my_pwm_0_avalon_slave_0_readdata_from_sa[31] => DE0_SOPC_clock_3_out_readdata[31].DATAIN
reset_n => DE0_SOPC_clock_3_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in
DE0_SOPC_clock_4_in_endofpacket => DE0_SOPC_clock_4_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_4_in_readdata[0] => DE0_SOPC_clock_4_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_4_in_readdata[1] => DE0_SOPC_clock_4_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_4_in_readdata[2] => DE0_SOPC_clock_4_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_4_in_readdata[3] => DE0_SOPC_clock_4_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_4_in_readdata[4] => DE0_SOPC_clock_4_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_4_in_readdata[5] => DE0_SOPC_clock_4_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_4_in_readdata[6] => DE0_SOPC_clock_4_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_4_in_readdata[7] => DE0_SOPC_clock_4_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_4_in_readdata[8] => DE0_SOPC_clock_4_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_4_in_readdata[9] => DE0_SOPC_clock_4_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_4_in_readdata[10] => DE0_SOPC_clock_4_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_4_in_readdata[11] => DE0_SOPC_clock_4_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_4_in_readdata[12] => DE0_SOPC_clock_4_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_4_in_readdata[13] => DE0_SOPC_clock_4_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_4_in_readdata[14] => DE0_SOPC_clock_4_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_4_in_readdata[15] => DE0_SOPC_clock_4_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_4_in_readdata[16] => DE0_SOPC_clock_4_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_4_in_readdata[17] => DE0_SOPC_clock_4_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_4_in_readdata[18] => DE0_SOPC_clock_4_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_4_in_readdata[19] => DE0_SOPC_clock_4_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_4_in_readdata[20] => DE0_SOPC_clock_4_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_4_in_readdata[21] => DE0_SOPC_clock_4_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_4_in_readdata[22] => DE0_SOPC_clock_4_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_4_in_readdata[23] => DE0_SOPC_clock_4_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_4_in_readdata[24] => DE0_SOPC_clock_4_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_4_in_readdata[25] => DE0_SOPC_clock_4_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_4_in_readdata[26] => DE0_SOPC_clock_4_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_4_in_readdata[27] => DE0_SOPC_clock_4_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_4_in_readdata[28] => DE0_SOPC_clock_4_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_4_in_readdata[29] => DE0_SOPC_clock_4_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_4_in_readdata[30] => DE0_SOPC_clock_4_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_4_in_readdata[31] => DE0_SOPC_clock_4_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_4_in_waitrequest => DE0_SOPC_clock_4_in_waits_for_read.IN1
DE0_SOPC_clock_4_in_waitrequest => DE0_SOPC_clock_4_in_waits_for_write.IN1
DE0_SOPC_clock_4_in_waitrequest => DE0_SOPC_clock_4_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_4_in_end_xfer~reg0.CLK
clock_crossing_bridge_m1_address_to_slave[0] => DE0_SOPC_clock_4_in_address[0].DATAIN
clock_crossing_bridge_m1_address_to_slave[1] => DE0_SOPC_clock_4_in_address[1].DATAIN
clock_crossing_bridge_m1_address_to_slave[2] => DE0_SOPC_clock_4_in_address[2].DATAIN
clock_crossing_bridge_m1_address_to_slave[3] => DE0_SOPC_clock_4_in_address[3].DATAIN
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => DE0_SOPC_clock_4_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[1] => DE0_SOPC_clock_4_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[2] => DE0_SOPC_clock_4_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[3] => DE0_SOPC_clock_4_in_byteenable.DATAB
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_4_in.IN0
clock_crossing_bridge_m1_nativeaddress[0] => DE0_SOPC_clock_4_in_nativeaddress[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => DE0_SOPC_clock_4_in_nativeaddress[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_4_in.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_4_in.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_4_in_read.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_4_in_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_4_in.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_4_in_write.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_4_in_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => DE0_SOPC_clock_4_in_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => DE0_SOPC_clock_4_in_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => DE0_SOPC_clock_4_in_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => DE0_SOPC_clock_4_in_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => DE0_SOPC_clock_4_in_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => DE0_SOPC_clock_4_in_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => DE0_SOPC_clock_4_in_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => DE0_SOPC_clock_4_in_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => DE0_SOPC_clock_4_in_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => DE0_SOPC_clock_4_in_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => DE0_SOPC_clock_4_in_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => DE0_SOPC_clock_4_in_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => DE0_SOPC_clock_4_in_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => DE0_SOPC_clock_4_in_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => DE0_SOPC_clock_4_in_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => DE0_SOPC_clock_4_in_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => DE0_SOPC_clock_4_in_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => DE0_SOPC_clock_4_in_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => DE0_SOPC_clock_4_in_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => DE0_SOPC_clock_4_in_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => DE0_SOPC_clock_4_in_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => DE0_SOPC_clock_4_in_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => DE0_SOPC_clock_4_in_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => DE0_SOPC_clock_4_in_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => DE0_SOPC_clock_4_in_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => DE0_SOPC_clock_4_in_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => DE0_SOPC_clock_4_in_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => DE0_SOPC_clock_4_in_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => DE0_SOPC_clock_4_in_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => DE0_SOPC_clock_4_in_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => DE0_SOPC_clock_4_in_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => DE0_SOPC_clock_4_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_4_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_4_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4_out_arbitrator:the_DE0_SOPC_clock_4_out
DE0_SOPC_clock_4_out_address[0] => DE0_SOPC_clock_4_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_4_out_address[1] => DE0_SOPC_clock_4_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_4_out_address[2] => DE0_SOPC_clock_4_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_4_out_address[3] => DE0_SOPC_clock_4_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_4_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_granted_my_pwm_1_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_4_out_qualified_request_my_pwm_1_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_4_out_qualified_request_my_pwm_1_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_4_out_read => r_2.IN0
DE0_SOPC_clock_4_out_read => r_2.IN1
DE0_SOPC_clock_4_out_read_data_valid_my_pwm_1_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_4_out_requests_my_pwm_1_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_4_out_write => r_2.IN1
DE0_SOPC_clock_4_out_write => r_2.IN1
DE0_SOPC_clock_4_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_my_pwm_1_avalon_slave_0_end_xfer => r_2.IN1
my_pwm_1_avalon_slave_0_readdata_from_sa[0] => DE0_SOPC_clock_4_out_readdata[0].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[1] => DE0_SOPC_clock_4_out_readdata[1].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[2] => DE0_SOPC_clock_4_out_readdata[2].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[3] => DE0_SOPC_clock_4_out_readdata[3].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[4] => DE0_SOPC_clock_4_out_readdata[4].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[5] => DE0_SOPC_clock_4_out_readdata[5].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[6] => DE0_SOPC_clock_4_out_readdata[6].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[7] => DE0_SOPC_clock_4_out_readdata[7].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[8] => DE0_SOPC_clock_4_out_readdata[8].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[9] => DE0_SOPC_clock_4_out_readdata[9].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[10] => DE0_SOPC_clock_4_out_readdata[10].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[11] => DE0_SOPC_clock_4_out_readdata[11].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[12] => DE0_SOPC_clock_4_out_readdata[12].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[13] => DE0_SOPC_clock_4_out_readdata[13].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[14] => DE0_SOPC_clock_4_out_readdata[14].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[15] => DE0_SOPC_clock_4_out_readdata[15].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[16] => DE0_SOPC_clock_4_out_readdata[16].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[17] => DE0_SOPC_clock_4_out_readdata[17].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[18] => DE0_SOPC_clock_4_out_readdata[18].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[19] => DE0_SOPC_clock_4_out_readdata[19].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[20] => DE0_SOPC_clock_4_out_readdata[20].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[21] => DE0_SOPC_clock_4_out_readdata[21].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[22] => DE0_SOPC_clock_4_out_readdata[22].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[23] => DE0_SOPC_clock_4_out_readdata[23].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[24] => DE0_SOPC_clock_4_out_readdata[24].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[25] => DE0_SOPC_clock_4_out_readdata[25].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[26] => DE0_SOPC_clock_4_out_readdata[26].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[27] => DE0_SOPC_clock_4_out_readdata[27].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[28] => DE0_SOPC_clock_4_out_readdata[28].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[29] => DE0_SOPC_clock_4_out_readdata[29].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[30] => DE0_SOPC_clock_4_out_readdata[30].DATAIN
my_pwm_1_avalon_slave_0_readdata_from_sa[31] => DE0_SOPC_clock_4_out_readdata[31].DATAIN
reset_n => DE0_SOPC_clock_4_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in
DE0_SOPC_clock_5_in_endofpacket => DE0_SOPC_clock_5_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_5_in_readdata[0] => DE0_SOPC_clock_5_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_5_in_readdata[1] => DE0_SOPC_clock_5_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_5_in_readdata[2] => DE0_SOPC_clock_5_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_5_in_readdata[3] => DE0_SOPC_clock_5_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_5_in_readdata[4] => DE0_SOPC_clock_5_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_5_in_readdata[5] => DE0_SOPC_clock_5_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_5_in_readdata[6] => DE0_SOPC_clock_5_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_5_in_readdata[7] => DE0_SOPC_clock_5_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_5_in_readdata[8] => DE0_SOPC_clock_5_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_5_in_readdata[9] => DE0_SOPC_clock_5_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_5_in_readdata[10] => DE0_SOPC_clock_5_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_5_in_readdata[11] => DE0_SOPC_clock_5_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_5_in_readdata[12] => DE0_SOPC_clock_5_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_5_in_readdata[13] => DE0_SOPC_clock_5_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_5_in_readdata[14] => DE0_SOPC_clock_5_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_5_in_readdata[15] => DE0_SOPC_clock_5_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_5_in_readdata[16] => DE0_SOPC_clock_5_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_5_in_readdata[17] => DE0_SOPC_clock_5_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_5_in_readdata[18] => DE0_SOPC_clock_5_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_5_in_readdata[19] => DE0_SOPC_clock_5_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_5_in_readdata[20] => DE0_SOPC_clock_5_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_5_in_readdata[21] => DE0_SOPC_clock_5_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_5_in_readdata[22] => DE0_SOPC_clock_5_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_5_in_readdata[23] => DE0_SOPC_clock_5_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_5_in_readdata[24] => DE0_SOPC_clock_5_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_5_in_readdata[25] => DE0_SOPC_clock_5_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_5_in_readdata[26] => DE0_SOPC_clock_5_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_5_in_readdata[27] => DE0_SOPC_clock_5_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_5_in_readdata[28] => DE0_SOPC_clock_5_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_5_in_readdata[29] => DE0_SOPC_clock_5_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_5_in_readdata[30] => DE0_SOPC_clock_5_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_5_in_readdata[31] => DE0_SOPC_clock_5_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_5_in_waitrequest => DE0_SOPC_clock_5_in_waits_for_read.IN1
DE0_SOPC_clock_5_in_waitrequest => DE0_SOPC_clock_5_in_waits_for_write.IN1
DE0_SOPC_clock_5_in_waitrequest => DE0_SOPC_clock_5_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_5_in_end_xfer~reg0.CLK
clock_crossing_bridge_m1_address_to_slave[0] => DE0_SOPC_clock_5_in_address[0].DATAIN
clock_crossing_bridge_m1_address_to_slave[1] => DE0_SOPC_clock_5_in_address[1].DATAIN
clock_crossing_bridge_m1_address_to_slave[2] => DE0_SOPC_clock_5_in_address[2].DATAIN
clock_crossing_bridge_m1_address_to_slave[3] => DE0_SOPC_clock_5_in_address[3].DATAIN
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => DE0_SOPC_clock_5_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[1] => DE0_SOPC_clock_5_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[2] => DE0_SOPC_clock_5_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[3] => DE0_SOPC_clock_5_in_byteenable.DATAB
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_5_in.IN0
clock_crossing_bridge_m1_nativeaddress[0] => DE0_SOPC_clock_5_in_nativeaddress[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => DE0_SOPC_clock_5_in_nativeaddress[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_5_in.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_5_in.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_5_in_read.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_5_in_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_5_in.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_5_in_write.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_5_in_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => DE0_SOPC_clock_5_in_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => DE0_SOPC_clock_5_in_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => DE0_SOPC_clock_5_in_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => DE0_SOPC_clock_5_in_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => DE0_SOPC_clock_5_in_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => DE0_SOPC_clock_5_in_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => DE0_SOPC_clock_5_in_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => DE0_SOPC_clock_5_in_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => DE0_SOPC_clock_5_in_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => DE0_SOPC_clock_5_in_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => DE0_SOPC_clock_5_in_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => DE0_SOPC_clock_5_in_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => DE0_SOPC_clock_5_in_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => DE0_SOPC_clock_5_in_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => DE0_SOPC_clock_5_in_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => DE0_SOPC_clock_5_in_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => DE0_SOPC_clock_5_in_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => DE0_SOPC_clock_5_in_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => DE0_SOPC_clock_5_in_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => DE0_SOPC_clock_5_in_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => DE0_SOPC_clock_5_in_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => DE0_SOPC_clock_5_in_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => DE0_SOPC_clock_5_in_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => DE0_SOPC_clock_5_in_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => DE0_SOPC_clock_5_in_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => DE0_SOPC_clock_5_in_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => DE0_SOPC_clock_5_in_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => DE0_SOPC_clock_5_in_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => DE0_SOPC_clock_5_in_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => DE0_SOPC_clock_5_in_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => DE0_SOPC_clock_5_in_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => DE0_SOPC_clock_5_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_5_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_5_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5_out_arbitrator:the_DE0_SOPC_clock_5_out
DE0_SOPC_clock_5_out_address[0] => DE0_SOPC_clock_5_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_5_out_address[1] => DE0_SOPC_clock_5_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_5_out_address[2] => DE0_SOPC_clock_5_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_5_out_address[3] => DE0_SOPC_clock_5_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_5_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_granted_my_pwm_2_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_5_out_qualified_request_my_pwm_2_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_5_out_qualified_request_my_pwm_2_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_5_out_read => r_2.IN0
DE0_SOPC_clock_5_out_read => r_2.IN1
DE0_SOPC_clock_5_out_read_data_valid_my_pwm_2_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_5_out_requests_my_pwm_2_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_5_out_write => r_2.IN1
DE0_SOPC_clock_5_out_write => r_2.IN1
DE0_SOPC_clock_5_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_my_pwm_2_avalon_slave_0_end_xfer => r_2.IN1
my_pwm_2_avalon_slave_0_readdata_from_sa[0] => DE0_SOPC_clock_5_out_readdata[0].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[1] => DE0_SOPC_clock_5_out_readdata[1].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[2] => DE0_SOPC_clock_5_out_readdata[2].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[3] => DE0_SOPC_clock_5_out_readdata[3].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[4] => DE0_SOPC_clock_5_out_readdata[4].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[5] => DE0_SOPC_clock_5_out_readdata[5].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[6] => DE0_SOPC_clock_5_out_readdata[6].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[7] => DE0_SOPC_clock_5_out_readdata[7].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[8] => DE0_SOPC_clock_5_out_readdata[8].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[9] => DE0_SOPC_clock_5_out_readdata[9].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[10] => DE0_SOPC_clock_5_out_readdata[10].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[11] => DE0_SOPC_clock_5_out_readdata[11].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[12] => DE0_SOPC_clock_5_out_readdata[12].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[13] => DE0_SOPC_clock_5_out_readdata[13].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[14] => DE0_SOPC_clock_5_out_readdata[14].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[15] => DE0_SOPC_clock_5_out_readdata[15].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[16] => DE0_SOPC_clock_5_out_readdata[16].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[17] => DE0_SOPC_clock_5_out_readdata[17].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[18] => DE0_SOPC_clock_5_out_readdata[18].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[19] => DE0_SOPC_clock_5_out_readdata[19].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[20] => DE0_SOPC_clock_5_out_readdata[20].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[21] => DE0_SOPC_clock_5_out_readdata[21].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[22] => DE0_SOPC_clock_5_out_readdata[22].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[23] => DE0_SOPC_clock_5_out_readdata[23].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[24] => DE0_SOPC_clock_5_out_readdata[24].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[25] => DE0_SOPC_clock_5_out_readdata[25].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[26] => DE0_SOPC_clock_5_out_readdata[26].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[27] => DE0_SOPC_clock_5_out_readdata[27].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[28] => DE0_SOPC_clock_5_out_readdata[28].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[29] => DE0_SOPC_clock_5_out_readdata[29].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[30] => DE0_SOPC_clock_5_out_readdata[30].DATAIN
my_pwm_2_avalon_slave_0_readdata_from_sa[31] => DE0_SOPC_clock_5_out_readdata[31].DATAIN
reset_n => DE0_SOPC_clock_5_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in
DE0_SOPC_clock_6_in_endofpacket => DE0_SOPC_clock_6_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_6_in_readdata[0] => DE0_SOPC_clock_6_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_6_in_readdata[1] => DE0_SOPC_clock_6_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_6_in_readdata[2] => DE0_SOPC_clock_6_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_6_in_readdata[3] => DE0_SOPC_clock_6_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_6_in_readdata[4] => DE0_SOPC_clock_6_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_6_in_readdata[5] => DE0_SOPC_clock_6_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_6_in_readdata[6] => DE0_SOPC_clock_6_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_6_in_readdata[7] => DE0_SOPC_clock_6_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_6_in_readdata[8] => DE0_SOPC_clock_6_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_6_in_readdata[9] => DE0_SOPC_clock_6_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_6_in_readdata[10] => DE0_SOPC_clock_6_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_6_in_readdata[11] => DE0_SOPC_clock_6_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_6_in_readdata[12] => DE0_SOPC_clock_6_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_6_in_readdata[13] => DE0_SOPC_clock_6_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_6_in_readdata[14] => DE0_SOPC_clock_6_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_6_in_readdata[15] => DE0_SOPC_clock_6_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_6_in_readdata[16] => DE0_SOPC_clock_6_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_6_in_readdata[17] => DE0_SOPC_clock_6_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_6_in_readdata[18] => DE0_SOPC_clock_6_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_6_in_readdata[19] => DE0_SOPC_clock_6_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_6_in_readdata[20] => DE0_SOPC_clock_6_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_6_in_readdata[21] => DE0_SOPC_clock_6_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_6_in_readdata[22] => DE0_SOPC_clock_6_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_6_in_readdata[23] => DE0_SOPC_clock_6_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_6_in_readdata[24] => DE0_SOPC_clock_6_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_6_in_readdata[25] => DE0_SOPC_clock_6_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_6_in_readdata[26] => DE0_SOPC_clock_6_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_6_in_readdata[27] => DE0_SOPC_clock_6_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_6_in_readdata[28] => DE0_SOPC_clock_6_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_6_in_readdata[29] => DE0_SOPC_clock_6_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_6_in_readdata[30] => DE0_SOPC_clock_6_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_6_in_readdata[31] => DE0_SOPC_clock_6_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_6_in_waitrequest => DE0_SOPC_clock_6_in_waits_for_read.IN1
DE0_SOPC_clock_6_in_waitrequest => DE0_SOPC_clock_6_in_waits_for_write.IN1
DE0_SOPC_clock_6_in_waitrequest => DE0_SOPC_clock_6_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_6_in_end_xfer~reg0.CLK
clock_crossing_bridge_m1_address_to_slave[0] => DE0_SOPC_clock_6_in_address[0].DATAIN
clock_crossing_bridge_m1_address_to_slave[1] => DE0_SOPC_clock_6_in_address[1].DATAIN
clock_crossing_bridge_m1_address_to_slave[2] => DE0_SOPC_clock_6_in_address[2].DATAIN
clock_crossing_bridge_m1_address_to_slave[3] => DE0_SOPC_clock_6_in_address[3].DATAIN
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => DE0_SOPC_clock_6_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[1] => DE0_SOPC_clock_6_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[2] => DE0_SOPC_clock_6_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[3] => DE0_SOPC_clock_6_in_byteenable.DATAB
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_6_in.IN0
clock_crossing_bridge_m1_nativeaddress[0] => DE0_SOPC_clock_6_in_nativeaddress[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => DE0_SOPC_clock_6_in_nativeaddress[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_6_in.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_6_in.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_6_in_read.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_6_in_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_6_in.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_6_in_write.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_6_in_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => DE0_SOPC_clock_6_in_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => DE0_SOPC_clock_6_in_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => DE0_SOPC_clock_6_in_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => DE0_SOPC_clock_6_in_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => DE0_SOPC_clock_6_in_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => DE0_SOPC_clock_6_in_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => DE0_SOPC_clock_6_in_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => DE0_SOPC_clock_6_in_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => DE0_SOPC_clock_6_in_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => DE0_SOPC_clock_6_in_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => DE0_SOPC_clock_6_in_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => DE0_SOPC_clock_6_in_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => DE0_SOPC_clock_6_in_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => DE0_SOPC_clock_6_in_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => DE0_SOPC_clock_6_in_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => DE0_SOPC_clock_6_in_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => DE0_SOPC_clock_6_in_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => DE0_SOPC_clock_6_in_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => DE0_SOPC_clock_6_in_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => DE0_SOPC_clock_6_in_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => DE0_SOPC_clock_6_in_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => DE0_SOPC_clock_6_in_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => DE0_SOPC_clock_6_in_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => DE0_SOPC_clock_6_in_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => DE0_SOPC_clock_6_in_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => DE0_SOPC_clock_6_in_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => DE0_SOPC_clock_6_in_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => DE0_SOPC_clock_6_in_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => DE0_SOPC_clock_6_in_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => DE0_SOPC_clock_6_in_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => DE0_SOPC_clock_6_in_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => DE0_SOPC_clock_6_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_6_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_6_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6_out_arbitrator:the_DE0_SOPC_clock_6_out
DE0_SOPC_clock_6_out_address[0] => DE0_SOPC_clock_6_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_6_out_address[1] => DE0_SOPC_clock_6_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_6_out_address[2] => DE0_SOPC_clock_6_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_6_out_address[3] => DE0_SOPC_clock_6_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_6_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_granted_my_pwm_3_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_6_out_qualified_request_my_pwm_3_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_6_out_qualified_request_my_pwm_3_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_6_out_read => r_2.IN0
DE0_SOPC_clock_6_out_read => r_2.IN1
DE0_SOPC_clock_6_out_read_data_valid_my_pwm_3_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_6_out_requests_my_pwm_3_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_6_out_write => r_2.IN1
DE0_SOPC_clock_6_out_write => r_2.IN1
DE0_SOPC_clock_6_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_my_pwm_3_avalon_slave_0_end_xfer => r_2.IN1
my_pwm_3_avalon_slave_0_readdata_from_sa[0] => DE0_SOPC_clock_6_out_readdata[0].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[1] => DE0_SOPC_clock_6_out_readdata[1].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[2] => DE0_SOPC_clock_6_out_readdata[2].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[3] => DE0_SOPC_clock_6_out_readdata[3].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[4] => DE0_SOPC_clock_6_out_readdata[4].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[5] => DE0_SOPC_clock_6_out_readdata[5].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[6] => DE0_SOPC_clock_6_out_readdata[6].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[7] => DE0_SOPC_clock_6_out_readdata[7].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[8] => DE0_SOPC_clock_6_out_readdata[8].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[9] => DE0_SOPC_clock_6_out_readdata[9].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[10] => DE0_SOPC_clock_6_out_readdata[10].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[11] => DE0_SOPC_clock_6_out_readdata[11].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[12] => DE0_SOPC_clock_6_out_readdata[12].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[13] => DE0_SOPC_clock_6_out_readdata[13].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[14] => DE0_SOPC_clock_6_out_readdata[14].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[15] => DE0_SOPC_clock_6_out_readdata[15].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[16] => DE0_SOPC_clock_6_out_readdata[16].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[17] => DE0_SOPC_clock_6_out_readdata[17].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[18] => DE0_SOPC_clock_6_out_readdata[18].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[19] => DE0_SOPC_clock_6_out_readdata[19].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[20] => DE0_SOPC_clock_6_out_readdata[20].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[21] => DE0_SOPC_clock_6_out_readdata[21].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[22] => DE0_SOPC_clock_6_out_readdata[22].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[23] => DE0_SOPC_clock_6_out_readdata[23].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[24] => DE0_SOPC_clock_6_out_readdata[24].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[25] => DE0_SOPC_clock_6_out_readdata[25].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[26] => DE0_SOPC_clock_6_out_readdata[26].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[27] => DE0_SOPC_clock_6_out_readdata[27].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[28] => DE0_SOPC_clock_6_out_readdata[28].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[29] => DE0_SOPC_clock_6_out_readdata[29].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[30] => DE0_SOPC_clock_6_out_readdata[30].DATAIN
my_pwm_3_avalon_slave_0_readdata_from_sa[31] => DE0_SOPC_clock_6_out_readdata[31].DATAIN
reset_n => DE0_SOPC_clock_6_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in
DE0_SOPC_clock_7_in_endofpacket => DE0_SOPC_clock_7_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_7_in_readdata[0] => DE0_SOPC_clock_7_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_7_in_readdata[1] => DE0_SOPC_clock_7_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_7_in_readdata[2] => DE0_SOPC_clock_7_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_7_in_readdata[3] => DE0_SOPC_clock_7_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_7_in_readdata[4] => DE0_SOPC_clock_7_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_7_in_readdata[5] => DE0_SOPC_clock_7_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_7_in_readdata[6] => DE0_SOPC_clock_7_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_7_in_readdata[7] => DE0_SOPC_clock_7_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_7_in_readdata[8] => DE0_SOPC_clock_7_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_7_in_readdata[9] => DE0_SOPC_clock_7_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_7_in_readdata[10] => DE0_SOPC_clock_7_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_7_in_readdata[11] => DE0_SOPC_clock_7_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_7_in_readdata[12] => DE0_SOPC_clock_7_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_7_in_readdata[13] => DE0_SOPC_clock_7_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_7_in_readdata[14] => DE0_SOPC_clock_7_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_7_in_readdata[15] => DE0_SOPC_clock_7_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_7_in_readdata[16] => DE0_SOPC_clock_7_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_7_in_readdata[17] => DE0_SOPC_clock_7_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_7_in_readdata[18] => DE0_SOPC_clock_7_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_7_in_readdata[19] => DE0_SOPC_clock_7_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_7_in_readdata[20] => DE0_SOPC_clock_7_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_7_in_readdata[21] => DE0_SOPC_clock_7_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_7_in_readdata[22] => DE0_SOPC_clock_7_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_7_in_readdata[23] => DE0_SOPC_clock_7_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_7_in_readdata[24] => DE0_SOPC_clock_7_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_7_in_readdata[25] => DE0_SOPC_clock_7_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_7_in_readdata[26] => DE0_SOPC_clock_7_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_7_in_readdata[27] => DE0_SOPC_clock_7_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_7_in_readdata[28] => DE0_SOPC_clock_7_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_7_in_readdata[29] => DE0_SOPC_clock_7_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_7_in_readdata[30] => DE0_SOPC_clock_7_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_7_in_readdata[31] => DE0_SOPC_clock_7_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_7_in_waitrequest => DE0_SOPC_clock_7_in_waits_for_read.IN1
DE0_SOPC_clock_7_in_waitrequest => DE0_SOPC_clock_7_in_waits_for_write.IN1
DE0_SOPC_clock_7_in_waitrequest => DE0_SOPC_clock_7_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_7_in_end_xfer~reg0.CLK
clock_crossing_bridge_m1_address_to_slave[0] => DE0_SOPC_clock_7_in_address[0].DATAIN
clock_crossing_bridge_m1_address_to_slave[1] => DE0_SOPC_clock_7_in_address[1].DATAIN
clock_crossing_bridge_m1_address_to_slave[2] => DE0_SOPC_clock_7_in_address[2].DATAIN
clock_crossing_bridge_m1_address_to_slave[3] => DE0_SOPC_clock_7_in_address[3].DATAIN
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => DE0_SOPC_clock_7_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[1] => DE0_SOPC_clock_7_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[2] => DE0_SOPC_clock_7_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[3] => DE0_SOPC_clock_7_in_byteenable.DATAB
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_7_in.IN0
clock_crossing_bridge_m1_nativeaddress[0] => DE0_SOPC_clock_7_in_nativeaddress[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => DE0_SOPC_clock_7_in_nativeaddress[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_7_in.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_7_in.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_7_in_read.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_7_in_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_7_in.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_7_in_write.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_7_in_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => DE0_SOPC_clock_7_in_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => DE0_SOPC_clock_7_in_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => DE0_SOPC_clock_7_in_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => DE0_SOPC_clock_7_in_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => DE0_SOPC_clock_7_in_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => DE0_SOPC_clock_7_in_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => DE0_SOPC_clock_7_in_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => DE0_SOPC_clock_7_in_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => DE0_SOPC_clock_7_in_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => DE0_SOPC_clock_7_in_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => DE0_SOPC_clock_7_in_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => DE0_SOPC_clock_7_in_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => DE0_SOPC_clock_7_in_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => DE0_SOPC_clock_7_in_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => DE0_SOPC_clock_7_in_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => DE0_SOPC_clock_7_in_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => DE0_SOPC_clock_7_in_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => DE0_SOPC_clock_7_in_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => DE0_SOPC_clock_7_in_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => DE0_SOPC_clock_7_in_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => DE0_SOPC_clock_7_in_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => DE0_SOPC_clock_7_in_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => DE0_SOPC_clock_7_in_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => DE0_SOPC_clock_7_in_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => DE0_SOPC_clock_7_in_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => DE0_SOPC_clock_7_in_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => DE0_SOPC_clock_7_in_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => DE0_SOPC_clock_7_in_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => DE0_SOPC_clock_7_in_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => DE0_SOPC_clock_7_in_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => DE0_SOPC_clock_7_in_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => DE0_SOPC_clock_7_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_7_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_7_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7_out_arbitrator:the_DE0_SOPC_clock_7_out
DE0_SOPC_clock_7_out_address[0] => DE0_SOPC_clock_7_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_7_out_address[1] => DE0_SOPC_clock_7_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_7_out_address[2] => DE0_SOPC_clock_7_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_7_out_address[3] => DE0_SOPC_clock_7_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_7_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_granted_my_pwm_4_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_7_out_qualified_request_my_pwm_4_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_7_out_qualified_request_my_pwm_4_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_7_out_read => r_2.IN0
DE0_SOPC_clock_7_out_read => r_2.IN1
DE0_SOPC_clock_7_out_read_data_valid_my_pwm_4_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_7_out_requests_my_pwm_4_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_7_out_write => r_2.IN1
DE0_SOPC_clock_7_out_write => r_2.IN1
DE0_SOPC_clock_7_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_my_pwm_4_avalon_slave_0_end_xfer => r_2.IN1
my_pwm_4_avalon_slave_0_readdata_from_sa[0] => DE0_SOPC_clock_7_out_readdata[0].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[1] => DE0_SOPC_clock_7_out_readdata[1].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[2] => DE0_SOPC_clock_7_out_readdata[2].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[3] => DE0_SOPC_clock_7_out_readdata[3].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[4] => DE0_SOPC_clock_7_out_readdata[4].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[5] => DE0_SOPC_clock_7_out_readdata[5].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[6] => DE0_SOPC_clock_7_out_readdata[6].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[7] => DE0_SOPC_clock_7_out_readdata[7].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[8] => DE0_SOPC_clock_7_out_readdata[8].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[9] => DE0_SOPC_clock_7_out_readdata[9].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[10] => DE0_SOPC_clock_7_out_readdata[10].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[11] => DE0_SOPC_clock_7_out_readdata[11].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[12] => DE0_SOPC_clock_7_out_readdata[12].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[13] => DE0_SOPC_clock_7_out_readdata[13].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[14] => DE0_SOPC_clock_7_out_readdata[14].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[15] => DE0_SOPC_clock_7_out_readdata[15].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[16] => DE0_SOPC_clock_7_out_readdata[16].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[17] => DE0_SOPC_clock_7_out_readdata[17].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[18] => DE0_SOPC_clock_7_out_readdata[18].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[19] => DE0_SOPC_clock_7_out_readdata[19].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[20] => DE0_SOPC_clock_7_out_readdata[20].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[21] => DE0_SOPC_clock_7_out_readdata[21].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[22] => DE0_SOPC_clock_7_out_readdata[22].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[23] => DE0_SOPC_clock_7_out_readdata[23].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[24] => DE0_SOPC_clock_7_out_readdata[24].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[25] => DE0_SOPC_clock_7_out_readdata[25].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[26] => DE0_SOPC_clock_7_out_readdata[26].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[27] => DE0_SOPC_clock_7_out_readdata[27].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[28] => DE0_SOPC_clock_7_out_readdata[28].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[29] => DE0_SOPC_clock_7_out_readdata[29].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[30] => DE0_SOPC_clock_7_out_readdata[30].DATAIN
my_pwm_4_avalon_slave_0_readdata_from_sa[31] => DE0_SOPC_clock_7_out_readdata[31].DATAIN
reset_n => DE0_SOPC_clock_7_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in
DE0_SOPC_clock_8_in_endofpacket => DE0_SOPC_clock_8_in_endofpacket_from_sa.DATAIN
DE0_SOPC_clock_8_in_readdata[0] => DE0_SOPC_clock_8_in_readdata_from_sa[0].DATAIN
DE0_SOPC_clock_8_in_readdata[1] => DE0_SOPC_clock_8_in_readdata_from_sa[1].DATAIN
DE0_SOPC_clock_8_in_readdata[2] => DE0_SOPC_clock_8_in_readdata_from_sa[2].DATAIN
DE0_SOPC_clock_8_in_readdata[3] => DE0_SOPC_clock_8_in_readdata_from_sa[3].DATAIN
DE0_SOPC_clock_8_in_readdata[4] => DE0_SOPC_clock_8_in_readdata_from_sa[4].DATAIN
DE0_SOPC_clock_8_in_readdata[5] => DE0_SOPC_clock_8_in_readdata_from_sa[5].DATAIN
DE0_SOPC_clock_8_in_readdata[6] => DE0_SOPC_clock_8_in_readdata_from_sa[6].DATAIN
DE0_SOPC_clock_8_in_readdata[7] => DE0_SOPC_clock_8_in_readdata_from_sa[7].DATAIN
DE0_SOPC_clock_8_in_readdata[8] => DE0_SOPC_clock_8_in_readdata_from_sa[8].DATAIN
DE0_SOPC_clock_8_in_readdata[9] => DE0_SOPC_clock_8_in_readdata_from_sa[9].DATAIN
DE0_SOPC_clock_8_in_readdata[10] => DE0_SOPC_clock_8_in_readdata_from_sa[10].DATAIN
DE0_SOPC_clock_8_in_readdata[11] => DE0_SOPC_clock_8_in_readdata_from_sa[11].DATAIN
DE0_SOPC_clock_8_in_readdata[12] => DE0_SOPC_clock_8_in_readdata_from_sa[12].DATAIN
DE0_SOPC_clock_8_in_readdata[13] => DE0_SOPC_clock_8_in_readdata_from_sa[13].DATAIN
DE0_SOPC_clock_8_in_readdata[14] => DE0_SOPC_clock_8_in_readdata_from_sa[14].DATAIN
DE0_SOPC_clock_8_in_readdata[15] => DE0_SOPC_clock_8_in_readdata_from_sa[15].DATAIN
DE0_SOPC_clock_8_in_readdata[16] => DE0_SOPC_clock_8_in_readdata_from_sa[16].DATAIN
DE0_SOPC_clock_8_in_readdata[17] => DE0_SOPC_clock_8_in_readdata_from_sa[17].DATAIN
DE0_SOPC_clock_8_in_readdata[18] => DE0_SOPC_clock_8_in_readdata_from_sa[18].DATAIN
DE0_SOPC_clock_8_in_readdata[19] => DE0_SOPC_clock_8_in_readdata_from_sa[19].DATAIN
DE0_SOPC_clock_8_in_readdata[20] => DE0_SOPC_clock_8_in_readdata_from_sa[20].DATAIN
DE0_SOPC_clock_8_in_readdata[21] => DE0_SOPC_clock_8_in_readdata_from_sa[21].DATAIN
DE0_SOPC_clock_8_in_readdata[22] => DE0_SOPC_clock_8_in_readdata_from_sa[22].DATAIN
DE0_SOPC_clock_8_in_readdata[23] => DE0_SOPC_clock_8_in_readdata_from_sa[23].DATAIN
DE0_SOPC_clock_8_in_readdata[24] => DE0_SOPC_clock_8_in_readdata_from_sa[24].DATAIN
DE0_SOPC_clock_8_in_readdata[25] => DE0_SOPC_clock_8_in_readdata_from_sa[25].DATAIN
DE0_SOPC_clock_8_in_readdata[26] => DE0_SOPC_clock_8_in_readdata_from_sa[26].DATAIN
DE0_SOPC_clock_8_in_readdata[27] => DE0_SOPC_clock_8_in_readdata_from_sa[27].DATAIN
DE0_SOPC_clock_8_in_readdata[28] => DE0_SOPC_clock_8_in_readdata_from_sa[28].DATAIN
DE0_SOPC_clock_8_in_readdata[29] => DE0_SOPC_clock_8_in_readdata_from_sa[29].DATAIN
DE0_SOPC_clock_8_in_readdata[30] => DE0_SOPC_clock_8_in_readdata_from_sa[30].DATAIN
DE0_SOPC_clock_8_in_readdata[31] => DE0_SOPC_clock_8_in_readdata_from_sa[31].DATAIN
DE0_SOPC_clock_8_in_waitrequest => DE0_SOPC_clock_8_in_waits_for_read.IN1
DE0_SOPC_clock_8_in_waitrequest => DE0_SOPC_clock_8_in_waits_for_write.IN1
DE0_SOPC_clock_8_in_waitrequest => DE0_SOPC_clock_8_in_waitrequest_from_sa.DATAIN
clk => d1_DE0_SOPC_clock_8_in_end_xfer~reg0.CLK
clock_crossing_bridge_m1_address_to_slave[0] => DE0_SOPC_clock_8_in_address[0].DATAIN
clock_crossing_bridge_m1_address_to_slave[1] => DE0_SOPC_clock_8_in_address[1].DATAIN
clock_crossing_bridge_m1_address_to_slave[2] => DE0_SOPC_clock_8_in_address[2].DATAIN
clock_crossing_bridge_m1_address_to_slave[3] => DE0_SOPC_clock_8_in_address[3].DATAIN
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => DE0_SOPC_clock_8_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[1] => DE0_SOPC_clock_8_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[2] => DE0_SOPC_clock_8_in_byteenable.DATAB
clock_crossing_bridge_m1_byteenable[3] => DE0_SOPC_clock_8_in_byteenable.DATAB
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_8_in.IN0
clock_crossing_bridge_m1_nativeaddress[0] => DE0_SOPC_clock_8_in_nativeaddress[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => DE0_SOPC_clock_8_in_nativeaddress[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_8_in.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_8_in.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_8_in_read.IN1
clock_crossing_bridge_m1_read => DE0_SOPC_clock_8_in_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_DE0_SOPC_clock_8_in.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_8_in_write.IN1
clock_crossing_bridge_m1_write => DE0_SOPC_clock_8_in_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => DE0_SOPC_clock_8_in_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => DE0_SOPC_clock_8_in_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => DE0_SOPC_clock_8_in_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => DE0_SOPC_clock_8_in_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => DE0_SOPC_clock_8_in_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => DE0_SOPC_clock_8_in_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => DE0_SOPC_clock_8_in_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => DE0_SOPC_clock_8_in_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => DE0_SOPC_clock_8_in_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => DE0_SOPC_clock_8_in_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => DE0_SOPC_clock_8_in_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => DE0_SOPC_clock_8_in_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => DE0_SOPC_clock_8_in_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => DE0_SOPC_clock_8_in_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => DE0_SOPC_clock_8_in_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => DE0_SOPC_clock_8_in_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => DE0_SOPC_clock_8_in_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => DE0_SOPC_clock_8_in_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => DE0_SOPC_clock_8_in_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => DE0_SOPC_clock_8_in_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => DE0_SOPC_clock_8_in_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => DE0_SOPC_clock_8_in_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => DE0_SOPC_clock_8_in_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => DE0_SOPC_clock_8_in_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => DE0_SOPC_clock_8_in_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => DE0_SOPC_clock_8_in_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => DE0_SOPC_clock_8_in_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => DE0_SOPC_clock_8_in_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => DE0_SOPC_clock_8_in_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => DE0_SOPC_clock_8_in_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => DE0_SOPC_clock_8_in_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => DE0_SOPC_clock_8_in_writedata[31].DATAIN
reset_n => DE0_SOPC_clock_8_in_reset_n.DATAIN
reset_n => d1_DE0_SOPC_clock_8_in_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8_out_arbitrator:the_DE0_SOPC_clock_8_out
DE0_SOPC_clock_8_out_address[0] => DE0_SOPC_clock_8_out_address_to_slave[0].DATAIN
DE0_SOPC_clock_8_out_address[1] => DE0_SOPC_clock_8_out_address_to_slave[1].DATAIN
DE0_SOPC_clock_8_out_address[2] => DE0_SOPC_clock_8_out_address_to_slave[2].DATAIN
DE0_SOPC_clock_8_out_address[3] => DE0_SOPC_clock_8_out_address_to_slave[3].DATAIN
DE0_SOPC_clock_8_out_byteenable[0] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_byteenable[1] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_byteenable[2] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_byteenable[3] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_granted_my_pwm_5_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_8_out_qualified_request_my_pwm_5_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_8_out_qualified_request_my_pwm_5_avalon_slave_0 => r_2.IN0
DE0_SOPC_clock_8_out_read => r_2.IN0
DE0_SOPC_clock_8_out_read => r_2.IN1
DE0_SOPC_clock_8_out_read_data_valid_my_pwm_5_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_8_out_requests_my_pwm_5_avalon_slave_0 => ~NO_FANOUT~
DE0_SOPC_clock_8_out_write => r_2.IN1
DE0_SOPC_clock_8_out_write => r_2.IN1
DE0_SOPC_clock_8_out_writedata[0] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[1] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[2] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[3] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[4] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[5] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[6] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[7] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[8] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[9] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[10] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[11] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[12] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[13] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[14] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[15] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[16] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[17] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[18] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[19] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[20] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[21] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[22] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[23] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[24] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[25] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[26] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[27] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[28] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[29] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[30] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_my_pwm_5_avalon_slave_0_end_xfer => r_2.IN1
my_pwm_5_avalon_slave_0_readdata_from_sa[0] => DE0_SOPC_clock_8_out_readdata[0].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[1] => DE0_SOPC_clock_8_out_readdata[1].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[2] => DE0_SOPC_clock_8_out_readdata[2].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[3] => DE0_SOPC_clock_8_out_readdata[3].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[4] => DE0_SOPC_clock_8_out_readdata[4].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[5] => DE0_SOPC_clock_8_out_readdata[5].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[6] => DE0_SOPC_clock_8_out_readdata[6].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[7] => DE0_SOPC_clock_8_out_readdata[7].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[8] => DE0_SOPC_clock_8_out_readdata[8].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[9] => DE0_SOPC_clock_8_out_readdata[9].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[10] => DE0_SOPC_clock_8_out_readdata[10].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[11] => DE0_SOPC_clock_8_out_readdata[11].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[12] => DE0_SOPC_clock_8_out_readdata[12].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[13] => DE0_SOPC_clock_8_out_readdata[13].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[14] => DE0_SOPC_clock_8_out_readdata[14].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[15] => DE0_SOPC_clock_8_out_readdata[15].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[16] => DE0_SOPC_clock_8_out_readdata[16].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[17] => DE0_SOPC_clock_8_out_readdata[17].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[18] => DE0_SOPC_clock_8_out_readdata[18].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[19] => DE0_SOPC_clock_8_out_readdata[19].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[20] => DE0_SOPC_clock_8_out_readdata[20].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[21] => DE0_SOPC_clock_8_out_readdata[21].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[22] => DE0_SOPC_clock_8_out_readdata[22].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[23] => DE0_SOPC_clock_8_out_readdata[23].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[24] => DE0_SOPC_clock_8_out_readdata[24].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[25] => DE0_SOPC_clock_8_out_readdata[25].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[26] => DE0_SOPC_clock_8_out_readdata[26].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[27] => DE0_SOPC_clock_8_out_readdata[27].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[28] => DE0_SOPC_clock_8_out_readdata[28].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[29] => DE0_SOPC_clock_8_out_readdata[29].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[30] => DE0_SOPC_clock_8_out_readdata[30].DATAIN
my_pwm_5_avalon_slave_0_readdata_from_sa[31] => DE0_SOPC_clock_8_out_readdata[31].DATAIN
reset_n => DE0_SOPC_clock_8_out_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8
master_clk => master_clk.IN6
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => master_reset_n.IN6
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => slave_clk.IN6
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN6
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave
DE0_SOPC_clock_2_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_2_out_address_to_slave[2] => altpll_0_pll_slave_address[0].DATAIN
DE0_SOPC_clock_2_out_address_to_slave[3] => altpll_0_pll_slave_address[1].DATAIN
DE0_SOPC_clock_2_out_read => DE0_SOPC_clock_2_out_requests_altpll_0_pll_slave.IN0
DE0_SOPC_clock_2_out_read => altpll_0_pll_slave_read.IN1
DE0_SOPC_clock_2_out_write => DE0_SOPC_clock_2_out_requests_altpll_0_pll_slave.IN1
DE0_SOPC_clock_2_out_write => altpll_0_pll_slave_write.IN1
DE0_SOPC_clock_2_out_writedata[0] => altpll_0_pll_slave_writedata[0].DATAIN
DE0_SOPC_clock_2_out_writedata[1] => altpll_0_pll_slave_writedata[1].DATAIN
DE0_SOPC_clock_2_out_writedata[2] => altpll_0_pll_slave_writedata[2].DATAIN
DE0_SOPC_clock_2_out_writedata[3] => altpll_0_pll_slave_writedata[3].DATAIN
DE0_SOPC_clock_2_out_writedata[4] => altpll_0_pll_slave_writedata[4].DATAIN
DE0_SOPC_clock_2_out_writedata[5] => altpll_0_pll_slave_writedata[5].DATAIN
DE0_SOPC_clock_2_out_writedata[6] => altpll_0_pll_slave_writedata[6].DATAIN
DE0_SOPC_clock_2_out_writedata[7] => altpll_0_pll_slave_writedata[7].DATAIN
DE0_SOPC_clock_2_out_writedata[8] => altpll_0_pll_slave_writedata[8].DATAIN
DE0_SOPC_clock_2_out_writedata[9] => altpll_0_pll_slave_writedata[9].DATAIN
DE0_SOPC_clock_2_out_writedata[10] => altpll_0_pll_slave_writedata[10].DATAIN
DE0_SOPC_clock_2_out_writedata[11] => altpll_0_pll_slave_writedata[11].DATAIN
DE0_SOPC_clock_2_out_writedata[12] => altpll_0_pll_slave_writedata[12].DATAIN
DE0_SOPC_clock_2_out_writedata[13] => altpll_0_pll_slave_writedata[13].DATAIN
DE0_SOPC_clock_2_out_writedata[14] => altpll_0_pll_slave_writedata[14].DATAIN
DE0_SOPC_clock_2_out_writedata[15] => altpll_0_pll_slave_writedata[15].DATAIN
DE0_SOPC_clock_2_out_writedata[16] => altpll_0_pll_slave_writedata[16].DATAIN
DE0_SOPC_clock_2_out_writedata[17] => altpll_0_pll_slave_writedata[17].DATAIN
DE0_SOPC_clock_2_out_writedata[18] => altpll_0_pll_slave_writedata[18].DATAIN
DE0_SOPC_clock_2_out_writedata[19] => altpll_0_pll_slave_writedata[19].DATAIN
DE0_SOPC_clock_2_out_writedata[20] => altpll_0_pll_slave_writedata[20].DATAIN
DE0_SOPC_clock_2_out_writedata[21] => altpll_0_pll_slave_writedata[21].DATAIN
DE0_SOPC_clock_2_out_writedata[22] => altpll_0_pll_slave_writedata[22].DATAIN
DE0_SOPC_clock_2_out_writedata[23] => altpll_0_pll_slave_writedata[23].DATAIN
DE0_SOPC_clock_2_out_writedata[24] => altpll_0_pll_slave_writedata[24].DATAIN
DE0_SOPC_clock_2_out_writedata[25] => altpll_0_pll_slave_writedata[25].DATAIN
DE0_SOPC_clock_2_out_writedata[26] => altpll_0_pll_slave_writedata[26].DATAIN
DE0_SOPC_clock_2_out_writedata[27] => altpll_0_pll_slave_writedata[27].DATAIN
DE0_SOPC_clock_2_out_writedata[28] => altpll_0_pll_slave_writedata[28].DATAIN
DE0_SOPC_clock_2_out_writedata[29] => altpll_0_pll_slave_writedata[29].DATAIN
DE0_SOPC_clock_2_out_writedata[30] => altpll_0_pll_slave_writedata[30].DATAIN
DE0_SOPC_clock_2_out_writedata[31] => altpll_0_pll_slave_writedata[31].DATAIN
altpll_0_pll_slave_readdata[0] => altpll_0_pll_slave_readdata_from_sa[0].DATAIN
altpll_0_pll_slave_readdata[1] => altpll_0_pll_slave_readdata_from_sa[1].DATAIN
altpll_0_pll_slave_readdata[2] => altpll_0_pll_slave_readdata_from_sa[2].DATAIN
altpll_0_pll_slave_readdata[3] => altpll_0_pll_slave_readdata_from_sa[3].DATAIN
altpll_0_pll_slave_readdata[4] => altpll_0_pll_slave_readdata_from_sa[4].DATAIN
altpll_0_pll_slave_readdata[5] => altpll_0_pll_slave_readdata_from_sa[5].DATAIN
altpll_0_pll_slave_readdata[6] => altpll_0_pll_slave_readdata_from_sa[6].DATAIN
altpll_0_pll_slave_readdata[7] => altpll_0_pll_slave_readdata_from_sa[7].DATAIN
altpll_0_pll_slave_readdata[8] => altpll_0_pll_slave_readdata_from_sa[8].DATAIN
altpll_0_pll_slave_readdata[9] => altpll_0_pll_slave_readdata_from_sa[9].DATAIN
altpll_0_pll_slave_readdata[10] => altpll_0_pll_slave_readdata_from_sa[10].DATAIN
altpll_0_pll_slave_readdata[11] => altpll_0_pll_slave_readdata_from_sa[11].DATAIN
altpll_0_pll_slave_readdata[12] => altpll_0_pll_slave_readdata_from_sa[12].DATAIN
altpll_0_pll_slave_readdata[13] => altpll_0_pll_slave_readdata_from_sa[13].DATAIN
altpll_0_pll_slave_readdata[14] => altpll_0_pll_slave_readdata_from_sa[14].DATAIN
altpll_0_pll_slave_readdata[15] => altpll_0_pll_slave_readdata_from_sa[15].DATAIN
altpll_0_pll_slave_readdata[16] => altpll_0_pll_slave_readdata_from_sa[16].DATAIN
altpll_0_pll_slave_readdata[17] => altpll_0_pll_slave_readdata_from_sa[17].DATAIN
altpll_0_pll_slave_readdata[18] => altpll_0_pll_slave_readdata_from_sa[18].DATAIN
altpll_0_pll_slave_readdata[19] => altpll_0_pll_slave_readdata_from_sa[19].DATAIN
altpll_0_pll_slave_readdata[20] => altpll_0_pll_slave_readdata_from_sa[20].DATAIN
altpll_0_pll_slave_readdata[21] => altpll_0_pll_slave_readdata_from_sa[21].DATAIN
altpll_0_pll_slave_readdata[22] => altpll_0_pll_slave_readdata_from_sa[22].DATAIN
altpll_0_pll_slave_readdata[23] => altpll_0_pll_slave_readdata_from_sa[23].DATAIN
altpll_0_pll_slave_readdata[24] => altpll_0_pll_slave_readdata_from_sa[24].DATAIN
altpll_0_pll_slave_readdata[25] => altpll_0_pll_slave_readdata_from_sa[25].DATAIN
altpll_0_pll_slave_readdata[26] => altpll_0_pll_slave_readdata_from_sa[26].DATAIN
altpll_0_pll_slave_readdata[27] => altpll_0_pll_slave_readdata_from_sa[27].DATAIN
altpll_0_pll_slave_readdata[28] => altpll_0_pll_slave_readdata_from_sa[28].DATAIN
altpll_0_pll_slave_readdata[29] => altpll_0_pll_slave_readdata_from_sa[29].DATAIN
altpll_0_pll_slave_readdata[30] => altpll_0_pll_slave_readdata_from_sa[30].DATAIN
altpll_0_pll_slave_readdata[31] => altpll_0_pll_slave_readdata_from_sa[31].DATAIN
clk => d1_altpll_0_pll_slave_end_xfer~reg0.CLK
reset_n => d1_altpll_0_pll_slave_end_xfer~reg0.PRESET
reset_n => altpll_0_pll_slave_reset.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
clk => clk.IN2
read => readdata.IN1
read => readdata.IN1
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
reset_n => reset_n.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1
buttons_s1_irq => buttons_s1_irq_from_sa.DATAIN
buttons_s1_readdata[0] => buttons_s1_readdata_from_sa[0].DATAIN
buttons_s1_readdata[1] => buttons_s1_readdata_from_sa[1].DATAIN
buttons_s1_readdata[2] => buttons_s1_readdata_from_sa[2].DATAIN
buttons_s1_readdata[3] => buttons_s1_readdata_from_sa[3].DATAIN
buttons_s1_readdata[4] => buttons_s1_readdata_from_sa[4].DATAIN
buttons_s1_readdata[5] => buttons_s1_readdata_from_sa[5].DATAIN
buttons_s1_readdata[6] => buttons_s1_readdata_from_sa[6].DATAIN
buttons_s1_readdata[7] => buttons_s1_readdata_from_sa[7].DATAIN
buttons_s1_readdata[8] => buttons_s1_readdata_from_sa[8].DATAIN
buttons_s1_readdata[9] => buttons_s1_readdata_from_sa[9].DATAIN
buttons_s1_readdata[10] => buttons_s1_readdata_from_sa[10].DATAIN
buttons_s1_readdata[11] => buttons_s1_readdata_from_sa[11].DATAIN
buttons_s1_readdata[12] => buttons_s1_readdata_from_sa[12].DATAIN
buttons_s1_readdata[13] => buttons_s1_readdata_from_sa[13].DATAIN
buttons_s1_readdata[14] => buttons_s1_readdata_from_sa[14].DATAIN
buttons_s1_readdata[15] => buttons_s1_readdata_from_sa[15].DATAIN
buttons_s1_readdata[16] => buttons_s1_readdata_from_sa[16].DATAIN
buttons_s1_readdata[17] => buttons_s1_readdata_from_sa[17].DATAIN
buttons_s1_readdata[18] => buttons_s1_readdata_from_sa[18].DATAIN
buttons_s1_readdata[19] => buttons_s1_readdata_from_sa[19].DATAIN
buttons_s1_readdata[20] => buttons_s1_readdata_from_sa[20].DATAIN
buttons_s1_readdata[21] => buttons_s1_readdata_from_sa[21].DATAIN
buttons_s1_readdata[22] => buttons_s1_readdata_from_sa[22].DATAIN
buttons_s1_readdata[23] => buttons_s1_readdata_from_sa[23].DATAIN
buttons_s1_readdata[24] => buttons_s1_readdata_from_sa[24].DATAIN
buttons_s1_readdata[25] => buttons_s1_readdata_from_sa[25].DATAIN
buttons_s1_readdata[26] => buttons_s1_readdata_from_sa[26].DATAIN
buttons_s1_readdata[27] => buttons_s1_readdata_from_sa[27].DATAIN
buttons_s1_readdata[28] => buttons_s1_readdata_from_sa[28].DATAIN
buttons_s1_readdata[29] => buttons_s1_readdata_from_sa[29].DATAIN
buttons_s1_readdata[30] => buttons_s1_readdata_from_sa[30].DATAIN
buttons_s1_readdata[31] => buttons_s1_readdata_from_sa[31].DATAIN
clk => d1_buttons_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN3
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_buttons_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => buttons_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => buttons_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_buttons_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_buttons_s1.IN1
clock_crossing_bridge_m1_read => buttons_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_buttons_s1.IN1
clock_crossing_bridge_m1_write => buttons_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => buttons_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => buttons_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => buttons_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => buttons_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => buttons_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => buttons_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => buttons_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => buttons_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => buttons_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => buttons_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => buttons_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => buttons_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => buttons_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => buttons_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => buttons_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => buttons_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => buttons_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => buttons_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => buttons_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => buttons_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => buttons_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => buttons_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => buttons_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => buttons_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => buttons_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => buttons_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => buttons_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => buttons_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => buttons_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => buttons_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => buttons_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => buttons_s1_writedata[31].DATAIN
reset_n => buttons_s1_reset_n.DATAIN
reset_n => d1_buttons_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
write_n => always1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1
clk => clk.IN1
clock_crossing_bridge_s1_endofpacket => clock_crossing_bridge_s1_endofpacket_from_sa.DATAIN
clock_crossing_bridge_s1_readdata[0] => clock_crossing_bridge_s1_readdata_from_sa[0].DATAIN
clock_crossing_bridge_s1_readdata[1] => clock_crossing_bridge_s1_readdata_from_sa[1].DATAIN
clock_crossing_bridge_s1_readdata[2] => clock_crossing_bridge_s1_readdata_from_sa[2].DATAIN
clock_crossing_bridge_s1_readdata[3] => clock_crossing_bridge_s1_readdata_from_sa[3].DATAIN
clock_crossing_bridge_s1_readdata[4] => clock_crossing_bridge_s1_readdata_from_sa[4].DATAIN
clock_crossing_bridge_s1_readdata[5] => clock_crossing_bridge_s1_readdata_from_sa[5].DATAIN
clock_crossing_bridge_s1_readdata[6] => clock_crossing_bridge_s1_readdata_from_sa[6].DATAIN
clock_crossing_bridge_s1_readdata[7] => clock_crossing_bridge_s1_readdata_from_sa[7].DATAIN
clock_crossing_bridge_s1_readdata[8] => clock_crossing_bridge_s1_readdata_from_sa[8].DATAIN
clock_crossing_bridge_s1_readdata[9] => clock_crossing_bridge_s1_readdata_from_sa[9].DATAIN
clock_crossing_bridge_s1_readdata[10] => clock_crossing_bridge_s1_readdata_from_sa[10].DATAIN
clock_crossing_bridge_s1_readdata[11] => clock_crossing_bridge_s1_readdata_from_sa[11].DATAIN
clock_crossing_bridge_s1_readdata[12] => clock_crossing_bridge_s1_readdata_from_sa[12].DATAIN
clock_crossing_bridge_s1_readdata[13] => clock_crossing_bridge_s1_readdata_from_sa[13].DATAIN
clock_crossing_bridge_s1_readdata[14] => clock_crossing_bridge_s1_readdata_from_sa[14].DATAIN
clock_crossing_bridge_s1_readdata[15] => clock_crossing_bridge_s1_readdata_from_sa[15].DATAIN
clock_crossing_bridge_s1_readdata[16] => clock_crossing_bridge_s1_readdata_from_sa[16].DATAIN
clock_crossing_bridge_s1_readdata[17] => clock_crossing_bridge_s1_readdata_from_sa[17].DATAIN
clock_crossing_bridge_s1_readdata[18] => clock_crossing_bridge_s1_readdata_from_sa[18].DATAIN
clock_crossing_bridge_s1_readdata[19] => clock_crossing_bridge_s1_readdata_from_sa[19].DATAIN
clock_crossing_bridge_s1_readdata[20] => clock_crossing_bridge_s1_readdata_from_sa[20].DATAIN
clock_crossing_bridge_s1_readdata[21] => clock_crossing_bridge_s1_readdata_from_sa[21].DATAIN
clock_crossing_bridge_s1_readdata[22] => clock_crossing_bridge_s1_readdata_from_sa[22].DATAIN
clock_crossing_bridge_s1_readdata[23] => clock_crossing_bridge_s1_readdata_from_sa[23].DATAIN
clock_crossing_bridge_s1_readdata[24] => clock_crossing_bridge_s1_readdata_from_sa[24].DATAIN
clock_crossing_bridge_s1_readdata[25] => clock_crossing_bridge_s1_readdata_from_sa[25].DATAIN
clock_crossing_bridge_s1_readdata[26] => clock_crossing_bridge_s1_readdata_from_sa[26].DATAIN
clock_crossing_bridge_s1_readdata[27] => clock_crossing_bridge_s1_readdata_from_sa[27].DATAIN
clock_crossing_bridge_s1_readdata[28] => clock_crossing_bridge_s1_readdata_from_sa[28].DATAIN
clock_crossing_bridge_s1_readdata[29] => clock_crossing_bridge_s1_readdata_from_sa[29].DATAIN
clock_crossing_bridge_s1_readdata[30] => clock_crossing_bridge_s1_readdata_from_sa[30].DATAIN
clock_crossing_bridge_s1_readdata[31] => clock_crossing_bridge_s1_readdata_from_sa[31].DATAIN
clock_crossing_bridge_s1_readdatavalid => clock_crossing_bridge_s1_move_on_to_next_transaction.IN1
clock_crossing_bridge_s1_waitrequest => clock_crossing_bridge_s1_waits_for_read.IN1
clock_crossing_bridge_s1_waitrequest => clock_crossing_bridge_s1_waits_for_write.IN1
clock_crossing_bridge_s1_waitrequest => clock_crossing_bridge_s1_waitrequest_from_sa.DATAIN
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => clock_crossing_bridge_s1_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => clock_crossing_bridge_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => clock_crossing_bridge_s1_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => clock_crossing_bridge_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => clock_crossing_bridge_s1_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => clock_crossing_bridge_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => clock_crossing_bridge_s1_nativeaddress[3].DATAIN
cpu_data_master_address_to_slave[5] => clock_crossing_bridge_s1_address[3].DATAIN
cpu_data_master_address_to_slave[6] => clock_crossing_bridge_s1_nativeaddress[4].DATAIN
cpu_data_master_address_to_slave[6] => clock_crossing_bridge_s1_address[4].DATAIN
cpu_data_master_address_to_slave[7] => clock_crossing_bridge_s1_nativeaddress[5].DATAIN
cpu_data_master_address_to_slave[7] => clock_crossing_bridge_s1_address[5].DATAIN
cpu_data_master_address_to_slave[8] => clock_crossing_bridge_s1_nativeaddress[6].DATAIN
cpu_data_master_address_to_slave[8] => clock_crossing_bridge_s1_address[6].DATAIN
cpu_data_master_address_to_slave[9] => Equal0.IN16
cpu_data_master_address_to_slave[10] => Equal0.IN15
cpu_data_master_address_to_slave[11] => Equal0.IN14
cpu_data_master_address_to_slave[12] => Equal0.IN13
cpu_data_master_address_to_slave[13] => Equal0.IN12
cpu_data_master_address_to_slave[14] => Equal0.IN11
cpu_data_master_address_to_slave[15] => Equal0.IN10
cpu_data_master_address_to_slave[16] => Equal0.IN9
cpu_data_master_address_to_slave[17] => Equal0.IN8
cpu_data_master_address_to_slave[18] => Equal0.IN7
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_address_to_slave[23] => Equal0.IN2
cpu_data_master_address_to_slave[24] => Equal0.IN0
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_byteenable[0] => clock_crossing_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => clock_crossing_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => clock_crossing_bridge_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => clock_crossing_bridge_s1_byteenable.DATAB
cpu_data_master_read => cpu_data_master_requests_clock_crossing_bridge_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_clock_crossing_bridge_s1.IN1
cpu_data_master_read => clock_crossing_bridge_s1_read.IN0
cpu_data_master_read => in_a_read_cycle.IN0
cpu_data_master_waitrequest => cpu_data_master_qualified_request_clock_crossing_bridge_s1.IN0
cpu_data_master_waitrequest => cpu_data_master_qualified_request_clock_crossing_bridge_s1.IN1
cpu_data_master_write => cpu_data_master_requests_clock_crossing_bridge_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_clock_crossing_bridge_s1.IN1
cpu_data_master_write => clock_crossing_bridge_s1_write.IN0
cpu_data_master_write => clock_crossing_bridge_s1_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => clock_crossing_bridge_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => clock_crossing_bridge_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => clock_crossing_bridge_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => clock_crossing_bridge_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => clock_crossing_bridge_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => clock_crossing_bridge_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => clock_crossing_bridge_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => clock_crossing_bridge_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => clock_crossing_bridge_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => clock_crossing_bridge_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => clock_crossing_bridge_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => clock_crossing_bridge_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => clock_crossing_bridge_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => clock_crossing_bridge_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => clock_crossing_bridge_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => clock_crossing_bridge_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => clock_crossing_bridge_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => clock_crossing_bridge_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => clock_crossing_bridge_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => clock_crossing_bridge_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => clock_crossing_bridge_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => clock_crossing_bridge_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => clock_crossing_bridge_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => clock_crossing_bridge_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => clock_crossing_bridge_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => clock_crossing_bridge_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => clock_crossing_bridge_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => clock_crossing_bridge_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => clock_crossing_bridge_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => clock_crossing_bridge_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => clock_crossing_bridge_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => clock_crossing_bridge_s1_writedata[31].DATAIN
reset_n => reset_n.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1
DE0_SOPC_clock_3_in_endofpacket_from_sa => clock_crossing_bridge_m1_endofpacket.DATAB
DE0_SOPC_clock_3_in_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_3_in_waitrequest_from_sa => r_0.IN1
DE0_SOPC_clock_4_in_endofpacket_from_sa => clock_crossing_bridge_m1_endofpacket.DATAB
DE0_SOPC_clock_4_in_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_4_in_waitrequest_from_sa => r_0.IN1
DE0_SOPC_clock_5_in_endofpacket_from_sa => clock_crossing_bridge_m1_endofpacket.DATAB
DE0_SOPC_clock_5_in_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_5_in_waitrequest_from_sa => r_0.IN1
DE0_SOPC_clock_6_in_endofpacket_from_sa => clock_crossing_bridge_m1_endofpacket.DATAB
DE0_SOPC_clock_6_in_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_6_in_waitrequest_from_sa => r_0.IN1
DE0_SOPC_clock_7_in_endofpacket_from_sa => clock_crossing_bridge_m1_endofpacket.DATAB
DE0_SOPC_clock_7_in_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_7_in_waitrequest_from_sa => r_0.IN1
DE0_SOPC_clock_8_in_endofpacket_from_sa => clock_crossing_bridge_m1_endofpacket.DATAA
DE0_SOPC_clock_8_in_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
DE0_SOPC_clock_8_in_waitrequest_from_sa => r_1.IN1
buttons_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
buttons_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
clk => clock_crossing_bridge_m1_latency_counter~reg0.CLK
clk => clock_crossing_bridge_m1_read_but_no_slave_selected.CLK
clock_crossing_bridge_m1_address[0] => clock_crossing_bridge_m1_address_to_slave[0].DATAIN
clock_crossing_bridge_m1_address[1] => clock_crossing_bridge_m1_address_to_slave[1].DATAIN
clock_crossing_bridge_m1_address[2] => clock_crossing_bridge_m1_address_to_slave[2].DATAIN
clock_crossing_bridge_m1_address[3] => clock_crossing_bridge_m1_address_to_slave[3].DATAIN
clock_crossing_bridge_m1_address[4] => clock_crossing_bridge_m1_address_to_slave[4].DATAIN
clock_crossing_bridge_m1_address[5] => clock_crossing_bridge_m1_address_to_slave[5].DATAIN
clock_crossing_bridge_m1_address[6] => clock_crossing_bridge_m1_address_to_slave[6].DATAIN
clock_crossing_bridge_m1_address[7] => clock_crossing_bridge_m1_address_to_slave[7].DATAIN
clock_crossing_bridge_m1_address[8] => clock_crossing_bridge_m1_address_to_slave[8].DATAIN
clock_crossing_bridge_m1_byteenable[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_granted_DE0_SOPC_clock_3_in => clock_crossing_bridge_m1_is_granted_some_slave.IN0
clock_crossing_bridge_m1_granted_DE0_SOPC_clock_4_in => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_DE0_SOPC_clock_5_in => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_DE0_SOPC_clock_6_in => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_DE0_SOPC_clock_7_in => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_DE0_SOPC_clock_8_in => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_buttons_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_key_out_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_lcd_control_slave => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_lcd_light_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_leds_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_port_a_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_profile_timer_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_sd_clk_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_sd_cmd_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_sd_dat_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_sd_wp_n_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_seg7_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_switches_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_sysid_control_slave => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_timer_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_uart_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_granted_user_timer_s1 => clock_crossing_bridge_m1_is_granted_some_slave.IN1
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_3_in => r_0.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_3_in => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_3_in => r_0.IN1
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_4_in => r_0.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_4_in => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_4_in => r_0.IN1
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_5_in => r_0.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_5_in => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_5_in => r_0.IN1
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_6_in => r_0.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_6_in => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_6_in => r_0.IN1
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_7_in => r_0.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_7_in => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_7_in => r_0.IN1
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_8_in => r_1.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_8_in => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_DE0_SOPC_clock_8_in => r_1.IN1
clock_crossing_bridge_m1_qualified_request_buttons_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_buttons_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_buttons_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_buttons_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_key_out_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_key_out_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_key_out_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_key_out_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_lcd_control_slave => r_1.IN0
clock_crossing_bridge_m1_qualified_request_lcd_control_slave => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_lcd_control_slave => r_1.IN0
clock_crossing_bridge_m1_qualified_request_lcd_control_slave => r_1.IN0
clock_crossing_bridge_m1_qualified_request_lcd_light_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_lcd_light_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_lcd_light_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_lcd_light_s1 => r_1.IN0
clock_crossing_bridge_m1_qualified_request_leds_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_leds_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_leds_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_leds_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_port_a_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_port_a_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_port_a_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_port_a_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_profile_timer_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_profile_timer_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_profile_timer_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_profile_timer_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_clk_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_clk_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_sd_clk_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_clk_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_cmd_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_cmd_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_sd_cmd_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_cmd_s1 => r_2.IN0
clock_crossing_bridge_m1_qualified_request_sd_dat_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sd_dat_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_sd_dat_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sd_dat_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sd_wp_n_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sd_wp_n_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_sd_wp_n_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sd_wp_n_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_seg7_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_seg7_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_seg7_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_seg7_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_switches_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_switches_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_switches_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_switches_s1 => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sysid_control_slave => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sysid_control_slave => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_sysid_control_slave => r_3.IN0
clock_crossing_bridge_m1_qualified_request_sysid_control_slave => r_3.IN0
clock_crossing_bridge_m1_qualified_request_timer_s1 => r_4.IN0
clock_crossing_bridge_m1_qualified_request_timer_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_timer_s1 => r_4.IN0
clock_crossing_bridge_m1_qualified_request_timer_s1 => r_4.IN0
clock_crossing_bridge_m1_qualified_request_uart_s1 => r_4.IN0
clock_crossing_bridge_m1_qualified_request_uart_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_uart_s1 => r_4.IN1
clock_crossing_bridge_m1_qualified_request_user_timer_s1 => r_4.IN0
clock_crossing_bridge_m1_qualified_request_user_timer_s1 => clock_crossing_bridge_m1_readdata.IN0
clock_crossing_bridge_m1_qualified_request_user_timer_s1 => r_4.IN0
clock_crossing_bridge_m1_qualified_request_user_timer_s1 => r_4.IN0
clock_crossing_bridge_m1_read => r_1.IN0
clock_crossing_bridge_m1_read => r_1.IN0
clock_crossing_bridge_m1_read => r_1.IN1
clock_crossing_bridge_m1_read => r_1.IN0
clock_crossing_bridge_m1_read => r_2.IN0
clock_crossing_bridge_m1_read => r_2.IN0
clock_crossing_bridge_m1_read => r_2.IN0
clock_crossing_bridge_m1_read => r_2.IN0
clock_crossing_bridge_m1_read => r_2.IN0
clock_crossing_bridge_m1_read => r_3.IN0
clock_crossing_bridge_m1_read => r_3.IN0
clock_crossing_bridge_m1_read => r_3.IN0
clock_crossing_bridge_m1_read => r_3.IN0
clock_crossing_bridge_m1_read => r_3.IN0
clock_crossing_bridge_m1_read => r_4.IN0
clock_crossing_bridge_m1_read => r_4.IN0
clock_crossing_bridge_m1_read => r_4.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_readdata.IN1
clock_crossing_bridge_m1_read => p1_clock_crossing_bridge_m1_latency_counter.IN1
clock_crossing_bridge_m1_read => r_4.IN1
clock_crossing_bridge_m1_read => r_4.IN1
clock_crossing_bridge_m1_read => r_3.IN1
clock_crossing_bridge_m1_read => r_3.IN1
clock_crossing_bridge_m1_read => r_3.IN1
clock_crossing_bridge_m1_read => r_3.IN1
clock_crossing_bridge_m1_read => r_3.IN1
clock_crossing_bridge_m1_read => r_2.IN1
clock_crossing_bridge_m1_read => r_2.IN1
clock_crossing_bridge_m1_read => r_2.IN1
clock_crossing_bridge_m1_read => r_2.IN1
clock_crossing_bridge_m1_read => r_2.IN1
clock_crossing_bridge_m1_read => r_1.IN1
clock_crossing_bridge_m1_read => r_1.IN1
clock_crossing_bridge_m1_read => r_1.IN1
clock_crossing_bridge_m1_read => r_1.IN1
clock_crossing_bridge_m1_read_data_valid_DE0_SOPC_clock_3_in => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_DE0_SOPC_clock_4_in => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_DE0_SOPC_clock_5_in => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_DE0_SOPC_clock_6_in => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_DE0_SOPC_clock_7_in => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_DE0_SOPC_clock_8_in => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_buttons_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_key_out_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_lcd_control_slave => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_lcd_light_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_leds_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_port_a_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_profile_timer_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_sd_clk_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_sd_cmd_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_sd_dat_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_sd_wp_n_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_seg7_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_switches_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_sysid_control_slave => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_timer_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_uart_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_read_data_valid_user_timer_s1 => clock_crossing_bridge_m1_readdatavalid.IN1
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_3_in => clock_crossing_bridge_m1_endofpacket.OUTPUTSELECT
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_3_in => r_0.IN1
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_4_in => clock_crossing_bridge_m1_endofpacket.OUTPUTSELECT
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_4_in => r_0.IN1
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_5_in => clock_crossing_bridge_m1_endofpacket.OUTPUTSELECT
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_5_in => r_0.IN1
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_6_in => clock_crossing_bridge_m1_endofpacket.OUTPUTSELECT
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_6_in => r_0.IN1
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_7_in => clock_crossing_bridge_m1_endofpacket.OUTPUTSELECT
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_7_in => r_0.IN1
clock_crossing_bridge_m1_requests_DE0_SOPC_clock_8_in => r_1.IN1
clock_crossing_bridge_m1_requests_buttons_s1 => r_1.IN1
clock_crossing_bridge_m1_requests_key_out_s1 => r_1.IN1
clock_crossing_bridge_m1_requests_lcd_control_slave => r_1.IN1
clock_crossing_bridge_m1_requests_lcd_light_s1 => r_1.IN1
clock_crossing_bridge_m1_requests_leds_s1 => r_2.IN1
clock_crossing_bridge_m1_requests_port_a_s1 => r_2.IN1
clock_crossing_bridge_m1_requests_profile_timer_s1 => r_2.IN1
clock_crossing_bridge_m1_requests_sd_clk_s1 => r_2.IN1
clock_crossing_bridge_m1_requests_sd_cmd_s1 => r_2.IN1
clock_crossing_bridge_m1_requests_sd_dat_s1 => r_3.IN1
clock_crossing_bridge_m1_requests_sd_wp_n_s1 => r_3.IN1
clock_crossing_bridge_m1_requests_seg7_s1 => r_3.IN1
clock_crossing_bridge_m1_requests_switches_s1 => r_3.IN1
clock_crossing_bridge_m1_requests_sysid_control_slave => r_3.IN1
clock_crossing_bridge_m1_requests_timer_s1 => r_4.IN1
clock_crossing_bridge_m1_requests_uart_s1 => r_4.IN1
clock_crossing_bridge_m1_requests_user_timer_s1 => r_4.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_4.IN1
clock_crossing_bridge_m1_write => r_4.IN1
clock_crossing_bridge_m1_write => r_4.IN1
clock_crossing_bridge_m1_write => r_4.IN1
clock_crossing_bridge_m1_write => r_4.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_3.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_2.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_write => r_1.IN1
clock_crossing_bridge_m1_writedata[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_DE0_SOPC_clock_3_in_end_xfer => ~NO_FANOUT~
d1_DE0_SOPC_clock_4_in_end_xfer => ~NO_FANOUT~
d1_DE0_SOPC_clock_5_in_end_xfer => ~NO_FANOUT~
d1_DE0_SOPC_clock_6_in_end_xfer => ~NO_FANOUT~
d1_DE0_SOPC_clock_7_in_end_xfer => ~NO_FANOUT~
d1_DE0_SOPC_clock_8_in_end_xfer => ~NO_FANOUT~
d1_buttons_s1_end_xfer => r_1.IN1
d1_key_out_s1_end_xfer => r_1.IN1
d1_lcd_control_slave_end_xfer => r_1.IN0
d1_lcd_light_s1_end_xfer => r_1.IN1
d1_leds_s1_end_xfer => r_2.IN1
d1_port_a_s1_end_xfer => r_2.IN1
d1_profile_timer_s1_end_xfer => r_2.IN1
d1_sd_clk_s1_end_xfer => r_2.IN1
d1_sd_cmd_s1_end_xfer => r_2.IN1
d1_sd_dat_s1_end_xfer => r_3.IN1
d1_sd_wp_n_s1_end_xfer => r_3.IN1
d1_seg7_s1_end_xfer => r_3.IN1
d1_switches_s1_end_xfer => r_3.IN1
d1_sysid_control_slave_end_xfer => r_3.IN1
d1_timer_s1_end_xfer => r_4.IN1
d1_uart_s1_end_xfer => r_4.IN1
d1_user_timer_s1_end_xfer => r_4.IN1
key_out_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
key_out_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
lcd_control_slave_wait_counter_eq_0 => r_1.IN1
lcd_light_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
lcd_light_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
leds_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
port_a_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
profile_timer_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
reset_n => clock_crossing_bridge_m1_reset_n.DATAIN
reset_n => clock_crossing_bridge_m1_latency_counter~reg0.ACLR
reset_n => clock_crossing_bridge_m1_read_but_no_slave_selected.ACLR
sd_clk_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
sd_clk_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
sd_cmd_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
sd_dat_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
sd_wp_n_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
seg7_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
switches_s1_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => clock_crossing_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
timer_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
uart_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[0] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[1] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[2] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[3] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[4] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[5] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[6] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[7] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[8] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[9] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[10] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[11] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[12] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[13] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[14] => clock_crossing_bridge_m1_readdata.IN1
user_timer_s1_readdata_from_sa[15] => clock_crossing_bridge_m1_readdata.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[13].IN1
slave_address[1] => downstream_data_in[14].IN1
slave_address[2] => downstream_data_in[15].IN1
slave_address[3] => downstream_data_in[16].IN1
slave_address[4] => downstream_data_in[17].IN1
slave_address[5] => downstream_data_in[18].IN1
slave_address[6] => downstream_data_in[19].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_nativeaddress[6] => downstream_data_in[10].IN1
slave_read => downstream_data_in[12].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[11].IN1
slave_writedata[0] => downstream_data_in[20].IN1
slave_writedata[1] => downstream_data_in[21].IN1
slave_writedata[2] => downstream_data_in[22].IN1
slave_writedata[3] => downstream_data_in[23].IN1
slave_writedata[4] => downstream_data_in[24].IN1
slave_writedata[5] => downstream_data_in[25].IN1
slave_writedata[6] => downstream_data_in[26].IN1
slave_writedata[7] => downstream_data_in[27].IN1
slave_writedata[8] => downstream_data_in[28].IN1
slave_writedata[9] => downstream_data_in[29].IN1
slave_writedata[10] => downstream_data_in[30].IN1
slave_writedata[11] => downstream_data_in[31].IN1
slave_writedata[12] => downstream_data_in[32].IN1
slave_writedata[13] => downstream_data_in[33].IN1
slave_writedata[14] => downstream_data_in[34].IN1
slave_writedata[15] => downstream_data_in[35].IN1
slave_writedata[16] => downstream_data_in[36].IN1
slave_writedata[17] => downstream_data_in[37].IN1
slave_writedata[18] => downstream_data_in[38].IN1
slave_writedata[19] => downstream_data_in[39].IN1
slave_writedata[20] => downstream_data_in[40].IN1
slave_writedata[21] => downstream_data_in[41].IN1
slave_writedata[22] => downstream_data_in[42].IN1
slave_writedata[23] => downstream_data_in[43].IN1
slave_writedata[24] => downstream_data_in[44].IN1
slave_writedata[25] => downstream_data_in[45].IN1
slave_writedata[26] => downstream_data_in[46].IN1
slave_writedata[27] => downstream_data_in[47].IN1
slave_writedata[28] => downstream_data_in[48].IN1
slave_writedata[29] => downstream_data_in[49].IN1
slave_writedata[30] => downstream_data_in[50].IN1
slave_writedata[31] => downstream_data_in[51].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_4uf1:auto_generated.data[0]
data[1] => dcfifo_4uf1:auto_generated.data[1]
data[2] => dcfifo_4uf1:auto_generated.data[2]
data[3] => dcfifo_4uf1:auto_generated.data[3]
data[4] => dcfifo_4uf1:auto_generated.data[4]
data[5] => dcfifo_4uf1:auto_generated.data[5]
data[6] => dcfifo_4uf1:auto_generated.data[6]
data[7] => dcfifo_4uf1:auto_generated.data[7]
data[8] => dcfifo_4uf1:auto_generated.data[8]
data[9] => dcfifo_4uf1:auto_generated.data[9]
data[10] => dcfifo_4uf1:auto_generated.data[10]
data[11] => dcfifo_4uf1:auto_generated.data[11]
data[12] => dcfifo_4uf1:auto_generated.data[12]
data[13] => dcfifo_4uf1:auto_generated.data[13]
data[14] => dcfifo_4uf1:auto_generated.data[14]
data[15] => dcfifo_4uf1:auto_generated.data[15]
data[16] => dcfifo_4uf1:auto_generated.data[16]
data[17] => dcfifo_4uf1:auto_generated.data[17]
data[18] => dcfifo_4uf1:auto_generated.data[18]
data[19] => dcfifo_4uf1:auto_generated.data[19]
data[20] => dcfifo_4uf1:auto_generated.data[20]
data[21] => dcfifo_4uf1:auto_generated.data[21]
data[22] => dcfifo_4uf1:auto_generated.data[22]
data[23] => dcfifo_4uf1:auto_generated.data[23]
data[24] => dcfifo_4uf1:auto_generated.data[24]
data[25] => dcfifo_4uf1:auto_generated.data[25]
data[26] => dcfifo_4uf1:auto_generated.data[26]
data[27] => dcfifo_4uf1:auto_generated.data[27]
data[28] => dcfifo_4uf1:auto_generated.data[28]
data[29] => dcfifo_4uf1:auto_generated.data[29]
data[30] => dcfifo_4uf1:auto_generated.data[30]
data[31] => dcfifo_4uf1:auto_generated.data[31]
data[32] => dcfifo_4uf1:auto_generated.data[32]
data[33] => dcfifo_4uf1:auto_generated.data[33]
data[34] => dcfifo_4uf1:auto_generated.data[34]
data[35] => dcfifo_4uf1:auto_generated.data[35]
data[36] => dcfifo_4uf1:auto_generated.data[36]
data[37] => dcfifo_4uf1:auto_generated.data[37]
data[38] => dcfifo_4uf1:auto_generated.data[38]
data[39] => dcfifo_4uf1:auto_generated.data[39]
data[40] => dcfifo_4uf1:auto_generated.data[40]
data[41] => dcfifo_4uf1:auto_generated.data[41]
data[42] => dcfifo_4uf1:auto_generated.data[42]
data[43] => dcfifo_4uf1:auto_generated.data[43]
data[44] => dcfifo_4uf1:auto_generated.data[44]
data[45] => dcfifo_4uf1:auto_generated.data[45]
data[46] => dcfifo_4uf1:auto_generated.data[46]
data[47] => dcfifo_4uf1:auto_generated.data[47]
data[48] => dcfifo_4uf1:auto_generated.data[48]
data[49] => dcfifo_4uf1:auto_generated.data[49]
data[50] => dcfifo_4uf1:auto_generated.data[50]
data[51] => dcfifo_4uf1:auto_generated.data[51]
rdclk => dcfifo_4uf1:auto_generated.rdclk
rdreq => dcfifo_4uf1:auto_generated.rdreq
wrclk => dcfifo_4uf1:auto_generated.wrclk
wrreq => dcfifo_4uf1:auto_generated.wrreq
aclr => dcfifo_4uf1:auto_generated.aclr


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated
aclr => a_graycounter_g47:rdptr_g1p.aclr
aclr => a_graycounter_cic:wrptr_g1p.aclr
aclr => altsyncram_bi31:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[4].IN0
aclr => rs_dgwp_reg[4].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[4].IN0
aclr => ws_dgrp_reg[4].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_bi31:fifo_ram.data_a[0]
data[1] => altsyncram_bi31:fifo_ram.data_a[1]
data[2] => altsyncram_bi31:fifo_ram.data_a[2]
data[3] => altsyncram_bi31:fifo_ram.data_a[3]
data[4] => altsyncram_bi31:fifo_ram.data_a[4]
data[5] => altsyncram_bi31:fifo_ram.data_a[5]
data[6] => altsyncram_bi31:fifo_ram.data_a[6]
data[7] => altsyncram_bi31:fifo_ram.data_a[7]
data[8] => altsyncram_bi31:fifo_ram.data_a[8]
data[9] => altsyncram_bi31:fifo_ram.data_a[9]
data[10] => altsyncram_bi31:fifo_ram.data_a[10]
data[11] => altsyncram_bi31:fifo_ram.data_a[11]
data[12] => altsyncram_bi31:fifo_ram.data_a[12]
data[13] => altsyncram_bi31:fifo_ram.data_a[13]
data[14] => altsyncram_bi31:fifo_ram.data_a[14]
data[15] => altsyncram_bi31:fifo_ram.data_a[15]
data[16] => altsyncram_bi31:fifo_ram.data_a[16]
data[17] => altsyncram_bi31:fifo_ram.data_a[17]
data[18] => altsyncram_bi31:fifo_ram.data_a[18]
data[19] => altsyncram_bi31:fifo_ram.data_a[19]
data[20] => altsyncram_bi31:fifo_ram.data_a[20]
data[21] => altsyncram_bi31:fifo_ram.data_a[21]
data[22] => altsyncram_bi31:fifo_ram.data_a[22]
data[23] => altsyncram_bi31:fifo_ram.data_a[23]
data[24] => altsyncram_bi31:fifo_ram.data_a[24]
data[25] => altsyncram_bi31:fifo_ram.data_a[25]
data[26] => altsyncram_bi31:fifo_ram.data_a[26]
data[27] => altsyncram_bi31:fifo_ram.data_a[27]
data[28] => altsyncram_bi31:fifo_ram.data_a[28]
data[29] => altsyncram_bi31:fifo_ram.data_a[29]
data[30] => altsyncram_bi31:fifo_ram.data_a[30]
data[31] => altsyncram_bi31:fifo_ram.data_a[31]
data[32] => altsyncram_bi31:fifo_ram.data_a[32]
data[33] => altsyncram_bi31:fifo_ram.data_a[33]
data[34] => altsyncram_bi31:fifo_ram.data_a[34]
data[35] => altsyncram_bi31:fifo_ram.data_a[35]
data[36] => altsyncram_bi31:fifo_ram.data_a[36]
data[37] => altsyncram_bi31:fifo_ram.data_a[37]
data[38] => altsyncram_bi31:fifo_ram.data_a[38]
data[39] => altsyncram_bi31:fifo_ram.data_a[39]
data[40] => altsyncram_bi31:fifo_ram.data_a[40]
data[41] => altsyncram_bi31:fifo_ram.data_a[41]
data[42] => altsyncram_bi31:fifo_ram.data_a[42]
data[43] => altsyncram_bi31:fifo_ram.data_a[43]
data[44] => altsyncram_bi31:fifo_ram.data_a[44]
data[45] => altsyncram_bi31:fifo_ram.data_a[45]
data[46] => altsyncram_bi31:fifo_ram.data_a[46]
data[47] => altsyncram_bi31:fifo_ram.data_a[47]
data[48] => altsyncram_bi31:fifo_ram.data_a[48]
data[49] => altsyncram_bi31:fifo_ram.data_a[49]
data[50] => altsyncram_bi31:fifo_ram.data_a[50]
data[51] => altsyncram_bi31:fifo_ram.data_a[51]
rdclk => a_graycounter_g47:rdptr_g1p.clock
rdclk => altsyncram_bi31:fifo_ram.clock1
rdclk => alt_synch_pipe_ekd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cic:wrptr_g1p.clock
wrclk => altsyncram_bi31:fifo_ram.clock0
wrclk => alt_synch_pipe_fkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a51.PORTAWE


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp
clock => dffpipe_dd9:dffpipe12.clock
clrn => dffpipe_dd9:dffpipe12.clrn
d[0] => dffpipe_dd9:dffpipe12.d[0]
d[1] => dffpipe_dd9:dffpipe12.d[1]
d[2] => dffpipe_dd9:dffpipe12.d[2]
d[3] => dffpipe_dd9:dffpipe12.d[3]
d[4] => dffpipe_dd9:dffpipe12.d[4]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
clock => dffpipe_ed9:dffpipe15.clock
clrn => dffpipe_ed9:dffpipe15.clrn
d[0] => dffpipe_ed9:dffpipe15.d[0]
d[1] => dffpipe_ed9:dffpipe15.d[1]
d[2] => dffpipe_ed9:dffpipe15.d[2]
d[3] => dffpipe_ed9:dffpipe15.d[3]
d[4] => dffpipe_ed9:dffpipe15.d[4]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_056:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_056:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_056:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_u1g1:auto_generated.data[0]
data[1] => dcfifo_u1g1:auto_generated.data[1]
data[2] => dcfifo_u1g1:auto_generated.data[2]
data[3] => dcfifo_u1g1:auto_generated.data[3]
data[4] => dcfifo_u1g1:auto_generated.data[4]
data[5] => dcfifo_u1g1:auto_generated.data[5]
data[6] => dcfifo_u1g1:auto_generated.data[6]
data[7] => dcfifo_u1g1:auto_generated.data[7]
data[8] => dcfifo_u1g1:auto_generated.data[8]
data[9] => dcfifo_u1g1:auto_generated.data[9]
data[10] => dcfifo_u1g1:auto_generated.data[10]
data[11] => dcfifo_u1g1:auto_generated.data[11]
data[12] => dcfifo_u1g1:auto_generated.data[12]
data[13] => dcfifo_u1g1:auto_generated.data[13]
data[14] => dcfifo_u1g1:auto_generated.data[14]
data[15] => dcfifo_u1g1:auto_generated.data[15]
data[16] => dcfifo_u1g1:auto_generated.data[16]
data[17] => dcfifo_u1g1:auto_generated.data[17]
data[18] => dcfifo_u1g1:auto_generated.data[18]
data[19] => dcfifo_u1g1:auto_generated.data[19]
data[20] => dcfifo_u1g1:auto_generated.data[20]
data[21] => dcfifo_u1g1:auto_generated.data[21]
data[22] => dcfifo_u1g1:auto_generated.data[22]
data[23] => dcfifo_u1g1:auto_generated.data[23]
data[24] => dcfifo_u1g1:auto_generated.data[24]
data[25] => dcfifo_u1g1:auto_generated.data[25]
data[26] => dcfifo_u1g1:auto_generated.data[26]
data[27] => dcfifo_u1g1:auto_generated.data[27]
data[28] => dcfifo_u1g1:auto_generated.data[28]
data[29] => dcfifo_u1g1:auto_generated.data[29]
data[30] => dcfifo_u1g1:auto_generated.data[30]
data[31] => dcfifo_u1g1:auto_generated.data[31]
data[32] => dcfifo_u1g1:auto_generated.data[32]
rdclk => dcfifo_u1g1:auto_generated.rdclk
rdreq => dcfifo_u1g1:auto_generated.rdreq
wrclk => dcfifo_u1g1:auto_generated.wrclk
wrreq => dcfifo_u1g1:auto_generated.wrreq
aclr => dcfifo_u1g1:auto_generated.aclr


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
aclr => a_graycounter_i47:rdptr_g1p.aclr
aclr => a_graycounter_eic:wrptr_g1p.aclr
aclr => altsyncram_di31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[6].IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_di31:fifo_ram.data_a[0]
data[1] => altsyncram_di31:fifo_ram.data_a[1]
data[2] => altsyncram_di31:fifo_ram.data_a[2]
data[3] => altsyncram_di31:fifo_ram.data_a[3]
data[4] => altsyncram_di31:fifo_ram.data_a[4]
data[5] => altsyncram_di31:fifo_ram.data_a[5]
data[6] => altsyncram_di31:fifo_ram.data_a[6]
data[7] => altsyncram_di31:fifo_ram.data_a[7]
data[8] => altsyncram_di31:fifo_ram.data_a[8]
data[9] => altsyncram_di31:fifo_ram.data_a[9]
data[10] => altsyncram_di31:fifo_ram.data_a[10]
data[11] => altsyncram_di31:fifo_ram.data_a[11]
data[12] => altsyncram_di31:fifo_ram.data_a[12]
data[13] => altsyncram_di31:fifo_ram.data_a[13]
data[14] => altsyncram_di31:fifo_ram.data_a[14]
data[15] => altsyncram_di31:fifo_ram.data_a[15]
data[16] => altsyncram_di31:fifo_ram.data_a[16]
data[17] => altsyncram_di31:fifo_ram.data_a[17]
data[18] => altsyncram_di31:fifo_ram.data_a[18]
data[19] => altsyncram_di31:fifo_ram.data_a[19]
data[20] => altsyncram_di31:fifo_ram.data_a[20]
data[21] => altsyncram_di31:fifo_ram.data_a[21]
data[22] => altsyncram_di31:fifo_ram.data_a[22]
data[23] => altsyncram_di31:fifo_ram.data_a[23]
data[24] => altsyncram_di31:fifo_ram.data_a[24]
data[25] => altsyncram_di31:fifo_ram.data_a[25]
data[26] => altsyncram_di31:fifo_ram.data_a[26]
data[27] => altsyncram_di31:fifo_ram.data_a[27]
data[28] => altsyncram_di31:fifo_ram.data_a[28]
data[29] => altsyncram_di31:fifo_ram.data_a[29]
data[30] => altsyncram_di31:fifo_ram.data_a[30]
data[31] => altsyncram_di31:fifo_ram.data_a[31]
data[32] => altsyncram_di31:fifo_ram.data_a[32]
rdclk => a_graycounter_i47:rdptr_g1p.clock
rdclk => altsyncram_di31:fifo_ram.clock1
rdclk => alt_synch_pipe_gkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_eic:wrptr_g1p.clock
wrclk => altsyncram_di31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_hkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
clock => dffpipe_fd9:dffpipe12.clock
clrn => dffpipe_fd9:dffpipe12.clrn
d[0] => dffpipe_fd9:dffpipe12.d[0]
d[1] => dffpipe_fd9:dffpipe12.d[1]
d[2] => dffpipe_fd9:dffpipe12.d[2]
d[3] => dffpipe_fd9:dffpipe12.d[3]
d[4] => dffpipe_fd9:dffpipe12.d[4]
d[5] => dffpipe_fd9:dffpipe12.d[5]
d[6] => dffpipe_fd9:dffpipe12.d[6]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
clock => dffpipe_hd9:dffpipe16.clock
clrn => dffpipe_hd9:dffpipe16.clrn
d[0] => dffpipe_hd9:dffpipe16.d[0]
d[1] => dffpipe_hd9:dffpipe16.d[1]
d[2] => dffpipe_hd9:dffpipe16.d[2]
d[3] => dffpipe_hd9:dffpipe16.d[3]
d[4] => dffpipe_hd9:dffpipe16.d[4]
d[5] => dffpipe_hd9:dffpipe16.d[5]
d[6] => dffpipe_hd9:dffpipe16.d[6]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN13
cpu_data_master_address_to_slave[12] => Equal0.IN36
cpu_data_master_address_to_slave[13] => Equal0.IN12
cpu_data_master_address_to_slave[14] => Equal0.IN11
cpu_data_master_address_to_slave[15] => Equal0.IN10
cpu_data_master_address_to_slave[16] => Equal0.IN9
cpu_data_master_address_to_slave[17] => Equal0.IN8
cpu_data_master_address_to_slave[18] => Equal0.IN7
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_address_to_slave[23] => Equal0.IN2
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cpu_data_master_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cpu_data_master_read => cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_data_master_write => cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[3] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[4] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[5] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[6] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[7] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[8] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[9] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[10] => cpu_jtag_debug_module_address.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN13
cpu_instruction_master_address_to_slave[12] => Equal1.IN36
cpu_instruction_master_address_to_slave[13] => Equal1.IN12
cpu_instruction_master_address_to_slave[14] => Equal1.IN11
cpu_instruction_master_address_to_slave[15] => Equal1.IN10
cpu_instruction_master_address_to_slave[16] => Equal1.IN9
cpu_instruction_master_address_to_slave[17] => Equal1.IN8
cpu_instruction_master_address_to_slave[18] => Equal1.IN7
cpu_instruction_master_address_to_slave[19] => Equal1.IN6
cpu_instruction_master_address_to_slave[20] => Equal1.IN5
cpu_instruction_master_address_to_slave[21] => Equal1.IN4
cpu_instruction_master_address_to_slave[22] => Equal1.IN3
cpu_instruction_master_address_to_slave[23] => Equal1.IN2
cpu_instruction_master_address_to_slave[24] => Equal1.IN1
cpu_instruction_master_address_to_slave[25] => Equal1.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master
clk => ~NO_FANOUT~
cpu_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa => cpu_custom_instruction_master_done.DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0] => cpu_custom_instruction_master_result[0].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1] => cpu_custom_instruction_master_result[1].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2] => cpu_custom_instruction_master_result[2].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3] => cpu_custom_instruction_master_result[3].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4] => cpu_custom_instruction_master_result[4].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5] => cpu_custom_instruction_master_result[5].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6] => cpu_custom_instruction_master_result[6].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7] => cpu_custom_instruction_master_result[7].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8] => cpu_custom_instruction_master_result[8].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9] => cpu_custom_instruction_master_result[9].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10] => cpu_custom_instruction_master_result[10].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11] => cpu_custom_instruction_master_result[11].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12] => cpu_custom_instruction_master_result[12].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13] => cpu_custom_instruction_master_result[13].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14] => cpu_custom_instruction_master_result[14].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15] => cpu_custom_instruction_master_result[15].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16] => cpu_custom_instruction_master_result[16].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17] => cpu_custom_instruction_master_result[17].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18] => cpu_custom_instruction_master_result[18].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19] => cpu_custom_instruction_master_result[19].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20] => cpu_custom_instruction_master_result[20].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21] => cpu_custom_instruction_master_result[21].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22] => cpu_custom_instruction_master_result[22].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23] => cpu_custom_instruction_master_result[23].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24] => cpu_custom_instruction_master_result[24].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25] => cpu_custom_instruction_master_result[25].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26] => cpu_custom_instruction_master_result[26].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27] => cpu_custom_instruction_master_result[27].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28] => cpu_custom_instruction_master_result[28].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29] => cpu_custom_instruction_master_result[29].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30] => cpu_custom_instruction_master_result[30].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31] => cpu_custom_instruction_master_result[31].DATAIN
cpu_custom_instruction_master_start => cpu_custom_instruction_master_start_cpu_altera_nios_custom_instr_floating_point_inst_s1.DATAIN
reset_n => cpu_custom_instruction_master_reset_n.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master
DE0_SOPC_clock_0_in_readdata_from_sa[0] => p1_dbs_16_reg_segment_0[0].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[1] => p1_dbs_16_reg_segment_0[1].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[2] => p1_dbs_16_reg_segment_0[2].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[3] => p1_dbs_16_reg_segment_0[3].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[4] => p1_dbs_16_reg_segment_0[4].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[5] => p1_dbs_16_reg_segment_0[5].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[6] => p1_dbs_16_reg_segment_0[6].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[7] => p1_dbs_16_reg_segment_0[7].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[8] => p1_dbs_16_reg_segment_0[8].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[9] => p1_dbs_16_reg_segment_0[9].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[10] => p1_dbs_16_reg_segment_0[10].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[11] => p1_dbs_16_reg_segment_0[11].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[12] => p1_dbs_16_reg_segment_0[12].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[13] => p1_dbs_16_reg_segment_0[13].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[14] => p1_dbs_16_reg_segment_0[14].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_readdata_from_sa[15] => p1_dbs_16_reg_segment_0[15].DATAB
DE0_SOPC_clock_0_in_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
DE0_SOPC_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
DE0_SOPC_clock_0_in_waitrequest_from_sa => r_0.IN1
DE0_SOPC_clock_2_in_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata.IN0
DE0_SOPC_clock_2_in_waitrequest_from_sa => r_0.IN1
buttons_s1_irq_from_sa => buttons_s1_irq_from_sa.IN1
cfi_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN0
cfi_flash_s1_wait_counter_eq_1 => r_4.IN1
clk => cpu_data_master_dbs_address[0]~reg0.CLK
clk => cpu_data_master_dbs_address[1]~reg0.CLK
clk => cpu_data_master_waitrequest~reg0.CLK
clk => registered_cpu_data_master_readdata[0].CLK
clk => registered_cpu_data_master_readdata[1].CLK
clk => registered_cpu_data_master_readdata[2].CLK
clk => registered_cpu_data_master_readdata[3].CLK
clk => registered_cpu_data_master_readdata[4].CLK
clk => registered_cpu_data_master_readdata[5].CLK
clk => registered_cpu_data_master_readdata[6].CLK
clk => registered_cpu_data_master_readdata[7].CLK
clk => registered_cpu_data_master_readdata[8].CLK
clk => registered_cpu_data_master_readdata[9].CLK
clk => registered_cpu_data_master_readdata[10].CLK
clk => registered_cpu_data_master_readdata[11].CLK
clk => registered_cpu_data_master_readdata[12].CLK
clk => registered_cpu_data_master_readdata[13].CLK
clk => registered_cpu_data_master_readdata[14].CLK
clk => registered_cpu_data_master_readdata[15].CLK
clk => registered_cpu_data_master_readdata[16].CLK
clk => registered_cpu_data_master_readdata[17].CLK
clk => registered_cpu_data_master_readdata[18].CLK
clk => registered_cpu_data_master_readdata[19].CLK
clk => registered_cpu_data_master_readdata[20].CLK
clk => registered_cpu_data_master_readdata[21].CLK
clk => registered_cpu_data_master_readdata[22].CLK
clk => registered_cpu_data_master_readdata[23].CLK
clk => registered_cpu_data_master_readdata[24].CLK
clk => registered_cpu_data_master_readdata[25].CLK
clk => registered_cpu_data_master_readdata[26].CLK
clk => registered_cpu_data_master_readdata[27].CLK
clk => registered_cpu_data_master_readdata[28].CLK
clk => registered_cpu_data_master_readdata[29].CLK
clk => registered_cpu_data_master_readdata[30].CLK
clk => registered_cpu_data_master_readdata[31].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_data_master_no_byte_enables_and_last_term~reg0.CLK
clock_crossing_bridge_s1_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata.IN0
clock_crossing_bridge_s1_waitrequest_from_sa => r_1.IN1
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_byteenable_DE0_SOPC_clock_0_in[0] => WideNor0.IN0
cpu_data_master_byteenable_DE0_SOPC_clock_0_in[1] => WideNor0.IN1
cpu_data_master_byteenable_cfi_flash_s1[0] => WideNor1.IN0
cpu_data_master_byteenable_cfi_flash_s1[1] => WideNor1.IN1
cpu_data_master_granted_DE0_SOPC_clock_0_in => pre_dbs_count_enable.IN0
cpu_data_master_granted_DE0_SOPC_clock_0_in => pre_dbs_count_enable.IN0
cpu_data_master_granted_DE0_SOPC_clock_2_in => ~NO_FANOUT~
cpu_data_master_granted_cfi_flash_s1 => r_4.IN0
cpu_data_master_granted_cfi_flash_s1 => pre_dbs_count_enable.IN0
cpu_data_master_granted_clock_crossing_bridge_s1 => ~NO_FANOUT~
cpu_data_master_granted_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_granted_onchip_mem_s1 => r_2.IN0
cpu_data_master_qualified_request_DE0_SOPC_clock_0_in => r_0.IN1
cpu_data_master_qualified_request_DE0_SOPC_clock_0_in => r_0.IN0
cpu_data_master_qualified_request_DE0_SOPC_clock_0_in => r_0.IN0
cpu_data_master_qualified_request_DE0_SOPC_clock_2_in => r_0.IN0
cpu_data_master_qualified_request_DE0_SOPC_clock_2_in => r_0.IN1
cpu_data_master_qualified_request_cfi_flash_s1 => r_4.IN1
cpu_data_master_qualified_request_cfi_flash_s1 => r_4.IN0
cpu_data_master_qualified_request_cfi_flash_s1 => r_4.IN0
cpu_data_master_qualified_request_cfi_flash_s1 => r_4.IN1
cpu_data_master_qualified_request_clock_crossing_bridge_s1 => r_1.IN0
cpu_data_master_qualified_request_clock_crossing_bridge_s1 => r_1.IN1
cpu_data_master_qualified_request_clock_crossing_bridge_s1 => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_2.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_2.IN1
cpu_data_master_qualified_request_onchip_mem_s1 => r_2.IN0
cpu_data_master_qualified_request_onchip_mem_s1 => r_2.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_4.IN1
cpu_data_master_read => pre_dbs_count_enable.IN1
cpu_data_master_read => r_4.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read_data_valid_DE0_SOPC_clock_0_in => ~NO_FANOUT~
cpu_data_master_read_data_valid_DE0_SOPC_clock_2_in => ~NO_FANOUT~
cpu_data_master_read_data_valid_cfi_flash_s1 => pre_dbs_count_enable.IN1
cpu_data_master_read_data_valid_clock_crossing_bridge_s1 => r_1.IN1
cpu_data_master_read_data_valid_clock_crossing_bridge_s1 => r_1.IN1
cpu_data_master_read_data_valid_clock_crossing_bridge_s1_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => ~NO_FANOUT~
cpu_data_master_read_data_valid_onchip_mem_s1 => ~NO_FANOUT~
cpu_data_master_requests_DE0_SOPC_clock_0_in => last_dbs_term_and_run.OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => pre_dbs_count_enable.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[15].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[14].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[13].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[12].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[11].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[10].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[9].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[8].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[7].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[6].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[5].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[4].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[3].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[2].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[1].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_dbs_16_reg_segment_0[0].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_dbs_increment[1].OUTPUTSELECT
cpu_data_master_requests_DE0_SOPC_clock_0_in => dbs_count_enable.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => r_0.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_0_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => r_0.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_DE0_SOPC_clock_2_in => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => pre_dbs_count_enable.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_dbs_increment[1].DATAA
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_cfi_flash_s1 => r_4.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => r_1.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_clock_crossing_bridge_s1 => p1_registered_cpu_data_master_readdata.IN1
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_requests_cpu_jtag_debug_module => r_1.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_1.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => p1_registered_cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => cpu_data_master_readdata.IN0
cpu_data_master_requests_onchip_mem_s1 => r_2.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => last_dbs_term_and_run.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_writedata[0] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[0] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[1] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[1] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[2] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[2] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[3] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[3] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[4] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[4] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[5] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[5] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[6] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[6] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[7] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[7] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[8] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[8] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[9] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[9] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[10] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[10] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[11] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[11] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[12] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[12] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[13] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[13] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[14] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[14] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[15] => cpu_data_master_dbs_write_16.DATAA
cpu_data_master_writedata[15] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[16] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[16] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[17] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[17] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[18] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[18] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[19] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[19] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[20] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[20] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[21] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[21] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[22] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[22] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[23] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[23] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[24] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[24] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[25] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[25] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[26] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[26] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[27] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[27] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[28] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[28] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[29] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[29] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[30] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[30] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[31] => cpu_data_master_dbs_write_16.DATAB
cpu_data_master_writedata[31] => cpu_data_master_dbs_write_16.DATAB
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_DE0_SOPC_clock_0_in_end_xfer => ~NO_FANOUT~
d1_DE0_SOPC_clock_2_in_end_xfer => ~NO_FANOUT~
d1_clock_crossing_bridge_s1_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_tristate_bridge_avalon_slave_end_xfer => pre_dbs_count_enable.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[0] => p1_dbs_16_reg_segment_0[0].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[0] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[1] => p1_dbs_16_reg_segment_0[1].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[1] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[2] => p1_dbs_16_reg_segment_0[2].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[2] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[3] => p1_dbs_16_reg_segment_0[3].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[3] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[4] => p1_dbs_16_reg_segment_0[4].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[4] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[5] => p1_dbs_16_reg_segment_0[5].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[5] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[6] => p1_dbs_16_reg_segment_0[6].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[6] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[7] => p1_dbs_16_reg_segment_0[7].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[7] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[8] => p1_dbs_16_reg_segment_0[8].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[8] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[9] => p1_dbs_16_reg_segment_0[9].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[9] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[10] => p1_dbs_16_reg_segment_0[10].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[10] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[11] => p1_dbs_16_reg_segment_0[11].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[11] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[12] => p1_dbs_16_reg_segment_0[12].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[12] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[13] => p1_dbs_16_reg_segment_0[13].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[13] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[14] => p1_dbs_16_reg_segment_0[14].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[14] => cpu_data_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[15] => p1_dbs_16_reg_segment_0[15].DATAA
incoming_data_to_and_from_the_cfi_flash_with_Xs_converted_to_0[15] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
onchip_mem_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
pll_cpu => pll_cpu.IN7
pll_cpu_reset_n => pll_cpu_reset_n.IN7
port_a_s1_irq_from_sa => port_a_s1_irq_from_sa.IN1
profile_timer_s1_irq_from_sa => profile_timer_s1_irq_from_sa.IN1
registered_cpu_data_master_read_data_valid_cfi_flash_s1 => r_4.IN1
registered_cpu_data_master_read_data_valid_onchip_mem_s1 => r_2.IN1
registered_cpu_data_master_read_data_valid_onchip_mem_s1 => r_2.IN1
reset_n => registered_cpu_data_master_readdata[0].ACLR
reset_n => registered_cpu_data_master_readdata[1].ACLR
reset_n => registered_cpu_data_master_readdata[2].ACLR
reset_n => registered_cpu_data_master_readdata[3].ACLR
reset_n => registered_cpu_data_master_readdata[4].ACLR
reset_n => registered_cpu_data_master_readdata[5].ACLR
reset_n => registered_cpu_data_master_readdata[6].ACLR
reset_n => registered_cpu_data_master_readdata[7].ACLR
reset_n => registered_cpu_data_master_readdata[8].ACLR
reset_n => registered_cpu_data_master_readdata[9].ACLR
reset_n => registered_cpu_data_master_readdata[10].ACLR
reset_n => registered_cpu_data_master_readdata[11].ACLR
reset_n => registered_cpu_data_master_readdata[12].ACLR
reset_n => registered_cpu_data_master_readdata[13].ACLR
reset_n => registered_cpu_data_master_readdata[14].ACLR
reset_n => registered_cpu_data_master_readdata[15].ACLR
reset_n => registered_cpu_data_master_readdata[16].ACLR
reset_n => registered_cpu_data_master_readdata[17].ACLR
reset_n => registered_cpu_data_master_readdata[18].ACLR
reset_n => registered_cpu_data_master_readdata[19].ACLR
reset_n => registered_cpu_data_master_readdata[20].ACLR
reset_n => registered_cpu_data_master_readdata[21].ACLR
reset_n => registered_cpu_data_master_readdata[22].ACLR
reset_n => registered_cpu_data_master_readdata[23].ACLR
reset_n => registered_cpu_data_master_readdata[24].ACLR
reset_n => registered_cpu_data_master_readdata[25].ACLR
reset_n => registered_cpu_data_master_readdata[26].ACLR
reset_n => registered_cpu_data_master_readdata[27].ACLR
reset_n => registered_cpu_data_master_readdata[28].ACLR
reset_n => registered_cpu_data_master_readdata[29].ACLR
reset_n => registered_cpu_data_master_readdata[30].ACLR
reset_n => registered_cpu_data_master_readdata[31].ACLR
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_data_master_no_byte_enables_and_last_term~reg0.ACLR
reset_n => cpu_data_master_waitrequest~reg0.PRESET
switches_s1_irq_from_sa => switches_s1_irq_from_sa.IN1
timer_s1_irq_from_sa => timer_s1_irq_from_sa.IN1
uart_s1_irq_from_sa => uart_s1_irq_from_sa.IN1
user_timer_s1_irq_from_sa => user_timer_s1_irq_from_sa.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
DE0_SOPC_clock_1_in_readdata_from_sa[0] => p1_dbs_16_reg_segment_0[0].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[0] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[1] => p1_dbs_16_reg_segment_0[1].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[1] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[2] => p1_dbs_16_reg_segment_0[2].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[2] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[3] => p1_dbs_16_reg_segment_0[3].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[3] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[4] => p1_dbs_16_reg_segment_0[4].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[4] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[5] => p1_dbs_16_reg_segment_0[5].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[5] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[6] => p1_dbs_16_reg_segment_0[6].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[6] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[7] => p1_dbs_16_reg_segment_0[7].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[7] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[8] => p1_dbs_16_reg_segment_0[8].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[8] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[9] => p1_dbs_16_reg_segment_0[9].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[9] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[10] => p1_dbs_16_reg_segment_0[10].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[10] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[11] => p1_dbs_16_reg_segment_0[11].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[11] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[12] => p1_dbs_16_reg_segment_0[12].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[12] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[13] => p1_dbs_16_reg_segment_0[13].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[13] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[14] => p1_dbs_16_reg_segment_0[14].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[14] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_readdata_from_sa[15] => p1_dbs_16_reg_segment_0[15].DATAB
DE0_SOPC_clock_1_in_readdata_from_sa[15] => cpu_instruction_master_readdata.IN0
DE0_SOPC_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
DE0_SOPC_clock_1_in_waitrequest_from_sa => r_0.IN1
cfi_flash_s1_wait_counter_eq_0 => ~NO_FANOUT~
cfi_flash_s1_wait_counter_eq_1 => ~NO_FANOUT~
clk => cpu_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => ~NO_FANOUT~
cpu_instruction_master_address[25] => cpu_instruction_master_address_to_slave[25].DATAIN
cpu_instruction_master_granted_DE0_SOPC_clock_1_in => pre_dbs_count_enable.IN0
cpu_instruction_master_granted_cfi_flash_s1 => r_4.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_granted_onchip_mem_s1 => r_2.IN0
cpu_instruction_master_qualified_request_DE0_SOPC_clock_1_in => r_0.IN0
cpu_instruction_master_qualified_request_cfi_flash_s1 => r_4.IN1
cpu_instruction_master_qualified_request_cfi_flash_s1 => r_4.IN0
cpu_instruction_master_qualified_request_cfi_flash_s1 => r_4.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN1
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_2.IN0
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_2.IN0
cpu_instruction_master_qualified_request_onchip_mem_s1 => r_2.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_1.IN0
cpu_instruction_master_read => r_2.IN0
cpu_instruction_master_read => r_4.IN1
cpu_instruction_master_read => pre_dbs_count_enable.IN1
cpu_instruction_master_read => r_4.IN1
cpu_instruction_master_read => r_2.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read_data_valid_DE0_SOPC_clock_1_in => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_cfi_flash_s1 => r_4.IN1
cpu_instruction_master_read_data_valid_cfi_flash_s1 => pre_dbs_count_enable.IN1
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_onchip_mem_s1 => r_2.IN1
cpu_instruction_master_read_data_valid_onchip_mem_s1 => r_2.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[15].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[14].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[13].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[12].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[11].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[10].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[9].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[8].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[7].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[6].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[5].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[4].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[3].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[2].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[1].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => p1_dbs_16_reg_segment_0[0].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_dbs_increment[1].OUTPUTSELECT
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_DE0_SOPC_clock_1_in => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_dbs_increment[1].DATAA
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN1
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cfi_flash_s1 => r_4.IN1
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_cpu_jtag_debug_module => r_1.IN1
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => cpu_instruction_master_readdata.IN0
cpu_instruction_master_requests_onchip_mem_s1 => r_2.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_DE0_SOPC_clock_1_in_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_1.IN1
d1_onchip_mem_s1_end_xfer => ~NO_FANOUT~
d1_tristate_bridge_avalon_slave_end_xfer => ~NO_FANOUT~
incoming_data_to_and_from_the_cfi_flash[0] => p1_dbs_16_reg_segment_0[0].DATAA
incoming_data_to_and_from_the_cfi_flash[0] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[1] => p1_dbs_16_reg_segment_0[1].DATAA
incoming_data_to_and_from_the_cfi_flash[1] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[2] => p1_dbs_16_reg_segment_0[2].DATAA
incoming_data_to_and_from_the_cfi_flash[2] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[3] => p1_dbs_16_reg_segment_0[3].DATAA
incoming_data_to_and_from_the_cfi_flash[3] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[4] => p1_dbs_16_reg_segment_0[4].DATAA
incoming_data_to_and_from_the_cfi_flash[4] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[5] => p1_dbs_16_reg_segment_0[5].DATAA
incoming_data_to_and_from_the_cfi_flash[5] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[6] => p1_dbs_16_reg_segment_0[6].DATAA
incoming_data_to_and_from_the_cfi_flash[6] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[7] => p1_dbs_16_reg_segment_0[7].DATAA
incoming_data_to_and_from_the_cfi_flash[7] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[8] => p1_dbs_16_reg_segment_0[8].DATAA
incoming_data_to_and_from_the_cfi_flash[8] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[9] => p1_dbs_16_reg_segment_0[9].DATAA
incoming_data_to_and_from_the_cfi_flash[9] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[10] => p1_dbs_16_reg_segment_0[10].DATAA
incoming_data_to_and_from_the_cfi_flash[10] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[11] => p1_dbs_16_reg_segment_0[11].DATAA
incoming_data_to_and_from_the_cfi_flash[11] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[12] => p1_dbs_16_reg_segment_0[12].DATAA
incoming_data_to_and_from_the_cfi_flash[12] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[13] => p1_dbs_16_reg_segment_0[13].DATAA
incoming_data_to_and_from_the_cfi_flash[13] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[14] => p1_dbs_16_reg_segment_0[14].DATAA
incoming_data_to_and_from_the_cfi_flash[14] => cpu_instruction_master_readdata.IN1
incoming_data_to_and_from_the_cfi_flash[15] => p1_dbs_16_reg_segment_0[15].DATAA
incoming_data_to_and_from_the_cfi_flash[15] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
onchip_mem_s1_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_instruction_master_dbs_address[1]~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu
E_ci_multi_done => E_ci_multi_clk_en.DATAB
E_ci_multi_done => E_ci_multi_stall.IN1
E_ci_result[0] => E_alu_result.DATAB
E_ci_result[1] => E_alu_result.DATAB
E_ci_result[2] => E_alu_result.DATAB
E_ci_result[3] => E_alu_result.DATAB
E_ci_result[4] => E_alu_result.DATAB
E_ci_result[5] => E_alu_result.DATAB
E_ci_result[6] => E_alu_result.DATAB
E_ci_result[7] => E_alu_result.DATAB
E_ci_result[8] => E_alu_result.DATAB
E_ci_result[9] => E_alu_result.DATAB
E_ci_result[10] => E_alu_result.DATAB
E_ci_result[11] => E_alu_result.DATAB
E_ci_result[12] => E_alu_result.DATAB
E_ci_result[13] => E_alu_result.DATAB
E_ci_result[14] => E_alu_result.DATAB
E_ci_result[15] => E_alu_result.DATAB
E_ci_result[16] => E_alu_result.DATAB
E_ci_result[17] => E_alu_result.DATAB
E_ci_result[18] => E_alu_result.DATAB
E_ci_result[19] => E_alu_result.DATAB
E_ci_result[20] => E_alu_result.DATAB
E_ci_result[21] => E_alu_result.DATAB
E_ci_result[22] => E_alu_result.DATAB
E_ci_result[23] => E_alu_result.DATAB
E_ci_result[24] => E_alu_result.DATAB
E_ci_result[25] => E_alu_result.DATAB
E_ci_result[26] => E_alu_result.DATAB
E_ci_result[27] => E_alu_result.DATAB
E_ci_result[28] => E_alu_result.DATAB
E_ci_result[29] => E_alu_result.DATAB
E_ci_result[30] => E_alu_result.DATAB
E_ci_result[31] => E_alu_result.DATAB
clk => clk.IN4
d_irq[0] => W_ipending_reg_nxt.IN0
d_irq[1] => W_ipending_reg_nxt.IN0
d_irq[2] => W_ipending_reg_nxt.IN0
d_irq[3] => W_ipending_reg_nxt.IN0
d_irq[4] => W_ipending_reg_nxt.IN0
d_irq[5] => W_ipending_reg_nxt.IN0
d_irq[6] => W_ipending_reg_nxt.IN0
d_irq[7] => W_ipending_reg_nxt.IN0
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => av_ld_byte0_data_nxt.DATAA
d_readdata[1] => av_ld_byte0_data_nxt.DATAA
d_readdata[2] => av_ld_byte0_data_nxt.DATAA
d_readdata[3] => av_ld_byte0_data_nxt.DATAA
d_readdata[4] => av_ld_byte0_data_nxt.DATAA
d_readdata[5] => av_ld_byte0_data_nxt.DATAA
d_readdata[6] => av_ld_byte0_data_nxt.DATAA
d_readdata[7] => av_ld_byte0_data_nxt.DATAA
d_readdata[8] => av_ld_byte1_data_nxt.DATAA
d_readdata[9] => av_ld_byte1_data_nxt.DATAA
d_readdata[10] => av_ld_byte1_data_nxt.DATAA
d_readdata[11] => av_ld_byte1_data_nxt.DATAA
d_readdata[12] => av_ld_byte1_data_nxt.DATAA
d_readdata[13] => av_ld_byte1_data_nxt.DATAA
d_readdata[14] => av_ld_byte1_data_nxt.DATAA
d_readdata[15] => av_ld_byte1_data_nxt.DATAA
d_readdata[16] => av_ld_byte2_data_nxt.DATAA
d_readdata[17] => av_ld_byte2_data_nxt.DATAA
d_readdata[18] => av_ld_byte2_data_nxt.DATAA
d_readdata[19] => av_ld_byte2_data_nxt.DATAA
d_readdata[20] => av_ld_byte2_data_nxt.DATAA
d_readdata[21] => av_ld_byte2_data_nxt.DATAA
d_readdata[22] => av_ld_byte2_data_nxt.DATAA
d_readdata[23] => av_ld_byte2_data_nxt.DATAA
d_readdata[24] => av_ld_byte3_data_nxt.DATAA
d_readdata[25] => av_ld_byte3_data_nxt.DATAA
d_readdata[26] => av_ld_byte3_data_nxt.DATAA
d_readdata[27] => av_ld_byte3_data_nxt.DATAA
d_readdata[28] => av_ld_byte3_data_nxt.DATAA
d_readdata[29] => av_ld_byte3_data_nxt.DATAA
d_readdata[30] => av_ld_byte3_data_nxt.DATAA
d_readdata[31] => av_ld_byte3_data_nxt.DATAA
d_waitrequest => d_waitrequest.IN1
i_readdata[0] => i_readdata[0].IN1
i_readdata[1] => i_readdata[1].IN1
i_readdata[2] => i_readdata[2].IN1
i_readdata[3] => i_readdata[3].IN1
i_readdata[4] => i_readdata[4].IN1
i_readdata[5] => i_readdata[5].IN1
i_readdata[6] => i_readdata[6].IN1
i_readdata[7] => i_readdata[7].IN1
i_readdata[8] => i_readdata[8].IN1
i_readdata[9] => i_readdata[9].IN1
i_readdata[10] => i_readdata[10].IN1
i_readdata[11] => i_readdata[11].IN1
i_readdata[12] => i_readdata[12].IN1
i_readdata[13] => i_readdata[13].IN1
i_readdata[14] => i_readdata[14].IN1
i_readdata[15] => i_readdata[15].IN1
i_readdata[16] => i_readdata[16].IN1
i_readdata[17] => i_readdata[17].IN1
i_readdata[18] => i_readdata[18].IN1
i_readdata[19] => i_readdata[19].IN1
i_readdata[20] => i_readdata[20].IN1
i_readdata[21] => i_readdata[21].IN1
i_readdata[22] => i_readdata[22].IN1
i_readdata[23] => i_readdata[23].IN1
i_readdata[24] => i_readdata[24].IN1
i_readdata[25] => i_readdata[25].IN1
i_readdata[26] => i_readdata[26].IN1
i_readdata[27] => i_readdata[27].IN1
i_readdata[28] => i_readdata[28].IN1
i_readdata[29] => i_readdata[29].IN1
i_readdata[30] => i_readdata[30].IN1
i_readdata[31] => i_readdata[31].IN1
i_waitrequest => i_waitrequest.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
D_iw[0] => ~NO_FANOUT~
D_iw[1] => ~NO_FANOUT~
D_iw[2] => ~NO_FANOUT~
D_iw[3] => ~NO_FANOUT~
D_iw[4] => ~NO_FANOUT~
D_iw[5] => ~NO_FANOUT~
D_iw[6] => ~NO_FANOUT~
D_iw[7] => ~NO_FANOUT~
D_iw[8] => ~NO_FANOUT~
D_iw[9] => ~NO_FANOUT~
D_iw[10] => ~NO_FANOUT~
D_iw[11] => ~NO_FANOUT~
D_iw[12] => ~NO_FANOUT~
D_iw[13] => ~NO_FANOUT~
D_iw[14] => ~NO_FANOUT~
D_iw[15] => ~NO_FANOUT~
D_iw[16] => ~NO_FANOUT~
D_iw[17] => ~NO_FANOUT~
D_iw[18] => ~NO_FANOUT~
D_iw[19] => ~NO_FANOUT~
D_iw[20] => ~NO_FANOUT~
D_iw[21] => ~NO_FANOUT~
D_iw[22] => ~NO_FANOUT~
D_iw[23] => ~NO_FANOUT~
D_iw[24] => ~NO_FANOUT~
D_iw[25] => ~NO_FANOUT~
D_iw[26] => ~NO_FANOUT~
D_iw[27] => ~NO_FANOUT~
D_iw[28] => ~NO_FANOUT~
D_iw[29] => ~NO_FANOUT~
D_iw[30] => ~NO_FANOUT~
D_iw[31] => ~NO_FANOUT~
D_iw_op[0] => ~NO_FANOUT~
D_iw_op[1] => ~NO_FANOUT~
D_iw_op[2] => ~NO_FANOUT~
D_iw_op[3] => ~NO_FANOUT~
D_iw_op[4] => ~NO_FANOUT~
D_iw_op[5] => ~NO_FANOUT~
D_iw_opx[0] => ~NO_FANOUT~
D_iw_opx[1] => ~NO_FANOUT~
D_iw_opx[2] => ~NO_FANOUT~
D_iw_opx[3] => ~NO_FANOUT~
D_iw_opx[4] => ~NO_FANOUT~
D_iw_opx[5] => ~NO_FANOUT~
D_valid => ~NO_FANOUT~
E_alu_result[0] => ~NO_FANOUT~
E_alu_result[1] => ~NO_FANOUT~
E_alu_result[2] => ~NO_FANOUT~
E_alu_result[3] => ~NO_FANOUT~
E_alu_result[4] => ~NO_FANOUT~
E_alu_result[5] => ~NO_FANOUT~
E_alu_result[6] => ~NO_FANOUT~
E_alu_result[7] => ~NO_FANOUT~
E_alu_result[8] => ~NO_FANOUT~
E_alu_result[9] => ~NO_FANOUT~
E_alu_result[10] => ~NO_FANOUT~
E_alu_result[11] => ~NO_FANOUT~
E_alu_result[12] => ~NO_FANOUT~
E_alu_result[13] => ~NO_FANOUT~
E_alu_result[14] => ~NO_FANOUT~
E_alu_result[15] => ~NO_FANOUT~
E_alu_result[16] => ~NO_FANOUT~
E_alu_result[17] => ~NO_FANOUT~
E_alu_result[18] => ~NO_FANOUT~
E_alu_result[19] => ~NO_FANOUT~
E_alu_result[20] => ~NO_FANOUT~
E_alu_result[21] => ~NO_FANOUT~
E_alu_result[22] => ~NO_FANOUT~
E_alu_result[23] => ~NO_FANOUT~
E_alu_result[24] => ~NO_FANOUT~
E_alu_result[25] => ~NO_FANOUT~
E_alu_result[26] => ~NO_FANOUT~
E_alu_result[27] => ~NO_FANOUT~
E_alu_result[28] => ~NO_FANOUT~
E_alu_result[29] => ~NO_FANOUT~
E_alu_result[30] => ~NO_FANOUT~
E_alu_result[31] => ~NO_FANOUT~
E_mem_byte_en[0] => ~NO_FANOUT~
E_mem_byte_en[1] => ~NO_FANOUT~
E_mem_byte_en[2] => ~NO_FANOUT~
E_mem_byte_en[3] => ~NO_FANOUT~
E_st_data[0] => ~NO_FANOUT~
E_st_data[1] => ~NO_FANOUT~
E_st_data[2] => ~NO_FANOUT~
E_st_data[3] => ~NO_FANOUT~
E_st_data[4] => ~NO_FANOUT~
E_st_data[5] => ~NO_FANOUT~
E_st_data[6] => ~NO_FANOUT~
E_st_data[7] => ~NO_FANOUT~
E_st_data[8] => ~NO_FANOUT~
E_st_data[9] => ~NO_FANOUT~
E_st_data[10] => ~NO_FANOUT~
E_st_data[11] => ~NO_FANOUT~
E_st_data[12] => ~NO_FANOUT~
E_st_data[13] => ~NO_FANOUT~
E_st_data[14] => ~NO_FANOUT~
E_st_data[15] => ~NO_FANOUT~
E_st_data[16] => ~NO_FANOUT~
E_st_data[17] => ~NO_FANOUT~
E_st_data[18] => ~NO_FANOUT~
E_st_data[19] => ~NO_FANOUT~
E_st_data[20] => ~NO_FANOUT~
E_st_data[21] => ~NO_FANOUT~
E_st_data[22] => ~NO_FANOUT~
E_st_data[23] => ~NO_FANOUT~
E_st_data[24] => ~NO_FANOUT~
E_st_data[25] => ~NO_FANOUT~
E_st_data[26] => ~NO_FANOUT~
E_st_data[27] => ~NO_FANOUT~
E_st_data[28] => ~NO_FANOUT~
E_st_data[29] => ~NO_FANOUT~
E_st_data[30] => ~NO_FANOUT~
E_st_data[31] => ~NO_FANOUT~
E_valid => ~NO_FANOUT~
F_pcb[0] => ~NO_FANOUT~
F_pcb[1] => ~NO_FANOUT~
F_pcb[2] => ~NO_FANOUT~
F_pcb[3] => ~NO_FANOUT~
F_pcb[4] => ~NO_FANOUT~
F_pcb[5] => ~NO_FANOUT~
F_pcb[6] => ~NO_FANOUT~
F_pcb[7] => ~NO_FANOUT~
F_pcb[8] => ~NO_FANOUT~
F_pcb[9] => ~NO_FANOUT~
F_pcb[10] => ~NO_FANOUT~
F_pcb[11] => ~NO_FANOUT~
F_pcb[12] => ~NO_FANOUT~
F_pcb[13] => ~NO_FANOUT~
F_pcb[14] => ~NO_FANOUT~
F_pcb[15] => ~NO_FANOUT~
F_pcb[16] => ~NO_FANOUT~
F_pcb[17] => ~NO_FANOUT~
F_pcb[18] => ~NO_FANOUT~
F_pcb[19] => ~NO_FANOUT~
F_pcb[20] => ~NO_FANOUT~
F_pcb[21] => ~NO_FANOUT~
F_pcb[22] => ~NO_FANOUT~
F_pcb[23] => ~NO_FANOUT~
F_pcb[24] => ~NO_FANOUT~
F_pcb[25] => ~NO_FANOUT~
F_valid => ~NO_FANOUT~
R_ctrl_exception => ~NO_FANOUT~
R_ctrl_ld => ~NO_FANOUT~
R_ctrl_ld_non_io => ~NO_FANOUT~
R_dst_regnum[0] => ~NO_FANOUT~
R_dst_regnum[1] => ~NO_FANOUT~
R_dst_regnum[2] => ~NO_FANOUT~
R_dst_regnum[3] => ~NO_FANOUT~
R_dst_regnum[4] => ~NO_FANOUT~
R_wr_dst_reg => ~NO_FANOUT~
W_bstatus_reg => ~NO_FANOUT~
W_cmp_result => ~NO_FANOUT~
W_estatus_reg => ~NO_FANOUT~
W_ienable_reg[0] => ~NO_FANOUT~
W_ienable_reg[1] => ~NO_FANOUT~
W_ienable_reg[2] => ~NO_FANOUT~
W_ienable_reg[3] => ~NO_FANOUT~
W_ienable_reg[4] => ~NO_FANOUT~
W_ienable_reg[5] => ~NO_FANOUT~
W_ienable_reg[6] => ~NO_FANOUT~
W_ienable_reg[7] => ~NO_FANOUT~
W_ienable_reg[8] => ~NO_FANOUT~
W_ienable_reg[9] => ~NO_FANOUT~
W_ienable_reg[10] => ~NO_FANOUT~
W_ienable_reg[11] => ~NO_FANOUT~
W_ienable_reg[12] => ~NO_FANOUT~
W_ienable_reg[13] => ~NO_FANOUT~
W_ienable_reg[14] => ~NO_FANOUT~
W_ienable_reg[15] => ~NO_FANOUT~
W_ienable_reg[16] => ~NO_FANOUT~
W_ienable_reg[17] => ~NO_FANOUT~
W_ienable_reg[18] => ~NO_FANOUT~
W_ienable_reg[19] => ~NO_FANOUT~
W_ienable_reg[20] => ~NO_FANOUT~
W_ienable_reg[21] => ~NO_FANOUT~
W_ienable_reg[22] => ~NO_FANOUT~
W_ienable_reg[23] => ~NO_FANOUT~
W_ienable_reg[24] => ~NO_FANOUT~
W_ienable_reg[25] => ~NO_FANOUT~
W_ienable_reg[26] => ~NO_FANOUT~
W_ienable_reg[27] => ~NO_FANOUT~
W_ienable_reg[28] => ~NO_FANOUT~
W_ienable_reg[29] => ~NO_FANOUT~
W_ienable_reg[30] => ~NO_FANOUT~
W_ienable_reg[31] => ~NO_FANOUT~
W_ipending_reg[0] => ~NO_FANOUT~
W_ipending_reg[1] => ~NO_FANOUT~
W_ipending_reg[2] => ~NO_FANOUT~
W_ipending_reg[3] => ~NO_FANOUT~
W_ipending_reg[4] => ~NO_FANOUT~
W_ipending_reg[5] => ~NO_FANOUT~
W_ipending_reg[6] => ~NO_FANOUT~
W_ipending_reg[7] => ~NO_FANOUT~
W_ipending_reg[8] => ~NO_FANOUT~
W_ipending_reg[9] => ~NO_FANOUT~
W_ipending_reg[10] => ~NO_FANOUT~
W_ipending_reg[11] => ~NO_FANOUT~
W_ipending_reg[12] => ~NO_FANOUT~
W_ipending_reg[13] => ~NO_FANOUT~
W_ipending_reg[14] => ~NO_FANOUT~
W_ipending_reg[15] => ~NO_FANOUT~
W_ipending_reg[16] => ~NO_FANOUT~
W_ipending_reg[17] => ~NO_FANOUT~
W_ipending_reg[18] => ~NO_FANOUT~
W_ipending_reg[19] => ~NO_FANOUT~
W_ipending_reg[20] => ~NO_FANOUT~
W_ipending_reg[21] => ~NO_FANOUT~
W_ipending_reg[22] => ~NO_FANOUT~
W_ipending_reg[23] => ~NO_FANOUT~
W_ipending_reg[24] => ~NO_FANOUT~
W_ipending_reg[25] => ~NO_FANOUT~
W_ipending_reg[26] => ~NO_FANOUT~
W_ipending_reg[27] => ~NO_FANOUT~
W_ipending_reg[28] => ~NO_FANOUT~
W_ipending_reg[29] => ~NO_FANOUT~
W_ipending_reg[30] => ~NO_FANOUT~
W_ipending_reg[31] => ~NO_FANOUT~
W_mem_baddr[0] => ~NO_FANOUT~
W_mem_baddr[1] => ~NO_FANOUT~
W_mem_baddr[2] => ~NO_FANOUT~
W_mem_baddr[3] => ~NO_FANOUT~
W_mem_baddr[4] => ~NO_FANOUT~
W_mem_baddr[5] => ~NO_FANOUT~
W_mem_baddr[6] => ~NO_FANOUT~
W_mem_baddr[7] => ~NO_FANOUT~
W_mem_baddr[8] => ~NO_FANOUT~
W_mem_baddr[9] => ~NO_FANOUT~
W_mem_baddr[10] => ~NO_FANOUT~
W_mem_baddr[11] => ~NO_FANOUT~
W_mem_baddr[12] => ~NO_FANOUT~
W_mem_baddr[13] => ~NO_FANOUT~
W_mem_baddr[14] => ~NO_FANOUT~
W_mem_baddr[15] => ~NO_FANOUT~
W_mem_baddr[16] => ~NO_FANOUT~
W_mem_baddr[17] => ~NO_FANOUT~
W_mem_baddr[18] => ~NO_FANOUT~
W_mem_baddr[19] => ~NO_FANOUT~
W_mem_baddr[20] => ~NO_FANOUT~
W_mem_baddr[21] => ~NO_FANOUT~
W_mem_baddr[22] => ~NO_FANOUT~
W_mem_baddr[23] => ~NO_FANOUT~
W_mem_baddr[24] => ~NO_FANOUT~
W_mem_baddr[25] => ~NO_FANOUT~
W_rf_wr_data[0] => ~NO_FANOUT~
W_rf_wr_data[1] => ~NO_FANOUT~
W_rf_wr_data[2] => ~NO_FANOUT~
W_rf_wr_data[3] => ~NO_FANOUT~
W_rf_wr_data[4] => ~NO_FANOUT~
W_rf_wr_data[5] => ~NO_FANOUT~
W_rf_wr_data[6] => ~NO_FANOUT~
W_rf_wr_data[7] => ~NO_FANOUT~
W_rf_wr_data[8] => ~NO_FANOUT~
W_rf_wr_data[9] => ~NO_FANOUT~
W_rf_wr_data[10] => ~NO_FANOUT~
W_rf_wr_data[11] => ~NO_FANOUT~
W_rf_wr_data[12] => ~NO_FANOUT~
W_rf_wr_data[13] => ~NO_FANOUT~
W_rf_wr_data[14] => ~NO_FANOUT~
W_rf_wr_data[15] => ~NO_FANOUT~
W_rf_wr_data[16] => ~NO_FANOUT~
W_rf_wr_data[17] => ~NO_FANOUT~
W_rf_wr_data[18] => ~NO_FANOUT~
W_rf_wr_data[19] => ~NO_FANOUT~
W_rf_wr_data[20] => ~NO_FANOUT~
W_rf_wr_data[21] => ~NO_FANOUT~
W_rf_wr_data[22] => ~NO_FANOUT~
W_rf_wr_data[23] => ~NO_FANOUT~
W_rf_wr_data[24] => ~NO_FANOUT~
W_rf_wr_data[25] => ~NO_FANOUT~
W_rf_wr_data[26] => ~NO_FANOUT~
W_rf_wr_data[27] => ~NO_FANOUT~
W_rf_wr_data[28] => ~NO_FANOUT~
W_rf_wr_data[29] => ~NO_FANOUT~
W_rf_wr_data[30] => ~NO_FANOUT~
W_rf_wr_data[31] => ~NO_FANOUT~
W_status_reg => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_vinst[72] => ~NO_FANOUT~
W_vinst[73] => ~NO_FANOUT~
W_vinst[74] => ~NO_FANOUT~
W_vinst[75] => ~NO_FANOUT~
W_vinst[76] => ~NO_FANOUT~
W_vinst[77] => ~NO_FANOUT~
W_vinst[78] => ~NO_FANOUT~
W_vinst[79] => ~NO_FANOUT~
W_vinst[80] => ~NO_FANOUT~
W_vinst[81] => ~NO_FANOUT~
W_vinst[82] => ~NO_FANOUT~
W_vinst[83] => ~NO_FANOUT~
W_vinst[84] => ~NO_FANOUT~
W_vinst[85] => ~NO_FANOUT~
W_vinst[86] => ~NO_FANOUT~
W_vinst[87] => ~NO_FANOUT~
W_vinst[88] => ~NO_FANOUT~
W_vinst[89] => ~NO_FANOUT~
W_vinst[90] => ~NO_FANOUT~
W_vinst[91] => ~NO_FANOUT~
W_vinst[92] => ~NO_FANOUT~
W_vinst[93] => ~NO_FANOUT~
W_vinst[94] => ~NO_FANOUT~
W_vinst[95] => ~NO_FANOUT~
W_vinst[96] => ~NO_FANOUT~
W_vinst[97] => ~NO_FANOUT~
W_vinst[98] => ~NO_FANOUT~
W_vinst[99] => ~NO_FANOUT~
W_vinst[100] => ~NO_FANOUT~
W_vinst[101] => ~NO_FANOUT~
W_vinst[102] => ~NO_FANOUT~
W_vinst[103] => ~NO_FANOUT~
W_vinst[104] => ~NO_FANOUT~
W_vinst[105] => ~NO_FANOUT~
W_vinst[106] => ~NO_FANOUT~
W_vinst[107] => ~NO_FANOUT~
W_vinst[108] => ~NO_FANOUT~
W_vinst[109] => ~NO_FANOUT~
W_vinst[110] => ~NO_FANOUT~
W_vinst[111] => ~NO_FANOUT~
W_vinst[112] => ~NO_FANOUT~
W_vinst[113] => ~NO_FANOUT~
W_vinst[114] => ~NO_FANOUT~
W_vinst[115] => ~NO_FANOUT~
W_vinst[116] => ~NO_FANOUT~
W_vinst[117] => ~NO_FANOUT~
W_vinst[118] => ~NO_FANOUT~
W_vinst[119] => ~NO_FANOUT~
W_vinst[120] => ~NO_FANOUT~
W_vinst[121] => ~NO_FANOUT~
W_vinst[122] => ~NO_FANOUT~
W_vinst[123] => ~NO_FANOUT~
W_vinst[124] => ~NO_FANOUT~
W_vinst[125] => ~NO_FANOUT~
W_vinst[126] => ~NO_FANOUT~
W_vinst[127] => ~NO_FANOUT~
W_vinst[128] => ~NO_FANOUT~
W_vinst[129] => ~NO_FANOUT~
W_vinst[130] => ~NO_FANOUT~
W_vinst[131] => ~NO_FANOUT~
W_vinst[132] => ~NO_FANOUT~
W_vinst[133] => ~NO_FANOUT~
W_vinst[134] => ~NO_FANOUT~
W_vinst[135] => ~NO_FANOUT~
W_vinst[136] => ~NO_FANOUT~
W_vinst[137] => ~NO_FANOUT~
W_vinst[138] => ~NO_FANOUT~
W_vinst[139] => ~NO_FANOUT~
W_vinst[140] => ~NO_FANOUT~
W_vinst[141] => ~NO_FANOUT~
W_vinst[142] => ~NO_FANOUT~
W_vinst[143] => ~NO_FANOUT~
W_vinst[144] => ~NO_FANOUT~
W_vinst[145] => ~NO_FANOUT~
W_vinst[146] => ~NO_FANOUT~
W_vinst[147] => ~NO_FANOUT~
W_vinst[148] => ~NO_FANOUT~
W_vinst[149] => ~NO_FANOUT~
W_vinst[150] => ~NO_FANOUT~
W_vinst[151] => ~NO_FANOUT~
W_vinst[152] => ~NO_FANOUT~
W_vinst[153] => ~NO_FANOUT~
W_vinst[154] => ~NO_FANOUT~
W_vinst[155] => ~NO_FANOUT~
W_vinst[156] => ~NO_FANOUT~
W_vinst[157] => ~NO_FANOUT~
W_vinst[158] => ~NO_FANOUT~
W_vinst[159] => ~NO_FANOUT~
W_vinst[160] => ~NO_FANOUT~
W_vinst[161] => ~NO_FANOUT~
W_vinst[162] => ~NO_FANOUT~
W_vinst[163] => ~NO_FANOUT~
W_vinst[164] => ~NO_FANOUT~
W_vinst[165] => ~NO_FANOUT~
W_vinst[166] => ~NO_FANOUT~
W_vinst[167] => ~NO_FANOUT~
W_vinst[168] => ~NO_FANOUT~
W_vinst[169] => ~NO_FANOUT~
W_vinst[170] => ~NO_FANOUT~
W_vinst[171] => ~NO_FANOUT~
W_vinst[172] => ~NO_FANOUT~
W_vinst[173] => ~NO_FANOUT~
W_vinst[174] => ~NO_FANOUT~
W_vinst[175] => ~NO_FANOUT~
W_vinst[176] => ~NO_FANOUT~
W_vinst[177] => ~NO_FANOUT~
W_vinst[178] => ~NO_FANOUT~
W_vinst[179] => ~NO_FANOUT~
W_vinst[180] => ~NO_FANOUT~
W_vinst[181] => ~NO_FANOUT~
W_vinst[182] => ~NO_FANOUT~
W_vinst[183] => ~NO_FANOUT~
W_vinst[184] => ~NO_FANOUT~
W_vinst[185] => ~NO_FANOUT~
W_vinst[186] => ~NO_FANOUT~
W_vinst[187] => ~NO_FANOUT~
W_vinst[188] => ~NO_FANOUT~
W_vinst[189] => ~NO_FANOUT~
W_vinst[190] => ~NO_FANOUT~
W_vinst[191] => ~NO_FANOUT~
W_vinst[192] => ~NO_FANOUT~
W_vinst[193] => ~NO_FANOUT~
W_vinst[194] => ~NO_FANOUT~
W_vinst[195] => ~NO_FANOUT~
W_vinst[196] => ~NO_FANOUT~
W_vinst[197] => ~NO_FANOUT~
W_vinst[198] => ~NO_FANOUT~
W_vinst[199] => ~NO_FANOUT~
W_vinst[200] => ~NO_FANOUT~
W_vinst[201] => ~NO_FANOUT~
W_vinst[202] => ~NO_FANOUT~
W_vinst[203] => ~NO_FANOUT~
W_vinst[204] => ~NO_FANOUT~
W_vinst[205] => ~NO_FANOUT~
W_vinst[206] => ~NO_FANOUT~
W_vinst[207] => ~NO_FANOUT~
W_vinst[208] => ~NO_FANOUT~
W_vinst[209] => ~NO_FANOUT~
W_vinst[210] => ~NO_FANOUT~
W_vinst[211] => ~NO_FANOUT~
W_vinst[212] => ~NO_FANOUT~
W_vinst[213] => ~NO_FANOUT~
W_vinst[214] => ~NO_FANOUT~
W_vinst[215] => ~NO_FANOUT~
W_vinst[216] => ~NO_FANOUT~
W_vinst[217] => ~NO_FANOUT~
W_vinst[218] => ~NO_FANOUT~
W_vinst[219] => ~NO_FANOUT~
W_vinst[220] => ~NO_FANOUT~
W_vinst[221] => ~NO_FANOUT~
W_vinst[222] => ~NO_FANOUT~
W_vinst[223] => ~NO_FANOUT~
W_vinst[224] => ~NO_FANOUT~
W_vinst[225] => ~NO_FANOUT~
W_vinst[226] => ~NO_FANOUT~
W_vinst[227] => ~NO_FANOUT~
W_vinst[228] => ~NO_FANOUT~
W_vinst[229] => ~NO_FANOUT~
W_vinst[230] => ~NO_FANOUT~
W_vinst[231] => ~NO_FANOUT~
W_vinst[232] => ~NO_FANOUT~
W_vinst[233] => ~NO_FANOUT~
W_vinst[234] => ~NO_FANOUT~
W_vinst[235] => ~NO_FANOUT~
W_vinst[236] => ~NO_FANOUT~
W_vinst[237] => ~NO_FANOUT~
W_vinst[238] => ~NO_FANOUT~
W_vinst[239] => ~NO_FANOUT~
W_vinst[240] => ~NO_FANOUT~
W_vinst[241] => ~NO_FANOUT~
W_vinst[242] => ~NO_FANOUT~
W_vinst[243] => ~NO_FANOUT~
W_vinst[244] => ~NO_FANOUT~
W_vinst[245] => ~NO_FANOUT~
W_vinst[246] => ~NO_FANOUT~
W_vinst[247] => ~NO_FANOUT~
W_vinst[248] => ~NO_FANOUT~
W_vinst[249] => ~NO_FANOUT~
W_vinst[250] => ~NO_FANOUT~
W_vinst[251] => ~NO_FANOUT~
W_vinst[252] => ~NO_FANOUT~
W_vinst[253] => ~NO_FANOUT~
W_vinst[254] => ~NO_FANOUT~
W_vinst[255] => ~NO_FANOUT~
W_vinst[256] => ~NO_FANOUT~
W_vinst[257] => ~NO_FANOUT~
W_vinst[258] => ~NO_FANOUT~
W_vinst[259] => ~NO_FANOUT~
W_vinst[260] => ~NO_FANOUT~
W_vinst[261] => ~NO_FANOUT~
W_vinst[262] => ~NO_FANOUT~
W_vinst[263] => ~NO_FANOUT~
W_vinst[264] => ~NO_FANOUT~
W_vinst[265] => ~NO_FANOUT~
W_vinst[266] => ~NO_FANOUT~
W_vinst[267] => ~NO_FANOUT~
W_vinst[268] => ~NO_FANOUT~
W_vinst[269] => ~NO_FANOUT~
W_vinst[270] => ~NO_FANOUT~
W_vinst[271] => ~NO_FANOUT~
W_vinst[272] => ~NO_FANOUT~
W_vinst[273] => ~NO_FANOUT~
W_vinst[274] => ~NO_FANOUT~
W_vinst[275] => ~NO_FANOUT~
W_vinst[276] => ~NO_FANOUT~
W_vinst[277] => ~NO_FANOUT~
W_vinst[278] => ~NO_FANOUT~
W_vinst[279] => ~NO_FANOUT~
W_vinst[280] => ~NO_FANOUT~
W_vinst[281] => ~NO_FANOUT~
W_vinst[282] => ~NO_FANOUT~
W_vinst[283] => ~NO_FANOUT~
W_vinst[284] => ~NO_FANOUT~
W_vinst[285] => ~NO_FANOUT~
W_vinst[286] => ~NO_FANOUT~
W_vinst[287] => ~NO_FANOUT~
W_vinst[288] => ~NO_FANOUT~
W_vinst[289] => ~NO_FANOUT~
W_vinst[290] => ~NO_FANOUT~
W_vinst[291] => ~NO_FANOUT~
W_vinst[292] => ~NO_FANOUT~
W_vinst[293] => ~NO_FANOUT~
W_vinst[294] => ~NO_FANOUT~
W_vinst[295] => ~NO_FANOUT~
W_vinst[296] => ~NO_FANOUT~
W_vinst[297] => ~NO_FANOUT~
W_vinst[298] => ~NO_FANOUT~
W_vinst[299] => ~NO_FANOUT~
W_vinst[300] => ~NO_FANOUT~
W_vinst[301] => ~NO_FANOUT~
W_vinst[302] => ~NO_FANOUT~
W_vinst[303] => ~NO_FANOUT~
W_vinst[304] => ~NO_FANOUT~
W_vinst[305] => ~NO_FANOUT~
W_vinst[306] => ~NO_FANOUT~
W_vinst[307] => ~NO_FANOUT~
W_vinst[308] => ~NO_FANOUT~
W_vinst[309] => ~NO_FANOUT~
W_vinst[310] => ~NO_FANOUT~
W_vinst[311] => ~NO_FANOUT~
W_vinst[312] => ~NO_FANOUT~
W_vinst[313] => ~NO_FANOUT~
W_vinst[314] => ~NO_FANOUT~
W_vinst[315] => ~NO_FANOUT~
W_vinst[316] => ~NO_FANOUT~
W_vinst[317] => ~NO_FANOUT~
W_vinst[318] => ~NO_FANOUT~
W_vinst[319] => ~NO_FANOUT~
W_vinst[320] => ~NO_FANOUT~
W_vinst[321] => ~NO_FANOUT~
W_vinst[322] => ~NO_FANOUT~
W_vinst[323] => ~NO_FANOUT~
W_vinst[324] => ~NO_FANOUT~
W_vinst[325] => ~NO_FANOUT~
W_vinst[326] => ~NO_FANOUT~
W_vinst[327] => ~NO_FANOUT~
W_vinst[328] => ~NO_FANOUT~
W_vinst[329] => ~NO_FANOUT~
W_vinst[330] => ~NO_FANOUT~
W_vinst[331] => ~NO_FANOUT~
W_vinst[332] => ~NO_FANOUT~
W_vinst[333] => ~NO_FANOUT~
W_vinst[334] => ~NO_FANOUT~
W_vinst[335] => ~NO_FANOUT~
W_vinst[336] => ~NO_FANOUT~
W_vinst[337] => ~NO_FANOUT~
W_vinst[338] => ~NO_FANOUT~
W_vinst[339] => ~NO_FANOUT~
W_vinst[340] => ~NO_FANOUT~
W_vinst[341] => ~NO_FANOUT~
W_vinst[342] => ~NO_FANOUT~
W_vinst[343] => ~NO_FANOUT~
W_vinst[344] => ~NO_FANOUT~
W_vinst[345] => ~NO_FANOUT~
W_vinst[346] => ~NO_FANOUT~
W_vinst[347] => ~NO_FANOUT~
W_vinst[348] => ~NO_FANOUT~
W_vinst[349] => ~NO_FANOUT~
W_vinst[350] => ~NO_FANOUT~
W_vinst[351] => ~NO_FANOUT~
W_vinst[352] => ~NO_FANOUT~
W_vinst[353] => ~NO_FANOUT~
W_vinst[354] => ~NO_FANOUT~
W_vinst[355] => ~NO_FANOUT~
W_vinst[356] => ~NO_FANOUT~
W_vinst[357] => ~NO_FANOUT~
W_vinst[358] => ~NO_FANOUT~
W_vinst[359] => ~NO_FANOUT~
W_vinst[360] => ~NO_FANOUT~
W_vinst[361] => ~NO_FANOUT~
W_vinst[362] => ~NO_FANOUT~
W_vinst[363] => ~NO_FANOUT~
W_vinst[364] => ~NO_FANOUT~
W_vinst[365] => ~NO_FANOUT~
W_vinst[366] => ~NO_FANOUT~
W_vinst[367] => ~NO_FANOUT~
W_vinst[368] => ~NO_FANOUT~
W_vinst[369] => ~NO_FANOUT~
W_vinst[370] => ~NO_FANOUT~
W_vinst[371] => ~NO_FANOUT~
W_vinst[372] => ~NO_FANOUT~
W_vinst[373] => ~NO_FANOUT~
W_vinst[374] => ~NO_FANOUT~
W_vinst[375] => ~NO_FANOUT~
W_vinst[376] => ~NO_FANOUT~
W_vinst[377] => ~NO_FANOUT~
W_vinst[378] => ~NO_FANOUT~
W_vinst[379] => ~NO_FANOUT~
W_vinst[380] => ~NO_FANOUT~
W_vinst[381] => ~NO_FANOUT~
W_vinst[382] => ~NO_FANOUT~
W_vinst[383] => ~NO_FANOUT~
W_vinst[384] => ~NO_FANOUT~
W_vinst[385] => ~NO_FANOUT~
W_vinst[386] => ~NO_FANOUT~
W_vinst[387] => ~NO_FANOUT~
W_vinst[388] => ~NO_FANOUT~
W_vinst[389] => ~NO_FANOUT~
W_vinst[390] => ~NO_FANOUT~
W_vinst[391] => ~NO_FANOUT~
W_vinst[392] => ~NO_FANOUT~
W_vinst[393] => ~NO_FANOUT~
W_vinst[394] => ~NO_FANOUT~
W_vinst[395] => ~NO_FANOUT~
W_vinst[396] => ~NO_FANOUT~
W_vinst[397] => ~NO_FANOUT~
W_vinst[398] => ~NO_FANOUT~
W_vinst[399] => ~NO_FANOUT~
W_vinst[400] => ~NO_FANOUT~
W_vinst[401] => ~NO_FANOUT~
W_vinst[402] => ~NO_FANOUT~
W_vinst[403] => ~NO_FANOUT~
W_vinst[404] => ~NO_FANOUT~
W_vinst[405] => ~NO_FANOUT~
W_vinst[406] => ~NO_FANOUT~
W_vinst[407] => ~NO_FANOUT~
W_wr_data[0] => ~NO_FANOUT~
W_wr_data[1] => ~NO_FANOUT~
W_wr_data[2] => ~NO_FANOUT~
W_wr_data[3] => ~NO_FANOUT~
W_wr_data[4] => ~NO_FANOUT~
W_wr_data[5] => ~NO_FANOUT~
W_wr_data[6] => ~NO_FANOUT~
W_wr_data[7] => ~NO_FANOUT~
W_wr_data[8] => ~NO_FANOUT~
W_wr_data[9] => ~NO_FANOUT~
W_wr_data[10] => ~NO_FANOUT~
W_wr_data[11] => ~NO_FANOUT~
W_wr_data[12] => ~NO_FANOUT~
W_wr_data[13] => ~NO_FANOUT~
W_wr_data[14] => ~NO_FANOUT~
W_wr_data[15] => ~NO_FANOUT~
W_wr_data[16] => ~NO_FANOUT~
W_wr_data[17] => ~NO_FANOUT~
W_wr_data[18] => ~NO_FANOUT~
W_wr_data[19] => ~NO_FANOUT~
W_wr_data[20] => ~NO_FANOUT~
W_wr_data[21] => ~NO_FANOUT~
W_wr_data[22] => ~NO_FANOUT~
W_wr_data[23] => ~NO_FANOUT~
W_wr_data[24] => ~NO_FANOUT~
W_wr_data[25] => ~NO_FANOUT~
W_wr_data[26] => ~NO_FANOUT~
W_wr_data[27] => ~NO_FANOUT~
W_wr_data[28] => ~NO_FANOUT~
W_wr_data[29] => ~NO_FANOUT~
W_wr_data[30] => ~NO_FANOUT~
W_wr_data[31] => ~NO_FANOUT~
av_ld_data_aligned_unfiltered[0] => av_ld_data_aligned_filtered[0].DATAIN
av_ld_data_aligned_unfiltered[1] => av_ld_data_aligned_filtered[1].DATAIN
av_ld_data_aligned_unfiltered[2] => av_ld_data_aligned_filtered[2].DATAIN
av_ld_data_aligned_unfiltered[3] => av_ld_data_aligned_filtered[3].DATAIN
av_ld_data_aligned_unfiltered[4] => av_ld_data_aligned_filtered[4].DATAIN
av_ld_data_aligned_unfiltered[5] => av_ld_data_aligned_filtered[5].DATAIN
av_ld_data_aligned_unfiltered[6] => av_ld_data_aligned_filtered[6].DATAIN
av_ld_data_aligned_unfiltered[7] => av_ld_data_aligned_filtered[7].DATAIN
av_ld_data_aligned_unfiltered[8] => av_ld_data_aligned_filtered[8].DATAIN
av_ld_data_aligned_unfiltered[9] => av_ld_data_aligned_filtered[9].DATAIN
av_ld_data_aligned_unfiltered[10] => av_ld_data_aligned_filtered[10].DATAIN
av_ld_data_aligned_unfiltered[11] => av_ld_data_aligned_filtered[11].DATAIN
av_ld_data_aligned_unfiltered[12] => av_ld_data_aligned_filtered[12].DATAIN
av_ld_data_aligned_unfiltered[13] => av_ld_data_aligned_filtered[13].DATAIN
av_ld_data_aligned_unfiltered[14] => av_ld_data_aligned_filtered[14].DATAIN
av_ld_data_aligned_unfiltered[15] => av_ld_data_aligned_filtered[15].DATAIN
av_ld_data_aligned_unfiltered[16] => av_ld_data_aligned_filtered[16].DATAIN
av_ld_data_aligned_unfiltered[17] => av_ld_data_aligned_filtered[17].DATAIN
av_ld_data_aligned_unfiltered[18] => av_ld_data_aligned_filtered[18].DATAIN
av_ld_data_aligned_unfiltered[19] => av_ld_data_aligned_filtered[19].DATAIN
av_ld_data_aligned_unfiltered[20] => av_ld_data_aligned_filtered[20].DATAIN
av_ld_data_aligned_unfiltered[21] => av_ld_data_aligned_filtered[21].DATAIN
av_ld_data_aligned_unfiltered[22] => av_ld_data_aligned_filtered[22].DATAIN
av_ld_data_aligned_unfiltered[23] => av_ld_data_aligned_filtered[23].DATAIN
av_ld_data_aligned_unfiltered[24] => av_ld_data_aligned_filtered[24].DATAIN
av_ld_data_aligned_unfiltered[25] => av_ld_data_aligned_filtered[25].DATAIN
av_ld_data_aligned_unfiltered[26] => av_ld_data_aligned_filtered[26].DATAIN
av_ld_data_aligned_unfiltered[27] => av_ld_data_aligned_filtered[27].DATAIN
av_ld_data_aligned_unfiltered[28] => av_ld_data_aligned_filtered[28].DATAIN
av_ld_data_aligned_unfiltered[29] => av_ld_data_aligned_filtered[29].DATAIN
av_ld_data_aligned_unfiltered[30] => av_ld_data_aligned_filtered[30].DATAIN
av_ld_data_aligned_unfiltered[31] => av_ld_data_aligned_filtered[31].DATAIN
clk => d_write~reg0.CLK
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write_nxt => d_write~reg0.DATAIN
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdata[0] => ~NO_FANOUT~
i_readdata[1] => ~NO_FANOUT~
i_readdata[2] => ~NO_FANOUT~
i_readdata[3] => ~NO_FANOUT~
i_readdata[4] => ~NO_FANOUT~
i_readdata[5] => ~NO_FANOUT~
i_readdata[6] => ~NO_FANOUT~
i_readdata[7] => ~NO_FANOUT~
i_readdata[8] => ~NO_FANOUT~
i_readdata[9] => ~NO_FANOUT~
i_readdata[10] => ~NO_FANOUT~
i_readdata[11] => ~NO_FANOUT~
i_readdata[12] => ~NO_FANOUT~
i_readdata[13] => ~NO_FANOUT~
i_readdata[14] => ~NO_FANOUT~
i_readdata[15] => ~NO_FANOUT~
i_readdata[16] => ~NO_FANOUT~
i_readdata[17] => ~NO_FANOUT~
i_readdata[18] => ~NO_FANOUT~
i_readdata[19] => ~NO_FANOUT~
i_readdata[20] => ~NO_FANOUT~
i_readdata[21] => ~NO_FANOUT~
i_readdata[22] => ~NO_FANOUT~
i_readdata[23] => ~NO_FANOUT~
i_readdata[24] => ~NO_FANOUT~
i_readdata[25] => ~NO_FANOUT~
i_readdata[26] => ~NO_FANOUT~
i_readdata[27] => ~NO_FANOUT~
i_readdata[28] => ~NO_FANOUT~
i_readdata[29] => ~NO_FANOUT~
i_readdata[30] => ~NO_FANOUT~
i_readdata[31] => ~NO_FANOUT~
i_waitrequest => ~NO_FANOUT~
reset_n => d_write~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_p9f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p9f1:auto_generated.data_a[0]
data_a[1] => altsyncram_p9f1:auto_generated.data_a[1]
data_a[2] => altsyncram_p9f1:auto_generated.data_a[2]
data_a[3] => altsyncram_p9f1:auto_generated.data_a[3]
data_a[4] => altsyncram_p9f1:auto_generated.data_a[4]
data_a[5] => altsyncram_p9f1:auto_generated.data_a[5]
data_a[6] => altsyncram_p9f1:auto_generated.data_a[6]
data_a[7] => altsyncram_p9f1:auto_generated.data_a[7]
data_a[8] => altsyncram_p9f1:auto_generated.data_a[8]
data_a[9] => altsyncram_p9f1:auto_generated.data_a[9]
data_a[10] => altsyncram_p9f1:auto_generated.data_a[10]
data_a[11] => altsyncram_p9f1:auto_generated.data_a[11]
data_a[12] => altsyncram_p9f1:auto_generated.data_a[12]
data_a[13] => altsyncram_p9f1:auto_generated.data_a[13]
data_a[14] => altsyncram_p9f1:auto_generated.data_a[14]
data_a[15] => altsyncram_p9f1:auto_generated.data_a[15]
data_a[16] => altsyncram_p9f1:auto_generated.data_a[16]
data_a[17] => altsyncram_p9f1:auto_generated.data_a[17]
data_a[18] => altsyncram_p9f1:auto_generated.data_a[18]
data_a[19] => altsyncram_p9f1:auto_generated.data_a[19]
data_a[20] => altsyncram_p9f1:auto_generated.data_a[20]
data_a[21] => altsyncram_p9f1:auto_generated.data_a[21]
data_a[22] => altsyncram_p9f1:auto_generated.data_a[22]
data_a[23] => altsyncram_p9f1:auto_generated.data_a[23]
data_a[24] => altsyncram_p9f1:auto_generated.data_a[24]
data_a[25] => altsyncram_p9f1:auto_generated.data_a[25]
data_a[26] => altsyncram_p9f1:auto_generated.data_a[26]
data_a[27] => altsyncram_p9f1:auto_generated.data_a[27]
data_a[28] => altsyncram_p9f1:auto_generated.data_a[28]
data_a[29] => altsyncram_p9f1:auto_generated.data_a[29]
data_a[30] => altsyncram_p9f1:auto_generated.data_a[30]
data_a[31] => altsyncram_p9f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_p9f1:auto_generated.address_a[0]
address_a[1] => altsyncram_p9f1:auto_generated.address_a[1]
address_a[2] => altsyncram_p9f1:auto_generated.address_a[2]
address_a[3] => altsyncram_p9f1:auto_generated.address_a[3]
address_a[4] => altsyncram_p9f1:auto_generated.address_a[4]
address_b[0] => altsyncram_p9f1:auto_generated.address_b[0]
address_b[1] => altsyncram_p9f1:auto_generated.address_b[1]
address_b[2] => altsyncram_p9f1:auto_generated.address_b[2]
address_b[3] => altsyncram_p9f1:auto_generated.address_b[3]
address_b[4] => altsyncram_p9f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p9f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_q9f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q9f1:auto_generated.data_a[0]
data_a[1] => altsyncram_q9f1:auto_generated.data_a[1]
data_a[2] => altsyncram_q9f1:auto_generated.data_a[2]
data_a[3] => altsyncram_q9f1:auto_generated.data_a[3]
data_a[4] => altsyncram_q9f1:auto_generated.data_a[4]
data_a[5] => altsyncram_q9f1:auto_generated.data_a[5]
data_a[6] => altsyncram_q9f1:auto_generated.data_a[6]
data_a[7] => altsyncram_q9f1:auto_generated.data_a[7]
data_a[8] => altsyncram_q9f1:auto_generated.data_a[8]
data_a[9] => altsyncram_q9f1:auto_generated.data_a[9]
data_a[10] => altsyncram_q9f1:auto_generated.data_a[10]
data_a[11] => altsyncram_q9f1:auto_generated.data_a[11]
data_a[12] => altsyncram_q9f1:auto_generated.data_a[12]
data_a[13] => altsyncram_q9f1:auto_generated.data_a[13]
data_a[14] => altsyncram_q9f1:auto_generated.data_a[14]
data_a[15] => altsyncram_q9f1:auto_generated.data_a[15]
data_a[16] => altsyncram_q9f1:auto_generated.data_a[16]
data_a[17] => altsyncram_q9f1:auto_generated.data_a[17]
data_a[18] => altsyncram_q9f1:auto_generated.data_a[18]
data_a[19] => altsyncram_q9f1:auto_generated.data_a[19]
data_a[20] => altsyncram_q9f1:auto_generated.data_a[20]
data_a[21] => altsyncram_q9f1:auto_generated.data_a[21]
data_a[22] => altsyncram_q9f1:auto_generated.data_a[22]
data_a[23] => altsyncram_q9f1:auto_generated.data_a[23]
data_a[24] => altsyncram_q9f1:auto_generated.data_a[24]
data_a[25] => altsyncram_q9f1:auto_generated.data_a[25]
data_a[26] => altsyncram_q9f1:auto_generated.data_a[26]
data_a[27] => altsyncram_q9f1:auto_generated.data_a[27]
data_a[28] => altsyncram_q9f1:auto_generated.data_a[28]
data_a[29] => altsyncram_q9f1:auto_generated.data_a[29]
data_a[30] => altsyncram_q9f1:auto_generated.data_a[30]
data_a[31] => altsyncram_q9f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_q9f1:auto_generated.address_a[0]
address_a[1] => altsyncram_q9f1:auto_generated.address_a[1]
address_a[2] => altsyncram_q9f1:auto_generated.address_a[2]
address_a[3] => altsyncram_q9f1:auto_generated.address_a[3]
address_a[4] => altsyncram_q9f1:auto_generated.address_a[4]
address_b[0] => altsyncram_q9f1:auto_generated.address_b[0]
address_b[1] => altsyncram_q9f1:auto_generated.address_b[1]
address_b[2] => altsyncram_q9f1:auto_generated.address_b[2]
address_b[3] => altsyncram_q9f1:auto_generated.address_b[3]
address_b[4] => altsyncram_q9f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
D_valid => D_valid.IN1
E_st_data[0] => E_st_data[0].IN1
E_st_data[1] => E_st_data[1].IN1
E_st_data[2] => E_st_data[2].IN1
E_st_data[3] => E_st_data[3].IN1
E_st_data[4] => E_st_data[4].IN1
E_st_data[5] => E_st_data[5].IN1
E_st_data[6] => E_st_data[6].IN1
E_st_data[7] => E_st_data[7].IN1
E_st_data[8] => E_st_data[8].IN1
E_st_data[9] => E_st_data[9].IN1
E_st_data[10] => E_st_data[10].IN1
E_st_data[11] => E_st_data[11].IN1
E_st_data[12] => E_st_data[12].IN1
E_st_data[13] => E_st_data[13].IN1
E_st_data[14] => E_st_data[14].IN1
E_st_data[15] => E_st_data[15].IN1
E_st_data[16] => E_st_data[16].IN1
E_st_data[17] => E_st_data[17].IN1
E_st_data[18] => E_st_data[18].IN1
E_st_data[19] => E_st_data[19].IN1
E_st_data[20] => E_st_data[20].IN1
E_st_data[21] => E_st_data[21].IN1
E_st_data[22] => E_st_data[22].IN1
E_st_data[23] => E_st_data[23].IN1
E_st_data[24] => E_st_data[24].IN1
E_st_data[25] => E_st_data[25].IN1
E_st_data[26] => E_st_data[26].IN1
E_st_data[27] => E_st_data[27].IN1
E_st_data[28] => E_st_data[28].IN1
E_st_data[29] => E_st_data[29].IN1
E_st_data[30] => E_st_data[30].IN1
E_st_data[31] => E_st_data[31].IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
av_ld_data_aligned_filtered[0] => av_ld_data_aligned_filtered[0].IN1
av_ld_data_aligned_filtered[1] => av_ld_data_aligned_filtered[1].IN1
av_ld_data_aligned_filtered[2] => av_ld_data_aligned_filtered[2].IN1
av_ld_data_aligned_filtered[3] => av_ld_data_aligned_filtered[3].IN1
av_ld_data_aligned_filtered[4] => av_ld_data_aligned_filtered[4].IN1
av_ld_data_aligned_filtered[5] => av_ld_data_aligned_filtered[5].IN1
av_ld_data_aligned_filtered[6] => av_ld_data_aligned_filtered[6].IN1
av_ld_data_aligned_filtered[7] => av_ld_data_aligned_filtered[7].IN1
av_ld_data_aligned_filtered[8] => av_ld_data_aligned_filtered[8].IN1
av_ld_data_aligned_filtered[9] => av_ld_data_aligned_filtered[9].IN1
av_ld_data_aligned_filtered[10] => av_ld_data_aligned_filtered[10].IN1
av_ld_data_aligned_filtered[11] => av_ld_data_aligned_filtered[11].IN1
av_ld_data_aligned_filtered[12] => av_ld_data_aligned_filtered[12].IN1
av_ld_data_aligned_filtered[13] => av_ld_data_aligned_filtered[13].IN1
av_ld_data_aligned_filtered[14] => av_ld_data_aligned_filtered[14].IN1
av_ld_data_aligned_filtered[15] => av_ld_data_aligned_filtered[15].IN1
av_ld_data_aligned_filtered[16] => av_ld_data_aligned_filtered[16].IN1
av_ld_data_aligned_filtered[17] => av_ld_data_aligned_filtered[17].IN1
av_ld_data_aligned_filtered[18] => av_ld_data_aligned_filtered[18].IN1
av_ld_data_aligned_filtered[19] => av_ld_data_aligned_filtered[19].IN1
av_ld_data_aligned_filtered[20] => av_ld_data_aligned_filtered[20].IN1
av_ld_data_aligned_filtered[21] => av_ld_data_aligned_filtered[21].IN1
av_ld_data_aligned_filtered[22] => av_ld_data_aligned_filtered[22].IN1
av_ld_data_aligned_filtered[23] => av_ld_data_aligned_filtered[23].IN1
av_ld_data_aligned_filtered[24] => av_ld_data_aligned_filtered[24].IN1
av_ld_data_aligned_filtered[25] => av_ld_data_aligned_filtered[25].IN1
av_ld_data_aligned_filtered[26] => av_ld_data_aligned_filtered[26].IN1
av_ld_data_aligned_filtered[27] => av_ld_data_aligned_filtered[27].IN1
av_ld_data_aligned_filtered[28] => av_ld_data_aligned_filtered[28].IN1
av_ld_data_aligned_filtered[29] => av_ld_data_aligned_filtered[29].IN1
av_ld_data_aligned_filtered[30] => av_ld_data_aligned_filtered[30].IN1
av_ld_data_aligned_filtered[31] => av_ld_data_aligned_filtered[31].IN1
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
d_address[0] => d_address[0].IN1
d_address[1] => d_address[1].IN1
d_address[2] => d_address[2].IN1
d_address[3] => d_address[3].IN1
d_address[4] => d_address[4].IN1
d_address[5] => d_address[5].IN1
d_address[6] => d_address[6].IN1
d_address[7] => d_address[7].IN1
d_address[8] => d_address[8].IN1
d_address[9] => d_address[9].IN1
d_address[10] => d_address[10].IN1
d_address[11] => d_address[11].IN1
d_address[12] => d_address[12].IN1
d_address[13] => d_address[13].IN1
d_address[14] => d_address[14].IN1
d_address[15] => d_address[15].IN1
d_address[16] => d_address[16].IN1
d_address[17] => d_address[17].IN1
d_address[18] => d_address[18].IN1
d_address[19] => d_address[19].IN1
d_address[20] => d_address[20].IN1
d_address[21] => d_address[21].IN1
d_address[22] => d_address[22].IN1
d_address[23] => d_address[23].IN1
d_address[24] => d_address[24].IN1
d_address[25] => d_address[25].IN1
d_read => d_read.IN1
d_waitrequest => d_waitrequest.IN1
d_write => d_write.IN1
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN7
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_6472:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6472:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6472:auto_generated.data_a[0]
data_a[1] => altsyncram_6472:auto_generated.data_a[1]
data_a[2] => altsyncram_6472:auto_generated.data_a[2]
data_a[3] => altsyncram_6472:auto_generated.data_a[3]
data_a[4] => altsyncram_6472:auto_generated.data_a[4]
data_a[5] => altsyncram_6472:auto_generated.data_a[5]
data_a[6] => altsyncram_6472:auto_generated.data_a[6]
data_a[7] => altsyncram_6472:auto_generated.data_a[7]
data_a[8] => altsyncram_6472:auto_generated.data_a[8]
data_a[9] => altsyncram_6472:auto_generated.data_a[9]
data_a[10] => altsyncram_6472:auto_generated.data_a[10]
data_a[11] => altsyncram_6472:auto_generated.data_a[11]
data_a[12] => altsyncram_6472:auto_generated.data_a[12]
data_a[13] => altsyncram_6472:auto_generated.data_a[13]
data_a[14] => altsyncram_6472:auto_generated.data_a[14]
data_a[15] => altsyncram_6472:auto_generated.data_a[15]
data_a[16] => altsyncram_6472:auto_generated.data_a[16]
data_a[17] => altsyncram_6472:auto_generated.data_a[17]
data_a[18] => altsyncram_6472:auto_generated.data_a[18]
data_a[19] => altsyncram_6472:auto_generated.data_a[19]
data_a[20] => altsyncram_6472:auto_generated.data_a[20]
data_a[21] => altsyncram_6472:auto_generated.data_a[21]
data_a[22] => altsyncram_6472:auto_generated.data_a[22]
data_a[23] => altsyncram_6472:auto_generated.data_a[23]
data_a[24] => altsyncram_6472:auto_generated.data_a[24]
data_a[25] => altsyncram_6472:auto_generated.data_a[25]
data_a[26] => altsyncram_6472:auto_generated.data_a[26]
data_a[27] => altsyncram_6472:auto_generated.data_a[27]
data_a[28] => altsyncram_6472:auto_generated.data_a[28]
data_a[29] => altsyncram_6472:auto_generated.data_a[29]
data_a[30] => altsyncram_6472:auto_generated.data_a[30]
data_a[31] => altsyncram_6472:auto_generated.data_a[31]
data_b[0] => altsyncram_6472:auto_generated.data_b[0]
data_b[1] => altsyncram_6472:auto_generated.data_b[1]
data_b[2] => altsyncram_6472:auto_generated.data_b[2]
data_b[3] => altsyncram_6472:auto_generated.data_b[3]
data_b[4] => altsyncram_6472:auto_generated.data_b[4]
data_b[5] => altsyncram_6472:auto_generated.data_b[5]
data_b[6] => altsyncram_6472:auto_generated.data_b[6]
data_b[7] => altsyncram_6472:auto_generated.data_b[7]
data_b[8] => altsyncram_6472:auto_generated.data_b[8]
data_b[9] => altsyncram_6472:auto_generated.data_b[9]
data_b[10] => altsyncram_6472:auto_generated.data_b[10]
data_b[11] => altsyncram_6472:auto_generated.data_b[11]
data_b[12] => altsyncram_6472:auto_generated.data_b[12]
data_b[13] => altsyncram_6472:auto_generated.data_b[13]
data_b[14] => altsyncram_6472:auto_generated.data_b[14]
data_b[15] => altsyncram_6472:auto_generated.data_b[15]
data_b[16] => altsyncram_6472:auto_generated.data_b[16]
data_b[17] => altsyncram_6472:auto_generated.data_b[17]
data_b[18] => altsyncram_6472:auto_generated.data_b[18]
data_b[19] => altsyncram_6472:auto_generated.data_b[19]
data_b[20] => altsyncram_6472:auto_generated.data_b[20]
data_b[21] => altsyncram_6472:auto_generated.data_b[21]
data_b[22] => altsyncram_6472:auto_generated.data_b[22]
data_b[23] => altsyncram_6472:auto_generated.data_b[23]
data_b[24] => altsyncram_6472:auto_generated.data_b[24]
data_b[25] => altsyncram_6472:auto_generated.data_b[25]
data_b[26] => altsyncram_6472:auto_generated.data_b[26]
data_b[27] => altsyncram_6472:auto_generated.data_b[27]
data_b[28] => altsyncram_6472:auto_generated.data_b[28]
data_b[29] => altsyncram_6472:auto_generated.data_b[29]
data_b[30] => altsyncram_6472:auto_generated.data_b[30]
data_b[31] => altsyncram_6472:auto_generated.data_b[31]
address_a[0] => altsyncram_6472:auto_generated.address_a[0]
address_a[1] => altsyncram_6472:auto_generated.address_a[1]
address_a[2] => altsyncram_6472:auto_generated.address_a[2]
address_a[3] => altsyncram_6472:auto_generated.address_a[3]
address_a[4] => altsyncram_6472:auto_generated.address_a[4]
address_a[5] => altsyncram_6472:auto_generated.address_a[5]
address_a[6] => altsyncram_6472:auto_generated.address_a[6]
address_a[7] => altsyncram_6472:auto_generated.address_a[7]
address_b[0] => altsyncram_6472:auto_generated.address_b[0]
address_b[1] => altsyncram_6472:auto_generated.address_b[1]
address_b[2] => altsyncram_6472:auto_generated.address_b[2]
address_b[3] => altsyncram_6472:auto_generated.address_b[3]
address_b[4] => altsyncram_6472:auto_generated.address_b[4]
address_b[5] => altsyncram_6472:auto_generated.address_b[5]
address_b[6] => altsyncram_6472:auto_generated.address_b[6]
address_b[7] => altsyncram_6472:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6472:auto_generated.clock0
clock1 => altsyncram_6472:auto_generated.clock1
clocken0 => altsyncram_6472:auto_generated.clocken0
clocken1 => altsyncram_6472:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_6472:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_6472:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_6472:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_6472:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.PRESET
reset_n => oci_ienable[7]~reg0.PRESET
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => oci_ienable[6]~reg0.DATAIN
writedata[7] => oci_ienable[7]~reg0.DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_valid => ~NO_FANOUT~
E_valid => xbrk_break~reg0.ENA
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
E_st_data[0] => cpu_d_writedata[0].DATAIN
E_st_data[1] => cpu_d_writedata[1].DATAIN
E_st_data[2] => cpu_d_writedata[2].DATAIN
E_st_data[3] => cpu_d_writedata[3].DATAIN
E_st_data[4] => cpu_d_writedata[4].DATAIN
E_st_data[5] => cpu_d_writedata[5].DATAIN
E_st_data[6] => cpu_d_writedata[6].DATAIN
E_st_data[7] => cpu_d_writedata[7].DATAIN
E_st_data[8] => cpu_d_writedata[8].DATAIN
E_st_data[9] => cpu_d_writedata[9].DATAIN
E_st_data[10] => cpu_d_writedata[10].DATAIN
E_st_data[11] => cpu_d_writedata[11].DATAIN
E_st_data[12] => cpu_d_writedata[12].DATAIN
E_st_data[13] => cpu_d_writedata[13].DATAIN
E_st_data[14] => cpu_d_writedata[14].DATAIN
E_st_data[15] => cpu_d_writedata[15].DATAIN
E_st_data[16] => cpu_d_writedata[16].DATAIN
E_st_data[17] => cpu_d_writedata[17].DATAIN
E_st_data[18] => cpu_d_writedata[18].DATAIN
E_st_data[19] => cpu_d_writedata[19].DATAIN
E_st_data[20] => cpu_d_writedata[20].DATAIN
E_st_data[21] => cpu_d_writedata[21].DATAIN
E_st_data[22] => cpu_d_writedata[22].DATAIN
E_st_data[23] => cpu_d_writedata[23].DATAIN
E_st_data[24] => cpu_d_writedata[24].DATAIN
E_st_data[25] => cpu_d_writedata[25].DATAIN
E_st_data[26] => cpu_d_writedata[26].DATAIN
E_st_data[27] => cpu_d_writedata[27].DATAIN
E_st_data[28] => cpu_d_writedata[28].DATAIN
E_st_data[29] => cpu_d_writedata[29].DATAIN
E_st_data[30] => cpu_d_writedata[30].DATAIN
E_st_data[31] => cpu_d_writedata[31].DATAIN
av_ld_data_aligned_filtered[0] => cpu_d_readdata[0].DATAIN
av_ld_data_aligned_filtered[1] => cpu_d_readdata[1].DATAIN
av_ld_data_aligned_filtered[2] => cpu_d_readdata[2].DATAIN
av_ld_data_aligned_filtered[3] => cpu_d_readdata[3].DATAIN
av_ld_data_aligned_filtered[4] => cpu_d_readdata[4].DATAIN
av_ld_data_aligned_filtered[5] => cpu_d_readdata[5].DATAIN
av_ld_data_aligned_filtered[6] => cpu_d_readdata[6].DATAIN
av_ld_data_aligned_filtered[7] => cpu_d_readdata[7].DATAIN
av_ld_data_aligned_filtered[8] => cpu_d_readdata[8].DATAIN
av_ld_data_aligned_filtered[9] => cpu_d_readdata[9].DATAIN
av_ld_data_aligned_filtered[10] => cpu_d_readdata[10].DATAIN
av_ld_data_aligned_filtered[11] => cpu_d_readdata[11].DATAIN
av_ld_data_aligned_filtered[12] => cpu_d_readdata[12].DATAIN
av_ld_data_aligned_filtered[13] => cpu_d_readdata[13].DATAIN
av_ld_data_aligned_filtered[14] => cpu_d_readdata[14].DATAIN
av_ld_data_aligned_filtered[15] => cpu_d_readdata[15].DATAIN
av_ld_data_aligned_filtered[16] => cpu_d_readdata[16].DATAIN
av_ld_data_aligned_filtered[17] => cpu_d_readdata[17].DATAIN
av_ld_data_aligned_filtered[18] => cpu_d_readdata[18].DATAIN
av_ld_data_aligned_filtered[19] => cpu_d_readdata[19].DATAIN
av_ld_data_aligned_filtered[20] => cpu_d_readdata[20].DATAIN
av_ld_data_aligned_filtered[21] => cpu_d_readdata[21].DATAIN
av_ld_data_aligned_filtered[22] => cpu_d_readdata[22].DATAIN
av_ld_data_aligned_filtered[23] => cpu_d_readdata[23].DATAIN
av_ld_data_aligned_filtered[24] => cpu_d_readdata[24].DATAIN
av_ld_data_aligned_filtered[25] => cpu_d_readdata[25].DATAIN
av_ld_data_aligned_filtered[26] => cpu_d_readdata[26].DATAIN
av_ld_data_aligned_filtered[27] => cpu_d_readdata[27].DATAIN
av_ld_data_aligned_filtered[28] => cpu_d_readdata[28].DATAIN
av_ld_data_aligned_filtered[29] => cpu_d_readdata[29].DATAIN
av_ld_data_aligned_filtered[30] => cpu_d_readdata[30].DATAIN
av_ld_data_aligned_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
d_address[0] => cpu_d_address[0].DATAIN
d_address[1] => cpu_d_address[1].DATAIN
d_address[2] => cpu_d_address[2].DATAIN
d_address[3] => cpu_d_address[3].DATAIN
d_address[4] => cpu_d_address[4].DATAIN
d_address[5] => cpu_d_address[5].DATAIN
d_address[6] => cpu_d_address[6].DATAIN
d_address[7] => cpu_d_address[7].DATAIN
d_address[8] => cpu_d_address[8].DATAIN
d_address[9] => cpu_d_address[9].DATAIN
d_address[10] => cpu_d_address[10].DATAIN
d_address[11] => cpu_d_address[11].DATAIN
d_address[12] => cpu_d_address[12].DATAIN
d_address[13] => cpu_d_address[13].DATAIN
d_address[14] => cpu_d_address[14].DATAIN
d_address[15] => cpu_d_address[15].DATAIN
d_address[16] => cpu_d_address[16].DATAIN
d_address[17] => cpu_d_address[17].DATAIN
d_address[18] => cpu_d_address[18].DATAIN
d_address[19] => cpu_d_address[19].DATAIN
d_address[20] => cpu_d_address[20].DATAIN
d_address[21] => cpu_d_address[21].DATAIN
d_address[22] => cpu_d_address[22].DATAIN
d_address[23] => cpu_d_address[23].DATAIN
d_address[24] => cpu_d_address[24].DATAIN
d_address[25] => cpu_d_address[25].DATAIN
d_read => cpu_d_read.DATAIN
d_waitrequest => cpu_d_wait.DATAIN
d_write => cpu_d_write.DATAIN
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_n802:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_n802:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n802:auto_generated.data_a[0]
data_a[1] => altsyncram_n802:auto_generated.data_a[1]
data_a[2] => altsyncram_n802:auto_generated.data_a[2]
data_a[3] => altsyncram_n802:auto_generated.data_a[3]
data_a[4] => altsyncram_n802:auto_generated.data_a[4]
data_a[5] => altsyncram_n802:auto_generated.data_a[5]
data_a[6] => altsyncram_n802:auto_generated.data_a[6]
data_a[7] => altsyncram_n802:auto_generated.data_a[7]
data_a[8] => altsyncram_n802:auto_generated.data_a[8]
data_a[9] => altsyncram_n802:auto_generated.data_a[9]
data_a[10] => altsyncram_n802:auto_generated.data_a[10]
data_a[11] => altsyncram_n802:auto_generated.data_a[11]
data_a[12] => altsyncram_n802:auto_generated.data_a[12]
data_a[13] => altsyncram_n802:auto_generated.data_a[13]
data_a[14] => altsyncram_n802:auto_generated.data_a[14]
data_a[15] => altsyncram_n802:auto_generated.data_a[15]
data_a[16] => altsyncram_n802:auto_generated.data_a[16]
data_a[17] => altsyncram_n802:auto_generated.data_a[17]
data_a[18] => altsyncram_n802:auto_generated.data_a[18]
data_a[19] => altsyncram_n802:auto_generated.data_a[19]
data_a[20] => altsyncram_n802:auto_generated.data_a[20]
data_a[21] => altsyncram_n802:auto_generated.data_a[21]
data_a[22] => altsyncram_n802:auto_generated.data_a[22]
data_a[23] => altsyncram_n802:auto_generated.data_a[23]
data_a[24] => altsyncram_n802:auto_generated.data_a[24]
data_a[25] => altsyncram_n802:auto_generated.data_a[25]
data_a[26] => altsyncram_n802:auto_generated.data_a[26]
data_a[27] => altsyncram_n802:auto_generated.data_a[27]
data_a[28] => altsyncram_n802:auto_generated.data_a[28]
data_a[29] => altsyncram_n802:auto_generated.data_a[29]
data_a[30] => altsyncram_n802:auto_generated.data_a[30]
data_a[31] => altsyncram_n802:auto_generated.data_a[31]
data_a[32] => altsyncram_n802:auto_generated.data_a[32]
data_a[33] => altsyncram_n802:auto_generated.data_a[33]
data_a[34] => altsyncram_n802:auto_generated.data_a[34]
data_a[35] => altsyncram_n802:auto_generated.data_a[35]
data_b[0] => altsyncram_n802:auto_generated.data_b[0]
data_b[1] => altsyncram_n802:auto_generated.data_b[1]
data_b[2] => altsyncram_n802:auto_generated.data_b[2]
data_b[3] => altsyncram_n802:auto_generated.data_b[3]
data_b[4] => altsyncram_n802:auto_generated.data_b[4]
data_b[5] => altsyncram_n802:auto_generated.data_b[5]
data_b[6] => altsyncram_n802:auto_generated.data_b[6]
data_b[7] => altsyncram_n802:auto_generated.data_b[7]
data_b[8] => altsyncram_n802:auto_generated.data_b[8]
data_b[9] => altsyncram_n802:auto_generated.data_b[9]
data_b[10] => altsyncram_n802:auto_generated.data_b[10]
data_b[11] => altsyncram_n802:auto_generated.data_b[11]
data_b[12] => altsyncram_n802:auto_generated.data_b[12]
data_b[13] => altsyncram_n802:auto_generated.data_b[13]
data_b[14] => altsyncram_n802:auto_generated.data_b[14]
data_b[15] => altsyncram_n802:auto_generated.data_b[15]
data_b[16] => altsyncram_n802:auto_generated.data_b[16]
data_b[17] => altsyncram_n802:auto_generated.data_b[17]
data_b[18] => altsyncram_n802:auto_generated.data_b[18]
data_b[19] => altsyncram_n802:auto_generated.data_b[19]
data_b[20] => altsyncram_n802:auto_generated.data_b[20]
data_b[21] => altsyncram_n802:auto_generated.data_b[21]
data_b[22] => altsyncram_n802:auto_generated.data_b[22]
data_b[23] => altsyncram_n802:auto_generated.data_b[23]
data_b[24] => altsyncram_n802:auto_generated.data_b[24]
data_b[25] => altsyncram_n802:auto_generated.data_b[25]
data_b[26] => altsyncram_n802:auto_generated.data_b[26]
data_b[27] => altsyncram_n802:auto_generated.data_b[27]
data_b[28] => altsyncram_n802:auto_generated.data_b[28]
data_b[29] => altsyncram_n802:auto_generated.data_b[29]
data_b[30] => altsyncram_n802:auto_generated.data_b[30]
data_b[31] => altsyncram_n802:auto_generated.data_b[31]
data_b[32] => altsyncram_n802:auto_generated.data_b[32]
data_b[33] => altsyncram_n802:auto_generated.data_b[33]
data_b[34] => altsyncram_n802:auto_generated.data_b[34]
data_b[35] => altsyncram_n802:auto_generated.data_b[35]
address_a[0] => altsyncram_n802:auto_generated.address_a[0]
address_a[1] => altsyncram_n802:auto_generated.address_a[1]
address_a[2] => altsyncram_n802:auto_generated.address_a[2]
address_a[3] => altsyncram_n802:auto_generated.address_a[3]
address_a[4] => altsyncram_n802:auto_generated.address_a[4]
address_a[5] => altsyncram_n802:auto_generated.address_a[5]
address_a[6] => altsyncram_n802:auto_generated.address_a[6]
address_b[0] => altsyncram_n802:auto_generated.address_b[0]
address_b[1] => altsyncram_n802:auto_generated.address_b[1]
address_b[2] => altsyncram_n802:auto_generated.address_b[2]
address_b[3] => altsyncram_n802:auto_generated.address_b[3]
address_b[4] => altsyncram_n802:auto_generated.address_b[4]
address_b[5] => altsyncram_n802:auto_generated.address_b[5]
address_b[6] => altsyncram_n802:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n802:auto_generated.clock0
clock1 => altsyncram_n802:auto_generated.clock1
clocken0 => altsyncram_n802:auto_generated.clocken0
clocken1 => altsyncram_n802:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1
clk => ~NO_FANOUT~
cpu_altera_nios_custom_instr_floating_point_inst_s1_done => cpu_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa.DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[2] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[3] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[4] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[5] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[6] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[7] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[8] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[9] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[10] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[11] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[12] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[13] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[14] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[15] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[16] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[17] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[18] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[19] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[20] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[21] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[22] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[23] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[24] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[25] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[26] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[27] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[28] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[29] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[30] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[31] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_select => ~NO_FANOUT~
cpu_custom_instruction_master_clk_en => cpu_altera_nios_custom_instr_floating_point_inst_s1_clk_en.DATAIN
cpu_custom_instruction_master_dataa[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[0].DATAIN
cpu_custom_instruction_master_dataa[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[1].DATAIN
cpu_custom_instruction_master_dataa[2] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[2].DATAIN
cpu_custom_instruction_master_dataa[3] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[3].DATAIN
cpu_custom_instruction_master_dataa[4] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[4].DATAIN
cpu_custom_instruction_master_dataa[5] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[5].DATAIN
cpu_custom_instruction_master_dataa[6] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[6].DATAIN
cpu_custom_instruction_master_dataa[7] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[7].DATAIN
cpu_custom_instruction_master_dataa[8] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[8].DATAIN
cpu_custom_instruction_master_dataa[9] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[9].DATAIN
cpu_custom_instruction_master_dataa[10] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[10].DATAIN
cpu_custom_instruction_master_dataa[11] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[11].DATAIN
cpu_custom_instruction_master_dataa[12] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[12].DATAIN
cpu_custom_instruction_master_dataa[13] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[13].DATAIN
cpu_custom_instruction_master_dataa[14] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[14].DATAIN
cpu_custom_instruction_master_dataa[15] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[15].DATAIN
cpu_custom_instruction_master_dataa[16] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[16].DATAIN
cpu_custom_instruction_master_dataa[17] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[17].DATAIN
cpu_custom_instruction_master_dataa[18] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[18].DATAIN
cpu_custom_instruction_master_dataa[19] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[19].DATAIN
cpu_custom_instruction_master_dataa[20] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[20].DATAIN
cpu_custom_instruction_master_dataa[21] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[21].DATAIN
cpu_custom_instruction_master_dataa[22] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[22].DATAIN
cpu_custom_instruction_master_dataa[23] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[23].DATAIN
cpu_custom_instruction_master_dataa[24] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[24].DATAIN
cpu_custom_instruction_master_dataa[25] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[25].DATAIN
cpu_custom_instruction_master_dataa[26] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[26].DATAIN
cpu_custom_instruction_master_dataa[27] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[27].DATAIN
cpu_custom_instruction_master_dataa[28] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[28].DATAIN
cpu_custom_instruction_master_dataa[29] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[29].DATAIN
cpu_custom_instruction_master_dataa[30] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[30].DATAIN
cpu_custom_instruction_master_dataa[31] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[31].DATAIN
cpu_custom_instruction_master_datab[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[0].DATAIN
cpu_custom_instruction_master_datab[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[1].DATAIN
cpu_custom_instruction_master_datab[2] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[2].DATAIN
cpu_custom_instruction_master_datab[3] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[3].DATAIN
cpu_custom_instruction_master_datab[4] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[4].DATAIN
cpu_custom_instruction_master_datab[5] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[5].DATAIN
cpu_custom_instruction_master_datab[6] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[6].DATAIN
cpu_custom_instruction_master_datab[7] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[7].DATAIN
cpu_custom_instruction_master_datab[8] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[8].DATAIN
cpu_custom_instruction_master_datab[9] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[9].DATAIN
cpu_custom_instruction_master_datab[10] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[10].DATAIN
cpu_custom_instruction_master_datab[11] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[11].DATAIN
cpu_custom_instruction_master_datab[12] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[12].DATAIN
cpu_custom_instruction_master_datab[13] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[13].DATAIN
cpu_custom_instruction_master_datab[14] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[14].DATAIN
cpu_custom_instruction_master_datab[15] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[15].DATAIN
cpu_custom_instruction_master_datab[16] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[16].DATAIN
cpu_custom_instruction_master_datab[17] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[17].DATAIN
cpu_custom_instruction_master_datab[18] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[18].DATAIN
cpu_custom_instruction_master_datab[19] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[19].DATAIN
cpu_custom_instruction_master_datab[20] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[20].DATAIN
cpu_custom_instruction_master_datab[21] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[21].DATAIN
cpu_custom_instruction_master_datab[22] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[22].DATAIN
cpu_custom_instruction_master_datab[23] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[23].DATAIN
cpu_custom_instruction_master_datab[24] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[24].DATAIN
cpu_custom_instruction_master_datab[25] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[25].DATAIN
cpu_custom_instruction_master_datab[26] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[26].DATAIN
cpu_custom_instruction_master_datab[27] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[27].DATAIN
cpu_custom_instruction_master_datab[28] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[28].DATAIN
cpu_custom_instruction_master_datab[29] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[29].DATAIN
cpu_custom_instruction_master_datab[30] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[30].DATAIN
cpu_custom_instruction_master_datab[31] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[31].DATAIN
cpu_custom_instruction_master_n[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_n[0].DATAIN
cpu_custom_instruction_master_n[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_n[1].DATAIN
cpu_custom_instruction_master_n[2] => ~NO_FANOUT~
cpu_custom_instruction_master_n[3] => ~NO_FANOUT~
cpu_custom_instruction_master_n[4] => ~NO_FANOUT~
cpu_custom_instruction_master_n[5] => ~NO_FANOUT~
cpu_custom_instruction_master_n[6] => ~NO_FANOUT~
cpu_custom_instruction_master_n[7] => ~NO_FANOUT~
cpu_custom_instruction_master_start_cpu_altera_nios_custom_instr_floating_point_inst_s1 => cpu_altera_nios_custom_instr_floating_point_inst_s1_start.DATAIN
reset_n => cpu_altera_nios_custom_instr_floating_point_inst_s1_reset.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst
clk => clk.IN1
clk_en => clk_en.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
reset => reset.IN1
start => start.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst
clk => clk.IN1
clk_en => clk_en.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
reset => reset.IN1
start => start.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance
clk => clk.IN2
clk_en => clk_en.IN2
dataa[0] => dataa_regout.DATAB
dataa[1] => dataa_regout.DATAB
dataa[2] => dataa_regout.DATAB
dataa[3] => dataa_regout.DATAB
dataa[4] => dataa_regout.DATAB
dataa[5] => dataa_regout.DATAB
dataa[6] => dataa_regout.DATAB
dataa[7] => dataa_regout.DATAB
dataa[8] => dataa_regout.DATAB
dataa[9] => dataa_regout.DATAB
dataa[10] => dataa_regout.DATAB
dataa[11] => dataa_regout.DATAB
dataa[12] => dataa_regout.DATAB
dataa[13] => dataa_regout.DATAB
dataa[14] => dataa_regout.DATAB
dataa[15] => dataa_regout.DATAB
dataa[16] => dataa_regout.DATAB
dataa[17] => dataa_regout.DATAB
dataa[18] => dataa_regout.DATAB
dataa[19] => dataa_regout.DATAB
dataa[20] => dataa_regout.DATAB
dataa[21] => dataa_regout.DATAB
dataa[22] => dataa_regout.DATAB
dataa[23] => dataa_regout.DATAB
dataa[24] => dataa_regout.DATAB
dataa[25] => dataa_regout.DATAB
dataa[26] => dataa_regout.DATAB
dataa[27] => dataa_regout.DATAB
dataa[28] => dataa_regout.DATAB
dataa[29] => dataa_regout.DATAB
dataa[30] => dataa_regout.DATAB
dataa[31] => dataa_regout.DATAB
datab[0] => datab_regout.DATAB
datab[1] => datab_regout.DATAB
datab[2] => datab_regout.DATAB
datab[3] => datab_regout.DATAB
datab[4] => datab_regout.DATAB
datab[5] => datab_regout.DATAB
datab[6] => datab_regout.DATAB
datab[7] => datab_regout.DATAB
datab[8] => datab_regout.DATAB
datab[9] => datab_regout.DATAB
datab[10] => datab_regout.DATAB
datab[11] => datab_regout.DATAB
datab[12] => datab_regout.DATAB
datab[13] => datab_regout.DATAB
datab[14] => datab_regout.DATAB
datab[15] => datab_regout.DATAB
datab[16] => datab_regout.DATAB
datab[17] => datab_regout.DATAB
datab[18] => datab_regout.DATAB
datab[19] => datab_regout.DATAB
datab[20] => datab_regout.DATAB
datab[21] => datab_regout.DATAB
datab[22] => datab_regout.DATAB
datab[23] => datab_regout.DATAB
datab[24] => datab_regout.DATAB
datab[25] => datab_regout.DATAB
datab[26] => datab_regout.DATAB
datab[27] => datab_regout.DATAB
datab[28] => datab_regout.DATAB
datab[29] => datab_regout.DATAB
datab[30] => datab_regout.DATAB
datab[31] => datab_regout.DATAB
n[0] => add_sub.IN1
n[1] => Equal0.IN30
reset => reset.IN2
start => counter_in[3].OUTPUTSELECT
start => counter_in[2].OUTPUTSELECT
start => counter_in[1].OUTPUTSELECT
start => counter_in[0].OUTPUTSELECT
start => done.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_omd:auto_generated.dataa[0]
dataa[1] => add_sub_omd:auto_generated.dataa[1]
dataa[2] => add_sub_omd:auto_generated.dataa[2]
dataa[3] => add_sub_omd:auto_generated.dataa[3]
dataa[4] => add_sub_omd:auto_generated.dataa[4]
dataa[5] => add_sub_omd:auto_generated.dataa[5]
dataa[6] => add_sub_omd:auto_generated.dataa[6]
dataa[7] => add_sub_omd:auto_generated.dataa[7]
dataa[8] => add_sub_omd:auto_generated.dataa[8]
datab[0] => add_sub_omd:auto_generated.datab[0]
datab[1] => add_sub_omd:auto_generated.datab[1]
datab[2] => add_sub_omd:auto_generated.datab[2]
datab[3] => add_sub_omd:auto_generated.datab[3]
datab[4] => add_sub_omd:auto_generated.datab[4]
datab[5] => add_sub_omd:auto_generated.datab[5]
datab[6] => add_sub_omd:auto_generated.datab[6]
datab[7] => add_sub_omd:auto_generated.datab[7]
datab[8] => add_sub_omd:auto_generated.datab[8]
cin => add_sub_omd:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_omd:auto_generated.clock
aclr => add_sub_omd:auto_generated.aclr
clken => add_sub_omd:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_omd:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_47c:auto_generated.dataa[0]
dataa[1] => add_sub_47c:auto_generated.dataa[1]
dataa[2] => add_sub_47c:auto_generated.dataa[2]
dataa[3] => add_sub_47c:auto_generated.dataa[3]
dataa[4] => add_sub_47c:auto_generated.dataa[4]
dataa[5] => add_sub_47c:auto_generated.dataa[5]
dataa[6] => add_sub_47c:auto_generated.dataa[6]
dataa[7] => add_sub_47c:auto_generated.dataa[7]
dataa[8] => add_sub_47c:auto_generated.dataa[8]
dataa[9] => add_sub_47c:auto_generated.dataa[9]
datab[0] => add_sub_47c:auto_generated.datab[0]
datab[1] => add_sub_47c:auto_generated.datab[1]
datab[2] => add_sub_47c:auto_generated.datab[2]
datab[3] => add_sub_47c:auto_generated.datab[3]
datab[4] => add_sub_47c:auto_generated.datab[4]
datab[5] => add_sub_47c:auto_generated.datab[5]
datab[6] => add_sub_47c:auto_generated.datab[6]
datab[7] => add_sub_47c:auto_generated.datab[7]
datab[8] => add_sub_47c:auto_generated.datab[8]
datab[9] => add_sub_47c:auto_generated.datab[9]
cin => add_sub_47c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_47c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_njg:auto_generated.dataa[0]
dataa[1] => add_sub_njg:auto_generated.dataa[1]
dataa[2] => add_sub_njg:auto_generated.dataa[2]
dataa[3] => add_sub_njg:auto_generated.dataa[3]
dataa[4] => add_sub_njg:auto_generated.dataa[4]
dataa[5] => add_sub_njg:auto_generated.dataa[5]
dataa[6] => add_sub_njg:auto_generated.dataa[6]
dataa[7] => add_sub_njg:auto_generated.dataa[7]
dataa[8] => add_sub_njg:auto_generated.dataa[8]
dataa[9] => add_sub_njg:auto_generated.dataa[9]
datab[0] => add_sub_njg:auto_generated.datab[0]
datab[1] => add_sub_njg:auto_generated.datab[1]
datab[2] => add_sub_njg:auto_generated.datab[2]
datab[3] => add_sub_njg:auto_generated.datab[3]
datab[4] => add_sub_njg:auto_generated.datab[4]
datab[5] => add_sub_njg:auto_generated.datab[5]
datab[6] => add_sub_njg:auto_generated.datab[6]
datab[7] => add_sub_njg:auto_generated.datab[7]
datab[8] => add_sub_njg:auto_generated.datab[8]
datab[9] => add_sub_njg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_njg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
dataa[0] => add_sub_gsb:auto_generated.dataa[0]
dataa[1] => add_sub_gsb:auto_generated.dataa[1]
dataa[2] => add_sub_gsb:auto_generated.dataa[2]
dataa[3] => add_sub_gsb:auto_generated.dataa[3]
dataa[4] => add_sub_gsb:auto_generated.dataa[4]
dataa[5] => add_sub_gsb:auto_generated.dataa[5]
dataa[6] => add_sub_gsb:auto_generated.dataa[6]
dataa[7] => add_sub_gsb:auto_generated.dataa[7]
dataa[8] => add_sub_gsb:auto_generated.dataa[8]
dataa[9] => add_sub_gsb:auto_generated.dataa[9]
dataa[10] => add_sub_gsb:auto_generated.dataa[10]
dataa[11] => add_sub_gsb:auto_generated.dataa[11]
dataa[12] => add_sub_gsb:auto_generated.dataa[12]
dataa[13] => add_sub_gsb:auto_generated.dataa[13]
dataa[14] => add_sub_gsb:auto_generated.dataa[14]
dataa[15] => add_sub_gsb:auto_generated.dataa[15]
dataa[16] => add_sub_gsb:auto_generated.dataa[16]
dataa[17] => add_sub_gsb:auto_generated.dataa[17]
dataa[18] => add_sub_gsb:auto_generated.dataa[18]
dataa[19] => add_sub_gsb:auto_generated.dataa[19]
dataa[20] => add_sub_gsb:auto_generated.dataa[20]
dataa[21] => add_sub_gsb:auto_generated.dataa[21]
dataa[22] => add_sub_gsb:auto_generated.dataa[22]
dataa[23] => add_sub_gsb:auto_generated.dataa[23]
dataa[24] => add_sub_gsb:auto_generated.dataa[24]
datab[0] => add_sub_gsb:auto_generated.datab[0]
datab[1] => add_sub_gsb:auto_generated.datab[1]
datab[2] => add_sub_gsb:auto_generated.datab[2]
datab[3] => add_sub_gsb:auto_generated.datab[3]
datab[4] => add_sub_gsb:auto_generated.datab[4]
datab[5] => add_sub_gsb:auto_generated.datab[5]
datab[6] => add_sub_gsb:auto_generated.datab[6]
datab[7] => add_sub_gsb:auto_generated.datab[7]
datab[8] => add_sub_gsb:auto_generated.datab[8]
datab[9] => add_sub_gsb:auto_generated.datab[9]
datab[10] => add_sub_gsb:auto_generated.datab[10]
datab[11] => add_sub_gsb:auto_generated.datab[11]
datab[12] => add_sub_gsb:auto_generated.datab[12]
datab[13] => add_sub_gsb:auto_generated.datab[13]
datab[14] => add_sub_gsb:auto_generated.datab[14]
datab[15] => add_sub_gsb:auto_generated.datab[15]
datab[16] => add_sub_gsb:auto_generated.datab[16]
datab[17] => add_sub_gsb:auto_generated.datab[17]
datab[18] => add_sub_gsb:auto_generated.datab[18]
datab[19] => add_sub_gsb:auto_generated.datab[19]
datab[20] => add_sub_gsb:auto_generated.datab[20]
datab[21] => add_sub_gsb:auto_generated.datab[21]
datab[22] => add_sub_gsb:auto_generated.datab[22]
datab[23] => add_sub_gsb:auto_generated.datab[23]
datab[24] => add_sub_gsb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_gsb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
dataa[0] => mult_eit:auto_generated.dataa[0]
dataa[1] => mult_eit:auto_generated.dataa[1]
dataa[2] => mult_eit:auto_generated.dataa[2]
dataa[3] => mult_eit:auto_generated.dataa[3]
dataa[4] => mult_eit:auto_generated.dataa[4]
dataa[5] => mult_eit:auto_generated.dataa[5]
dataa[6] => mult_eit:auto_generated.dataa[6]
dataa[7] => mult_eit:auto_generated.dataa[7]
dataa[8] => mult_eit:auto_generated.dataa[8]
dataa[9] => mult_eit:auto_generated.dataa[9]
dataa[10] => mult_eit:auto_generated.dataa[10]
dataa[11] => mult_eit:auto_generated.dataa[11]
dataa[12] => mult_eit:auto_generated.dataa[12]
dataa[13] => mult_eit:auto_generated.dataa[13]
dataa[14] => mult_eit:auto_generated.dataa[14]
dataa[15] => mult_eit:auto_generated.dataa[15]
dataa[16] => mult_eit:auto_generated.dataa[16]
dataa[17] => mult_eit:auto_generated.dataa[17]
dataa[18] => mult_eit:auto_generated.dataa[18]
dataa[19] => mult_eit:auto_generated.dataa[19]
dataa[20] => mult_eit:auto_generated.dataa[20]
dataa[21] => mult_eit:auto_generated.dataa[21]
dataa[22] => mult_eit:auto_generated.dataa[22]
dataa[23] => mult_eit:auto_generated.dataa[23]
datab[0] => mult_eit:auto_generated.datab[0]
datab[1] => mult_eit:auto_generated.datab[1]
datab[2] => mult_eit:auto_generated.datab[2]
datab[3] => mult_eit:auto_generated.datab[3]
datab[4] => mult_eit:auto_generated.datab[4]
datab[5] => mult_eit:auto_generated.datab[5]
datab[6] => mult_eit:auto_generated.datab[6]
datab[7] => mult_eit:auto_generated.datab[7]
datab[8] => mult_eit:auto_generated.datab[8]
datab[9] => mult_eit:auto_generated.datab[9]
datab[10] => mult_eit:auto_generated.datab[10]
datab[11] => mult_eit:auto_generated.datab[11]
datab[12] => mult_eit:auto_generated.datab[12]
datab[13] => mult_eit:auto_generated.datab[13]
datab[14] => mult_eit:auto_generated.datab[14]
datab[15] => mult_eit:auto_generated.datab[15]
datab[16] => mult_eit:auto_generated.datab[16]
datab[17] => mult_eit:auto_generated.datab[17]
datab[18] => mult_eit:auto_generated.datab[18]
datab[19] => mult_eit:auto_generated.datab[19]
datab[20] => mult_eit:auto_generated.datab[20]
datab[21] => mult_eit:auto_generated.datab[21]
datab[22] => mult_eit:auto_generated.datab[22]
datab[23] => mult_eit:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_eit:auto_generated.aclr
clock => mult_eit:auto_generated.clock
clken => mult_eit:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub
aclr => aclr.IN10
add_sub => add_sub_dffe12.DATAIN
clk_en => clk_en.IN10
clock => clock.IN10
dataa[0] => man_a_not_zero_w[1].IN0
dataa[0] => aligned_dataa_man_w[2].IN1
dataa[1] => aligned_dataa_man_w[3].IN1
dataa[1] => man_a_not_zero_w[1].IN1
dataa[2] => aligned_dataa_man_w[4].IN1
dataa[2] => man_a_not_zero_w[2].IN1
dataa[3] => aligned_dataa_man_w[5].IN1
dataa[3] => man_a_not_zero_w[3].IN1
dataa[4] => aligned_dataa_man_w[6].IN1
dataa[4] => man_a_not_zero_w[4].IN1
dataa[5] => aligned_dataa_man_w[7].IN1
dataa[5] => man_a_not_zero_w[5].IN1
dataa[6] => aligned_dataa_man_w[8].IN1
dataa[6] => man_a_not_zero_w[6].IN1
dataa[7] => aligned_dataa_man_w[9].IN1
dataa[7] => man_a_not_zero_w[7].IN1
dataa[8] => aligned_dataa_man_w[10].IN1
dataa[8] => man_a_not_zero_w[8].IN1
dataa[9] => aligned_dataa_man_w[11].IN1
dataa[9] => man_a_not_zero_w[9].IN1
dataa[10] => aligned_dataa_man_w[12].IN1
dataa[10] => man_a_not_zero_w[10].IN1
dataa[11] => aligned_dataa_man_w[13].IN1
dataa[11] => man_a_not_zero_w[11].IN1
dataa[12] => aligned_dataa_man_w[14].IN1
dataa[12] => man_a_not_zero_w[12].IN1
dataa[13] => aligned_dataa_man_w[15].IN1
dataa[13] => man_a_not_zero_w[13].IN1
dataa[14] => aligned_dataa_man_w[16].IN1
dataa[14] => man_a_not_zero_w[14].IN1
dataa[15] => aligned_dataa_man_w[17].IN1
dataa[15] => man_a_not_zero_w[15].IN1
dataa[16] => aligned_dataa_man_w[18].IN1
dataa[16] => man_a_not_zero_w[16].IN1
dataa[17] => aligned_dataa_man_w[19].IN1
dataa[17] => man_a_not_zero_w[17].IN1
dataa[18] => aligned_dataa_man_w[20].IN1
dataa[18] => man_a_not_zero_w[18].IN1
dataa[19] => aligned_dataa_man_w[21].IN1
dataa[19] => man_a_not_zero_w[19].IN1
dataa[20] => aligned_dataa_man_w[22].IN1
dataa[20] => man_a_not_zero_w[20].IN1
dataa[21] => aligned_dataa_man_w[23].IN1
dataa[21] => man_a_not_zero_w[21].IN1
dataa[22] => aligned_dataa_man_w[24].IN1
dataa[22] => man_a_not_zero_w[22].IN1
dataa[23] => aligned_dataa_exp_w.IN1
dataa[23] => exp_a_all_one_w[1].IN0
dataa[23] => exp_a_not_zero_w[1].IN0
dataa[24] => exp_a_all_one_w[1].IN1
dataa[24] => exp_a_not_zero_w[1].IN1
dataa[24] => aligned_dataa_exp_w.IN1
dataa[25] => exp_a_all_one_w[2].IN1
dataa[25] => exp_a_not_zero_w[2].IN1
dataa[25] => aligned_dataa_exp_w.IN1
dataa[26] => exp_a_all_one_w[3].IN1
dataa[26] => exp_a_not_zero_w[3].IN1
dataa[26] => aligned_dataa_exp_w.IN1
dataa[27] => exp_a_all_one_w[4].IN1
dataa[27] => exp_a_not_zero_w[4].IN1
dataa[27] => aligned_dataa_exp_w.IN1
dataa[28] => exp_a_all_one_w[5].IN1
dataa[28] => exp_a_not_zero_w[5].IN1
dataa[28] => aligned_dataa_exp_w.IN1
dataa[29] => exp_a_all_one_w[6].IN1
dataa[29] => exp_a_not_zero_w[6].IN1
dataa[29] => aligned_dataa_exp_w.IN1
dataa[30] => exp_a_all_one_w[7].IN1
dataa[30] => exp_a_not_zero_w[7].IN1
dataa[30] => aligned_dataa_exp_w.IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => man_b_not_zero_w[1].IN0
datab[0] => aligned_datab_man_w[2].IN1
datab[1] => aligned_datab_man_w[3].IN1
datab[1] => man_b_not_zero_w[1].IN1
datab[2] => aligned_datab_man_w[4].IN1
datab[2] => man_b_not_zero_w[2].IN1
datab[3] => aligned_datab_man_w[5].IN1
datab[3] => man_b_not_zero_w[3].IN1
datab[4] => aligned_datab_man_w[6].IN1
datab[4] => man_b_not_zero_w[4].IN1
datab[5] => aligned_datab_man_w[7].IN1
datab[5] => man_b_not_zero_w[5].IN1
datab[6] => aligned_datab_man_w[8].IN1
datab[6] => man_b_not_zero_w[6].IN1
datab[7] => aligned_datab_man_w[9].IN1
datab[7] => man_b_not_zero_w[7].IN1
datab[8] => aligned_datab_man_w[10].IN1
datab[8] => man_b_not_zero_w[8].IN1
datab[9] => aligned_datab_man_w[11].IN1
datab[9] => man_b_not_zero_w[9].IN1
datab[10] => aligned_datab_man_w[12].IN1
datab[10] => man_b_not_zero_w[10].IN1
datab[11] => aligned_datab_man_w[13].IN1
datab[11] => man_b_not_zero_w[11].IN1
datab[12] => aligned_datab_man_w[14].IN1
datab[12] => man_b_not_zero_w[12].IN1
datab[13] => aligned_datab_man_w[15].IN1
datab[13] => man_b_not_zero_w[13].IN1
datab[14] => aligned_datab_man_w[16].IN1
datab[14] => man_b_not_zero_w[14].IN1
datab[15] => aligned_datab_man_w[17].IN1
datab[15] => man_b_not_zero_w[15].IN1
datab[16] => aligned_datab_man_w[18].IN1
datab[16] => man_b_not_zero_w[16].IN1
datab[17] => aligned_datab_man_w[19].IN1
datab[17] => man_b_not_zero_w[17].IN1
datab[18] => aligned_datab_man_w[20].IN1
datab[18] => man_b_not_zero_w[18].IN1
datab[19] => aligned_datab_man_w[21].IN1
datab[19] => man_b_not_zero_w[19].IN1
datab[20] => aligned_datab_man_w[22].IN1
datab[20] => man_b_not_zero_w[20].IN1
datab[21] => aligned_datab_man_w[23].IN1
datab[21] => man_b_not_zero_w[21].IN1
datab[22] => aligned_datab_man_w[24].IN1
datab[22] => man_b_not_zero_w[22].IN1
datab[23] => aligned_datab_exp_w.IN1
datab[23] => exp_b_all_one_w[1].IN0
datab[23] => exp_b_not_zero_w[1].IN0
datab[24] => exp_b_all_one_w[1].IN1
datab[24] => exp_b_not_zero_w[1].IN1
datab[24] => aligned_datab_exp_w.IN1
datab[25] => exp_b_all_one_w[2].IN1
datab[25] => exp_b_not_zero_w[2].IN1
datab[25] => aligned_datab_exp_w.IN1
datab[26] => exp_b_all_one_w[3].IN1
datab[26] => exp_b_not_zero_w[3].IN1
datab[26] => aligned_datab_exp_w.IN1
datab[27] => exp_b_all_one_w[4].IN1
datab[27] => exp_b_not_zero_w[4].IN1
datab[27] => aligned_datab_exp_w.IN1
datab[28] => exp_b_all_one_w[5].IN1
datab[28] => exp_b_not_zero_w[5].IN1
datab[28] => aligned_datab_exp_w.IN1
datab[29] => exp_b_all_one_w[6].IN1
datab[29] => exp_b_not_zero_w[6].IN1
datab[29] => aligned_datab_exp_w.IN1
datab[30] => exp_b_all_one_w[7].IN1
datab[30] => exp_b_not_zero_w[7].IN1
datab[30] => aligned_datab_exp_w.IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
dataa[0] => add_sub_8sh:auto_generated.dataa[0]
dataa[1] => add_sub_8sh:auto_generated.dataa[1]
dataa[2] => add_sub_8sh:auto_generated.dataa[2]
dataa[3] => add_sub_8sh:auto_generated.dataa[3]
dataa[4] => add_sub_8sh:auto_generated.dataa[4]
dataa[5] => add_sub_8sh:auto_generated.dataa[5]
dataa[6] => add_sub_8sh:auto_generated.dataa[6]
dataa[7] => add_sub_8sh:auto_generated.dataa[7]
dataa[8] => add_sub_8sh:auto_generated.dataa[8]
datab[0] => add_sub_8sh:auto_generated.datab[0]
datab[1] => add_sub_8sh:auto_generated.datab[1]
datab[2] => add_sub_8sh:auto_generated.datab[2]
datab[3] => add_sub_8sh:auto_generated.datab[3]
datab[4] => add_sub_8sh:auto_generated.datab[4]
datab[5] => add_sub_8sh:auto_generated.datab[5]
datab[6] => add_sub_8sh:auto_generated.datab[6]
datab[7] => add_sub_8sh:auto_generated.datab[7]
datab[8] => add_sub_8sh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_8sh:auto_generated.clock
aclr => add_sub_8sh:auto_generated.aclr
clken => add_sub_8sh:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_8sh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
dataa[0] => add_sub_8sh:auto_generated.dataa[0]
dataa[1] => add_sub_8sh:auto_generated.dataa[1]
dataa[2] => add_sub_8sh:auto_generated.dataa[2]
dataa[3] => add_sub_8sh:auto_generated.dataa[3]
dataa[4] => add_sub_8sh:auto_generated.dataa[4]
dataa[5] => add_sub_8sh:auto_generated.dataa[5]
dataa[6] => add_sub_8sh:auto_generated.dataa[6]
dataa[7] => add_sub_8sh:auto_generated.dataa[7]
dataa[8] => add_sub_8sh:auto_generated.dataa[8]
datab[0] => add_sub_8sh:auto_generated.datab[0]
datab[1] => add_sub_8sh:auto_generated.datab[1]
datab[2] => add_sub_8sh:auto_generated.datab[2]
datab[3] => add_sub_8sh:auto_generated.datab[3]
datab[4] => add_sub_8sh:auto_generated.datab[4]
datab[5] => add_sub_8sh:auto_generated.datab[5]
datab[6] => add_sub_8sh:auto_generated.datab[6]
datab[7] => add_sub_8sh:auto_generated.datab[7]
datab[8] => add_sub_8sh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_8sh:auto_generated.clock
aclr => add_sub_8sh:auto_generated.aclr
clken => add_sub_8sh:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_8sh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
dataa[0] => add_sub_uue:auto_generated.dataa[0]
dataa[1] => add_sub_uue:auto_generated.dataa[1]
dataa[2] => add_sub_uue:auto_generated.dataa[2]
dataa[3] => add_sub_uue:auto_generated.dataa[3]
dataa[4] => add_sub_uue:auto_generated.dataa[4]
dataa[5] => add_sub_uue:auto_generated.dataa[5]
datab[0] => add_sub_uue:auto_generated.datab[0]
datab[1] => add_sub_uue:auto_generated.datab[1]
datab[2] => add_sub_uue:auto_generated.datab[2]
datab[3] => add_sub_uue:auto_generated.datab[3]
datab[4] => add_sub_uue:auto_generated.datab[4]
datab[5] => add_sub_uue:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_uue:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
dataa[0] => add_sub_0ue:auto_generated.dataa[0]
dataa[1] => add_sub_0ue:auto_generated.dataa[1]
dataa[2] => add_sub_0ue:auto_generated.dataa[2]
dataa[3] => add_sub_0ue:auto_generated.dataa[3]
dataa[4] => add_sub_0ue:auto_generated.dataa[4]
dataa[5] => add_sub_0ue:auto_generated.dataa[5]
dataa[6] => add_sub_0ue:auto_generated.dataa[6]
dataa[7] => add_sub_0ue:auto_generated.dataa[7]
dataa[8] => add_sub_0ue:auto_generated.dataa[8]
datab[0] => add_sub_0ue:auto_generated.datab[0]
datab[1] => add_sub_0ue:auto_generated.datab[1]
datab[2] => add_sub_0ue:auto_generated.datab[2]
datab[3] => add_sub_0ue:auto_generated.datab[3]
datab[4] => add_sub_0ue:auto_generated.datab[4]
datab[5] => add_sub_0ue:auto_generated.datab[5]
datab[6] => add_sub_0ue:auto_generated.datab[6]
datab[7] => add_sub_0ue:auto_generated.datab[7]
datab[8] => add_sub_0ue:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
dataa[0] => add_sub_7rh:auto_generated.dataa[0]
dataa[1] => add_sub_7rh:auto_generated.dataa[1]
dataa[2] => add_sub_7rh:auto_generated.dataa[2]
dataa[3] => add_sub_7rh:auto_generated.dataa[3]
dataa[4] => add_sub_7rh:auto_generated.dataa[4]
dataa[5] => add_sub_7rh:auto_generated.dataa[5]
dataa[6] => add_sub_7rh:auto_generated.dataa[6]
dataa[7] => add_sub_7rh:auto_generated.dataa[7]
dataa[8] => add_sub_7rh:auto_generated.dataa[8]
datab[0] => add_sub_7rh:auto_generated.datab[0]
datab[1] => add_sub_7rh:auto_generated.datab[1]
datab[2] => add_sub_7rh:auto_generated.datab[2]
datab[3] => add_sub_7rh:auto_generated.datab[3]
datab[4] => add_sub_7rh:auto_generated.datab[4]
datab[5] => add_sub_7rh:auto_generated.datab[5]
datab[6] => add_sub_7rh:auto_generated.datab[6]
datab[7] => add_sub_7rh:auto_generated.datab[7]
datab[8] => add_sub_7rh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_7rh:auto_generated.clock
aclr => add_sub_7rh:auto_generated.aclr
clken => add_sub_7rh:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_7rh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
dataa[0] => add_sub_0ue:auto_generated.dataa[0]
dataa[1] => add_sub_0ue:auto_generated.dataa[1]
dataa[2] => add_sub_0ue:auto_generated.dataa[2]
dataa[3] => add_sub_0ue:auto_generated.dataa[3]
dataa[4] => add_sub_0ue:auto_generated.dataa[4]
dataa[5] => add_sub_0ue:auto_generated.dataa[5]
dataa[6] => add_sub_0ue:auto_generated.dataa[6]
dataa[7] => add_sub_0ue:auto_generated.dataa[7]
dataa[8] => add_sub_0ue:auto_generated.dataa[8]
datab[0] => add_sub_0ue:auto_generated.datab[0]
datab[1] => add_sub_0ue:auto_generated.datab[1]
datab[2] => add_sub_0ue:auto_generated.datab[2]
datab[3] => add_sub_0ue:auto_generated.datab[3]
datab[4] => add_sub_0ue:auto_generated.datab[4]
datab[5] => add_sub_0ue:auto_generated.datab[5]
datab[6] => add_sub_0ue:auto_generated.datab[6]
datab[7] => add_sub_0ue:auto_generated.datab[7]
datab[8] => add_sub_0ue:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_0ue:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_7kh:auto_generated.dataa[0]
dataa[1] => add_sub_7kh:auto_generated.dataa[1]
dataa[2] => add_sub_7kh:auto_generated.dataa[2]
dataa[3] => add_sub_7kh:auto_generated.dataa[3]
dataa[4] => add_sub_7kh:auto_generated.dataa[4]
dataa[5] => add_sub_7kh:auto_generated.dataa[5]
dataa[6] => add_sub_7kh:auto_generated.dataa[6]
dataa[7] => add_sub_7kh:auto_generated.dataa[7]
dataa[8] => add_sub_7kh:auto_generated.dataa[8]
dataa[9] => add_sub_7kh:auto_generated.dataa[9]
dataa[10] => add_sub_7kh:auto_generated.dataa[10]
dataa[11] => add_sub_7kh:auto_generated.dataa[11]
dataa[12] => add_sub_7kh:auto_generated.dataa[12]
dataa[13] => add_sub_7kh:auto_generated.dataa[13]
datab[0] => add_sub_7kh:auto_generated.datab[0]
datab[1] => add_sub_7kh:auto_generated.datab[1]
datab[2] => add_sub_7kh:auto_generated.datab[2]
datab[3] => add_sub_7kh:auto_generated.datab[3]
datab[4] => add_sub_7kh:auto_generated.datab[4]
datab[5] => add_sub_7kh:auto_generated.datab[5]
datab[6] => add_sub_7kh:auto_generated.datab[6]
datab[7] => add_sub_7kh:auto_generated.datab[7]
datab[8] => add_sub_7kh:auto_generated.datab[8]
datab[9] => add_sub_7kh:auto_generated.datab[9]
datab[10] => add_sub_7kh:auto_generated.datab[10]
datab[11] => add_sub_7kh:auto_generated.datab[11]
datab[12] => add_sub_7kh:auto_generated.datab[12]
datab[13] => add_sub_7kh:auto_generated.datab[13]
cin => add_sub_7kh:auto_generated.cin
add_sub => add_sub_7kh:auto_generated.add_sub
clock => add_sub_7kh:auto_generated.clock
aclr => add_sub_7kh:auto_generated.aclr
clken => add_sub_7kh:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_7kh:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_c5h:auto_generated.dataa[0]
dataa[1] => add_sub_c5h:auto_generated.dataa[1]
dataa[2] => add_sub_c5h:auto_generated.dataa[2]
dataa[3] => add_sub_c5h:auto_generated.dataa[3]
dataa[4] => add_sub_c5h:auto_generated.dataa[4]
dataa[5] => add_sub_c5h:auto_generated.dataa[5]
dataa[6] => add_sub_c5h:auto_generated.dataa[6]
dataa[7] => add_sub_c5h:auto_generated.dataa[7]
dataa[8] => add_sub_c5h:auto_generated.dataa[8]
dataa[9] => add_sub_c5h:auto_generated.dataa[9]
dataa[10] => add_sub_c5h:auto_generated.dataa[10]
dataa[11] => add_sub_c5h:auto_generated.dataa[11]
dataa[12] => add_sub_c5h:auto_generated.dataa[12]
dataa[13] => add_sub_c5h:auto_generated.dataa[13]
datab[0] => add_sub_c5h:auto_generated.datab[0]
datab[1] => add_sub_c5h:auto_generated.datab[1]
datab[2] => add_sub_c5h:auto_generated.datab[2]
datab[3] => add_sub_c5h:auto_generated.datab[3]
datab[4] => add_sub_c5h:auto_generated.datab[4]
datab[5] => add_sub_c5h:auto_generated.datab[5]
datab[6] => add_sub_c5h:auto_generated.datab[6]
datab[7] => add_sub_c5h:auto_generated.datab[7]
datab[8] => add_sub_c5h:auto_generated.datab[8]
datab[9] => add_sub_c5h:auto_generated.datab[9]
datab[10] => add_sub_c5h:auto_generated.datab[10]
datab[11] => add_sub_c5h:auto_generated.datab[11]
datab[12] => add_sub_c5h:auto_generated.datab[12]
datab[13] => add_sub_c5h:auto_generated.datab[13]
cin => add_sub_c5h:auto_generated.cin
add_sub => add_sub_c5h:auto_generated.add_sub
clock => add_sub_c5h:auto_generated.clock
aclr => add_sub_c5h:auto_generated.aclr
clken => add_sub_c5h:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_c5h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_c5h:auto_generated.dataa[0]
dataa[1] => add_sub_c5h:auto_generated.dataa[1]
dataa[2] => add_sub_c5h:auto_generated.dataa[2]
dataa[3] => add_sub_c5h:auto_generated.dataa[3]
dataa[4] => add_sub_c5h:auto_generated.dataa[4]
dataa[5] => add_sub_c5h:auto_generated.dataa[5]
dataa[6] => add_sub_c5h:auto_generated.dataa[6]
dataa[7] => add_sub_c5h:auto_generated.dataa[7]
dataa[8] => add_sub_c5h:auto_generated.dataa[8]
dataa[9] => add_sub_c5h:auto_generated.dataa[9]
dataa[10] => add_sub_c5h:auto_generated.dataa[10]
dataa[11] => add_sub_c5h:auto_generated.dataa[11]
dataa[12] => add_sub_c5h:auto_generated.dataa[12]
dataa[13] => add_sub_c5h:auto_generated.dataa[13]
datab[0] => add_sub_c5h:auto_generated.datab[0]
datab[1] => add_sub_c5h:auto_generated.datab[1]
datab[2] => add_sub_c5h:auto_generated.datab[2]
datab[3] => add_sub_c5h:auto_generated.datab[3]
datab[4] => add_sub_c5h:auto_generated.datab[4]
datab[5] => add_sub_c5h:auto_generated.datab[5]
datab[6] => add_sub_c5h:auto_generated.datab[6]
datab[7] => add_sub_c5h:auto_generated.datab[7]
datab[8] => add_sub_c5h:auto_generated.datab[8]
datab[9] => add_sub_c5h:auto_generated.datab[9]
datab[10] => add_sub_c5h:auto_generated.datab[10]
datab[11] => add_sub_c5h:auto_generated.datab[11]
datab[12] => add_sub_c5h:auto_generated.datab[12]
datab[13] => add_sub_c5h:auto_generated.datab[13]
cin => add_sub_c5h:auto_generated.cin
add_sub => add_sub_c5h:auto_generated.add_sub
clock => add_sub_c5h:auto_generated.clock
aclr => add_sub_c5h:auto_generated.aclr
clken => add_sub_c5h:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_c5h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_7kh:auto_generated.dataa[0]
dataa[1] => add_sub_7kh:auto_generated.dataa[1]
dataa[2] => add_sub_7kh:auto_generated.dataa[2]
dataa[3] => add_sub_7kh:auto_generated.dataa[3]
dataa[4] => add_sub_7kh:auto_generated.dataa[4]
dataa[5] => add_sub_7kh:auto_generated.dataa[5]
dataa[6] => add_sub_7kh:auto_generated.dataa[6]
dataa[7] => add_sub_7kh:auto_generated.dataa[7]
dataa[8] => add_sub_7kh:auto_generated.dataa[8]
dataa[9] => add_sub_7kh:auto_generated.dataa[9]
dataa[10] => add_sub_7kh:auto_generated.dataa[10]
dataa[11] => add_sub_7kh:auto_generated.dataa[11]
dataa[12] => add_sub_7kh:auto_generated.dataa[12]
dataa[13] => add_sub_7kh:auto_generated.dataa[13]
datab[0] => add_sub_7kh:auto_generated.datab[0]
datab[1] => add_sub_7kh:auto_generated.datab[1]
datab[2] => add_sub_7kh:auto_generated.datab[2]
datab[3] => add_sub_7kh:auto_generated.datab[3]
datab[4] => add_sub_7kh:auto_generated.datab[4]
datab[5] => add_sub_7kh:auto_generated.datab[5]
datab[6] => add_sub_7kh:auto_generated.datab[6]
datab[7] => add_sub_7kh:auto_generated.datab[7]
datab[8] => add_sub_7kh:auto_generated.datab[8]
datab[9] => add_sub_7kh:auto_generated.datab[9]
datab[10] => add_sub_7kh:auto_generated.datab[10]
datab[11] => add_sub_7kh:auto_generated.datab[11]
datab[12] => add_sub_7kh:auto_generated.datab[12]
datab[13] => add_sub_7kh:auto_generated.datab[13]
cin => add_sub_7kh:auto_generated.cin
add_sub => add_sub_7kh:auto_generated.add_sub
clock => add_sub_7kh:auto_generated.clock
aclr => add_sub_7kh:auto_generated.aclr
clken => add_sub_7kh:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_7kh:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_c5h:auto_generated.dataa[0]
dataa[1] => add_sub_c5h:auto_generated.dataa[1]
dataa[2] => add_sub_c5h:auto_generated.dataa[2]
dataa[3] => add_sub_c5h:auto_generated.dataa[3]
dataa[4] => add_sub_c5h:auto_generated.dataa[4]
dataa[5] => add_sub_c5h:auto_generated.dataa[5]
dataa[6] => add_sub_c5h:auto_generated.dataa[6]
dataa[7] => add_sub_c5h:auto_generated.dataa[7]
dataa[8] => add_sub_c5h:auto_generated.dataa[8]
dataa[9] => add_sub_c5h:auto_generated.dataa[9]
dataa[10] => add_sub_c5h:auto_generated.dataa[10]
dataa[11] => add_sub_c5h:auto_generated.dataa[11]
dataa[12] => add_sub_c5h:auto_generated.dataa[12]
dataa[13] => add_sub_c5h:auto_generated.dataa[13]
datab[0] => add_sub_c5h:auto_generated.datab[0]
datab[1] => add_sub_c5h:auto_generated.datab[1]
datab[2] => add_sub_c5h:auto_generated.datab[2]
datab[3] => add_sub_c5h:auto_generated.datab[3]
datab[4] => add_sub_c5h:auto_generated.datab[4]
datab[5] => add_sub_c5h:auto_generated.datab[5]
datab[6] => add_sub_c5h:auto_generated.datab[6]
datab[7] => add_sub_c5h:auto_generated.datab[7]
datab[8] => add_sub_c5h:auto_generated.datab[8]
datab[9] => add_sub_c5h:auto_generated.datab[9]
datab[10] => add_sub_c5h:auto_generated.datab[10]
datab[11] => add_sub_c5h:auto_generated.datab[11]
datab[12] => add_sub_c5h:auto_generated.datab[12]
datab[13] => add_sub_c5h:auto_generated.datab[13]
cin => add_sub_c5h:auto_generated.cin
add_sub => add_sub_c5h:auto_generated.add_sub
clock => add_sub_c5h:auto_generated.clock
aclr => add_sub_c5h:auto_generated.aclr
clken => add_sub_c5h:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_c5h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_c5h:auto_generated.dataa[0]
dataa[1] => add_sub_c5h:auto_generated.dataa[1]
dataa[2] => add_sub_c5h:auto_generated.dataa[2]
dataa[3] => add_sub_c5h:auto_generated.dataa[3]
dataa[4] => add_sub_c5h:auto_generated.dataa[4]
dataa[5] => add_sub_c5h:auto_generated.dataa[5]
dataa[6] => add_sub_c5h:auto_generated.dataa[6]
dataa[7] => add_sub_c5h:auto_generated.dataa[7]
dataa[8] => add_sub_c5h:auto_generated.dataa[8]
dataa[9] => add_sub_c5h:auto_generated.dataa[9]
dataa[10] => add_sub_c5h:auto_generated.dataa[10]
dataa[11] => add_sub_c5h:auto_generated.dataa[11]
dataa[12] => add_sub_c5h:auto_generated.dataa[12]
dataa[13] => add_sub_c5h:auto_generated.dataa[13]
datab[0] => add_sub_c5h:auto_generated.datab[0]
datab[1] => add_sub_c5h:auto_generated.datab[1]
datab[2] => add_sub_c5h:auto_generated.datab[2]
datab[3] => add_sub_c5h:auto_generated.datab[3]
datab[4] => add_sub_c5h:auto_generated.datab[4]
datab[5] => add_sub_c5h:auto_generated.datab[5]
datab[6] => add_sub_c5h:auto_generated.datab[6]
datab[7] => add_sub_c5h:auto_generated.datab[7]
datab[8] => add_sub_c5h:auto_generated.datab[8]
datab[9] => add_sub_c5h:auto_generated.datab[9]
datab[10] => add_sub_c5h:auto_generated.datab[10]
datab[11] => add_sub_c5h:auto_generated.datab[11]
datab[12] => add_sub_c5h:auto_generated.datab[12]
datab[13] => add_sub_c5h:auto_generated.datab[13]
cin => add_sub_c5h:auto_generated.cin
add_sub => add_sub_c5h:auto_generated.add_sub
clock => add_sub_c5h:auto_generated.clock
aclr => add_sub_c5h:auto_generated.aclr
clken => add_sub_c5h:auto_generated.clken


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_c5h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_6ef:auto_generated.dataa[0]
dataa[1] => add_sub_6ef:auto_generated.dataa[1]
dataa[2] => add_sub_6ef:auto_generated.dataa[2]
dataa[3] => add_sub_6ef:auto_generated.dataa[3]
dataa[4] => add_sub_6ef:auto_generated.dataa[4]
dataa[5] => add_sub_6ef:auto_generated.dataa[5]
dataa[6] => add_sub_6ef:auto_generated.dataa[6]
dataa[7] => add_sub_6ef:auto_generated.dataa[7]
dataa[8] => add_sub_6ef:auto_generated.dataa[8]
dataa[9] => add_sub_6ef:auto_generated.dataa[9]
dataa[10] => add_sub_6ef:auto_generated.dataa[10]
dataa[11] => add_sub_6ef:auto_generated.dataa[11]
dataa[12] => add_sub_6ef:auto_generated.dataa[12]
datab[0] => add_sub_6ef:auto_generated.datab[0]
datab[1] => add_sub_6ef:auto_generated.datab[1]
datab[2] => add_sub_6ef:auto_generated.datab[2]
datab[3] => add_sub_6ef:auto_generated.datab[3]
datab[4] => add_sub_6ef:auto_generated.datab[4]
datab[5] => add_sub_6ef:auto_generated.datab[5]
datab[6] => add_sub_6ef:auto_generated.datab[6]
datab[7] => add_sub_6ef:auto_generated.datab[7]
datab[8] => add_sub_6ef:auto_generated.datab[8]
datab[9] => add_sub_6ef:auto_generated.datab[9]
datab[10] => add_sub_6ef:auto_generated.datab[10]
datab[11] => add_sub_6ef:auto_generated.datab[11]
datab[12] => add_sub_6ef:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_fmf:auto_generated.dataa[0]
dataa[1] => add_sub_fmf:auto_generated.dataa[1]
dataa[2] => add_sub_fmf:auto_generated.dataa[2]
dataa[3] => add_sub_fmf:auto_generated.dataa[3]
dataa[4] => add_sub_fmf:auto_generated.dataa[4]
dataa[5] => add_sub_fmf:auto_generated.dataa[5]
dataa[6] => add_sub_fmf:auto_generated.dataa[6]
dataa[7] => add_sub_fmf:auto_generated.dataa[7]
dataa[8] => add_sub_fmf:auto_generated.dataa[8]
dataa[9] => add_sub_fmf:auto_generated.dataa[9]
dataa[10] => add_sub_fmf:auto_generated.dataa[10]
dataa[11] => add_sub_fmf:auto_generated.dataa[11]
dataa[12] => add_sub_fmf:auto_generated.dataa[12]
datab[0] => add_sub_fmf:auto_generated.datab[0]
datab[1] => add_sub_fmf:auto_generated.datab[1]
datab[2] => add_sub_fmf:auto_generated.datab[2]
datab[3] => add_sub_fmf:auto_generated.datab[3]
datab[4] => add_sub_fmf:auto_generated.datab[4]
datab[5] => add_sub_fmf:auto_generated.datab[5]
datab[6] => add_sub_fmf:auto_generated.datab[6]
datab[7] => add_sub_fmf:auto_generated.datab[7]
datab[8] => add_sub_fmf:auto_generated.datab[8]
datab[9] => add_sub_fmf:auto_generated.datab[9]
datab[10] => add_sub_fmf:auto_generated.datab[10]
datab[11] => add_sub_fmf:auto_generated.datab[11]
datab[12] => add_sub_fmf:auto_generated.datab[12]
cin => add_sub_fmf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_jdg:auto_generated.dataa[0]
dataa[1] => cmpr_jdg:auto_generated.dataa[1]
dataa[2] => cmpr_jdg:auto_generated.dataa[2]
dataa[3] => cmpr_jdg:auto_generated.dataa[3]
dataa[4] => cmpr_jdg:auto_generated.dataa[4]
dataa[5] => cmpr_jdg:auto_generated.dataa[5]
datab[0] => cmpr_jdg:auto_generated.datab[0]
datab[1] => cmpr_jdg:auto_generated.datab[1]
datab[2] => cmpr_jdg:auto_generated.datab[2]
datab[3] => cmpr_jdg:auto_generated.datab[3]
datab[4] => cmpr_jdg:auto_generated.datab[4]
datab[5] => cmpr_jdg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN22
cpu_data_master_address_to_slave[4] => Equal0.IN0
cpu_data_master_address_to_slave[5] => Equal0.IN21
cpu_data_master_address_to_slave[6] => Equal0.IN20
cpu_data_master_address_to_slave[7] => Equal0.IN19
cpu_data_master_address_to_slave[8] => Equal0.IN18
cpu_data_master_address_to_slave[9] => Equal0.IN17
cpu_data_master_address_to_slave[10] => Equal0.IN16
cpu_data_master_address_to_slave[11] => Equal0.IN15
cpu_data_master_address_to_slave[12] => Equal0.IN14
cpu_data_master_address_to_slave[13] => Equal0.IN13
cpu_data_master_address_to_slave[14] => Equal0.IN12
cpu_data_master_address_to_slave[15] => Equal0.IN11
cpu_data_master_address_to_slave[16] => Equal0.IN10
cpu_data_master_address_to_slave[17] => Equal0.IN9
cpu_data_master_address_to_slave[18] => Equal0.IN8
cpu_data_master_address_to_slave[19] => Equal0.IN7
cpu_data_master_address_to_slave[20] => Equal0.IN6
cpu_data_master_address_to_slave[21] => Equal0.IN5
cpu_data_master_address_to_slave[22] => Equal0.IN4
cpu_data_master_address_to_slave[23] => Equal0.IN3
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_read => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_waitrequest => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
wrreq => a_dpfifo_h031:dpfifo.wreq


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_4n7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_4n7:count_usedw.updown


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_aq21:auto_generated.data[0]
data[1] => scfifo_aq21:auto_generated.data[1]
data[2] => scfifo_aq21:auto_generated.data[2]
data[3] => scfifo_aq21:auto_generated.data[3]
data[4] => scfifo_aq21:auto_generated.data[4]
data[5] => scfifo_aq21:auto_generated.data[5]
data[6] => scfifo_aq21:auto_generated.data[6]
data[7] => scfifo_aq21:auto_generated.data[7]
wrreq => scfifo_aq21:auto_generated.wrreq
rdreq => scfifo_aq21:auto_generated.rdreq
clock => scfifo_aq21:auto_generated.clock
aclr => scfifo_aq21:auto_generated.aclr
sclr => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated
aclr => a_dpfifo_h031:dpfifo.aclr
clock => a_dpfifo_h031:dpfifo.clock
data[0] => a_dpfifo_h031:dpfifo.data[0]
data[1] => a_dpfifo_h031:dpfifo.data[1]
data[2] => a_dpfifo_h031:dpfifo.data[2]
data[3] => a_dpfifo_h031:dpfifo.data[3]
data[4] => a_dpfifo_h031:dpfifo.data[4]
data[5] => a_dpfifo_h031:dpfifo.data[5]
data[6] => a_dpfifo_h031:dpfifo.data[6]
data[7] => a_dpfifo_h031:dpfifo.data[7]
rdreq => a_dpfifo_h031:dpfifo.rreq
wrreq => a_dpfifo_h031:dpfifo.wreq


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_omb:rd_ptr_count.aclr
aclr => cntr_omb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_ek21:FIFOram.inclock
clock => dpram_ek21:FIFOram.outclock
clock => cntr_omb:rd_ptr_count.clock
clock => cntr_omb:wr_ptr.clock
data[0] => dpram_ek21:FIFOram.data[0]
data[1] => dpram_ek21:FIFOram.data[1]
data[2] => dpram_ek21:FIFOram.data[2]
data[3] => dpram_ek21:FIFOram.data[3]
data[4] => dpram_ek21:FIFOram.data[4]
data[5] => dpram_ek21:FIFOram.data[5]
data[6] => dpram_ek21:FIFOram.data[6]
data[7] => dpram_ek21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_omb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_omb:rd_ptr_count.sclr
sclr => cntr_omb:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_ek21:FIFOram.wren
wreq => cntr_omb:wr_ptr.cnt_en


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_4n7:count_usedw.aclr
clock => cntr_4n7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_4n7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_4n7:count_usedw.updown


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram
data[0] => altsyncram_i0m1:altsyncram1.data_a[0]
data[1] => altsyncram_i0m1:altsyncram1.data_a[1]
data[2] => altsyncram_i0m1:altsyncram1.data_a[2]
data[3] => altsyncram_i0m1:altsyncram1.data_a[3]
data[4] => altsyncram_i0m1:altsyncram1.data_a[4]
data[5] => altsyncram_i0m1:altsyncram1.data_a[5]
data[6] => altsyncram_i0m1:altsyncram1.data_a[6]
data[7] => altsyncram_i0m1:altsyncram1.data_a[7]
inclock => altsyncram_i0m1:altsyncram1.clock0
outclock => altsyncram_i0m1:altsyncram1.clock1
outclocken => altsyncram_i0m1:altsyncram1.clocken1
rdaddress[0] => altsyncram_i0m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i0m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i0m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i0m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i0m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i0m1:altsyncram1.address_a[5]
wren => altsyncram_i0m1:altsyncram1.wren_a


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|key_out_s1_arbitrator:the_key_out_s1
clk => d1_key_out_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_key_out_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => key_out_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => key_out_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_key_out_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_key_out_s1.IN1
clock_crossing_bridge_m1_read => key_out_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_key_out_s1.IN1
clock_crossing_bridge_m1_write => key_out_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => key_out_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => key_out_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => key_out_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => key_out_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => key_out_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => key_out_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => key_out_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => key_out_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => key_out_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => key_out_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => key_out_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => key_out_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => key_out_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => key_out_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => key_out_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => key_out_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => key_out_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => key_out_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => key_out_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => key_out_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => key_out_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => key_out_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => key_out_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => key_out_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => key_out_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => key_out_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => key_out_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => key_out_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => key_out_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => key_out_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => key_out_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => key_out_s1_writedata[31].DATAIN
key_out_s1_readdata[0] => key_out_s1_readdata_from_sa[0].DATAIN
key_out_s1_readdata[1] => key_out_s1_readdata_from_sa[1].DATAIN
key_out_s1_readdata[2] => key_out_s1_readdata_from_sa[2].DATAIN
key_out_s1_readdata[3] => key_out_s1_readdata_from_sa[3].DATAIN
key_out_s1_readdata[4] => key_out_s1_readdata_from_sa[4].DATAIN
key_out_s1_readdata[5] => key_out_s1_readdata_from_sa[5].DATAIN
key_out_s1_readdata[6] => key_out_s1_readdata_from_sa[6].DATAIN
key_out_s1_readdata[7] => key_out_s1_readdata_from_sa[7].DATAIN
key_out_s1_readdata[8] => key_out_s1_readdata_from_sa[8].DATAIN
key_out_s1_readdata[9] => key_out_s1_readdata_from_sa[9].DATAIN
key_out_s1_readdata[10] => key_out_s1_readdata_from_sa[10].DATAIN
key_out_s1_readdata[11] => key_out_s1_readdata_from_sa[11].DATAIN
key_out_s1_readdata[12] => key_out_s1_readdata_from_sa[12].DATAIN
key_out_s1_readdata[13] => key_out_s1_readdata_from_sa[13].DATAIN
key_out_s1_readdata[14] => key_out_s1_readdata_from_sa[14].DATAIN
key_out_s1_readdata[15] => key_out_s1_readdata_from_sa[15].DATAIN
key_out_s1_readdata[16] => key_out_s1_readdata_from_sa[16].DATAIN
key_out_s1_readdata[17] => key_out_s1_readdata_from_sa[17].DATAIN
key_out_s1_readdata[18] => key_out_s1_readdata_from_sa[18].DATAIN
key_out_s1_readdata[19] => key_out_s1_readdata_from_sa[19].DATAIN
key_out_s1_readdata[20] => key_out_s1_readdata_from_sa[20].DATAIN
key_out_s1_readdata[21] => key_out_s1_readdata_from_sa[21].DATAIN
key_out_s1_readdata[22] => key_out_s1_readdata_from_sa[22].DATAIN
key_out_s1_readdata[23] => key_out_s1_readdata_from_sa[23].DATAIN
key_out_s1_readdata[24] => key_out_s1_readdata_from_sa[24].DATAIN
key_out_s1_readdata[25] => key_out_s1_readdata_from_sa[25].DATAIN
key_out_s1_readdata[26] => key_out_s1_readdata_from_sa[26].DATAIN
key_out_s1_readdata[27] => key_out_s1_readdata_from_sa[27].DATAIN
key_out_s1_readdata[28] => key_out_s1_readdata_from_sa[28].DATAIN
key_out_s1_readdata[29] => key_out_s1_readdata_from_sa[29].DATAIN
key_out_s1_readdata[30] => key_out_s1_readdata_from_sa[30].DATAIN
key_out_s1_readdata[31] => key_out_s1_readdata_from_sa[31].DATAIN
reset_n => key_out_s1_reset_n.DATAIN
reset_n => d1_key_out_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|key_out:the_key_out
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave
clk => lcd_control_slave_wait_counter[0].CLK
clk => lcd_control_slave_wait_counter[1].CLK
clk => lcd_control_slave_wait_counter[2].CLK
clk => d1_lcd_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_byteenable[0] => lcd_control_slave_pretend_byte_enable.DATAB
clock_crossing_bridge_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_lcd_control_slave.IN0
clock_crossing_bridge_m1_nativeaddress[0] => lcd_control_slave_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => lcd_control_slave_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_lcd_control_slave.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_lcd_control_slave.IN1
clock_crossing_bridge_m1_read => lcd_control_slave_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_lcd_control_slave.IN1
clock_crossing_bridge_m1_write => lcd_control_slave_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => lcd_control_slave_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => lcd_control_slave_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => lcd_control_slave_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => lcd_control_slave_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => lcd_control_slave_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => lcd_control_slave_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => lcd_control_slave_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => lcd_control_slave_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[31] => ~NO_FANOUT~
lcd_control_slave_readdata[0] => lcd_control_slave_readdata_from_sa[0].DATAIN
lcd_control_slave_readdata[1] => lcd_control_slave_readdata_from_sa[1].DATAIN
lcd_control_slave_readdata[2] => lcd_control_slave_readdata_from_sa[2].DATAIN
lcd_control_slave_readdata[3] => lcd_control_slave_readdata_from_sa[3].DATAIN
lcd_control_slave_readdata[4] => lcd_control_slave_readdata_from_sa[4].DATAIN
lcd_control_slave_readdata[5] => lcd_control_slave_readdata_from_sa[5].DATAIN
lcd_control_slave_readdata[6] => lcd_control_slave_readdata_from_sa[6].DATAIN
lcd_control_slave_readdata[7] => lcd_control_slave_readdata_from_sa[7].DATAIN
reset_n => lcd_control_slave_reset_n.DATAIN
reset_n => d1_lcd_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => lcd_control_slave_wait_counter[0].ACLR
reset_n => lcd_control_slave_wait_counter[1].ACLR
reset_n => lcd_control_slave_wait_counter[2].ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd:the_lcd
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
clk => ~NO_FANOUT~
read => LCD_E.IN0
reset_n => ~NO_FANOUT~
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1
clk => d1_lcd_light_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_lcd_light_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => lcd_light_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => lcd_light_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_lcd_light_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_lcd_light_s1.IN1
clock_crossing_bridge_m1_read => lcd_light_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_lcd_light_s1.IN1
clock_crossing_bridge_m1_write => lcd_light_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => lcd_light_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => lcd_light_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => lcd_light_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => lcd_light_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => lcd_light_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => lcd_light_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => lcd_light_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => lcd_light_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => lcd_light_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => lcd_light_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => lcd_light_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => lcd_light_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => lcd_light_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => lcd_light_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => lcd_light_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => lcd_light_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => lcd_light_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => lcd_light_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => lcd_light_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => lcd_light_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => lcd_light_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => lcd_light_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => lcd_light_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => lcd_light_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => lcd_light_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => lcd_light_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => lcd_light_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => lcd_light_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => lcd_light_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => lcd_light_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => lcd_light_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => lcd_light_s1_writedata[31].DATAIN
lcd_light_s1_readdata[0] => lcd_light_s1_readdata_from_sa[0].DATAIN
lcd_light_s1_readdata[1] => lcd_light_s1_readdata_from_sa[1].DATAIN
lcd_light_s1_readdata[2] => lcd_light_s1_readdata_from_sa[2].DATAIN
lcd_light_s1_readdata[3] => lcd_light_s1_readdata_from_sa[3].DATAIN
lcd_light_s1_readdata[4] => lcd_light_s1_readdata_from_sa[4].DATAIN
lcd_light_s1_readdata[5] => lcd_light_s1_readdata_from_sa[5].DATAIN
lcd_light_s1_readdata[6] => lcd_light_s1_readdata_from_sa[6].DATAIN
lcd_light_s1_readdata[7] => lcd_light_s1_readdata_from_sa[7].DATAIN
lcd_light_s1_readdata[8] => lcd_light_s1_readdata_from_sa[8].DATAIN
lcd_light_s1_readdata[9] => lcd_light_s1_readdata_from_sa[9].DATAIN
lcd_light_s1_readdata[10] => lcd_light_s1_readdata_from_sa[10].DATAIN
lcd_light_s1_readdata[11] => lcd_light_s1_readdata_from_sa[11].DATAIN
lcd_light_s1_readdata[12] => lcd_light_s1_readdata_from_sa[12].DATAIN
lcd_light_s1_readdata[13] => lcd_light_s1_readdata_from_sa[13].DATAIN
lcd_light_s1_readdata[14] => lcd_light_s1_readdata_from_sa[14].DATAIN
lcd_light_s1_readdata[15] => lcd_light_s1_readdata_from_sa[15].DATAIN
lcd_light_s1_readdata[16] => lcd_light_s1_readdata_from_sa[16].DATAIN
lcd_light_s1_readdata[17] => lcd_light_s1_readdata_from_sa[17].DATAIN
lcd_light_s1_readdata[18] => lcd_light_s1_readdata_from_sa[18].DATAIN
lcd_light_s1_readdata[19] => lcd_light_s1_readdata_from_sa[19].DATAIN
lcd_light_s1_readdata[20] => lcd_light_s1_readdata_from_sa[20].DATAIN
lcd_light_s1_readdata[21] => lcd_light_s1_readdata_from_sa[21].DATAIN
lcd_light_s1_readdata[22] => lcd_light_s1_readdata_from_sa[22].DATAIN
lcd_light_s1_readdata[23] => lcd_light_s1_readdata_from_sa[23].DATAIN
lcd_light_s1_readdata[24] => lcd_light_s1_readdata_from_sa[24].DATAIN
lcd_light_s1_readdata[25] => lcd_light_s1_readdata_from_sa[25].DATAIN
lcd_light_s1_readdata[26] => lcd_light_s1_readdata_from_sa[26].DATAIN
lcd_light_s1_readdata[27] => lcd_light_s1_readdata_from_sa[27].DATAIN
lcd_light_s1_readdata[28] => lcd_light_s1_readdata_from_sa[28].DATAIN
lcd_light_s1_readdata[29] => lcd_light_s1_readdata_from_sa[29].DATAIN
lcd_light_s1_readdata[30] => lcd_light_s1_readdata_from_sa[30].DATAIN
lcd_light_s1_readdata[31] => lcd_light_s1_readdata_from_sa[31].DATAIN
reset_n => lcd_light_s1_reset_n.DATAIN
reset_n => d1_lcd_light_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light:the_lcd_light
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1
clk => d1_leds_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_leds_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => leds_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => leds_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_leds_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_leds_s1.IN1
clock_crossing_bridge_m1_read => leds_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_leds_s1.IN1
clock_crossing_bridge_m1_write => leds_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => leds_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => leds_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => leds_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => leds_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => leds_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => leds_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => leds_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => leds_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => leds_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => leds_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => leds_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => leds_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => leds_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => leds_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => leds_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => leds_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => leds_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => leds_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => leds_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => leds_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => leds_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => leds_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => leds_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => leds_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => leds_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => leds_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => leds_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => leds_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => leds_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => leds_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => leds_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => leds_s1_writedata[31].DATAIN
leds_s1_readdata[0] => leds_s1_readdata_from_sa[0].DATAIN
leds_s1_readdata[1] => leds_s1_readdata_from_sa[1].DATAIN
leds_s1_readdata[2] => leds_s1_readdata_from_sa[2].DATAIN
leds_s1_readdata[3] => leds_s1_readdata_from_sa[3].DATAIN
leds_s1_readdata[4] => leds_s1_readdata_from_sa[4].DATAIN
leds_s1_readdata[5] => leds_s1_readdata_from_sa[5].DATAIN
leds_s1_readdata[6] => leds_s1_readdata_from_sa[6].DATAIN
leds_s1_readdata[7] => leds_s1_readdata_from_sa[7].DATAIN
leds_s1_readdata[8] => leds_s1_readdata_from_sa[8].DATAIN
leds_s1_readdata[9] => leds_s1_readdata_from_sa[9].DATAIN
leds_s1_readdata[10] => leds_s1_readdata_from_sa[10].DATAIN
leds_s1_readdata[11] => leds_s1_readdata_from_sa[11].DATAIN
leds_s1_readdata[12] => leds_s1_readdata_from_sa[12].DATAIN
leds_s1_readdata[13] => leds_s1_readdata_from_sa[13].DATAIN
leds_s1_readdata[14] => leds_s1_readdata_from_sa[14].DATAIN
leds_s1_readdata[15] => leds_s1_readdata_from_sa[15].DATAIN
leds_s1_readdata[16] => leds_s1_readdata_from_sa[16].DATAIN
leds_s1_readdata[17] => leds_s1_readdata_from_sa[17].DATAIN
leds_s1_readdata[18] => leds_s1_readdata_from_sa[18].DATAIN
leds_s1_readdata[19] => leds_s1_readdata_from_sa[19].DATAIN
leds_s1_readdata[20] => leds_s1_readdata_from_sa[20].DATAIN
leds_s1_readdata[21] => leds_s1_readdata_from_sa[21].DATAIN
leds_s1_readdata[22] => leds_s1_readdata_from_sa[22].DATAIN
leds_s1_readdata[23] => leds_s1_readdata_from_sa[23].DATAIN
leds_s1_readdata[24] => leds_s1_readdata_from_sa[24].DATAIN
leds_s1_readdata[25] => leds_s1_readdata_from_sa[25].DATAIN
leds_s1_readdata[26] => leds_s1_readdata_from_sa[26].DATAIN
leds_s1_readdata[27] => leds_s1_readdata_from_sa[27].DATAIN
leds_s1_readdata[28] => leds_s1_readdata_from_sa[28].DATAIN
leds_s1_readdata[29] => leds_s1_readdata_from_sa[29].DATAIN
leds_s1_readdata[30] => leds_s1_readdata_from_sa[30].DATAIN
leds_s1_readdata[31] => leds_s1_readdata_from_sa[31].DATAIN
reset_n => leds_s1_reset_n.DATAIN
reset_n => d1_leds_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds:the_leds
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
reset_n => data_out[0].PRESET
reset_n => data_out[1].ACLR
reset_n => data_out[2].PRESET
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0
DE0_SOPC_clock_3_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_3_out_address_to_slave[2] => my_pwm_0_avalon_slave_0_address[0].DATAIN
DE0_SOPC_clock_3_out_address_to_slave[3] => my_pwm_0_avalon_slave_0_address[1].DATAIN
DE0_SOPC_clock_3_out_read => DE0_SOPC_clock_3_out_requests_my_pwm_0_avalon_slave_0.IN0
DE0_SOPC_clock_3_out_read => my_pwm_0_avalon_slave_0_in_a_read_cycle.IN1
DE0_SOPC_clock_3_out_write => DE0_SOPC_clock_3_out_requests_my_pwm_0_avalon_slave_0.IN1
DE0_SOPC_clock_3_out_write => my_pwm_0_avalon_slave_0_write_n.IN1
DE0_SOPC_clock_3_out_writedata[0] => my_pwm_0_avalon_slave_0_writedata[0].DATAIN
DE0_SOPC_clock_3_out_writedata[1] => my_pwm_0_avalon_slave_0_writedata[1].DATAIN
DE0_SOPC_clock_3_out_writedata[2] => my_pwm_0_avalon_slave_0_writedata[2].DATAIN
DE0_SOPC_clock_3_out_writedata[3] => my_pwm_0_avalon_slave_0_writedata[3].DATAIN
DE0_SOPC_clock_3_out_writedata[4] => my_pwm_0_avalon_slave_0_writedata[4].DATAIN
DE0_SOPC_clock_3_out_writedata[5] => my_pwm_0_avalon_slave_0_writedata[5].DATAIN
DE0_SOPC_clock_3_out_writedata[6] => my_pwm_0_avalon_slave_0_writedata[6].DATAIN
DE0_SOPC_clock_3_out_writedata[7] => my_pwm_0_avalon_slave_0_writedata[7].DATAIN
DE0_SOPC_clock_3_out_writedata[8] => my_pwm_0_avalon_slave_0_writedata[8].DATAIN
DE0_SOPC_clock_3_out_writedata[9] => my_pwm_0_avalon_slave_0_writedata[9].DATAIN
DE0_SOPC_clock_3_out_writedata[10] => my_pwm_0_avalon_slave_0_writedata[10].DATAIN
DE0_SOPC_clock_3_out_writedata[11] => my_pwm_0_avalon_slave_0_writedata[11].DATAIN
DE0_SOPC_clock_3_out_writedata[12] => my_pwm_0_avalon_slave_0_writedata[12].DATAIN
DE0_SOPC_clock_3_out_writedata[13] => my_pwm_0_avalon_slave_0_writedata[13].DATAIN
DE0_SOPC_clock_3_out_writedata[14] => my_pwm_0_avalon_slave_0_writedata[14].DATAIN
DE0_SOPC_clock_3_out_writedata[15] => my_pwm_0_avalon_slave_0_writedata[15].DATAIN
DE0_SOPC_clock_3_out_writedata[16] => my_pwm_0_avalon_slave_0_writedata[16].DATAIN
DE0_SOPC_clock_3_out_writedata[17] => my_pwm_0_avalon_slave_0_writedata[17].DATAIN
DE0_SOPC_clock_3_out_writedata[18] => my_pwm_0_avalon_slave_0_writedata[18].DATAIN
DE0_SOPC_clock_3_out_writedata[19] => my_pwm_0_avalon_slave_0_writedata[19].DATAIN
DE0_SOPC_clock_3_out_writedata[20] => my_pwm_0_avalon_slave_0_writedata[20].DATAIN
DE0_SOPC_clock_3_out_writedata[21] => my_pwm_0_avalon_slave_0_writedata[21].DATAIN
DE0_SOPC_clock_3_out_writedata[22] => my_pwm_0_avalon_slave_0_writedata[22].DATAIN
DE0_SOPC_clock_3_out_writedata[23] => my_pwm_0_avalon_slave_0_writedata[23].DATAIN
DE0_SOPC_clock_3_out_writedata[24] => my_pwm_0_avalon_slave_0_writedata[24].DATAIN
DE0_SOPC_clock_3_out_writedata[25] => my_pwm_0_avalon_slave_0_writedata[25].DATAIN
DE0_SOPC_clock_3_out_writedata[26] => my_pwm_0_avalon_slave_0_writedata[26].DATAIN
DE0_SOPC_clock_3_out_writedata[27] => my_pwm_0_avalon_slave_0_writedata[27].DATAIN
DE0_SOPC_clock_3_out_writedata[28] => my_pwm_0_avalon_slave_0_writedata[28].DATAIN
DE0_SOPC_clock_3_out_writedata[29] => my_pwm_0_avalon_slave_0_writedata[29].DATAIN
DE0_SOPC_clock_3_out_writedata[30] => my_pwm_0_avalon_slave_0_writedata[30].DATAIN
DE0_SOPC_clock_3_out_writedata[31] => my_pwm_0_avalon_slave_0_writedata[31].DATAIN
clk => d1_my_pwm_0_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
my_pwm_0_avalon_slave_0_readdata[0] => my_pwm_0_avalon_slave_0_readdata_from_sa[0].DATAIN
my_pwm_0_avalon_slave_0_readdata[1] => my_pwm_0_avalon_slave_0_readdata_from_sa[1].DATAIN
my_pwm_0_avalon_slave_0_readdata[2] => my_pwm_0_avalon_slave_0_readdata_from_sa[2].DATAIN
my_pwm_0_avalon_slave_0_readdata[3] => my_pwm_0_avalon_slave_0_readdata_from_sa[3].DATAIN
my_pwm_0_avalon_slave_0_readdata[4] => my_pwm_0_avalon_slave_0_readdata_from_sa[4].DATAIN
my_pwm_0_avalon_slave_0_readdata[5] => my_pwm_0_avalon_slave_0_readdata_from_sa[5].DATAIN
my_pwm_0_avalon_slave_0_readdata[6] => my_pwm_0_avalon_slave_0_readdata_from_sa[6].DATAIN
my_pwm_0_avalon_slave_0_readdata[7] => my_pwm_0_avalon_slave_0_readdata_from_sa[7].DATAIN
my_pwm_0_avalon_slave_0_readdata[8] => my_pwm_0_avalon_slave_0_readdata_from_sa[8].DATAIN
my_pwm_0_avalon_slave_0_readdata[9] => my_pwm_0_avalon_slave_0_readdata_from_sa[9].DATAIN
my_pwm_0_avalon_slave_0_readdata[10] => my_pwm_0_avalon_slave_0_readdata_from_sa[10].DATAIN
my_pwm_0_avalon_slave_0_readdata[11] => my_pwm_0_avalon_slave_0_readdata_from_sa[11].DATAIN
my_pwm_0_avalon_slave_0_readdata[12] => my_pwm_0_avalon_slave_0_readdata_from_sa[12].DATAIN
my_pwm_0_avalon_slave_0_readdata[13] => my_pwm_0_avalon_slave_0_readdata_from_sa[13].DATAIN
my_pwm_0_avalon_slave_0_readdata[14] => my_pwm_0_avalon_slave_0_readdata_from_sa[14].DATAIN
my_pwm_0_avalon_slave_0_readdata[15] => my_pwm_0_avalon_slave_0_readdata_from_sa[15].DATAIN
my_pwm_0_avalon_slave_0_readdata[16] => my_pwm_0_avalon_slave_0_readdata_from_sa[16].DATAIN
my_pwm_0_avalon_slave_0_readdata[17] => my_pwm_0_avalon_slave_0_readdata_from_sa[17].DATAIN
my_pwm_0_avalon_slave_0_readdata[18] => my_pwm_0_avalon_slave_0_readdata_from_sa[18].DATAIN
my_pwm_0_avalon_slave_0_readdata[19] => my_pwm_0_avalon_slave_0_readdata_from_sa[19].DATAIN
my_pwm_0_avalon_slave_0_readdata[20] => my_pwm_0_avalon_slave_0_readdata_from_sa[20].DATAIN
my_pwm_0_avalon_slave_0_readdata[21] => my_pwm_0_avalon_slave_0_readdata_from_sa[21].DATAIN
my_pwm_0_avalon_slave_0_readdata[22] => my_pwm_0_avalon_slave_0_readdata_from_sa[22].DATAIN
my_pwm_0_avalon_slave_0_readdata[23] => my_pwm_0_avalon_slave_0_readdata_from_sa[23].DATAIN
my_pwm_0_avalon_slave_0_readdata[24] => my_pwm_0_avalon_slave_0_readdata_from_sa[24].DATAIN
my_pwm_0_avalon_slave_0_readdata[25] => my_pwm_0_avalon_slave_0_readdata_from_sa[25].DATAIN
my_pwm_0_avalon_slave_0_readdata[26] => my_pwm_0_avalon_slave_0_readdata_from_sa[26].DATAIN
my_pwm_0_avalon_slave_0_readdata[27] => my_pwm_0_avalon_slave_0_readdata_from_sa[27].DATAIN
my_pwm_0_avalon_slave_0_readdata[28] => my_pwm_0_avalon_slave_0_readdata_from_sa[28].DATAIN
my_pwm_0_avalon_slave_0_readdata[29] => my_pwm_0_avalon_slave_0_readdata_from_sa[29].DATAIN
my_pwm_0_avalon_slave_0_readdata[30] => my_pwm_0_avalon_slave_0_readdata_from_sa[30].DATAIN
my_pwm_0_avalon_slave_0_readdata[31] => my_pwm_0_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => my_pwm_0_avalon_slave_0_reset_n.DATAIN
reset_n => d1_my_pwm_0_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0
clk => my_pwm:my_pwm_0.clk
data_in[0] => my_pwm:my_pwm_0.data_in[0]
data_in[1] => my_pwm:my_pwm_0.data_in[1]
data_in[2] => my_pwm:my_pwm_0.data_in[2]
data_in[3] => my_pwm:my_pwm_0.data_in[3]
data_in[4] => my_pwm:my_pwm_0.data_in[4]
data_in[5] => my_pwm:my_pwm_0.data_in[5]
data_in[6] => my_pwm:my_pwm_0.data_in[6]
data_in[7] => my_pwm:my_pwm_0.data_in[7]
data_in[8] => my_pwm:my_pwm_0.data_in[8]
data_in[9] => my_pwm:my_pwm_0.data_in[9]
data_in[10] => my_pwm:my_pwm_0.data_in[10]
data_in[11] => my_pwm:my_pwm_0.data_in[11]
data_in[12] => my_pwm:my_pwm_0.data_in[12]
data_in[13] => my_pwm:my_pwm_0.data_in[13]
data_in[14] => my_pwm:my_pwm_0.data_in[14]
data_in[15] => my_pwm:my_pwm_0.data_in[15]
data_in[16] => my_pwm:my_pwm_0.data_in[16]
data_in[17] => my_pwm:my_pwm_0.data_in[17]
data_in[18] => my_pwm:my_pwm_0.data_in[18]
data_in[19] => my_pwm:my_pwm_0.data_in[19]
data_in[20] => my_pwm:my_pwm_0.data_in[20]
data_in[21] => my_pwm:my_pwm_0.data_in[21]
data_in[22] => my_pwm:my_pwm_0.data_in[22]
data_in[23] => my_pwm:my_pwm_0.data_in[23]
data_in[24] => my_pwm:my_pwm_0.data_in[24]
data_in[25] => my_pwm:my_pwm_0.data_in[25]
data_in[26] => my_pwm:my_pwm_0.data_in[26]
data_in[27] => my_pwm:my_pwm_0.data_in[27]
data_in[28] => my_pwm:my_pwm_0.data_in[28]
data_in[29] => my_pwm:my_pwm_0.data_in[29]
data_in[30] => my_pwm:my_pwm_0.data_in[30]
data_in[31] => my_pwm:my_pwm_0.data_in[31]
address[0] => my_pwm:my_pwm_0.address[0]
address[1] => my_pwm:my_pwm_0.address[1]
cs_n => my_pwm:my_pwm_0.cs_n
wr_n => my_pwm:my_pwm_0.wr_n
resetn => my_pwm:my_pwm_0.resetn


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0
clk => clock_div_sig[0].CLK
clk => clock_div_sig[1].CLK
clk => clock_div_sig[2].CLK
clk => clock_div_sig[3].CLK
clk => clock_div_sig[4].CLK
clk => clock_div_sig[5].CLK
clk => clock_div_sig[6].CLK
clk => clock_div_sig[7].CLK
clk => clock_div_sig[8].CLK
clk => clock_div_sig[9].CLK
clk => clock_div_sig[10].CLK
clk => clock_div_sig[11].CLK
clk => clock_div_sig[12].CLK
clk => clock_div_sig[13].CLK
clk => clock_div_sig[14].CLK
clk => clock_div_sig[15].CLK
clk => clock_div_sig[16].CLK
clk => clock_div_sig[17].CLK
clk => clock_div_sig[18].CLK
clk => clock_div_sig[19].CLK
clk => clock_div_sig[20].CLK
clk => clock_div_sig[21].CLK
clk => clock_div_sig[22].CLK
clk => clock_div_sig[23].CLK
clk => clock_div_sig[24].CLK
clk => clock_div_sig[25].CLK
clk => clock_div_sig[26].CLK
clk => clock_div_sig[27].CLK
clk => clock_div_sig[28].CLK
clk => clock_div_sig[29].CLK
clk => clock_div_sig[30].CLK
clk => clock_div_sig[31].CLK
clk => slow_clk_sig.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => control_reg.CLK
clk => clock_div_reg[0].CLK
clk => clock_div_reg[1].CLK
clk => clock_div_reg[2].CLK
clk => clock_div_reg[3].CLK
clk => clock_div_reg[4].CLK
clk => clock_div_reg[5].CLK
clk => clock_div_reg[6].CLK
clk => clock_div_reg[7].CLK
clk => clock_div_reg[8].CLK
clk => clock_div_reg[9].CLK
clk => clock_div_reg[10].CLK
clk => clock_div_reg[11].CLK
clk => clock_div_reg[12].CLK
clk => clock_div_reg[13].CLK
clk => clock_div_reg[14].CLK
clk => clock_div_reg[15].CLK
clk => clock_div_reg[16].CLK
clk => clock_div_reg[17].CLK
clk => clock_div_reg[18].CLK
clk => clock_div_reg[19].CLK
clk => clock_div_reg[20].CLK
clk => clock_div_reg[21].CLK
clk => clock_div_reg[22].CLK
clk => clock_div_reg[23].CLK
clk => clock_div_reg[24].CLK
clk => clock_div_reg[25].CLK
clk => clock_div_reg[26].CLK
clk => clock_div_reg[27].CLK
clk => clock_div_reg[28].CLK
clk => clock_div_reg[29].CLK
clk => clock_div_reg[30].CLK
clk => clock_div_reg[31].CLK
clk => period_reg[0].CLK
clk => period_reg[1].CLK
clk => period_reg[2].CLK
clk => period_reg[3].CLK
clk => period_reg[4].CLK
clk => period_reg[5].CLK
clk => period_reg[6].CLK
clk => period_reg[7].CLK
clk => period_reg[8].CLK
clk => period_reg[9].CLK
clk => period_reg[10].CLK
clk => period_reg[11].CLK
clk => period_reg[12].CLK
clk => period_reg[13].CLK
clk => period_reg[14].CLK
clk => period_reg[15].CLK
clk => duty_cycle_reg[0].CLK
clk => duty_cycle_reg[1].CLK
clk => duty_cycle_reg[2].CLK
clk => duty_cycle_reg[3].CLK
clk => duty_cycle_reg[4].CLK
clk => duty_cycle_reg[5].CLK
clk => duty_cycle_reg[6].CLK
clk => duty_cycle_reg[7].CLK
clk => duty_cycle_reg[8].CLK
clk => duty_cycle_reg[9].CLK
clk => duty_cycle_reg[10].CLK
clk => duty_cycle_reg[11].CLK
clk => duty_cycle_reg[12].CLK
clk => duty_cycle_reg[13].CLK
clk => duty_cycle_reg[14].CLK
clk => duty_cycle_reg[15].CLK
data_in[0] => Mux15.IN0
data_in[0] => Mux47.IN0
data_in[0] => Mux63.IN0
data_in[0] => Mux64.IN0
data_in[1] => Mux14.IN0
data_in[1] => Mux46.IN0
data_in[1] => Mux62.IN0
data_in[2] => Mux13.IN0
data_in[2] => Mux45.IN0
data_in[2] => Mux61.IN0
data_in[3] => Mux12.IN0
data_in[3] => Mux44.IN0
data_in[3] => Mux60.IN0
data_in[4] => Mux11.IN0
data_in[4] => Mux43.IN0
data_in[4] => Mux59.IN0
data_in[5] => Mux10.IN0
data_in[5] => Mux42.IN0
data_in[5] => Mux58.IN0
data_in[6] => Mux9.IN0
data_in[6] => Mux41.IN0
data_in[6] => Mux57.IN0
data_in[7] => Mux8.IN0
data_in[7] => Mux40.IN0
data_in[7] => Mux56.IN0
data_in[8] => Mux7.IN0
data_in[8] => Mux39.IN0
data_in[8] => Mux55.IN0
data_in[9] => Mux6.IN0
data_in[9] => Mux38.IN0
data_in[9] => Mux54.IN0
data_in[10] => Mux5.IN0
data_in[10] => Mux37.IN0
data_in[10] => Mux53.IN0
data_in[11] => Mux4.IN0
data_in[11] => Mux36.IN0
data_in[11] => Mux52.IN0
data_in[12] => Mux3.IN0
data_in[12] => Mux35.IN0
data_in[12] => Mux51.IN0
data_in[13] => Mux2.IN0
data_in[13] => Mux34.IN0
data_in[13] => Mux50.IN0
data_in[14] => Mux1.IN0
data_in[14] => Mux33.IN0
data_in[14] => Mux49.IN0
data_in[15] => Mux0.IN0
data_in[15] => Mux32.IN0
data_in[15] => Mux48.IN0
data_in[16] => Mux31.IN0
data_in[17] => Mux30.IN0
data_in[18] => Mux29.IN0
data_in[19] => Mux28.IN0
data_in[20] => Mux27.IN0
data_in[21] => Mux26.IN0
data_in[22] => Mux25.IN0
data_in[23] => Mux24.IN0
data_in[24] => Mux23.IN0
data_in[25] => Mux22.IN0
data_in[26] => Mux21.IN0
data_in[27] => Mux20.IN0
data_in[28] => Mux19.IN0
data_in[29] => Mux18.IN0
data_in[30] => Mux17.IN0
data_in[31] => Mux16.IN0
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN2
address[0] => Mux82.IN2
address[0] => Mux83.IN2
address[0] => Mux84.IN2
address[0] => Mux85.IN2
address[0] => Mux86.IN2
address[0] => Mux87.IN2
address[0] => Mux88.IN2
address[0] => Mux89.IN2
address[0] => Mux90.IN2
address[0] => Mux91.IN2
address[0] => Mux92.IN2
address[0] => Mux93.IN2
address[0] => Mux94.IN2
address[0] => Mux95.IN2
address[0] => Mux96.IN1
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN1
address[1] => Mux82.IN1
address[1] => Mux83.IN1
address[1] => Mux84.IN1
address[1] => Mux85.IN1
address[1] => Mux86.IN1
address[1] => Mux87.IN1
address[1] => Mux88.IN1
address[1] => Mux89.IN1
address[1] => Mux90.IN1
address[1] => Mux91.IN1
address[1] => Mux92.IN1
address[1] => Mux93.IN1
address[1] => Mux94.IN1
address[1] => Mux95.IN1
address[1] => Mux96.IN0
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => control_reg.OUTPUTSELECT
cs_n => data_out[0].OUTPUTSELECT
cs_n => data_out[1].OUTPUTSELECT
cs_n => data_out[2].OUTPUTSELECT
cs_n => data_out[3].OUTPUTSELECT
cs_n => data_out[4].OUTPUTSELECT
cs_n => data_out[5].OUTPUTSELECT
cs_n => data_out[6].OUTPUTSELECT
cs_n => data_out[7].OUTPUTSELECT
cs_n => data_out[8].OUTPUTSELECT
cs_n => data_out[9].OUTPUTSELECT
cs_n => data_out[10].OUTPUTSELECT
cs_n => data_out[11].OUTPUTSELECT
cs_n => data_out[12].OUTPUTSELECT
cs_n => data_out[13].OUTPUTSELECT
cs_n => data_out[14].OUTPUTSELECT
cs_n => data_out[15].OUTPUTSELECT
cs_n => data_out[16].OUTPUTSELECT
cs_n => data_out[17].OUTPUTSELECT
cs_n => data_out[18].OUTPUTSELECT
cs_n => data_out[19].OUTPUTSELECT
cs_n => data_out[20].OUTPUTSELECT
cs_n => data_out[21].OUTPUTSELECT
cs_n => data_out[22].OUTPUTSELECT
cs_n => data_out[23].OUTPUTSELECT
cs_n => data_out[24].OUTPUTSELECT
cs_n => data_out[25].OUTPUTSELECT
cs_n => data_out[26].OUTPUTSELECT
cs_n => data_out[27].OUTPUTSELECT
cs_n => data_out[28].OUTPUTSELECT
cs_n => data_out[29].OUTPUTSELECT
cs_n => data_out[30].OUTPUTSELECT
cs_n => data_out[31].OUTPUTSELECT
cs_n => control_reg.OUTPUTSELECT
cs_n => clock_div_reg[0].ENA
cs_n => clock_div_reg[1].ENA
cs_n => clock_div_reg[2].ENA
cs_n => clock_div_reg[3].ENA
cs_n => clock_div_reg[4].ENA
cs_n => clock_div_reg[5].ENA
cs_n => clock_div_reg[6].ENA
cs_n => clock_div_reg[7].ENA
cs_n => clock_div_reg[8].ENA
cs_n => clock_div_reg[9].ENA
cs_n => clock_div_reg[10].ENA
cs_n => clock_div_reg[11].ENA
cs_n => clock_div_reg[12].ENA
cs_n => clock_div_reg[13].ENA
cs_n => clock_div_reg[14].ENA
cs_n => clock_div_reg[15].ENA
cs_n => clock_div_reg[16].ENA
cs_n => clock_div_reg[17].ENA
cs_n => clock_div_reg[18].ENA
cs_n => clock_div_reg[19].ENA
cs_n => clock_div_reg[20].ENA
cs_n => clock_div_reg[21].ENA
cs_n => clock_div_reg[22].ENA
cs_n => clock_div_reg[23].ENA
cs_n => clock_div_reg[24].ENA
cs_n => clock_div_reg[25].ENA
cs_n => clock_div_reg[26].ENA
cs_n => clock_div_reg[27].ENA
cs_n => clock_div_reg[28].ENA
cs_n => clock_div_reg[29].ENA
cs_n => clock_div_reg[30].ENA
cs_n => clock_div_reg[31].ENA
cs_n => period_reg[0].ENA
cs_n => period_reg[1].ENA
cs_n => period_reg[2].ENA
cs_n => period_reg[3].ENA
cs_n => period_reg[4].ENA
cs_n => period_reg[5].ENA
cs_n => period_reg[6].ENA
cs_n => period_reg[7].ENA
cs_n => period_reg[8].ENA
cs_n => period_reg[9].ENA
cs_n => period_reg[10].ENA
cs_n => period_reg[11].ENA
cs_n => period_reg[12].ENA
cs_n => period_reg[13].ENA
cs_n => period_reg[14].ENA
cs_n => period_reg[15].ENA
cs_n => duty_cycle_reg[0].ENA
cs_n => duty_cycle_reg[1].ENA
cs_n => duty_cycle_reg[2].ENA
cs_n => duty_cycle_reg[3].ENA
cs_n => duty_cycle_reg[4].ENA
cs_n => duty_cycle_reg[5].ENA
cs_n => duty_cycle_reg[6].ENA
cs_n => duty_cycle_reg[7].ENA
cs_n => duty_cycle_reg[8].ENA
cs_n => duty_cycle_reg[9].ENA
cs_n => duty_cycle_reg[10].ENA
cs_n => duty_cycle_reg[11].ENA
cs_n => duty_cycle_reg[12].ENA
cs_n => duty_cycle_reg[13].ENA
cs_n => duty_cycle_reg[14].ENA
cs_n => duty_cycle_reg[15].ENA
resetn => clock_div_reg[0].ACLR
resetn => clock_div_reg[1].ACLR
resetn => clock_div_reg[2].ACLR
resetn => clock_div_reg[3].ACLR
resetn => clock_div_reg[4].ACLR
resetn => clock_div_reg[5].ACLR
resetn => clock_div_reg[6].ACLR
resetn => clock_div_reg[7].ACLR
resetn => clock_div_reg[8].ACLR
resetn => clock_div_reg[9].ACLR
resetn => clock_div_reg[10].ACLR
resetn => clock_div_reg[11].ACLR
resetn => clock_div_reg[12].ACLR
resetn => clock_div_reg[13].ACLR
resetn => clock_div_reg[14].ACLR
resetn => clock_div_reg[15].ACLR
resetn => clock_div_reg[16].ACLR
resetn => clock_div_reg[17].ACLR
resetn => clock_div_reg[18].ACLR
resetn => clock_div_reg[19].ACLR
resetn => clock_div_reg[20].ACLR
resetn => clock_div_reg[21].ACLR
resetn => clock_div_reg[22].ACLR
resetn => clock_div_reg[23].ACLR
resetn => clock_div_reg[24].ACLR
resetn => clock_div_reg[25].ACLR
resetn => clock_div_reg[26].ACLR
resetn => clock_div_reg[27].ACLR
resetn => clock_div_reg[28].ACLR
resetn => clock_div_reg[29].ACLR
resetn => clock_div_reg[30].ACLR
resetn => clock_div_reg[31].ACLR
resetn => period_reg[0].PRESET
resetn => period_reg[1].PRESET
resetn => period_reg[2].PRESET
resetn => period_reg[3].PRESET
resetn => period_reg[4].PRESET
resetn => period_reg[5].PRESET
resetn => period_reg[6].PRESET
resetn => period_reg[7].PRESET
resetn => period_reg[8].PRESET
resetn => period_reg[9].PRESET
resetn => period_reg[10].PRESET
resetn => period_reg[11].PRESET
resetn => period_reg[12].PRESET
resetn => period_reg[13].PRESET
resetn => period_reg[14].PRESET
resetn => period_reg[15].PRESET
resetn => duty_cycle_reg[0].ACLR
resetn => duty_cycle_reg[1].ACLR
resetn => duty_cycle_reg[2].ACLR
resetn => duty_cycle_reg[3].ACLR
resetn => duty_cycle_reg[4].ACLR
resetn => duty_cycle_reg[5].ACLR
resetn => duty_cycle_reg[6].ACLR
resetn => duty_cycle_reg[7].ACLR
resetn => duty_cycle_reg[8].ACLR
resetn => duty_cycle_reg[9].ACLR
resetn => duty_cycle_reg[10].ACLR
resetn => duty_cycle_reg[11].ACLR
resetn => duty_cycle_reg[12].ACLR
resetn => duty_cycle_reg[13].ACLR
resetn => duty_cycle_reg[14].ACLR
resetn => duty_cycle_reg[15].PRESET
resetn => period_sig[0].ACLR
resetn => period_sig[1].ACLR
resetn => period_sig[2].ACLR
resetn => period_sig[3].ACLR
resetn => period_sig[4].ACLR
resetn => period_sig[5].ACLR
resetn => period_sig[6].ACLR
resetn => period_sig[7].ACLR
resetn => period_sig[8].ACLR
resetn => period_sig[9].ACLR
resetn => period_sig[10].ACLR
resetn => period_sig[11].ACLR
resetn => period_sig[12].ACLR
resetn => period_sig[13].ACLR
resetn => period_sig[14].ACLR
resetn => period_sig[15].ACLR
resetn => pwm_out_sig.ACLR
resetn => slow_clk_sig.ACLR
resetn => data_out[0]~reg0.ENA
resetn => clock_div_sig[31].ENA
resetn => clock_div_sig[30].ENA
resetn => clock_div_sig[29].ENA
resetn => clock_div_sig[28].ENA
resetn => clock_div_sig[27].ENA
resetn => clock_div_sig[26].ENA
resetn => clock_div_sig[25].ENA
resetn => clock_div_sig[24].ENA
resetn => clock_div_sig[23].ENA
resetn => clock_div_sig[22].ENA
resetn => clock_div_sig[21].ENA
resetn => clock_div_sig[20].ENA
resetn => clock_div_sig[19].ENA
resetn => clock_div_sig[18].ENA
resetn => clock_div_sig[17].ENA
resetn => clock_div_sig[16].ENA
resetn => clock_div_sig[15].ENA
resetn => clock_div_sig[14].ENA
resetn => clock_div_sig[13].ENA
resetn => clock_div_sig[12].ENA
resetn => clock_div_sig[11].ENA
resetn => clock_div_sig[10].ENA
resetn => clock_div_sig[9].ENA
resetn => clock_div_sig[8].ENA
resetn => clock_div_sig[7].ENA
resetn => clock_div_sig[6].ENA
resetn => clock_div_sig[5].ENA
resetn => clock_div_sig[4].ENA
resetn => clock_div_sig[3].ENA
resetn => clock_div_sig[2].ENA
resetn => clock_div_sig[1].ENA
resetn => clock_div_sig[0].ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[31]~reg0.ENA
resetn => control_reg.ENA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0
DE0_SOPC_clock_4_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_4_out_address_to_slave[2] => my_pwm_1_avalon_slave_0_address[0].DATAIN
DE0_SOPC_clock_4_out_address_to_slave[3] => my_pwm_1_avalon_slave_0_address[1].DATAIN
DE0_SOPC_clock_4_out_read => DE0_SOPC_clock_4_out_requests_my_pwm_1_avalon_slave_0.IN0
DE0_SOPC_clock_4_out_read => my_pwm_1_avalon_slave_0_in_a_read_cycle.IN1
DE0_SOPC_clock_4_out_write => DE0_SOPC_clock_4_out_requests_my_pwm_1_avalon_slave_0.IN1
DE0_SOPC_clock_4_out_write => my_pwm_1_avalon_slave_0_write_n.IN1
DE0_SOPC_clock_4_out_writedata[0] => my_pwm_1_avalon_slave_0_writedata[0].DATAIN
DE0_SOPC_clock_4_out_writedata[1] => my_pwm_1_avalon_slave_0_writedata[1].DATAIN
DE0_SOPC_clock_4_out_writedata[2] => my_pwm_1_avalon_slave_0_writedata[2].DATAIN
DE0_SOPC_clock_4_out_writedata[3] => my_pwm_1_avalon_slave_0_writedata[3].DATAIN
DE0_SOPC_clock_4_out_writedata[4] => my_pwm_1_avalon_slave_0_writedata[4].DATAIN
DE0_SOPC_clock_4_out_writedata[5] => my_pwm_1_avalon_slave_0_writedata[5].DATAIN
DE0_SOPC_clock_4_out_writedata[6] => my_pwm_1_avalon_slave_0_writedata[6].DATAIN
DE0_SOPC_clock_4_out_writedata[7] => my_pwm_1_avalon_slave_0_writedata[7].DATAIN
DE0_SOPC_clock_4_out_writedata[8] => my_pwm_1_avalon_slave_0_writedata[8].DATAIN
DE0_SOPC_clock_4_out_writedata[9] => my_pwm_1_avalon_slave_0_writedata[9].DATAIN
DE0_SOPC_clock_4_out_writedata[10] => my_pwm_1_avalon_slave_0_writedata[10].DATAIN
DE0_SOPC_clock_4_out_writedata[11] => my_pwm_1_avalon_slave_0_writedata[11].DATAIN
DE0_SOPC_clock_4_out_writedata[12] => my_pwm_1_avalon_slave_0_writedata[12].DATAIN
DE0_SOPC_clock_4_out_writedata[13] => my_pwm_1_avalon_slave_0_writedata[13].DATAIN
DE0_SOPC_clock_4_out_writedata[14] => my_pwm_1_avalon_slave_0_writedata[14].DATAIN
DE0_SOPC_clock_4_out_writedata[15] => my_pwm_1_avalon_slave_0_writedata[15].DATAIN
DE0_SOPC_clock_4_out_writedata[16] => my_pwm_1_avalon_slave_0_writedata[16].DATAIN
DE0_SOPC_clock_4_out_writedata[17] => my_pwm_1_avalon_slave_0_writedata[17].DATAIN
DE0_SOPC_clock_4_out_writedata[18] => my_pwm_1_avalon_slave_0_writedata[18].DATAIN
DE0_SOPC_clock_4_out_writedata[19] => my_pwm_1_avalon_slave_0_writedata[19].DATAIN
DE0_SOPC_clock_4_out_writedata[20] => my_pwm_1_avalon_slave_0_writedata[20].DATAIN
DE0_SOPC_clock_4_out_writedata[21] => my_pwm_1_avalon_slave_0_writedata[21].DATAIN
DE0_SOPC_clock_4_out_writedata[22] => my_pwm_1_avalon_slave_0_writedata[22].DATAIN
DE0_SOPC_clock_4_out_writedata[23] => my_pwm_1_avalon_slave_0_writedata[23].DATAIN
DE0_SOPC_clock_4_out_writedata[24] => my_pwm_1_avalon_slave_0_writedata[24].DATAIN
DE0_SOPC_clock_4_out_writedata[25] => my_pwm_1_avalon_slave_0_writedata[25].DATAIN
DE0_SOPC_clock_4_out_writedata[26] => my_pwm_1_avalon_slave_0_writedata[26].DATAIN
DE0_SOPC_clock_4_out_writedata[27] => my_pwm_1_avalon_slave_0_writedata[27].DATAIN
DE0_SOPC_clock_4_out_writedata[28] => my_pwm_1_avalon_slave_0_writedata[28].DATAIN
DE0_SOPC_clock_4_out_writedata[29] => my_pwm_1_avalon_slave_0_writedata[29].DATAIN
DE0_SOPC_clock_4_out_writedata[30] => my_pwm_1_avalon_slave_0_writedata[30].DATAIN
DE0_SOPC_clock_4_out_writedata[31] => my_pwm_1_avalon_slave_0_writedata[31].DATAIN
clk => d1_my_pwm_1_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
my_pwm_1_avalon_slave_0_readdata[0] => my_pwm_1_avalon_slave_0_readdata_from_sa[0].DATAIN
my_pwm_1_avalon_slave_0_readdata[1] => my_pwm_1_avalon_slave_0_readdata_from_sa[1].DATAIN
my_pwm_1_avalon_slave_0_readdata[2] => my_pwm_1_avalon_slave_0_readdata_from_sa[2].DATAIN
my_pwm_1_avalon_slave_0_readdata[3] => my_pwm_1_avalon_slave_0_readdata_from_sa[3].DATAIN
my_pwm_1_avalon_slave_0_readdata[4] => my_pwm_1_avalon_slave_0_readdata_from_sa[4].DATAIN
my_pwm_1_avalon_slave_0_readdata[5] => my_pwm_1_avalon_slave_0_readdata_from_sa[5].DATAIN
my_pwm_1_avalon_slave_0_readdata[6] => my_pwm_1_avalon_slave_0_readdata_from_sa[6].DATAIN
my_pwm_1_avalon_slave_0_readdata[7] => my_pwm_1_avalon_slave_0_readdata_from_sa[7].DATAIN
my_pwm_1_avalon_slave_0_readdata[8] => my_pwm_1_avalon_slave_0_readdata_from_sa[8].DATAIN
my_pwm_1_avalon_slave_0_readdata[9] => my_pwm_1_avalon_slave_0_readdata_from_sa[9].DATAIN
my_pwm_1_avalon_slave_0_readdata[10] => my_pwm_1_avalon_slave_0_readdata_from_sa[10].DATAIN
my_pwm_1_avalon_slave_0_readdata[11] => my_pwm_1_avalon_slave_0_readdata_from_sa[11].DATAIN
my_pwm_1_avalon_slave_0_readdata[12] => my_pwm_1_avalon_slave_0_readdata_from_sa[12].DATAIN
my_pwm_1_avalon_slave_0_readdata[13] => my_pwm_1_avalon_slave_0_readdata_from_sa[13].DATAIN
my_pwm_1_avalon_slave_0_readdata[14] => my_pwm_1_avalon_slave_0_readdata_from_sa[14].DATAIN
my_pwm_1_avalon_slave_0_readdata[15] => my_pwm_1_avalon_slave_0_readdata_from_sa[15].DATAIN
my_pwm_1_avalon_slave_0_readdata[16] => my_pwm_1_avalon_slave_0_readdata_from_sa[16].DATAIN
my_pwm_1_avalon_slave_0_readdata[17] => my_pwm_1_avalon_slave_0_readdata_from_sa[17].DATAIN
my_pwm_1_avalon_slave_0_readdata[18] => my_pwm_1_avalon_slave_0_readdata_from_sa[18].DATAIN
my_pwm_1_avalon_slave_0_readdata[19] => my_pwm_1_avalon_slave_0_readdata_from_sa[19].DATAIN
my_pwm_1_avalon_slave_0_readdata[20] => my_pwm_1_avalon_slave_0_readdata_from_sa[20].DATAIN
my_pwm_1_avalon_slave_0_readdata[21] => my_pwm_1_avalon_slave_0_readdata_from_sa[21].DATAIN
my_pwm_1_avalon_slave_0_readdata[22] => my_pwm_1_avalon_slave_0_readdata_from_sa[22].DATAIN
my_pwm_1_avalon_slave_0_readdata[23] => my_pwm_1_avalon_slave_0_readdata_from_sa[23].DATAIN
my_pwm_1_avalon_slave_0_readdata[24] => my_pwm_1_avalon_slave_0_readdata_from_sa[24].DATAIN
my_pwm_1_avalon_slave_0_readdata[25] => my_pwm_1_avalon_slave_0_readdata_from_sa[25].DATAIN
my_pwm_1_avalon_slave_0_readdata[26] => my_pwm_1_avalon_slave_0_readdata_from_sa[26].DATAIN
my_pwm_1_avalon_slave_0_readdata[27] => my_pwm_1_avalon_slave_0_readdata_from_sa[27].DATAIN
my_pwm_1_avalon_slave_0_readdata[28] => my_pwm_1_avalon_slave_0_readdata_from_sa[28].DATAIN
my_pwm_1_avalon_slave_0_readdata[29] => my_pwm_1_avalon_slave_0_readdata_from_sa[29].DATAIN
my_pwm_1_avalon_slave_0_readdata[30] => my_pwm_1_avalon_slave_0_readdata_from_sa[30].DATAIN
my_pwm_1_avalon_slave_0_readdata[31] => my_pwm_1_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => my_pwm_1_avalon_slave_0_reset_n.DATAIN
reset_n => d1_my_pwm_1_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1
clk => my_pwm:my_pwm_1.clk
data_in[0] => my_pwm:my_pwm_1.data_in[0]
data_in[1] => my_pwm:my_pwm_1.data_in[1]
data_in[2] => my_pwm:my_pwm_1.data_in[2]
data_in[3] => my_pwm:my_pwm_1.data_in[3]
data_in[4] => my_pwm:my_pwm_1.data_in[4]
data_in[5] => my_pwm:my_pwm_1.data_in[5]
data_in[6] => my_pwm:my_pwm_1.data_in[6]
data_in[7] => my_pwm:my_pwm_1.data_in[7]
data_in[8] => my_pwm:my_pwm_1.data_in[8]
data_in[9] => my_pwm:my_pwm_1.data_in[9]
data_in[10] => my_pwm:my_pwm_1.data_in[10]
data_in[11] => my_pwm:my_pwm_1.data_in[11]
data_in[12] => my_pwm:my_pwm_1.data_in[12]
data_in[13] => my_pwm:my_pwm_1.data_in[13]
data_in[14] => my_pwm:my_pwm_1.data_in[14]
data_in[15] => my_pwm:my_pwm_1.data_in[15]
data_in[16] => my_pwm:my_pwm_1.data_in[16]
data_in[17] => my_pwm:my_pwm_1.data_in[17]
data_in[18] => my_pwm:my_pwm_1.data_in[18]
data_in[19] => my_pwm:my_pwm_1.data_in[19]
data_in[20] => my_pwm:my_pwm_1.data_in[20]
data_in[21] => my_pwm:my_pwm_1.data_in[21]
data_in[22] => my_pwm:my_pwm_1.data_in[22]
data_in[23] => my_pwm:my_pwm_1.data_in[23]
data_in[24] => my_pwm:my_pwm_1.data_in[24]
data_in[25] => my_pwm:my_pwm_1.data_in[25]
data_in[26] => my_pwm:my_pwm_1.data_in[26]
data_in[27] => my_pwm:my_pwm_1.data_in[27]
data_in[28] => my_pwm:my_pwm_1.data_in[28]
data_in[29] => my_pwm:my_pwm_1.data_in[29]
data_in[30] => my_pwm:my_pwm_1.data_in[30]
data_in[31] => my_pwm:my_pwm_1.data_in[31]
address[0] => my_pwm:my_pwm_1.address[0]
address[1] => my_pwm:my_pwm_1.address[1]
cs_n => my_pwm:my_pwm_1.cs_n
wr_n => my_pwm:my_pwm_1.wr_n
resetn => my_pwm:my_pwm_1.resetn


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1|my_pwm:my_pwm_1
clk => clock_div_sig[0].CLK
clk => clock_div_sig[1].CLK
clk => clock_div_sig[2].CLK
clk => clock_div_sig[3].CLK
clk => clock_div_sig[4].CLK
clk => clock_div_sig[5].CLK
clk => clock_div_sig[6].CLK
clk => clock_div_sig[7].CLK
clk => clock_div_sig[8].CLK
clk => clock_div_sig[9].CLK
clk => clock_div_sig[10].CLK
clk => clock_div_sig[11].CLK
clk => clock_div_sig[12].CLK
clk => clock_div_sig[13].CLK
clk => clock_div_sig[14].CLK
clk => clock_div_sig[15].CLK
clk => clock_div_sig[16].CLK
clk => clock_div_sig[17].CLK
clk => clock_div_sig[18].CLK
clk => clock_div_sig[19].CLK
clk => clock_div_sig[20].CLK
clk => clock_div_sig[21].CLK
clk => clock_div_sig[22].CLK
clk => clock_div_sig[23].CLK
clk => clock_div_sig[24].CLK
clk => clock_div_sig[25].CLK
clk => clock_div_sig[26].CLK
clk => clock_div_sig[27].CLK
clk => clock_div_sig[28].CLK
clk => clock_div_sig[29].CLK
clk => clock_div_sig[30].CLK
clk => clock_div_sig[31].CLK
clk => slow_clk_sig.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => control_reg.CLK
clk => clock_div_reg[0].CLK
clk => clock_div_reg[1].CLK
clk => clock_div_reg[2].CLK
clk => clock_div_reg[3].CLK
clk => clock_div_reg[4].CLK
clk => clock_div_reg[5].CLK
clk => clock_div_reg[6].CLK
clk => clock_div_reg[7].CLK
clk => clock_div_reg[8].CLK
clk => clock_div_reg[9].CLK
clk => clock_div_reg[10].CLK
clk => clock_div_reg[11].CLK
clk => clock_div_reg[12].CLK
clk => clock_div_reg[13].CLK
clk => clock_div_reg[14].CLK
clk => clock_div_reg[15].CLK
clk => clock_div_reg[16].CLK
clk => clock_div_reg[17].CLK
clk => clock_div_reg[18].CLK
clk => clock_div_reg[19].CLK
clk => clock_div_reg[20].CLK
clk => clock_div_reg[21].CLK
clk => clock_div_reg[22].CLK
clk => clock_div_reg[23].CLK
clk => clock_div_reg[24].CLK
clk => clock_div_reg[25].CLK
clk => clock_div_reg[26].CLK
clk => clock_div_reg[27].CLK
clk => clock_div_reg[28].CLK
clk => clock_div_reg[29].CLK
clk => clock_div_reg[30].CLK
clk => clock_div_reg[31].CLK
clk => period_reg[0].CLK
clk => period_reg[1].CLK
clk => period_reg[2].CLK
clk => period_reg[3].CLK
clk => period_reg[4].CLK
clk => period_reg[5].CLK
clk => period_reg[6].CLK
clk => period_reg[7].CLK
clk => period_reg[8].CLK
clk => period_reg[9].CLK
clk => period_reg[10].CLK
clk => period_reg[11].CLK
clk => period_reg[12].CLK
clk => period_reg[13].CLK
clk => period_reg[14].CLK
clk => period_reg[15].CLK
clk => duty_cycle_reg[0].CLK
clk => duty_cycle_reg[1].CLK
clk => duty_cycle_reg[2].CLK
clk => duty_cycle_reg[3].CLK
clk => duty_cycle_reg[4].CLK
clk => duty_cycle_reg[5].CLK
clk => duty_cycle_reg[6].CLK
clk => duty_cycle_reg[7].CLK
clk => duty_cycle_reg[8].CLK
clk => duty_cycle_reg[9].CLK
clk => duty_cycle_reg[10].CLK
clk => duty_cycle_reg[11].CLK
clk => duty_cycle_reg[12].CLK
clk => duty_cycle_reg[13].CLK
clk => duty_cycle_reg[14].CLK
clk => duty_cycle_reg[15].CLK
data_in[0] => Mux15.IN0
data_in[0] => Mux47.IN0
data_in[0] => Mux63.IN0
data_in[0] => Mux64.IN0
data_in[1] => Mux14.IN0
data_in[1] => Mux46.IN0
data_in[1] => Mux62.IN0
data_in[2] => Mux13.IN0
data_in[2] => Mux45.IN0
data_in[2] => Mux61.IN0
data_in[3] => Mux12.IN0
data_in[3] => Mux44.IN0
data_in[3] => Mux60.IN0
data_in[4] => Mux11.IN0
data_in[4] => Mux43.IN0
data_in[4] => Mux59.IN0
data_in[5] => Mux10.IN0
data_in[5] => Mux42.IN0
data_in[5] => Mux58.IN0
data_in[6] => Mux9.IN0
data_in[6] => Mux41.IN0
data_in[6] => Mux57.IN0
data_in[7] => Mux8.IN0
data_in[7] => Mux40.IN0
data_in[7] => Mux56.IN0
data_in[8] => Mux7.IN0
data_in[8] => Mux39.IN0
data_in[8] => Mux55.IN0
data_in[9] => Mux6.IN0
data_in[9] => Mux38.IN0
data_in[9] => Mux54.IN0
data_in[10] => Mux5.IN0
data_in[10] => Mux37.IN0
data_in[10] => Mux53.IN0
data_in[11] => Mux4.IN0
data_in[11] => Mux36.IN0
data_in[11] => Mux52.IN0
data_in[12] => Mux3.IN0
data_in[12] => Mux35.IN0
data_in[12] => Mux51.IN0
data_in[13] => Mux2.IN0
data_in[13] => Mux34.IN0
data_in[13] => Mux50.IN0
data_in[14] => Mux1.IN0
data_in[14] => Mux33.IN0
data_in[14] => Mux49.IN0
data_in[15] => Mux0.IN0
data_in[15] => Mux32.IN0
data_in[15] => Mux48.IN0
data_in[16] => Mux31.IN0
data_in[17] => Mux30.IN0
data_in[18] => Mux29.IN0
data_in[19] => Mux28.IN0
data_in[20] => Mux27.IN0
data_in[21] => Mux26.IN0
data_in[22] => Mux25.IN0
data_in[23] => Mux24.IN0
data_in[24] => Mux23.IN0
data_in[25] => Mux22.IN0
data_in[26] => Mux21.IN0
data_in[27] => Mux20.IN0
data_in[28] => Mux19.IN0
data_in[29] => Mux18.IN0
data_in[30] => Mux17.IN0
data_in[31] => Mux16.IN0
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN2
address[0] => Mux82.IN2
address[0] => Mux83.IN2
address[0] => Mux84.IN2
address[0] => Mux85.IN2
address[0] => Mux86.IN2
address[0] => Mux87.IN2
address[0] => Mux88.IN2
address[0] => Mux89.IN2
address[0] => Mux90.IN2
address[0] => Mux91.IN2
address[0] => Mux92.IN2
address[0] => Mux93.IN2
address[0] => Mux94.IN2
address[0] => Mux95.IN2
address[0] => Mux96.IN1
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN1
address[1] => Mux82.IN1
address[1] => Mux83.IN1
address[1] => Mux84.IN1
address[1] => Mux85.IN1
address[1] => Mux86.IN1
address[1] => Mux87.IN1
address[1] => Mux88.IN1
address[1] => Mux89.IN1
address[1] => Mux90.IN1
address[1] => Mux91.IN1
address[1] => Mux92.IN1
address[1] => Mux93.IN1
address[1] => Mux94.IN1
address[1] => Mux95.IN1
address[1] => Mux96.IN0
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => control_reg.OUTPUTSELECT
cs_n => data_out[0].OUTPUTSELECT
cs_n => data_out[1].OUTPUTSELECT
cs_n => data_out[2].OUTPUTSELECT
cs_n => data_out[3].OUTPUTSELECT
cs_n => data_out[4].OUTPUTSELECT
cs_n => data_out[5].OUTPUTSELECT
cs_n => data_out[6].OUTPUTSELECT
cs_n => data_out[7].OUTPUTSELECT
cs_n => data_out[8].OUTPUTSELECT
cs_n => data_out[9].OUTPUTSELECT
cs_n => data_out[10].OUTPUTSELECT
cs_n => data_out[11].OUTPUTSELECT
cs_n => data_out[12].OUTPUTSELECT
cs_n => data_out[13].OUTPUTSELECT
cs_n => data_out[14].OUTPUTSELECT
cs_n => data_out[15].OUTPUTSELECT
cs_n => data_out[16].OUTPUTSELECT
cs_n => data_out[17].OUTPUTSELECT
cs_n => data_out[18].OUTPUTSELECT
cs_n => data_out[19].OUTPUTSELECT
cs_n => data_out[20].OUTPUTSELECT
cs_n => data_out[21].OUTPUTSELECT
cs_n => data_out[22].OUTPUTSELECT
cs_n => data_out[23].OUTPUTSELECT
cs_n => data_out[24].OUTPUTSELECT
cs_n => data_out[25].OUTPUTSELECT
cs_n => data_out[26].OUTPUTSELECT
cs_n => data_out[27].OUTPUTSELECT
cs_n => data_out[28].OUTPUTSELECT
cs_n => data_out[29].OUTPUTSELECT
cs_n => data_out[30].OUTPUTSELECT
cs_n => data_out[31].OUTPUTSELECT
cs_n => control_reg.OUTPUTSELECT
cs_n => clock_div_reg[0].ENA
cs_n => clock_div_reg[1].ENA
cs_n => clock_div_reg[2].ENA
cs_n => clock_div_reg[3].ENA
cs_n => clock_div_reg[4].ENA
cs_n => clock_div_reg[5].ENA
cs_n => clock_div_reg[6].ENA
cs_n => clock_div_reg[7].ENA
cs_n => clock_div_reg[8].ENA
cs_n => clock_div_reg[9].ENA
cs_n => clock_div_reg[10].ENA
cs_n => clock_div_reg[11].ENA
cs_n => clock_div_reg[12].ENA
cs_n => clock_div_reg[13].ENA
cs_n => clock_div_reg[14].ENA
cs_n => clock_div_reg[15].ENA
cs_n => clock_div_reg[16].ENA
cs_n => clock_div_reg[17].ENA
cs_n => clock_div_reg[18].ENA
cs_n => clock_div_reg[19].ENA
cs_n => clock_div_reg[20].ENA
cs_n => clock_div_reg[21].ENA
cs_n => clock_div_reg[22].ENA
cs_n => clock_div_reg[23].ENA
cs_n => clock_div_reg[24].ENA
cs_n => clock_div_reg[25].ENA
cs_n => clock_div_reg[26].ENA
cs_n => clock_div_reg[27].ENA
cs_n => clock_div_reg[28].ENA
cs_n => clock_div_reg[29].ENA
cs_n => clock_div_reg[30].ENA
cs_n => clock_div_reg[31].ENA
cs_n => period_reg[0].ENA
cs_n => period_reg[1].ENA
cs_n => period_reg[2].ENA
cs_n => period_reg[3].ENA
cs_n => period_reg[4].ENA
cs_n => period_reg[5].ENA
cs_n => period_reg[6].ENA
cs_n => period_reg[7].ENA
cs_n => period_reg[8].ENA
cs_n => period_reg[9].ENA
cs_n => period_reg[10].ENA
cs_n => period_reg[11].ENA
cs_n => period_reg[12].ENA
cs_n => period_reg[13].ENA
cs_n => period_reg[14].ENA
cs_n => period_reg[15].ENA
cs_n => duty_cycle_reg[0].ENA
cs_n => duty_cycle_reg[1].ENA
cs_n => duty_cycle_reg[2].ENA
cs_n => duty_cycle_reg[3].ENA
cs_n => duty_cycle_reg[4].ENA
cs_n => duty_cycle_reg[5].ENA
cs_n => duty_cycle_reg[6].ENA
cs_n => duty_cycle_reg[7].ENA
cs_n => duty_cycle_reg[8].ENA
cs_n => duty_cycle_reg[9].ENA
cs_n => duty_cycle_reg[10].ENA
cs_n => duty_cycle_reg[11].ENA
cs_n => duty_cycle_reg[12].ENA
cs_n => duty_cycle_reg[13].ENA
cs_n => duty_cycle_reg[14].ENA
cs_n => duty_cycle_reg[15].ENA
resetn => clock_div_reg[0].ACLR
resetn => clock_div_reg[1].ACLR
resetn => clock_div_reg[2].ACLR
resetn => clock_div_reg[3].ACLR
resetn => clock_div_reg[4].ACLR
resetn => clock_div_reg[5].ACLR
resetn => clock_div_reg[6].ACLR
resetn => clock_div_reg[7].ACLR
resetn => clock_div_reg[8].ACLR
resetn => clock_div_reg[9].ACLR
resetn => clock_div_reg[10].ACLR
resetn => clock_div_reg[11].ACLR
resetn => clock_div_reg[12].ACLR
resetn => clock_div_reg[13].ACLR
resetn => clock_div_reg[14].ACLR
resetn => clock_div_reg[15].ACLR
resetn => clock_div_reg[16].ACLR
resetn => clock_div_reg[17].ACLR
resetn => clock_div_reg[18].ACLR
resetn => clock_div_reg[19].ACLR
resetn => clock_div_reg[20].ACLR
resetn => clock_div_reg[21].ACLR
resetn => clock_div_reg[22].ACLR
resetn => clock_div_reg[23].ACLR
resetn => clock_div_reg[24].ACLR
resetn => clock_div_reg[25].ACLR
resetn => clock_div_reg[26].ACLR
resetn => clock_div_reg[27].ACLR
resetn => clock_div_reg[28].ACLR
resetn => clock_div_reg[29].ACLR
resetn => clock_div_reg[30].ACLR
resetn => clock_div_reg[31].ACLR
resetn => period_reg[0].PRESET
resetn => period_reg[1].PRESET
resetn => period_reg[2].PRESET
resetn => period_reg[3].PRESET
resetn => period_reg[4].PRESET
resetn => period_reg[5].PRESET
resetn => period_reg[6].PRESET
resetn => period_reg[7].PRESET
resetn => period_reg[8].PRESET
resetn => period_reg[9].PRESET
resetn => period_reg[10].PRESET
resetn => period_reg[11].PRESET
resetn => period_reg[12].PRESET
resetn => period_reg[13].PRESET
resetn => period_reg[14].PRESET
resetn => period_reg[15].PRESET
resetn => duty_cycle_reg[0].ACLR
resetn => duty_cycle_reg[1].ACLR
resetn => duty_cycle_reg[2].ACLR
resetn => duty_cycle_reg[3].ACLR
resetn => duty_cycle_reg[4].ACLR
resetn => duty_cycle_reg[5].ACLR
resetn => duty_cycle_reg[6].ACLR
resetn => duty_cycle_reg[7].ACLR
resetn => duty_cycle_reg[8].ACLR
resetn => duty_cycle_reg[9].ACLR
resetn => duty_cycle_reg[10].ACLR
resetn => duty_cycle_reg[11].ACLR
resetn => duty_cycle_reg[12].ACLR
resetn => duty_cycle_reg[13].ACLR
resetn => duty_cycle_reg[14].ACLR
resetn => duty_cycle_reg[15].PRESET
resetn => period_sig[0].ACLR
resetn => period_sig[1].ACLR
resetn => period_sig[2].ACLR
resetn => period_sig[3].ACLR
resetn => period_sig[4].ACLR
resetn => period_sig[5].ACLR
resetn => period_sig[6].ACLR
resetn => period_sig[7].ACLR
resetn => period_sig[8].ACLR
resetn => period_sig[9].ACLR
resetn => period_sig[10].ACLR
resetn => period_sig[11].ACLR
resetn => period_sig[12].ACLR
resetn => period_sig[13].ACLR
resetn => period_sig[14].ACLR
resetn => period_sig[15].ACLR
resetn => pwm_out_sig.ACLR
resetn => slow_clk_sig.ACLR
resetn => data_out[0]~reg0.ENA
resetn => clock_div_sig[31].ENA
resetn => clock_div_sig[30].ENA
resetn => clock_div_sig[29].ENA
resetn => clock_div_sig[28].ENA
resetn => clock_div_sig[27].ENA
resetn => clock_div_sig[26].ENA
resetn => clock_div_sig[25].ENA
resetn => clock_div_sig[24].ENA
resetn => clock_div_sig[23].ENA
resetn => clock_div_sig[22].ENA
resetn => clock_div_sig[21].ENA
resetn => clock_div_sig[20].ENA
resetn => clock_div_sig[19].ENA
resetn => clock_div_sig[18].ENA
resetn => clock_div_sig[17].ENA
resetn => clock_div_sig[16].ENA
resetn => clock_div_sig[15].ENA
resetn => clock_div_sig[14].ENA
resetn => clock_div_sig[13].ENA
resetn => clock_div_sig[12].ENA
resetn => clock_div_sig[11].ENA
resetn => clock_div_sig[10].ENA
resetn => clock_div_sig[9].ENA
resetn => clock_div_sig[8].ENA
resetn => clock_div_sig[7].ENA
resetn => clock_div_sig[6].ENA
resetn => clock_div_sig[5].ENA
resetn => clock_div_sig[4].ENA
resetn => clock_div_sig[3].ENA
resetn => clock_div_sig[2].ENA
resetn => clock_div_sig[1].ENA
resetn => clock_div_sig[0].ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[31]~reg0.ENA
resetn => control_reg.ENA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0
DE0_SOPC_clock_5_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_5_out_address_to_slave[2] => my_pwm_2_avalon_slave_0_address[0].DATAIN
DE0_SOPC_clock_5_out_address_to_slave[3] => my_pwm_2_avalon_slave_0_address[1].DATAIN
DE0_SOPC_clock_5_out_read => DE0_SOPC_clock_5_out_requests_my_pwm_2_avalon_slave_0.IN0
DE0_SOPC_clock_5_out_read => my_pwm_2_avalon_slave_0_in_a_read_cycle.IN1
DE0_SOPC_clock_5_out_write => DE0_SOPC_clock_5_out_requests_my_pwm_2_avalon_slave_0.IN1
DE0_SOPC_clock_5_out_write => my_pwm_2_avalon_slave_0_write_n.IN1
DE0_SOPC_clock_5_out_writedata[0] => my_pwm_2_avalon_slave_0_writedata[0].DATAIN
DE0_SOPC_clock_5_out_writedata[1] => my_pwm_2_avalon_slave_0_writedata[1].DATAIN
DE0_SOPC_clock_5_out_writedata[2] => my_pwm_2_avalon_slave_0_writedata[2].DATAIN
DE0_SOPC_clock_5_out_writedata[3] => my_pwm_2_avalon_slave_0_writedata[3].DATAIN
DE0_SOPC_clock_5_out_writedata[4] => my_pwm_2_avalon_slave_0_writedata[4].DATAIN
DE0_SOPC_clock_5_out_writedata[5] => my_pwm_2_avalon_slave_0_writedata[5].DATAIN
DE0_SOPC_clock_5_out_writedata[6] => my_pwm_2_avalon_slave_0_writedata[6].DATAIN
DE0_SOPC_clock_5_out_writedata[7] => my_pwm_2_avalon_slave_0_writedata[7].DATAIN
DE0_SOPC_clock_5_out_writedata[8] => my_pwm_2_avalon_slave_0_writedata[8].DATAIN
DE0_SOPC_clock_5_out_writedata[9] => my_pwm_2_avalon_slave_0_writedata[9].DATAIN
DE0_SOPC_clock_5_out_writedata[10] => my_pwm_2_avalon_slave_0_writedata[10].DATAIN
DE0_SOPC_clock_5_out_writedata[11] => my_pwm_2_avalon_slave_0_writedata[11].DATAIN
DE0_SOPC_clock_5_out_writedata[12] => my_pwm_2_avalon_slave_0_writedata[12].DATAIN
DE0_SOPC_clock_5_out_writedata[13] => my_pwm_2_avalon_slave_0_writedata[13].DATAIN
DE0_SOPC_clock_5_out_writedata[14] => my_pwm_2_avalon_slave_0_writedata[14].DATAIN
DE0_SOPC_clock_5_out_writedata[15] => my_pwm_2_avalon_slave_0_writedata[15].DATAIN
DE0_SOPC_clock_5_out_writedata[16] => my_pwm_2_avalon_slave_0_writedata[16].DATAIN
DE0_SOPC_clock_5_out_writedata[17] => my_pwm_2_avalon_slave_0_writedata[17].DATAIN
DE0_SOPC_clock_5_out_writedata[18] => my_pwm_2_avalon_slave_0_writedata[18].DATAIN
DE0_SOPC_clock_5_out_writedata[19] => my_pwm_2_avalon_slave_0_writedata[19].DATAIN
DE0_SOPC_clock_5_out_writedata[20] => my_pwm_2_avalon_slave_0_writedata[20].DATAIN
DE0_SOPC_clock_5_out_writedata[21] => my_pwm_2_avalon_slave_0_writedata[21].DATAIN
DE0_SOPC_clock_5_out_writedata[22] => my_pwm_2_avalon_slave_0_writedata[22].DATAIN
DE0_SOPC_clock_5_out_writedata[23] => my_pwm_2_avalon_slave_0_writedata[23].DATAIN
DE0_SOPC_clock_5_out_writedata[24] => my_pwm_2_avalon_slave_0_writedata[24].DATAIN
DE0_SOPC_clock_5_out_writedata[25] => my_pwm_2_avalon_slave_0_writedata[25].DATAIN
DE0_SOPC_clock_5_out_writedata[26] => my_pwm_2_avalon_slave_0_writedata[26].DATAIN
DE0_SOPC_clock_5_out_writedata[27] => my_pwm_2_avalon_slave_0_writedata[27].DATAIN
DE0_SOPC_clock_5_out_writedata[28] => my_pwm_2_avalon_slave_0_writedata[28].DATAIN
DE0_SOPC_clock_5_out_writedata[29] => my_pwm_2_avalon_slave_0_writedata[29].DATAIN
DE0_SOPC_clock_5_out_writedata[30] => my_pwm_2_avalon_slave_0_writedata[30].DATAIN
DE0_SOPC_clock_5_out_writedata[31] => my_pwm_2_avalon_slave_0_writedata[31].DATAIN
clk => d1_my_pwm_2_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
my_pwm_2_avalon_slave_0_readdata[0] => my_pwm_2_avalon_slave_0_readdata_from_sa[0].DATAIN
my_pwm_2_avalon_slave_0_readdata[1] => my_pwm_2_avalon_slave_0_readdata_from_sa[1].DATAIN
my_pwm_2_avalon_slave_0_readdata[2] => my_pwm_2_avalon_slave_0_readdata_from_sa[2].DATAIN
my_pwm_2_avalon_slave_0_readdata[3] => my_pwm_2_avalon_slave_0_readdata_from_sa[3].DATAIN
my_pwm_2_avalon_slave_0_readdata[4] => my_pwm_2_avalon_slave_0_readdata_from_sa[4].DATAIN
my_pwm_2_avalon_slave_0_readdata[5] => my_pwm_2_avalon_slave_0_readdata_from_sa[5].DATAIN
my_pwm_2_avalon_slave_0_readdata[6] => my_pwm_2_avalon_slave_0_readdata_from_sa[6].DATAIN
my_pwm_2_avalon_slave_0_readdata[7] => my_pwm_2_avalon_slave_0_readdata_from_sa[7].DATAIN
my_pwm_2_avalon_slave_0_readdata[8] => my_pwm_2_avalon_slave_0_readdata_from_sa[8].DATAIN
my_pwm_2_avalon_slave_0_readdata[9] => my_pwm_2_avalon_slave_0_readdata_from_sa[9].DATAIN
my_pwm_2_avalon_slave_0_readdata[10] => my_pwm_2_avalon_slave_0_readdata_from_sa[10].DATAIN
my_pwm_2_avalon_slave_0_readdata[11] => my_pwm_2_avalon_slave_0_readdata_from_sa[11].DATAIN
my_pwm_2_avalon_slave_0_readdata[12] => my_pwm_2_avalon_slave_0_readdata_from_sa[12].DATAIN
my_pwm_2_avalon_slave_0_readdata[13] => my_pwm_2_avalon_slave_0_readdata_from_sa[13].DATAIN
my_pwm_2_avalon_slave_0_readdata[14] => my_pwm_2_avalon_slave_0_readdata_from_sa[14].DATAIN
my_pwm_2_avalon_slave_0_readdata[15] => my_pwm_2_avalon_slave_0_readdata_from_sa[15].DATAIN
my_pwm_2_avalon_slave_0_readdata[16] => my_pwm_2_avalon_slave_0_readdata_from_sa[16].DATAIN
my_pwm_2_avalon_slave_0_readdata[17] => my_pwm_2_avalon_slave_0_readdata_from_sa[17].DATAIN
my_pwm_2_avalon_slave_0_readdata[18] => my_pwm_2_avalon_slave_0_readdata_from_sa[18].DATAIN
my_pwm_2_avalon_slave_0_readdata[19] => my_pwm_2_avalon_slave_0_readdata_from_sa[19].DATAIN
my_pwm_2_avalon_slave_0_readdata[20] => my_pwm_2_avalon_slave_0_readdata_from_sa[20].DATAIN
my_pwm_2_avalon_slave_0_readdata[21] => my_pwm_2_avalon_slave_0_readdata_from_sa[21].DATAIN
my_pwm_2_avalon_slave_0_readdata[22] => my_pwm_2_avalon_slave_0_readdata_from_sa[22].DATAIN
my_pwm_2_avalon_slave_0_readdata[23] => my_pwm_2_avalon_slave_0_readdata_from_sa[23].DATAIN
my_pwm_2_avalon_slave_0_readdata[24] => my_pwm_2_avalon_slave_0_readdata_from_sa[24].DATAIN
my_pwm_2_avalon_slave_0_readdata[25] => my_pwm_2_avalon_slave_0_readdata_from_sa[25].DATAIN
my_pwm_2_avalon_slave_0_readdata[26] => my_pwm_2_avalon_slave_0_readdata_from_sa[26].DATAIN
my_pwm_2_avalon_slave_0_readdata[27] => my_pwm_2_avalon_slave_0_readdata_from_sa[27].DATAIN
my_pwm_2_avalon_slave_0_readdata[28] => my_pwm_2_avalon_slave_0_readdata_from_sa[28].DATAIN
my_pwm_2_avalon_slave_0_readdata[29] => my_pwm_2_avalon_slave_0_readdata_from_sa[29].DATAIN
my_pwm_2_avalon_slave_0_readdata[30] => my_pwm_2_avalon_slave_0_readdata_from_sa[30].DATAIN
my_pwm_2_avalon_slave_0_readdata[31] => my_pwm_2_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => my_pwm_2_avalon_slave_0_reset_n.DATAIN
reset_n => d1_my_pwm_2_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2
clk => my_pwm:my_pwm_2.clk
data_in[0] => my_pwm:my_pwm_2.data_in[0]
data_in[1] => my_pwm:my_pwm_2.data_in[1]
data_in[2] => my_pwm:my_pwm_2.data_in[2]
data_in[3] => my_pwm:my_pwm_2.data_in[3]
data_in[4] => my_pwm:my_pwm_2.data_in[4]
data_in[5] => my_pwm:my_pwm_2.data_in[5]
data_in[6] => my_pwm:my_pwm_2.data_in[6]
data_in[7] => my_pwm:my_pwm_2.data_in[7]
data_in[8] => my_pwm:my_pwm_2.data_in[8]
data_in[9] => my_pwm:my_pwm_2.data_in[9]
data_in[10] => my_pwm:my_pwm_2.data_in[10]
data_in[11] => my_pwm:my_pwm_2.data_in[11]
data_in[12] => my_pwm:my_pwm_2.data_in[12]
data_in[13] => my_pwm:my_pwm_2.data_in[13]
data_in[14] => my_pwm:my_pwm_2.data_in[14]
data_in[15] => my_pwm:my_pwm_2.data_in[15]
data_in[16] => my_pwm:my_pwm_2.data_in[16]
data_in[17] => my_pwm:my_pwm_2.data_in[17]
data_in[18] => my_pwm:my_pwm_2.data_in[18]
data_in[19] => my_pwm:my_pwm_2.data_in[19]
data_in[20] => my_pwm:my_pwm_2.data_in[20]
data_in[21] => my_pwm:my_pwm_2.data_in[21]
data_in[22] => my_pwm:my_pwm_2.data_in[22]
data_in[23] => my_pwm:my_pwm_2.data_in[23]
data_in[24] => my_pwm:my_pwm_2.data_in[24]
data_in[25] => my_pwm:my_pwm_2.data_in[25]
data_in[26] => my_pwm:my_pwm_2.data_in[26]
data_in[27] => my_pwm:my_pwm_2.data_in[27]
data_in[28] => my_pwm:my_pwm_2.data_in[28]
data_in[29] => my_pwm:my_pwm_2.data_in[29]
data_in[30] => my_pwm:my_pwm_2.data_in[30]
data_in[31] => my_pwm:my_pwm_2.data_in[31]
address[0] => my_pwm:my_pwm_2.address[0]
address[1] => my_pwm:my_pwm_2.address[1]
cs_n => my_pwm:my_pwm_2.cs_n
wr_n => my_pwm:my_pwm_2.wr_n
resetn => my_pwm:my_pwm_2.resetn


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2|my_pwm:my_pwm_2
clk => clock_div_sig[0].CLK
clk => clock_div_sig[1].CLK
clk => clock_div_sig[2].CLK
clk => clock_div_sig[3].CLK
clk => clock_div_sig[4].CLK
clk => clock_div_sig[5].CLK
clk => clock_div_sig[6].CLK
clk => clock_div_sig[7].CLK
clk => clock_div_sig[8].CLK
clk => clock_div_sig[9].CLK
clk => clock_div_sig[10].CLK
clk => clock_div_sig[11].CLK
clk => clock_div_sig[12].CLK
clk => clock_div_sig[13].CLK
clk => clock_div_sig[14].CLK
clk => clock_div_sig[15].CLK
clk => clock_div_sig[16].CLK
clk => clock_div_sig[17].CLK
clk => clock_div_sig[18].CLK
clk => clock_div_sig[19].CLK
clk => clock_div_sig[20].CLK
clk => clock_div_sig[21].CLK
clk => clock_div_sig[22].CLK
clk => clock_div_sig[23].CLK
clk => clock_div_sig[24].CLK
clk => clock_div_sig[25].CLK
clk => clock_div_sig[26].CLK
clk => clock_div_sig[27].CLK
clk => clock_div_sig[28].CLK
clk => clock_div_sig[29].CLK
clk => clock_div_sig[30].CLK
clk => clock_div_sig[31].CLK
clk => slow_clk_sig.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => control_reg.CLK
clk => clock_div_reg[0].CLK
clk => clock_div_reg[1].CLK
clk => clock_div_reg[2].CLK
clk => clock_div_reg[3].CLK
clk => clock_div_reg[4].CLK
clk => clock_div_reg[5].CLK
clk => clock_div_reg[6].CLK
clk => clock_div_reg[7].CLK
clk => clock_div_reg[8].CLK
clk => clock_div_reg[9].CLK
clk => clock_div_reg[10].CLK
clk => clock_div_reg[11].CLK
clk => clock_div_reg[12].CLK
clk => clock_div_reg[13].CLK
clk => clock_div_reg[14].CLK
clk => clock_div_reg[15].CLK
clk => clock_div_reg[16].CLK
clk => clock_div_reg[17].CLK
clk => clock_div_reg[18].CLK
clk => clock_div_reg[19].CLK
clk => clock_div_reg[20].CLK
clk => clock_div_reg[21].CLK
clk => clock_div_reg[22].CLK
clk => clock_div_reg[23].CLK
clk => clock_div_reg[24].CLK
clk => clock_div_reg[25].CLK
clk => clock_div_reg[26].CLK
clk => clock_div_reg[27].CLK
clk => clock_div_reg[28].CLK
clk => clock_div_reg[29].CLK
clk => clock_div_reg[30].CLK
clk => clock_div_reg[31].CLK
clk => period_reg[0].CLK
clk => period_reg[1].CLK
clk => period_reg[2].CLK
clk => period_reg[3].CLK
clk => period_reg[4].CLK
clk => period_reg[5].CLK
clk => period_reg[6].CLK
clk => period_reg[7].CLK
clk => period_reg[8].CLK
clk => period_reg[9].CLK
clk => period_reg[10].CLK
clk => period_reg[11].CLK
clk => period_reg[12].CLK
clk => period_reg[13].CLK
clk => period_reg[14].CLK
clk => period_reg[15].CLK
clk => duty_cycle_reg[0].CLK
clk => duty_cycle_reg[1].CLK
clk => duty_cycle_reg[2].CLK
clk => duty_cycle_reg[3].CLK
clk => duty_cycle_reg[4].CLK
clk => duty_cycle_reg[5].CLK
clk => duty_cycle_reg[6].CLK
clk => duty_cycle_reg[7].CLK
clk => duty_cycle_reg[8].CLK
clk => duty_cycle_reg[9].CLK
clk => duty_cycle_reg[10].CLK
clk => duty_cycle_reg[11].CLK
clk => duty_cycle_reg[12].CLK
clk => duty_cycle_reg[13].CLK
clk => duty_cycle_reg[14].CLK
clk => duty_cycle_reg[15].CLK
data_in[0] => Mux15.IN0
data_in[0] => Mux47.IN0
data_in[0] => Mux63.IN0
data_in[0] => Mux64.IN0
data_in[1] => Mux14.IN0
data_in[1] => Mux46.IN0
data_in[1] => Mux62.IN0
data_in[2] => Mux13.IN0
data_in[2] => Mux45.IN0
data_in[2] => Mux61.IN0
data_in[3] => Mux12.IN0
data_in[3] => Mux44.IN0
data_in[3] => Mux60.IN0
data_in[4] => Mux11.IN0
data_in[4] => Mux43.IN0
data_in[4] => Mux59.IN0
data_in[5] => Mux10.IN0
data_in[5] => Mux42.IN0
data_in[5] => Mux58.IN0
data_in[6] => Mux9.IN0
data_in[6] => Mux41.IN0
data_in[6] => Mux57.IN0
data_in[7] => Mux8.IN0
data_in[7] => Mux40.IN0
data_in[7] => Mux56.IN0
data_in[8] => Mux7.IN0
data_in[8] => Mux39.IN0
data_in[8] => Mux55.IN0
data_in[9] => Mux6.IN0
data_in[9] => Mux38.IN0
data_in[9] => Mux54.IN0
data_in[10] => Mux5.IN0
data_in[10] => Mux37.IN0
data_in[10] => Mux53.IN0
data_in[11] => Mux4.IN0
data_in[11] => Mux36.IN0
data_in[11] => Mux52.IN0
data_in[12] => Mux3.IN0
data_in[12] => Mux35.IN0
data_in[12] => Mux51.IN0
data_in[13] => Mux2.IN0
data_in[13] => Mux34.IN0
data_in[13] => Mux50.IN0
data_in[14] => Mux1.IN0
data_in[14] => Mux33.IN0
data_in[14] => Mux49.IN0
data_in[15] => Mux0.IN0
data_in[15] => Mux32.IN0
data_in[15] => Mux48.IN0
data_in[16] => Mux31.IN0
data_in[17] => Mux30.IN0
data_in[18] => Mux29.IN0
data_in[19] => Mux28.IN0
data_in[20] => Mux27.IN0
data_in[21] => Mux26.IN0
data_in[22] => Mux25.IN0
data_in[23] => Mux24.IN0
data_in[24] => Mux23.IN0
data_in[25] => Mux22.IN0
data_in[26] => Mux21.IN0
data_in[27] => Mux20.IN0
data_in[28] => Mux19.IN0
data_in[29] => Mux18.IN0
data_in[30] => Mux17.IN0
data_in[31] => Mux16.IN0
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN2
address[0] => Mux82.IN2
address[0] => Mux83.IN2
address[0] => Mux84.IN2
address[0] => Mux85.IN2
address[0] => Mux86.IN2
address[0] => Mux87.IN2
address[0] => Mux88.IN2
address[0] => Mux89.IN2
address[0] => Mux90.IN2
address[0] => Mux91.IN2
address[0] => Mux92.IN2
address[0] => Mux93.IN2
address[0] => Mux94.IN2
address[0] => Mux95.IN2
address[0] => Mux96.IN1
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN1
address[1] => Mux82.IN1
address[1] => Mux83.IN1
address[1] => Mux84.IN1
address[1] => Mux85.IN1
address[1] => Mux86.IN1
address[1] => Mux87.IN1
address[1] => Mux88.IN1
address[1] => Mux89.IN1
address[1] => Mux90.IN1
address[1] => Mux91.IN1
address[1] => Mux92.IN1
address[1] => Mux93.IN1
address[1] => Mux94.IN1
address[1] => Mux95.IN1
address[1] => Mux96.IN0
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => control_reg.OUTPUTSELECT
cs_n => data_out[0].OUTPUTSELECT
cs_n => data_out[1].OUTPUTSELECT
cs_n => data_out[2].OUTPUTSELECT
cs_n => data_out[3].OUTPUTSELECT
cs_n => data_out[4].OUTPUTSELECT
cs_n => data_out[5].OUTPUTSELECT
cs_n => data_out[6].OUTPUTSELECT
cs_n => data_out[7].OUTPUTSELECT
cs_n => data_out[8].OUTPUTSELECT
cs_n => data_out[9].OUTPUTSELECT
cs_n => data_out[10].OUTPUTSELECT
cs_n => data_out[11].OUTPUTSELECT
cs_n => data_out[12].OUTPUTSELECT
cs_n => data_out[13].OUTPUTSELECT
cs_n => data_out[14].OUTPUTSELECT
cs_n => data_out[15].OUTPUTSELECT
cs_n => data_out[16].OUTPUTSELECT
cs_n => data_out[17].OUTPUTSELECT
cs_n => data_out[18].OUTPUTSELECT
cs_n => data_out[19].OUTPUTSELECT
cs_n => data_out[20].OUTPUTSELECT
cs_n => data_out[21].OUTPUTSELECT
cs_n => data_out[22].OUTPUTSELECT
cs_n => data_out[23].OUTPUTSELECT
cs_n => data_out[24].OUTPUTSELECT
cs_n => data_out[25].OUTPUTSELECT
cs_n => data_out[26].OUTPUTSELECT
cs_n => data_out[27].OUTPUTSELECT
cs_n => data_out[28].OUTPUTSELECT
cs_n => data_out[29].OUTPUTSELECT
cs_n => data_out[30].OUTPUTSELECT
cs_n => data_out[31].OUTPUTSELECT
cs_n => control_reg.OUTPUTSELECT
cs_n => clock_div_reg[0].ENA
cs_n => clock_div_reg[1].ENA
cs_n => clock_div_reg[2].ENA
cs_n => clock_div_reg[3].ENA
cs_n => clock_div_reg[4].ENA
cs_n => clock_div_reg[5].ENA
cs_n => clock_div_reg[6].ENA
cs_n => clock_div_reg[7].ENA
cs_n => clock_div_reg[8].ENA
cs_n => clock_div_reg[9].ENA
cs_n => clock_div_reg[10].ENA
cs_n => clock_div_reg[11].ENA
cs_n => clock_div_reg[12].ENA
cs_n => clock_div_reg[13].ENA
cs_n => clock_div_reg[14].ENA
cs_n => clock_div_reg[15].ENA
cs_n => clock_div_reg[16].ENA
cs_n => clock_div_reg[17].ENA
cs_n => clock_div_reg[18].ENA
cs_n => clock_div_reg[19].ENA
cs_n => clock_div_reg[20].ENA
cs_n => clock_div_reg[21].ENA
cs_n => clock_div_reg[22].ENA
cs_n => clock_div_reg[23].ENA
cs_n => clock_div_reg[24].ENA
cs_n => clock_div_reg[25].ENA
cs_n => clock_div_reg[26].ENA
cs_n => clock_div_reg[27].ENA
cs_n => clock_div_reg[28].ENA
cs_n => clock_div_reg[29].ENA
cs_n => clock_div_reg[30].ENA
cs_n => clock_div_reg[31].ENA
cs_n => period_reg[0].ENA
cs_n => period_reg[1].ENA
cs_n => period_reg[2].ENA
cs_n => period_reg[3].ENA
cs_n => period_reg[4].ENA
cs_n => period_reg[5].ENA
cs_n => period_reg[6].ENA
cs_n => period_reg[7].ENA
cs_n => period_reg[8].ENA
cs_n => period_reg[9].ENA
cs_n => period_reg[10].ENA
cs_n => period_reg[11].ENA
cs_n => period_reg[12].ENA
cs_n => period_reg[13].ENA
cs_n => period_reg[14].ENA
cs_n => period_reg[15].ENA
cs_n => duty_cycle_reg[0].ENA
cs_n => duty_cycle_reg[1].ENA
cs_n => duty_cycle_reg[2].ENA
cs_n => duty_cycle_reg[3].ENA
cs_n => duty_cycle_reg[4].ENA
cs_n => duty_cycle_reg[5].ENA
cs_n => duty_cycle_reg[6].ENA
cs_n => duty_cycle_reg[7].ENA
cs_n => duty_cycle_reg[8].ENA
cs_n => duty_cycle_reg[9].ENA
cs_n => duty_cycle_reg[10].ENA
cs_n => duty_cycle_reg[11].ENA
cs_n => duty_cycle_reg[12].ENA
cs_n => duty_cycle_reg[13].ENA
cs_n => duty_cycle_reg[14].ENA
cs_n => duty_cycle_reg[15].ENA
resetn => clock_div_reg[0].ACLR
resetn => clock_div_reg[1].ACLR
resetn => clock_div_reg[2].ACLR
resetn => clock_div_reg[3].ACLR
resetn => clock_div_reg[4].ACLR
resetn => clock_div_reg[5].ACLR
resetn => clock_div_reg[6].ACLR
resetn => clock_div_reg[7].ACLR
resetn => clock_div_reg[8].ACLR
resetn => clock_div_reg[9].ACLR
resetn => clock_div_reg[10].ACLR
resetn => clock_div_reg[11].ACLR
resetn => clock_div_reg[12].ACLR
resetn => clock_div_reg[13].ACLR
resetn => clock_div_reg[14].ACLR
resetn => clock_div_reg[15].ACLR
resetn => clock_div_reg[16].ACLR
resetn => clock_div_reg[17].ACLR
resetn => clock_div_reg[18].ACLR
resetn => clock_div_reg[19].ACLR
resetn => clock_div_reg[20].ACLR
resetn => clock_div_reg[21].ACLR
resetn => clock_div_reg[22].ACLR
resetn => clock_div_reg[23].ACLR
resetn => clock_div_reg[24].ACLR
resetn => clock_div_reg[25].ACLR
resetn => clock_div_reg[26].ACLR
resetn => clock_div_reg[27].ACLR
resetn => clock_div_reg[28].ACLR
resetn => clock_div_reg[29].ACLR
resetn => clock_div_reg[30].ACLR
resetn => clock_div_reg[31].ACLR
resetn => period_reg[0].PRESET
resetn => period_reg[1].PRESET
resetn => period_reg[2].PRESET
resetn => period_reg[3].PRESET
resetn => period_reg[4].PRESET
resetn => period_reg[5].PRESET
resetn => period_reg[6].PRESET
resetn => period_reg[7].PRESET
resetn => period_reg[8].PRESET
resetn => period_reg[9].PRESET
resetn => period_reg[10].PRESET
resetn => period_reg[11].PRESET
resetn => period_reg[12].PRESET
resetn => period_reg[13].PRESET
resetn => period_reg[14].PRESET
resetn => period_reg[15].PRESET
resetn => duty_cycle_reg[0].ACLR
resetn => duty_cycle_reg[1].ACLR
resetn => duty_cycle_reg[2].ACLR
resetn => duty_cycle_reg[3].ACLR
resetn => duty_cycle_reg[4].ACLR
resetn => duty_cycle_reg[5].ACLR
resetn => duty_cycle_reg[6].ACLR
resetn => duty_cycle_reg[7].ACLR
resetn => duty_cycle_reg[8].ACLR
resetn => duty_cycle_reg[9].ACLR
resetn => duty_cycle_reg[10].ACLR
resetn => duty_cycle_reg[11].ACLR
resetn => duty_cycle_reg[12].ACLR
resetn => duty_cycle_reg[13].ACLR
resetn => duty_cycle_reg[14].ACLR
resetn => duty_cycle_reg[15].PRESET
resetn => period_sig[0].ACLR
resetn => period_sig[1].ACLR
resetn => period_sig[2].ACLR
resetn => period_sig[3].ACLR
resetn => period_sig[4].ACLR
resetn => period_sig[5].ACLR
resetn => period_sig[6].ACLR
resetn => period_sig[7].ACLR
resetn => period_sig[8].ACLR
resetn => period_sig[9].ACLR
resetn => period_sig[10].ACLR
resetn => period_sig[11].ACLR
resetn => period_sig[12].ACLR
resetn => period_sig[13].ACLR
resetn => period_sig[14].ACLR
resetn => period_sig[15].ACLR
resetn => pwm_out_sig.ACLR
resetn => slow_clk_sig.ACLR
resetn => data_out[0]~reg0.ENA
resetn => clock_div_sig[31].ENA
resetn => clock_div_sig[30].ENA
resetn => clock_div_sig[29].ENA
resetn => clock_div_sig[28].ENA
resetn => clock_div_sig[27].ENA
resetn => clock_div_sig[26].ENA
resetn => clock_div_sig[25].ENA
resetn => clock_div_sig[24].ENA
resetn => clock_div_sig[23].ENA
resetn => clock_div_sig[22].ENA
resetn => clock_div_sig[21].ENA
resetn => clock_div_sig[20].ENA
resetn => clock_div_sig[19].ENA
resetn => clock_div_sig[18].ENA
resetn => clock_div_sig[17].ENA
resetn => clock_div_sig[16].ENA
resetn => clock_div_sig[15].ENA
resetn => clock_div_sig[14].ENA
resetn => clock_div_sig[13].ENA
resetn => clock_div_sig[12].ENA
resetn => clock_div_sig[11].ENA
resetn => clock_div_sig[10].ENA
resetn => clock_div_sig[9].ENA
resetn => clock_div_sig[8].ENA
resetn => clock_div_sig[7].ENA
resetn => clock_div_sig[6].ENA
resetn => clock_div_sig[5].ENA
resetn => clock_div_sig[4].ENA
resetn => clock_div_sig[3].ENA
resetn => clock_div_sig[2].ENA
resetn => clock_div_sig[1].ENA
resetn => clock_div_sig[0].ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[31]~reg0.ENA
resetn => control_reg.ENA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0
DE0_SOPC_clock_6_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_6_out_address_to_slave[2] => my_pwm_3_avalon_slave_0_address[0].DATAIN
DE0_SOPC_clock_6_out_address_to_slave[3] => my_pwm_3_avalon_slave_0_address[1].DATAIN
DE0_SOPC_clock_6_out_read => DE0_SOPC_clock_6_out_requests_my_pwm_3_avalon_slave_0.IN0
DE0_SOPC_clock_6_out_read => my_pwm_3_avalon_slave_0_in_a_read_cycle.IN1
DE0_SOPC_clock_6_out_write => DE0_SOPC_clock_6_out_requests_my_pwm_3_avalon_slave_0.IN1
DE0_SOPC_clock_6_out_write => my_pwm_3_avalon_slave_0_write_n.IN1
DE0_SOPC_clock_6_out_writedata[0] => my_pwm_3_avalon_slave_0_writedata[0].DATAIN
DE0_SOPC_clock_6_out_writedata[1] => my_pwm_3_avalon_slave_0_writedata[1].DATAIN
DE0_SOPC_clock_6_out_writedata[2] => my_pwm_3_avalon_slave_0_writedata[2].DATAIN
DE0_SOPC_clock_6_out_writedata[3] => my_pwm_3_avalon_slave_0_writedata[3].DATAIN
DE0_SOPC_clock_6_out_writedata[4] => my_pwm_3_avalon_slave_0_writedata[4].DATAIN
DE0_SOPC_clock_6_out_writedata[5] => my_pwm_3_avalon_slave_0_writedata[5].DATAIN
DE0_SOPC_clock_6_out_writedata[6] => my_pwm_3_avalon_slave_0_writedata[6].DATAIN
DE0_SOPC_clock_6_out_writedata[7] => my_pwm_3_avalon_slave_0_writedata[7].DATAIN
DE0_SOPC_clock_6_out_writedata[8] => my_pwm_3_avalon_slave_0_writedata[8].DATAIN
DE0_SOPC_clock_6_out_writedata[9] => my_pwm_3_avalon_slave_0_writedata[9].DATAIN
DE0_SOPC_clock_6_out_writedata[10] => my_pwm_3_avalon_slave_0_writedata[10].DATAIN
DE0_SOPC_clock_6_out_writedata[11] => my_pwm_3_avalon_slave_0_writedata[11].DATAIN
DE0_SOPC_clock_6_out_writedata[12] => my_pwm_3_avalon_slave_0_writedata[12].DATAIN
DE0_SOPC_clock_6_out_writedata[13] => my_pwm_3_avalon_slave_0_writedata[13].DATAIN
DE0_SOPC_clock_6_out_writedata[14] => my_pwm_3_avalon_slave_0_writedata[14].DATAIN
DE0_SOPC_clock_6_out_writedata[15] => my_pwm_3_avalon_slave_0_writedata[15].DATAIN
DE0_SOPC_clock_6_out_writedata[16] => my_pwm_3_avalon_slave_0_writedata[16].DATAIN
DE0_SOPC_clock_6_out_writedata[17] => my_pwm_3_avalon_slave_0_writedata[17].DATAIN
DE0_SOPC_clock_6_out_writedata[18] => my_pwm_3_avalon_slave_0_writedata[18].DATAIN
DE0_SOPC_clock_6_out_writedata[19] => my_pwm_3_avalon_slave_0_writedata[19].DATAIN
DE0_SOPC_clock_6_out_writedata[20] => my_pwm_3_avalon_slave_0_writedata[20].DATAIN
DE0_SOPC_clock_6_out_writedata[21] => my_pwm_3_avalon_slave_0_writedata[21].DATAIN
DE0_SOPC_clock_6_out_writedata[22] => my_pwm_3_avalon_slave_0_writedata[22].DATAIN
DE0_SOPC_clock_6_out_writedata[23] => my_pwm_3_avalon_slave_0_writedata[23].DATAIN
DE0_SOPC_clock_6_out_writedata[24] => my_pwm_3_avalon_slave_0_writedata[24].DATAIN
DE0_SOPC_clock_6_out_writedata[25] => my_pwm_3_avalon_slave_0_writedata[25].DATAIN
DE0_SOPC_clock_6_out_writedata[26] => my_pwm_3_avalon_slave_0_writedata[26].DATAIN
DE0_SOPC_clock_6_out_writedata[27] => my_pwm_3_avalon_slave_0_writedata[27].DATAIN
DE0_SOPC_clock_6_out_writedata[28] => my_pwm_3_avalon_slave_0_writedata[28].DATAIN
DE0_SOPC_clock_6_out_writedata[29] => my_pwm_3_avalon_slave_0_writedata[29].DATAIN
DE0_SOPC_clock_6_out_writedata[30] => my_pwm_3_avalon_slave_0_writedata[30].DATAIN
DE0_SOPC_clock_6_out_writedata[31] => my_pwm_3_avalon_slave_0_writedata[31].DATAIN
clk => d1_my_pwm_3_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
my_pwm_3_avalon_slave_0_readdata[0] => my_pwm_3_avalon_slave_0_readdata_from_sa[0].DATAIN
my_pwm_3_avalon_slave_0_readdata[1] => my_pwm_3_avalon_slave_0_readdata_from_sa[1].DATAIN
my_pwm_3_avalon_slave_0_readdata[2] => my_pwm_3_avalon_slave_0_readdata_from_sa[2].DATAIN
my_pwm_3_avalon_slave_0_readdata[3] => my_pwm_3_avalon_slave_0_readdata_from_sa[3].DATAIN
my_pwm_3_avalon_slave_0_readdata[4] => my_pwm_3_avalon_slave_0_readdata_from_sa[4].DATAIN
my_pwm_3_avalon_slave_0_readdata[5] => my_pwm_3_avalon_slave_0_readdata_from_sa[5].DATAIN
my_pwm_3_avalon_slave_0_readdata[6] => my_pwm_3_avalon_slave_0_readdata_from_sa[6].DATAIN
my_pwm_3_avalon_slave_0_readdata[7] => my_pwm_3_avalon_slave_0_readdata_from_sa[7].DATAIN
my_pwm_3_avalon_slave_0_readdata[8] => my_pwm_3_avalon_slave_0_readdata_from_sa[8].DATAIN
my_pwm_3_avalon_slave_0_readdata[9] => my_pwm_3_avalon_slave_0_readdata_from_sa[9].DATAIN
my_pwm_3_avalon_slave_0_readdata[10] => my_pwm_3_avalon_slave_0_readdata_from_sa[10].DATAIN
my_pwm_3_avalon_slave_0_readdata[11] => my_pwm_3_avalon_slave_0_readdata_from_sa[11].DATAIN
my_pwm_3_avalon_slave_0_readdata[12] => my_pwm_3_avalon_slave_0_readdata_from_sa[12].DATAIN
my_pwm_3_avalon_slave_0_readdata[13] => my_pwm_3_avalon_slave_0_readdata_from_sa[13].DATAIN
my_pwm_3_avalon_slave_0_readdata[14] => my_pwm_3_avalon_slave_0_readdata_from_sa[14].DATAIN
my_pwm_3_avalon_slave_0_readdata[15] => my_pwm_3_avalon_slave_0_readdata_from_sa[15].DATAIN
my_pwm_3_avalon_slave_0_readdata[16] => my_pwm_3_avalon_slave_0_readdata_from_sa[16].DATAIN
my_pwm_3_avalon_slave_0_readdata[17] => my_pwm_3_avalon_slave_0_readdata_from_sa[17].DATAIN
my_pwm_3_avalon_slave_0_readdata[18] => my_pwm_3_avalon_slave_0_readdata_from_sa[18].DATAIN
my_pwm_3_avalon_slave_0_readdata[19] => my_pwm_3_avalon_slave_0_readdata_from_sa[19].DATAIN
my_pwm_3_avalon_slave_0_readdata[20] => my_pwm_3_avalon_slave_0_readdata_from_sa[20].DATAIN
my_pwm_3_avalon_slave_0_readdata[21] => my_pwm_3_avalon_slave_0_readdata_from_sa[21].DATAIN
my_pwm_3_avalon_slave_0_readdata[22] => my_pwm_3_avalon_slave_0_readdata_from_sa[22].DATAIN
my_pwm_3_avalon_slave_0_readdata[23] => my_pwm_3_avalon_slave_0_readdata_from_sa[23].DATAIN
my_pwm_3_avalon_slave_0_readdata[24] => my_pwm_3_avalon_slave_0_readdata_from_sa[24].DATAIN
my_pwm_3_avalon_slave_0_readdata[25] => my_pwm_3_avalon_slave_0_readdata_from_sa[25].DATAIN
my_pwm_3_avalon_slave_0_readdata[26] => my_pwm_3_avalon_slave_0_readdata_from_sa[26].DATAIN
my_pwm_3_avalon_slave_0_readdata[27] => my_pwm_3_avalon_slave_0_readdata_from_sa[27].DATAIN
my_pwm_3_avalon_slave_0_readdata[28] => my_pwm_3_avalon_slave_0_readdata_from_sa[28].DATAIN
my_pwm_3_avalon_slave_0_readdata[29] => my_pwm_3_avalon_slave_0_readdata_from_sa[29].DATAIN
my_pwm_3_avalon_slave_0_readdata[30] => my_pwm_3_avalon_slave_0_readdata_from_sa[30].DATAIN
my_pwm_3_avalon_slave_0_readdata[31] => my_pwm_3_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => my_pwm_3_avalon_slave_0_reset_n.DATAIN
reset_n => d1_my_pwm_3_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3
clk => my_pwm:my_pwm_3.clk
data_in[0] => my_pwm:my_pwm_3.data_in[0]
data_in[1] => my_pwm:my_pwm_3.data_in[1]
data_in[2] => my_pwm:my_pwm_3.data_in[2]
data_in[3] => my_pwm:my_pwm_3.data_in[3]
data_in[4] => my_pwm:my_pwm_3.data_in[4]
data_in[5] => my_pwm:my_pwm_3.data_in[5]
data_in[6] => my_pwm:my_pwm_3.data_in[6]
data_in[7] => my_pwm:my_pwm_3.data_in[7]
data_in[8] => my_pwm:my_pwm_3.data_in[8]
data_in[9] => my_pwm:my_pwm_3.data_in[9]
data_in[10] => my_pwm:my_pwm_3.data_in[10]
data_in[11] => my_pwm:my_pwm_3.data_in[11]
data_in[12] => my_pwm:my_pwm_3.data_in[12]
data_in[13] => my_pwm:my_pwm_3.data_in[13]
data_in[14] => my_pwm:my_pwm_3.data_in[14]
data_in[15] => my_pwm:my_pwm_3.data_in[15]
data_in[16] => my_pwm:my_pwm_3.data_in[16]
data_in[17] => my_pwm:my_pwm_3.data_in[17]
data_in[18] => my_pwm:my_pwm_3.data_in[18]
data_in[19] => my_pwm:my_pwm_3.data_in[19]
data_in[20] => my_pwm:my_pwm_3.data_in[20]
data_in[21] => my_pwm:my_pwm_3.data_in[21]
data_in[22] => my_pwm:my_pwm_3.data_in[22]
data_in[23] => my_pwm:my_pwm_3.data_in[23]
data_in[24] => my_pwm:my_pwm_3.data_in[24]
data_in[25] => my_pwm:my_pwm_3.data_in[25]
data_in[26] => my_pwm:my_pwm_3.data_in[26]
data_in[27] => my_pwm:my_pwm_3.data_in[27]
data_in[28] => my_pwm:my_pwm_3.data_in[28]
data_in[29] => my_pwm:my_pwm_3.data_in[29]
data_in[30] => my_pwm:my_pwm_3.data_in[30]
data_in[31] => my_pwm:my_pwm_3.data_in[31]
address[0] => my_pwm:my_pwm_3.address[0]
address[1] => my_pwm:my_pwm_3.address[1]
cs_n => my_pwm:my_pwm_3.cs_n
wr_n => my_pwm:my_pwm_3.wr_n
resetn => my_pwm:my_pwm_3.resetn


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3|my_pwm:my_pwm_3
clk => clock_div_sig[0].CLK
clk => clock_div_sig[1].CLK
clk => clock_div_sig[2].CLK
clk => clock_div_sig[3].CLK
clk => clock_div_sig[4].CLK
clk => clock_div_sig[5].CLK
clk => clock_div_sig[6].CLK
clk => clock_div_sig[7].CLK
clk => clock_div_sig[8].CLK
clk => clock_div_sig[9].CLK
clk => clock_div_sig[10].CLK
clk => clock_div_sig[11].CLK
clk => clock_div_sig[12].CLK
clk => clock_div_sig[13].CLK
clk => clock_div_sig[14].CLK
clk => clock_div_sig[15].CLK
clk => clock_div_sig[16].CLK
clk => clock_div_sig[17].CLK
clk => clock_div_sig[18].CLK
clk => clock_div_sig[19].CLK
clk => clock_div_sig[20].CLK
clk => clock_div_sig[21].CLK
clk => clock_div_sig[22].CLK
clk => clock_div_sig[23].CLK
clk => clock_div_sig[24].CLK
clk => clock_div_sig[25].CLK
clk => clock_div_sig[26].CLK
clk => clock_div_sig[27].CLK
clk => clock_div_sig[28].CLK
clk => clock_div_sig[29].CLK
clk => clock_div_sig[30].CLK
clk => clock_div_sig[31].CLK
clk => slow_clk_sig.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => control_reg.CLK
clk => clock_div_reg[0].CLK
clk => clock_div_reg[1].CLK
clk => clock_div_reg[2].CLK
clk => clock_div_reg[3].CLK
clk => clock_div_reg[4].CLK
clk => clock_div_reg[5].CLK
clk => clock_div_reg[6].CLK
clk => clock_div_reg[7].CLK
clk => clock_div_reg[8].CLK
clk => clock_div_reg[9].CLK
clk => clock_div_reg[10].CLK
clk => clock_div_reg[11].CLK
clk => clock_div_reg[12].CLK
clk => clock_div_reg[13].CLK
clk => clock_div_reg[14].CLK
clk => clock_div_reg[15].CLK
clk => clock_div_reg[16].CLK
clk => clock_div_reg[17].CLK
clk => clock_div_reg[18].CLK
clk => clock_div_reg[19].CLK
clk => clock_div_reg[20].CLK
clk => clock_div_reg[21].CLK
clk => clock_div_reg[22].CLK
clk => clock_div_reg[23].CLK
clk => clock_div_reg[24].CLK
clk => clock_div_reg[25].CLK
clk => clock_div_reg[26].CLK
clk => clock_div_reg[27].CLK
clk => clock_div_reg[28].CLK
clk => clock_div_reg[29].CLK
clk => clock_div_reg[30].CLK
clk => clock_div_reg[31].CLK
clk => period_reg[0].CLK
clk => period_reg[1].CLK
clk => period_reg[2].CLK
clk => period_reg[3].CLK
clk => period_reg[4].CLK
clk => period_reg[5].CLK
clk => period_reg[6].CLK
clk => period_reg[7].CLK
clk => period_reg[8].CLK
clk => period_reg[9].CLK
clk => period_reg[10].CLK
clk => period_reg[11].CLK
clk => period_reg[12].CLK
clk => period_reg[13].CLK
clk => period_reg[14].CLK
clk => period_reg[15].CLK
clk => duty_cycle_reg[0].CLK
clk => duty_cycle_reg[1].CLK
clk => duty_cycle_reg[2].CLK
clk => duty_cycle_reg[3].CLK
clk => duty_cycle_reg[4].CLK
clk => duty_cycle_reg[5].CLK
clk => duty_cycle_reg[6].CLK
clk => duty_cycle_reg[7].CLK
clk => duty_cycle_reg[8].CLK
clk => duty_cycle_reg[9].CLK
clk => duty_cycle_reg[10].CLK
clk => duty_cycle_reg[11].CLK
clk => duty_cycle_reg[12].CLK
clk => duty_cycle_reg[13].CLK
clk => duty_cycle_reg[14].CLK
clk => duty_cycle_reg[15].CLK
data_in[0] => Mux15.IN0
data_in[0] => Mux47.IN0
data_in[0] => Mux63.IN0
data_in[0] => Mux64.IN0
data_in[1] => Mux14.IN0
data_in[1] => Mux46.IN0
data_in[1] => Mux62.IN0
data_in[2] => Mux13.IN0
data_in[2] => Mux45.IN0
data_in[2] => Mux61.IN0
data_in[3] => Mux12.IN0
data_in[3] => Mux44.IN0
data_in[3] => Mux60.IN0
data_in[4] => Mux11.IN0
data_in[4] => Mux43.IN0
data_in[4] => Mux59.IN0
data_in[5] => Mux10.IN0
data_in[5] => Mux42.IN0
data_in[5] => Mux58.IN0
data_in[6] => Mux9.IN0
data_in[6] => Mux41.IN0
data_in[6] => Mux57.IN0
data_in[7] => Mux8.IN0
data_in[7] => Mux40.IN0
data_in[7] => Mux56.IN0
data_in[8] => Mux7.IN0
data_in[8] => Mux39.IN0
data_in[8] => Mux55.IN0
data_in[9] => Mux6.IN0
data_in[9] => Mux38.IN0
data_in[9] => Mux54.IN0
data_in[10] => Mux5.IN0
data_in[10] => Mux37.IN0
data_in[10] => Mux53.IN0
data_in[11] => Mux4.IN0
data_in[11] => Mux36.IN0
data_in[11] => Mux52.IN0
data_in[12] => Mux3.IN0
data_in[12] => Mux35.IN0
data_in[12] => Mux51.IN0
data_in[13] => Mux2.IN0
data_in[13] => Mux34.IN0
data_in[13] => Mux50.IN0
data_in[14] => Mux1.IN0
data_in[14] => Mux33.IN0
data_in[14] => Mux49.IN0
data_in[15] => Mux0.IN0
data_in[15] => Mux32.IN0
data_in[15] => Mux48.IN0
data_in[16] => Mux31.IN0
data_in[17] => Mux30.IN0
data_in[18] => Mux29.IN0
data_in[19] => Mux28.IN0
data_in[20] => Mux27.IN0
data_in[21] => Mux26.IN0
data_in[22] => Mux25.IN0
data_in[23] => Mux24.IN0
data_in[24] => Mux23.IN0
data_in[25] => Mux22.IN0
data_in[26] => Mux21.IN0
data_in[27] => Mux20.IN0
data_in[28] => Mux19.IN0
data_in[29] => Mux18.IN0
data_in[30] => Mux17.IN0
data_in[31] => Mux16.IN0
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN2
address[0] => Mux82.IN2
address[0] => Mux83.IN2
address[0] => Mux84.IN2
address[0] => Mux85.IN2
address[0] => Mux86.IN2
address[0] => Mux87.IN2
address[0] => Mux88.IN2
address[0] => Mux89.IN2
address[0] => Mux90.IN2
address[0] => Mux91.IN2
address[0] => Mux92.IN2
address[0] => Mux93.IN2
address[0] => Mux94.IN2
address[0] => Mux95.IN2
address[0] => Mux96.IN1
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN1
address[1] => Mux82.IN1
address[1] => Mux83.IN1
address[1] => Mux84.IN1
address[1] => Mux85.IN1
address[1] => Mux86.IN1
address[1] => Mux87.IN1
address[1] => Mux88.IN1
address[1] => Mux89.IN1
address[1] => Mux90.IN1
address[1] => Mux91.IN1
address[1] => Mux92.IN1
address[1] => Mux93.IN1
address[1] => Mux94.IN1
address[1] => Mux95.IN1
address[1] => Mux96.IN0
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => control_reg.OUTPUTSELECT
cs_n => data_out[0].OUTPUTSELECT
cs_n => data_out[1].OUTPUTSELECT
cs_n => data_out[2].OUTPUTSELECT
cs_n => data_out[3].OUTPUTSELECT
cs_n => data_out[4].OUTPUTSELECT
cs_n => data_out[5].OUTPUTSELECT
cs_n => data_out[6].OUTPUTSELECT
cs_n => data_out[7].OUTPUTSELECT
cs_n => data_out[8].OUTPUTSELECT
cs_n => data_out[9].OUTPUTSELECT
cs_n => data_out[10].OUTPUTSELECT
cs_n => data_out[11].OUTPUTSELECT
cs_n => data_out[12].OUTPUTSELECT
cs_n => data_out[13].OUTPUTSELECT
cs_n => data_out[14].OUTPUTSELECT
cs_n => data_out[15].OUTPUTSELECT
cs_n => data_out[16].OUTPUTSELECT
cs_n => data_out[17].OUTPUTSELECT
cs_n => data_out[18].OUTPUTSELECT
cs_n => data_out[19].OUTPUTSELECT
cs_n => data_out[20].OUTPUTSELECT
cs_n => data_out[21].OUTPUTSELECT
cs_n => data_out[22].OUTPUTSELECT
cs_n => data_out[23].OUTPUTSELECT
cs_n => data_out[24].OUTPUTSELECT
cs_n => data_out[25].OUTPUTSELECT
cs_n => data_out[26].OUTPUTSELECT
cs_n => data_out[27].OUTPUTSELECT
cs_n => data_out[28].OUTPUTSELECT
cs_n => data_out[29].OUTPUTSELECT
cs_n => data_out[30].OUTPUTSELECT
cs_n => data_out[31].OUTPUTSELECT
cs_n => control_reg.OUTPUTSELECT
cs_n => clock_div_reg[0].ENA
cs_n => clock_div_reg[1].ENA
cs_n => clock_div_reg[2].ENA
cs_n => clock_div_reg[3].ENA
cs_n => clock_div_reg[4].ENA
cs_n => clock_div_reg[5].ENA
cs_n => clock_div_reg[6].ENA
cs_n => clock_div_reg[7].ENA
cs_n => clock_div_reg[8].ENA
cs_n => clock_div_reg[9].ENA
cs_n => clock_div_reg[10].ENA
cs_n => clock_div_reg[11].ENA
cs_n => clock_div_reg[12].ENA
cs_n => clock_div_reg[13].ENA
cs_n => clock_div_reg[14].ENA
cs_n => clock_div_reg[15].ENA
cs_n => clock_div_reg[16].ENA
cs_n => clock_div_reg[17].ENA
cs_n => clock_div_reg[18].ENA
cs_n => clock_div_reg[19].ENA
cs_n => clock_div_reg[20].ENA
cs_n => clock_div_reg[21].ENA
cs_n => clock_div_reg[22].ENA
cs_n => clock_div_reg[23].ENA
cs_n => clock_div_reg[24].ENA
cs_n => clock_div_reg[25].ENA
cs_n => clock_div_reg[26].ENA
cs_n => clock_div_reg[27].ENA
cs_n => clock_div_reg[28].ENA
cs_n => clock_div_reg[29].ENA
cs_n => clock_div_reg[30].ENA
cs_n => clock_div_reg[31].ENA
cs_n => period_reg[0].ENA
cs_n => period_reg[1].ENA
cs_n => period_reg[2].ENA
cs_n => period_reg[3].ENA
cs_n => period_reg[4].ENA
cs_n => period_reg[5].ENA
cs_n => period_reg[6].ENA
cs_n => period_reg[7].ENA
cs_n => period_reg[8].ENA
cs_n => period_reg[9].ENA
cs_n => period_reg[10].ENA
cs_n => period_reg[11].ENA
cs_n => period_reg[12].ENA
cs_n => period_reg[13].ENA
cs_n => period_reg[14].ENA
cs_n => period_reg[15].ENA
cs_n => duty_cycle_reg[0].ENA
cs_n => duty_cycle_reg[1].ENA
cs_n => duty_cycle_reg[2].ENA
cs_n => duty_cycle_reg[3].ENA
cs_n => duty_cycle_reg[4].ENA
cs_n => duty_cycle_reg[5].ENA
cs_n => duty_cycle_reg[6].ENA
cs_n => duty_cycle_reg[7].ENA
cs_n => duty_cycle_reg[8].ENA
cs_n => duty_cycle_reg[9].ENA
cs_n => duty_cycle_reg[10].ENA
cs_n => duty_cycle_reg[11].ENA
cs_n => duty_cycle_reg[12].ENA
cs_n => duty_cycle_reg[13].ENA
cs_n => duty_cycle_reg[14].ENA
cs_n => duty_cycle_reg[15].ENA
resetn => clock_div_reg[0].ACLR
resetn => clock_div_reg[1].ACLR
resetn => clock_div_reg[2].ACLR
resetn => clock_div_reg[3].ACLR
resetn => clock_div_reg[4].ACLR
resetn => clock_div_reg[5].ACLR
resetn => clock_div_reg[6].ACLR
resetn => clock_div_reg[7].ACLR
resetn => clock_div_reg[8].ACLR
resetn => clock_div_reg[9].ACLR
resetn => clock_div_reg[10].ACLR
resetn => clock_div_reg[11].ACLR
resetn => clock_div_reg[12].ACLR
resetn => clock_div_reg[13].ACLR
resetn => clock_div_reg[14].ACLR
resetn => clock_div_reg[15].ACLR
resetn => clock_div_reg[16].ACLR
resetn => clock_div_reg[17].ACLR
resetn => clock_div_reg[18].ACLR
resetn => clock_div_reg[19].ACLR
resetn => clock_div_reg[20].ACLR
resetn => clock_div_reg[21].ACLR
resetn => clock_div_reg[22].ACLR
resetn => clock_div_reg[23].ACLR
resetn => clock_div_reg[24].ACLR
resetn => clock_div_reg[25].ACLR
resetn => clock_div_reg[26].ACLR
resetn => clock_div_reg[27].ACLR
resetn => clock_div_reg[28].ACLR
resetn => clock_div_reg[29].ACLR
resetn => clock_div_reg[30].ACLR
resetn => clock_div_reg[31].ACLR
resetn => period_reg[0].PRESET
resetn => period_reg[1].PRESET
resetn => period_reg[2].PRESET
resetn => period_reg[3].PRESET
resetn => period_reg[4].PRESET
resetn => period_reg[5].PRESET
resetn => period_reg[6].PRESET
resetn => period_reg[7].PRESET
resetn => period_reg[8].PRESET
resetn => period_reg[9].PRESET
resetn => period_reg[10].PRESET
resetn => period_reg[11].PRESET
resetn => period_reg[12].PRESET
resetn => period_reg[13].PRESET
resetn => period_reg[14].PRESET
resetn => period_reg[15].PRESET
resetn => duty_cycle_reg[0].ACLR
resetn => duty_cycle_reg[1].ACLR
resetn => duty_cycle_reg[2].ACLR
resetn => duty_cycle_reg[3].ACLR
resetn => duty_cycle_reg[4].ACLR
resetn => duty_cycle_reg[5].ACLR
resetn => duty_cycle_reg[6].ACLR
resetn => duty_cycle_reg[7].ACLR
resetn => duty_cycle_reg[8].ACLR
resetn => duty_cycle_reg[9].ACLR
resetn => duty_cycle_reg[10].ACLR
resetn => duty_cycle_reg[11].ACLR
resetn => duty_cycle_reg[12].ACLR
resetn => duty_cycle_reg[13].ACLR
resetn => duty_cycle_reg[14].ACLR
resetn => duty_cycle_reg[15].PRESET
resetn => period_sig[0].ACLR
resetn => period_sig[1].ACLR
resetn => period_sig[2].ACLR
resetn => period_sig[3].ACLR
resetn => period_sig[4].ACLR
resetn => period_sig[5].ACLR
resetn => period_sig[6].ACLR
resetn => period_sig[7].ACLR
resetn => period_sig[8].ACLR
resetn => period_sig[9].ACLR
resetn => period_sig[10].ACLR
resetn => period_sig[11].ACLR
resetn => period_sig[12].ACLR
resetn => period_sig[13].ACLR
resetn => period_sig[14].ACLR
resetn => period_sig[15].ACLR
resetn => pwm_out_sig.ACLR
resetn => slow_clk_sig.ACLR
resetn => data_out[0]~reg0.ENA
resetn => clock_div_sig[31].ENA
resetn => clock_div_sig[30].ENA
resetn => clock_div_sig[29].ENA
resetn => clock_div_sig[28].ENA
resetn => clock_div_sig[27].ENA
resetn => clock_div_sig[26].ENA
resetn => clock_div_sig[25].ENA
resetn => clock_div_sig[24].ENA
resetn => clock_div_sig[23].ENA
resetn => clock_div_sig[22].ENA
resetn => clock_div_sig[21].ENA
resetn => clock_div_sig[20].ENA
resetn => clock_div_sig[19].ENA
resetn => clock_div_sig[18].ENA
resetn => clock_div_sig[17].ENA
resetn => clock_div_sig[16].ENA
resetn => clock_div_sig[15].ENA
resetn => clock_div_sig[14].ENA
resetn => clock_div_sig[13].ENA
resetn => clock_div_sig[12].ENA
resetn => clock_div_sig[11].ENA
resetn => clock_div_sig[10].ENA
resetn => clock_div_sig[9].ENA
resetn => clock_div_sig[8].ENA
resetn => clock_div_sig[7].ENA
resetn => clock_div_sig[6].ENA
resetn => clock_div_sig[5].ENA
resetn => clock_div_sig[4].ENA
resetn => clock_div_sig[3].ENA
resetn => clock_div_sig[2].ENA
resetn => clock_div_sig[1].ENA
resetn => clock_div_sig[0].ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[31]~reg0.ENA
resetn => control_reg.ENA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0
DE0_SOPC_clock_7_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_7_out_address_to_slave[2] => my_pwm_4_avalon_slave_0_address[0].DATAIN
DE0_SOPC_clock_7_out_address_to_slave[3] => my_pwm_4_avalon_slave_0_address[1].DATAIN
DE0_SOPC_clock_7_out_read => DE0_SOPC_clock_7_out_requests_my_pwm_4_avalon_slave_0.IN0
DE0_SOPC_clock_7_out_read => my_pwm_4_avalon_slave_0_in_a_read_cycle.IN1
DE0_SOPC_clock_7_out_write => DE0_SOPC_clock_7_out_requests_my_pwm_4_avalon_slave_0.IN1
DE0_SOPC_clock_7_out_write => my_pwm_4_avalon_slave_0_write_n.IN1
DE0_SOPC_clock_7_out_writedata[0] => my_pwm_4_avalon_slave_0_writedata[0].DATAIN
DE0_SOPC_clock_7_out_writedata[1] => my_pwm_4_avalon_slave_0_writedata[1].DATAIN
DE0_SOPC_clock_7_out_writedata[2] => my_pwm_4_avalon_slave_0_writedata[2].DATAIN
DE0_SOPC_clock_7_out_writedata[3] => my_pwm_4_avalon_slave_0_writedata[3].DATAIN
DE0_SOPC_clock_7_out_writedata[4] => my_pwm_4_avalon_slave_0_writedata[4].DATAIN
DE0_SOPC_clock_7_out_writedata[5] => my_pwm_4_avalon_slave_0_writedata[5].DATAIN
DE0_SOPC_clock_7_out_writedata[6] => my_pwm_4_avalon_slave_0_writedata[6].DATAIN
DE0_SOPC_clock_7_out_writedata[7] => my_pwm_4_avalon_slave_0_writedata[7].DATAIN
DE0_SOPC_clock_7_out_writedata[8] => my_pwm_4_avalon_slave_0_writedata[8].DATAIN
DE0_SOPC_clock_7_out_writedata[9] => my_pwm_4_avalon_slave_0_writedata[9].DATAIN
DE0_SOPC_clock_7_out_writedata[10] => my_pwm_4_avalon_slave_0_writedata[10].DATAIN
DE0_SOPC_clock_7_out_writedata[11] => my_pwm_4_avalon_slave_0_writedata[11].DATAIN
DE0_SOPC_clock_7_out_writedata[12] => my_pwm_4_avalon_slave_0_writedata[12].DATAIN
DE0_SOPC_clock_7_out_writedata[13] => my_pwm_4_avalon_slave_0_writedata[13].DATAIN
DE0_SOPC_clock_7_out_writedata[14] => my_pwm_4_avalon_slave_0_writedata[14].DATAIN
DE0_SOPC_clock_7_out_writedata[15] => my_pwm_4_avalon_slave_0_writedata[15].DATAIN
DE0_SOPC_clock_7_out_writedata[16] => my_pwm_4_avalon_slave_0_writedata[16].DATAIN
DE0_SOPC_clock_7_out_writedata[17] => my_pwm_4_avalon_slave_0_writedata[17].DATAIN
DE0_SOPC_clock_7_out_writedata[18] => my_pwm_4_avalon_slave_0_writedata[18].DATAIN
DE0_SOPC_clock_7_out_writedata[19] => my_pwm_4_avalon_slave_0_writedata[19].DATAIN
DE0_SOPC_clock_7_out_writedata[20] => my_pwm_4_avalon_slave_0_writedata[20].DATAIN
DE0_SOPC_clock_7_out_writedata[21] => my_pwm_4_avalon_slave_0_writedata[21].DATAIN
DE0_SOPC_clock_7_out_writedata[22] => my_pwm_4_avalon_slave_0_writedata[22].DATAIN
DE0_SOPC_clock_7_out_writedata[23] => my_pwm_4_avalon_slave_0_writedata[23].DATAIN
DE0_SOPC_clock_7_out_writedata[24] => my_pwm_4_avalon_slave_0_writedata[24].DATAIN
DE0_SOPC_clock_7_out_writedata[25] => my_pwm_4_avalon_slave_0_writedata[25].DATAIN
DE0_SOPC_clock_7_out_writedata[26] => my_pwm_4_avalon_slave_0_writedata[26].DATAIN
DE0_SOPC_clock_7_out_writedata[27] => my_pwm_4_avalon_slave_0_writedata[27].DATAIN
DE0_SOPC_clock_7_out_writedata[28] => my_pwm_4_avalon_slave_0_writedata[28].DATAIN
DE0_SOPC_clock_7_out_writedata[29] => my_pwm_4_avalon_slave_0_writedata[29].DATAIN
DE0_SOPC_clock_7_out_writedata[30] => my_pwm_4_avalon_slave_0_writedata[30].DATAIN
DE0_SOPC_clock_7_out_writedata[31] => my_pwm_4_avalon_slave_0_writedata[31].DATAIN
clk => d1_my_pwm_4_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
my_pwm_4_avalon_slave_0_readdata[0] => my_pwm_4_avalon_slave_0_readdata_from_sa[0].DATAIN
my_pwm_4_avalon_slave_0_readdata[1] => my_pwm_4_avalon_slave_0_readdata_from_sa[1].DATAIN
my_pwm_4_avalon_slave_0_readdata[2] => my_pwm_4_avalon_slave_0_readdata_from_sa[2].DATAIN
my_pwm_4_avalon_slave_0_readdata[3] => my_pwm_4_avalon_slave_0_readdata_from_sa[3].DATAIN
my_pwm_4_avalon_slave_0_readdata[4] => my_pwm_4_avalon_slave_0_readdata_from_sa[4].DATAIN
my_pwm_4_avalon_slave_0_readdata[5] => my_pwm_4_avalon_slave_0_readdata_from_sa[5].DATAIN
my_pwm_4_avalon_slave_0_readdata[6] => my_pwm_4_avalon_slave_0_readdata_from_sa[6].DATAIN
my_pwm_4_avalon_slave_0_readdata[7] => my_pwm_4_avalon_slave_0_readdata_from_sa[7].DATAIN
my_pwm_4_avalon_slave_0_readdata[8] => my_pwm_4_avalon_slave_0_readdata_from_sa[8].DATAIN
my_pwm_4_avalon_slave_0_readdata[9] => my_pwm_4_avalon_slave_0_readdata_from_sa[9].DATAIN
my_pwm_4_avalon_slave_0_readdata[10] => my_pwm_4_avalon_slave_0_readdata_from_sa[10].DATAIN
my_pwm_4_avalon_slave_0_readdata[11] => my_pwm_4_avalon_slave_0_readdata_from_sa[11].DATAIN
my_pwm_4_avalon_slave_0_readdata[12] => my_pwm_4_avalon_slave_0_readdata_from_sa[12].DATAIN
my_pwm_4_avalon_slave_0_readdata[13] => my_pwm_4_avalon_slave_0_readdata_from_sa[13].DATAIN
my_pwm_4_avalon_slave_0_readdata[14] => my_pwm_4_avalon_slave_0_readdata_from_sa[14].DATAIN
my_pwm_4_avalon_slave_0_readdata[15] => my_pwm_4_avalon_slave_0_readdata_from_sa[15].DATAIN
my_pwm_4_avalon_slave_0_readdata[16] => my_pwm_4_avalon_slave_0_readdata_from_sa[16].DATAIN
my_pwm_4_avalon_slave_0_readdata[17] => my_pwm_4_avalon_slave_0_readdata_from_sa[17].DATAIN
my_pwm_4_avalon_slave_0_readdata[18] => my_pwm_4_avalon_slave_0_readdata_from_sa[18].DATAIN
my_pwm_4_avalon_slave_0_readdata[19] => my_pwm_4_avalon_slave_0_readdata_from_sa[19].DATAIN
my_pwm_4_avalon_slave_0_readdata[20] => my_pwm_4_avalon_slave_0_readdata_from_sa[20].DATAIN
my_pwm_4_avalon_slave_0_readdata[21] => my_pwm_4_avalon_slave_0_readdata_from_sa[21].DATAIN
my_pwm_4_avalon_slave_0_readdata[22] => my_pwm_4_avalon_slave_0_readdata_from_sa[22].DATAIN
my_pwm_4_avalon_slave_0_readdata[23] => my_pwm_4_avalon_slave_0_readdata_from_sa[23].DATAIN
my_pwm_4_avalon_slave_0_readdata[24] => my_pwm_4_avalon_slave_0_readdata_from_sa[24].DATAIN
my_pwm_4_avalon_slave_0_readdata[25] => my_pwm_4_avalon_slave_0_readdata_from_sa[25].DATAIN
my_pwm_4_avalon_slave_0_readdata[26] => my_pwm_4_avalon_slave_0_readdata_from_sa[26].DATAIN
my_pwm_4_avalon_slave_0_readdata[27] => my_pwm_4_avalon_slave_0_readdata_from_sa[27].DATAIN
my_pwm_4_avalon_slave_0_readdata[28] => my_pwm_4_avalon_slave_0_readdata_from_sa[28].DATAIN
my_pwm_4_avalon_slave_0_readdata[29] => my_pwm_4_avalon_slave_0_readdata_from_sa[29].DATAIN
my_pwm_4_avalon_slave_0_readdata[30] => my_pwm_4_avalon_slave_0_readdata_from_sa[30].DATAIN
my_pwm_4_avalon_slave_0_readdata[31] => my_pwm_4_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => my_pwm_4_avalon_slave_0_reset_n.DATAIN
reset_n => d1_my_pwm_4_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4
clk => my_pwm:my_pwm_4.clk
data_in[0] => my_pwm:my_pwm_4.data_in[0]
data_in[1] => my_pwm:my_pwm_4.data_in[1]
data_in[2] => my_pwm:my_pwm_4.data_in[2]
data_in[3] => my_pwm:my_pwm_4.data_in[3]
data_in[4] => my_pwm:my_pwm_4.data_in[4]
data_in[5] => my_pwm:my_pwm_4.data_in[5]
data_in[6] => my_pwm:my_pwm_4.data_in[6]
data_in[7] => my_pwm:my_pwm_4.data_in[7]
data_in[8] => my_pwm:my_pwm_4.data_in[8]
data_in[9] => my_pwm:my_pwm_4.data_in[9]
data_in[10] => my_pwm:my_pwm_4.data_in[10]
data_in[11] => my_pwm:my_pwm_4.data_in[11]
data_in[12] => my_pwm:my_pwm_4.data_in[12]
data_in[13] => my_pwm:my_pwm_4.data_in[13]
data_in[14] => my_pwm:my_pwm_4.data_in[14]
data_in[15] => my_pwm:my_pwm_4.data_in[15]
data_in[16] => my_pwm:my_pwm_4.data_in[16]
data_in[17] => my_pwm:my_pwm_4.data_in[17]
data_in[18] => my_pwm:my_pwm_4.data_in[18]
data_in[19] => my_pwm:my_pwm_4.data_in[19]
data_in[20] => my_pwm:my_pwm_4.data_in[20]
data_in[21] => my_pwm:my_pwm_4.data_in[21]
data_in[22] => my_pwm:my_pwm_4.data_in[22]
data_in[23] => my_pwm:my_pwm_4.data_in[23]
data_in[24] => my_pwm:my_pwm_4.data_in[24]
data_in[25] => my_pwm:my_pwm_4.data_in[25]
data_in[26] => my_pwm:my_pwm_4.data_in[26]
data_in[27] => my_pwm:my_pwm_4.data_in[27]
data_in[28] => my_pwm:my_pwm_4.data_in[28]
data_in[29] => my_pwm:my_pwm_4.data_in[29]
data_in[30] => my_pwm:my_pwm_4.data_in[30]
data_in[31] => my_pwm:my_pwm_4.data_in[31]
address[0] => my_pwm:my_pwm_4.address[0]
address[1] => my_pwm:my_pwm_4.address[1]
cs_n => my_pwm:my_pwm_4.cs_n
wr_n => my_pwm:my_pwm_4.wr_n
resetn => my_pwm:my_pwm_4.resetn


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4|my_pwm:my_pwm_4
clk => clock_div_sig[0].CLK
clk => clock_div_sig[1].CLK
clk => clock_div_sig[2].CLK
clk => clock_div_sig[3].CLK
clk => clock_div_sig[4].CLK
clk => clock_div_sig[5].CLK
clk => clock_div_sig[6].CLK
clk => clock_div_sig[7].CLK
clk => clock_div_sig[8].CLK
clk => clock_div_sig[9].CLK
clk => clock_div_sig[10].CLK
clk => clock_div_sig[11].CLK
clk => clock_div_sig[12].CLK
clk => clock_div_sig[13].CLK
clk => clock_div_sig[14].CLK
clk => clock_div_sig[15].CLK
clk => clock_div_sig[16].CLK
clk => clock_div_sig[17].CLK
clk => clock_div_sig[18].CLK
clk => clock_div_sig[19].CLK
clk => clock_div_sig[20].CLK
clk => clock_div_sig[21].CLK
clk => clock_div_sig[22].CLK
clk => clock_div_sig[23].CLK
clk => clock_div_sig[24].CLK
clk => clock_div_sig[25].CLK
clk => clock_div_sig[26].CLK
clk => clock_div_sig[27].CLK
clk => clock_div_sig[28].CLK
clk => clock_div_sig[29].CLK
clk => clock_div_sig[30].CLK
clk => clock_div_sig[31].CLK
clk => slow_clk_sig.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => control_reg.CLK
clk => clock_div_reg[0].CLK
clk => clock_div_reg[1].CLK
clk => clock_div_reg[2].CLK
clk => clock_div_reg[3].CLK
clk => clock_div_reg[4].CLK
clk => clock_div_reg[5].CLK
clk => clock_div_reg[6].CLK
clk => clock_div_reg[7].CLK
clk => clock_div_reg[8].CLK
clk => clock_div_reg[9].CLK
clk => clock_div_reg[10].CLK
clk => clock_div_reg[11].CLK
clk => clock_div_reg[12].CLK
clk => clock_div_reg[13].CLK
clk => clock_div_reg[14].CLK
clk => clock_div_reg[15].CLK
clk => clock_div_reg[16].CLK
clk => clock_div_reg[17].CLK
clk => clock_div_reg[18].CLK
clk => clock_div_reg[19].CLK
clk => clock_div_reg[20].CLK
clk => clock_div_reg[21].CLK
clk => clock_div_reg[22].CLK
clk => clock_div_reg[23].CLK
clk => clock_div_reg[24].CLK
clk => clock_div_reg[25].CLK
clk => clock_div_reg[26].CLK
clk => clock_div_reg[27].CLK
clk => clock_div_reg[28].CLK
clk => clock_div_reg[29].CLK
clk => clock_div_reg[30].CLK
clk => clock_div_reg[31].CLK
clk => period_reg[0].CLK
clk => period_reg[1].CLK
clk => period_reg[2].CLK
clk => period_reg[3].CLK
clk => period_reg[4].CLK
clk => period_reg[5].CLK
clk => period_reg[6].CLK
clk => period_reg[7].CLK
clk => period_reg[8].CLK
clk => period_reg[9].CLK
clk => period_reg[10].CLK
clk => period_reg[11].CLK
clk => period_reg[12].CLK
clk => period_reg[13].CLK
clk => period_reg[14].CLK
clk => period_reg[15].CLK
clk => duty_cycle_reg[0].CLK
clk => duty_cycle_reg[1].CLK
clk => duty_cycle_reg[2].CLK
clk => duty_cycle_reg[3].CLK
clk => duty_cycle_reg[4].CLK
clk => duty_cycle_reg[5].CLK
clk => duty_cycle_reg[6].CLK
clk => duty_cycle_reg[7].CLK
clk => duty_cycle_reg[8].CLK
clk => duty_cycle_reg[9].CLK
clk => duty_cycle_reg[10].CLK
clk => duty_cycle_reg[11].CLK
clk => duty_cycle_reg[12].CLK
clk => duty_cycle_reg[13].CLK
clk => duty_cycle_reg[14].CLK
clk => duty_cycle_reg[15].CLK
data_in[0] => Mux15.IN0
data_in[0] => Mux47.IN0
data_in[0] => Mux63.IN0
data_in[0] => Mux64.IN0
data_in[1] => Mux14.IN0
data_in[1] => Mux46.IN0
data_in[1] => Mux62.IN0
data_in[2] => Mux13.IN0
data_in[2] => Mux45.IN0
data_in[2] => Mux61.IN0
data_in[3] => Mux12.IN0
data_in[3] => Mux44.IN0
data_in[3] => Mux60.IN0
data_in[4] => Mux11.IN0
data_in[4] => Mux43.IN0
data_in[4] => Mux59.IN0
data_in[5] => Mux10.IN0
data_in[5] => Mux42.IN0
data_in[5] => Mux58.IN0
data_in[6] => Mux9.IN0
data_in[6] => Mux41.IN0
data_in[6] => Mux57.IN0
data_in[7] => Mux8.IN0
data_in[7] => Mux40.IN0
data_in[7] => Mux56.IN0
data_in[8] => Mux7.IN0
data_in[8] => Mux39.IN0
data_in[8] => Mux55.IN0
data_in[9] => Mux6.IN0
data_in[9] => Mux38.IN0
data_in[9] => Mux54.IN0
data_in[10] => Mux5.IN0
data_in[10] => Mux37.IN0
data_in[10] => Mux53.IN0
data_in[11] => Mux4.IN0
data_in[11] => Mux36.IN0
data_in[11] => Mux52.IN0
data_in[12] => Mux3.IN0
data_in[12] => Mux35.IN0
data_in[12] => Mux51.IN0
data_in[13] => Mux2.IN0
data_in[13] => Mux34.IN0
data_in[13] => Mux50.IN0
data_in[14] => Mux1.IN0
data_in[14] => Mux33.IN0
data_in[14] => Mux49.IN0
data_in[15] => Mux0.IN0
data_in[15] => Mux32.IN0
data_in[15] => Mux48.IN0
data_in[16] => Mux31.IN0
data_in[17] => Mux30.IN0
data_in[18] => Mux29.IN0
data_in[19] => Mux28.IN0
data_in[20] => Mux27.IN0
data_in[21] => Mux26.IN0
data_in[22] => Mux25.IN0
data_in[23] => Mux24.IN0
data_in[24] => Mux23.IN0
data_in[25] => Mux22.IN0
data_in[26] => Mux21.IN0
data_in[27] => Mux20.IN0
data_in[28] => Mux19.IN0
data_in[29] => Mux18.IN0
data_in[30] => Mux17.IN0
data_in[31] => Mux16.IN0
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN2
address[0] => Mux82.IN2
address[0] => Mux83.IN2
address[0] => Mux84.IN2
address[0] => Mux85.IN2
address[0] => Mux86.IN2
address[0] => Mux87.IN2
address[0] => Mux88.IN2
address[0] => Mux89.IN2
address[0] => Mux90.IN2
address[0] => Mux91.IN2
address[0] => Mux92.IN2
address[0] => Mux93.IN2
address[0] => Mux94.IN2
address[0] => Mux95.IN2
address[0] => Mux96.IN1
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN1
address[1] => Mux82.IN1
address[1] => Mux83.IN1
address[1] => Mux84.IN1
address[1] => Mux85.IN1
address[1] => Mux86.IN1
address[1] => Mux87.IN1
address[1] => Mux88.IN1
address[1] => Mux89.IN1
address[1] => Mux90.IN1
address[1] => Mux91.IN1
address[1] => Mux92.IN1
address[1] => Mux93.IN1
address[1] => Mux94.IN1
address[1] => Mux95.IN1
address[1] => Mux96.IN0
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => control_reg.OUTPUTSELECT
cs_n => data_out[0].OUTPUTSELECT
cs_n => data_out[1].OUTPUTSELECT
cs_n => data_out[2].OUTPUTSELECT
cs_n => data_out[3].OUTPUTSELECT
cs_n => data_out[4].OUTPUTSELECT
cs_n => data_out[5].OUTPUTSELECT
cs_n => data_out[6].OUTPUTSELECT
cs_n => data_out[7].OUTPUTSELECT
cs_n => data_out[8].OUTPUTSELECT
cs_n => data_out[9].OUTPUTSELECT
cs_n => data_out[10].OUTPUTSELECT
cs_n => data_out[11].OUTPUTSELECT
cs_n => data_out[12].OUTPUTSELECT
cs_n => data_out[13].OUTPUTSELECT
cs_n => data_out[14].OUTPUTSELECT
cs_n => data_out[15].OUTPUTSELECT
cs_n => data_out[16].OUTPUTSELECT
cs_n => data_out[17].OUTPUTSELECT
cs_n => data_out[18].OUTPUTSELECT
cs_n => data_out[19].OUTPUTSELECT
cs_n => data_out[20].OUTPUTSELECT
cs_n => data_out[21].OUTPUTSELECT
cs_n => data_out[22].OUTPUTSELECT
cs_n => data_out[23].OUTPUTSELECT
cs_n => data_out[24].OUTPUTSELECT
cs_n => data_out[25].OUTPUTSELECT
cs_n => data_out[26].OUTPUTSELECT
cs_n => data_out[27].OUTPUTSELECT
cs_n => data_out[28].OUTPUTSELECT
cs_n => data_out[29].OUTPUTSELECT
cs_n => data_out[30].OUTPUTSELECT
cs_n => data_out[31].OUTPUTSELECT
cs_n => control_reg.OUTPUTSELECT
cs_n => clock_div_reg[0].ENA
cs_n => clock_div_reg[1].ENA
cs_n => clock_div_reg[2].ENA
cs_n => clock_div_reg[3].ENA
cs_n => clock_div_reg[4].ENA
cs_n => clock_div_reg[5].ENA
cs_n => clock_div_reg[6].ENA
cs_n => clock_div_reg[7].ENA
cs_n => clock_div_reg[8].ENA
cs_n => clock_div_reg[9].ENA
cs_n => clock_div_reg[10].ENA
cs_n => clock_div_reg[11].ENA
cs_n => clock_div_reg[12].ENA
cs_n => clock_div_reg[13].ENA
cs_n => clock_div_reg[14].ENA
cs_n => clock_div_reg[15].ENA
cs_n => clock_div_reg[16].ENA
cs_n => clock_div_reg[17].ENA
cs_n => clock_div_reg[18].ENA
cs_n => clock_div_reg[19].ENA
cs_n => clock_div_reg[20].ENA
cs_n => clock_div_reg[21].ENA
cs_n => clock_div_reg[22].ENA
cs_n => clock_div_reg[23].ENA
cs_n => clock_div_reg[24].ENA
cs_n => clock_div_reg[25].ENA
cs_n => clock_div_reg[26].ENA
cs_n => clock_div_reg[27].ENA
cs_n => clock_div_reg[28].ENA
cs_n => clock_div_reg[29].ENA
cs_n => clock_div_reg[30].ENA
cs_n => clock_div_reg[31].ENA
cs_n => period_reg[0].ENA
cs_n => period_reg[1].ENA
cs_n => period_reg[2].ENA
cs_n => period_reg[3].ENA
cs_n => period_reg[4].ENA
cs_n => period_reg[5].ENA
cs_n => period_reg[6].ENA
cs_n => period_reg[7].ENA
cs_n => period_reg[8].ENA
cs_n => period_reg[9].ENA
cs_n => period_reg[10].ENA
cs_n => period_reg[11].ENA
cs_n => period_reg[12].ENA
cs_n => period_reg[13].ENA
cs_n => period_reg[14].ENA
cs_n => period_reg[15].ENA
cs_n => duty_cycle_reg[0].ENA
cs_n => duty_cycle_reg[1].ENA
cs_n => duty_cycle_reg[2].ENA
cs_n => duty_cycle_reg[3].ENA
cs_n => duty_cycle_reg[4].ENA
cs_n => duty_cycle_reg[5].ENA
cs_n => duty_cycle_reg[6].ENA
cs_n => duty_cycle_reg[7].ENA
cs_n => duty_cycle_reg[8].ENA
cs_n => duty_cycle_reg[9].ENA
cs_n => duty_cycle_reg[10].ENA
cs_n => duty_cycle_reg[11].ENA
cs_n => duty_cycle_reg[12].ENA
cs_n => duty_cycle_reg[13].ENA
cs_n => duty_cycle_reg[14].ENA
cs_n => duty_cycle_reg[15].ENA
resetn => clock_div_reg[0].ACLR
resetn => clock_div_reg[1].ACLR
resetn => clock_div_reg[2].ACLR
resetn => clock_div_reg[3].ACLR
resetn => clock_div_reg[4].ACLR
resetn => clock_div_reg[5].ACLR
resetn => clock_div_reg[6].ACLR
resetn => clock_div_reg[7].ACLR
resetn => clock_div_reg[8].ACLR
resetn => clock_div_reg[9].ACLR
resetn => clock_div_reg[10].ACLR
resetn => clock_div_reg[11].ACLR
resetn => clock_div_reg[12].ACLR
resetn => clock_div_reg[13].ACLR
resetn => clock_div_reg[14].ACLR
resetn => clock_div_reg[15].ACLR
resetn => clock_div_reg[16].ACLR
resetn => clock_div_reg[17].ACLR
resetn => clock_div_reg[18].ACLR
resetn => clock_div_reg[19].ACLR
resetn => clock_div_reg[20].ACLR
resetn => clock_div_reg[21].ACLR
resetn => clock_div_reg[22].ACLR
resetn => clock_div_reg[23].ACLR
resetn => clock_div_reg[24].ACLR
resetn => clock_div_reg[25].ACLR
resetn => clock_div_reg[26].ACLR
resetn => clock_div_reg[27].ACLR
resetn => clock_div_reg[28].ACLR
resetn => clock_div_reg[29].ACLR
resetn => clock_div_reg[30].ACLR
resetn => clock_div_reg[31].ACLR
resetn => period_reg[0].PRESET
resetn => period_reg[1].PRESET
resetn => period_reg[2].PRESET
resetn => period_reg[3].PRESET
resetn => period_reg[4].PRESET
resetn => period_reg[5].PRESET
resetn => period_reg[6].PRESET
resetn => period_reg[7].PRESET
resetn => period_reg[8].PRESET
resetn => period_reg[9].PRESET
resetn => period_reg[10].PRESET
resetn => period_reg[11].PRESET
resetn => period_reg[12].PRESET
resetn => period_reg[13].PRESET
resetn => period_reg[14].PRESET
resetn => period_reg[15].PRESET
resetn => duty_cycle_reg[0].ACLR
resetn => duty_cycle_reg[1].ACLR
resetn => duty_cycle_reg[2].ACLR
resetn => duty_cycle_reg[3].ACLR
resetn => duty_cycle_reg[4].ACLR
resetn => duty_cycle_reg[5].ACLR
resetn => duty_cycle_reg[6].ACLR
resetn => duty_cycle_reg[7].ACLR
resetn => duty_cycle_reg[8].ACLR
resetn => duty_cycle_reg[9].ACLR
resetn => duty_cycle_reg[10].ACLR
resetn => duty_cycle_reg[11].ACLR
resetn => duty_cycle_reg[12].ACLR
resetn => duty_cycle_reg[13].ACLR
resetn => duty_cycle_reg[14].ACLR
resetn => duty_cycle_reg[15].PRESET
resetn => period_sig[0].ACLR
resetn => period_sig[1].ACLR
resetn => period_sig[2].ACLR
resetn => period_sig[3].ACLR
resetn => period_sig[4].ACLR
resetn => period_sig[5].ACLR
resetn => period_sig[6].ACLR
resetn => period_sig[7].ACLR
resetn => period_sig[8].ACLR
resetn => period_sig[9].ACLR
resetn => period_sig[10].ACLR
resetn => period_sig[11].ACLR
resetn => period_sig[12].ACLR
resetn => period_sig[13].ACLR
resetn => period_sig[14].ACLR
resetn => period_sig[15].ACLR
resetn => pwm_out_sig.ACLR
resetn => slow_clk_sig.ACLR
resetn => data_out[0]~reg0.ENA
resetn => clock_div_sig[31].ENA
resetn => clock_div_sig[30].ENA
resetn => clock_div_sig[29].ENA
resetn => clock_div_sig[28].ENA
resetn => clock_div_sig[27].ENA
resetn => clock_div_sig[26].ENA
resetn => clock_div_sig[25].ENA
resetn => clock_div_sig[24].ENA
resetn => clock_div_sig[23].ENA
resetn => clock_div_sig[22].ENA
resetn => clock_div_sig[21].ENA
resetn => clock_div_sig[20].ENA
resetn => clock_div_sig[19].ENA
resetn => clock_div_sig[18].ENA
resetn => clock_div_sig[17].ENA
resetn => clock_div_sig[16].ENA
resetn => clock_div_sig[15].ENA
resetn => clock_div_sig[14].ENA
resetn => clock_div_sig[13].ENA
resetn => clock_div_sig[12].ENA
resetn => clock_div_sig[11].ENA
resetn => clock_div_sig[10].ENA
resetn => clock_div_sig[9].ENA
resetn => clock_div_sig[8].ENA
resetn => clock_div_sig[7].ENA
resetn => clock_div_sig[6].ENA
resetn => clock_div_sig[5].ENA
resetn => clock_div_sig[4].ENA
resetn => clock_div_sig[3].ENA
resetn => clock_div_sig[2].ENA
resetn => clock_div_sig[1].ENA
resetn => clock_div_sig[0].ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[31]~reg0.ENA
resetn => control_reg.ENA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0
DE0_SOPC_clock_8_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_address_to_slave[1] => ~NO_FANOUT~
DE0_SOPC_clock_8_out_address_to_slave[2] => my_pwm_5_avalon_slave_0_address[0].DATAIN
DE0_SOPC_clock_8_out_address_to_slave[3] => my_pwm_5_avalon_slave_0_address[1].DATAIN
DE0_SOPC_clock_8_out_read => DE0_SOPC_clock_8_out_requests_my_pwm_5_avalon_slave_0.IN0
DE0_SOPC_clock_8_out_read => my_pwm_5_avalon_slave_0_in_a_read_cycle.IN1
DE0_SOPC_clock_8_out_write => DE0_SOPC_clock_8_out_requests_my_pwm_5_avalon_slave_0.IN1
DE0_SOPC_clock_8_out_write => my_pwm_5_avalon_slave_0_write_n.IN1
DE0_SOPC_clock_8_out_writedata[0] => my_pwm_5_avalon_slave_0_writedata[0].DATAIN
DE0_SOPC_clock_8_out_writedata[1] => my_pwm_5_avalon_slave_0_writedata[1].DATAIN
DE0_SOPC_clock_8_out_writedata[2] => my_pwm_5_avalon_slave_0_writedata[2].DATAIN
DE0_SOPC_clock_8_out_writedata[3] => my_pwm_5_avalon_slave_0_writedata[3].DATAIN
DE0_SOPC_clock_8_out_writedata[4] => my_pwm_5_avalon_slave_0_writedata[4].DATAIN
DE0_SOPC_clock_8_out_writedata[5] => my_pwm_5_avalon_slave_0_writedata[5].DATAIN
DE0_SOPC_clock_8_out_writedata[6] => my_pwm_5_avalon_slave_0_writedata[6].DATAIN
DE0_SOPC_clock_8_out_writedata[7] => my_pwm_5_avalon_slave_0_writedata[7].DATAIN
DE0_SOPC_clock_8_out_writedata[8] => my_pwm_5_avalon_slave_0_writedata[8].DATAIN
DE0_SOPC_clock_8_out_writedata[9] => my_pwm_5_avalon_slave_0_writedata[9].DATAIN
DE0_SOPC_clock_8_out_writedata[10] => my_pwm_5_avalon_slave_0_writedata[10].DATAIN
DE0_SOPC_clock_8_out_writedata[11] => my_pwm_5_avalon_slave_0_writedata[11].DATAIN
DE0_SOPC_clock_8_out_writedata[12] => my_pwm_5_avalon_slave_0_writedata[12].DATAIN
DE0_SOPC_clock_8_out_writedata[13] => my_pwm_5_avalon_slave_0_writedata[13].DATAIN
DE0_SOPC_clock_8_out_writedata[14] => my_pwm_5_avalon_slave_0_writedata[14].DATAIN
DE0_SOPC_clock_8_out_writedata[15] => my_pwm_5_avalon_slave_0_writedata[15].DATAIN
DE0_SOPC_clock_8_out_writedata[16] => my_pwm_5_avalon_slave_0_writedata[16].DATAIN
DE0_SOPC_clock_8_out_writedata[17] => my_pwm_5_avalon_slave_0_writedata[17].DATAIN
DE0_SOPC_clock_8_out_writedata[18] => my_pwm_5_avalon_slave_0_writedata[18].DATAIN
DE0_SOPC_clock_8_out_writedata[19] => my_pwm_5_avalon_slave_0_writedata[19].DATAIN
DE0_SOPC_clock_8_out_writedata[20] => my_pwm_5_avalon_slave_0_writedata[20].DATAIN
DE0_SOPC_clock_8_out_writedata[21] => my_pwm_5_avalon_slave_0_writedata[21].DATAIN
DE0_SOPC_clock_8_out_writedata[22] => my_pwm_5_avalon_slave_0_writedata[22].DATAIN
DE0_SOPC_clock_8_out_writedata[23] => my_pwm_5_avalon_slave_0_writedata[23].DATAIN
DE0_SOPC_clock_8_out_writedata[24] => my_pwm_5_avalon_slave_0_writedata[24].DATAIN
DE0_SOPC_clock_8_out_writedata[25] => my_pwm_5_avalon_slave_0_writedata[25].DATAIN
DE0_SOPC_clock_8_out_writedata[26] => my_pwm_5_avalon_slave_0_writedata[26].DATAIN
DE0_SOPC_clock_8_out_writedata[27] => my_pwm_5_avalon_slave_0_writedata[27].DATAIN
DE0_SOPC_clock_8_out_writedata[28] => my_pwm_5_avalon_slave_0_writedata[28].DATAIN
DE0_SOPC_clock_8_out_writedata[29] => my_pwm_5_avalon_slave_0_writedata[29].DATAIN
DE0_SOPC_clock_8_out_writedata[30] => my_pwm_5_avalon_slave_0_writedata[30].DATAIN
DE0_SOPC_clock_8_out_writedata[31] => my_pwm_5_avalon_slave_0_writedata[31].DATAIN
clk => d1_my_pwm_5_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
my_pwm_5_avalon_slave_0_readdata[0] => my_pwm_5_avalon_slave_0_readdata_from_sa[0].DATAIN
my_pwm_5_avalon_slave_0_readdata[1] => my_pwm_5_avalon_slave_0_readdata_from_sa[1].DATAIN
my_pwm_5_avalon_slave_0_readdata[2] => my_pwm_5_avalon_slave_0_readdata_from_sa[2].DATAIN
my_pwm_5_avalon_slave_0_readdata[3] => my_pwm_5_avalon_slave_0_readdata_from_sa[3].DATAIN
my_pwm_5_avalon_slave_0_readdata[4] => my_pwm_5_avalon_slave_0_readdata_from_sa[4].DATAIN
my_pwm_5_avalon_slave_0_readdata[5] => my_pwm_5_avalon_slave_0_readdata_from_sa[5].DATAIN
my_pwm_5_avalon_slave_0_readdata[6] => my_pwm_5_avalon_slave_0_readdata_from_sa[6].DATAIN
my_pwm_5_avalon_slave_0_readdata[7] => my_pwm_5_avalon_slave_0_readdata_from_sa[7].DATAIN
my_pwm_5_avalon_slave_0_readdata[8] => my_pwm_5_avalon_slave_0_readdata_from_sa[8].DATAIN
my_pwm_5_avalon_slave_0_readdata[9] => my_pwm_5_avalon_slave_0_readdata_from_sa[9].DATAIN
my_pwm_5_avalon_slave_0_readdata[10] => my_pwm_5_avalon_slave_0_readdata_from_sa[10].DATAIN
my_pwm_5_avalon_slave_0_readdata[11] => my_pwm_5_avalon_slave_0_readdata_from_sa[11].DATAIN
my_pwm_5_avalon_slave_0_readdata[12] => my_pwm_5_avalon_slave_0_readdata_from_sa[12].DATAIN
my_pwm_5_avalon_slave_0_readdata[13] => my_pwm_5_avalon_slave_0_readdata_from_sa[13].DATAIN
my_pwm_5_avalon_slave_0_readdata[14] => my_pwm_5_avalon_slave_0_readdata_from_sa[14].DATAIN
my_pwm_5_avalon_slave_0_readdata[15] => my_pwm_5_avalon_slave_0_readdata_from_sa[15].DATAIN
my_pwm_5_avalon_slave_0_readdata[16] => my_pwm_5_avalon_slave_0_readdata_from_sa[16].DATAIN
my_pwm_5_avalon_slave_0_readdata[17] => my_pwm_5_avalon_slave_0_readdata_from_sa[17].DATAIN
my_pwm_5_avalon_slave_0_readdata[18] => my_pwm_5_avalon_slave_0_readdata_from_sa[18].DATAIN
my_pwm_5_avalon_slave_0_readdata[19] => my_pwm_5_avalon_slave_0_readdata_from_sa[19].DATAIN
my_pwm_5_avalon_slave_0_readdata[20] => my_pwm_5_avalon_slave_0_readdata_from_sa[20].DATAIN
my_pwm_5_avalon_slave_0_readdata[21] => my_pwm_5_avalon_slave_0_readdata_from_sa[21].DATAIN
my_pwm_5_avalon_slave_0_readdata[22] => my_pwm_5_avalon_slave_0_readdata_from_sa[22].DATAIN
my_pwm_5_avalon_slave_0_readdata[23] => my_pwm_5_avalon_slave_0_readdata_from_sa[23].DATAIN
my_pwm_5_avalon_slave_0_readdata[24] => my_pwm_5_avalon_slave_0_readdata_from_sa[24].DATAIN
my_pwm_5_avalon_slave_0_readdata[25] => my_pwm_5_avalon_slave_0_readdata_from_sa[25].DATAIN
my_pwm_5_avalon_slave_0_readdata[26] => my_pwm_5_avalon_slave_0_readdata_from_sa[26].DATAIN
my_pwm_5_avalon_slave_0_readdata[27] => my_pwm_5_avalon_slave_0_readdata_from_sa[27].DATAIN
my_pwm_5_avalon_slave_0_readdata[28] => my_pwm_5_avalon_slave_0_readdata_from_sa[28].DATAIN
my_pwm_5_avalon_slave_0_readdata[29] => my_pwm_5_avalon_slave_0_readdata_from_sa[29].DATAIN
my_pwm_5_avalon_slave_0_readdata[30] => my_pwm_5_avalon_slave_0_readdata_from_sa[30].DATAIN
my_pwm_5_avalon_slave_0_readdata[31] => my_pwm_5_avalon_slave_0_readdata_from_sa[31].DATAIN
reset_n => my_pwm_5_avalon_slave_0_reset_n.DATAIN
reset_n => d1_my_pwm_5_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5
clk => my_pwm:my_pwm_5.clk
data_in[0] => my_pwm:my_pwm_5.data_in[0]
data_in[1] => my_pwm:my_pwm_5.data_in[1]
data_in[2] => my_pwm:my_pwm_5.data_in[2]
data_in[3] => my_pwm:my_pwm_5.data_in[3]
data_in[4] => my_pwm:my_pwm_5.data_in[4]
data_in[5] => my_pwm:my_pwm_5.data_in[5]
data_in[6] => my_pwm:my_pwm_5.data_in[6]
data_in[7] => my_pwm:my_pwm_5.data_in[7]
data_in[8] => my_pwm:my_pwm_5.data_in[8]
data_in[9] => my_pwm:my_pwm_5.data_in[9]
data_in[10] => my_pwm:my_pwm_5.data_in[10]
data_in[11] => my_pwm:my_pwm_5.data_in[11]
data_in[12] => my_pwm:my_pwm_5.data_in[12]
data_in[13] => my_pwm:my_pwm_5.data_in[13]
data_in[14] => my_pwm:my_pwm_5.data_in[14]
data_in[15] => my_pwm:my_pwm_5.data_in[15]
data_in[16] => my_pwm:my_pwm_5.data_in[16]
data_in[17] => my_pwm:my_pwm_5.data_in[17]
data_in[18] => my_pwm:my_pwm_5.data_in[18]
data_in[19] => my_pwm:my_pwm_5.data_in[19]
data_in[20] => my_pwm:my_pwm_5.data_in[20]
data_in[21] => my_pwm:my_pwm_5.data_in[21]
data_in[22] => my_pwm:my_pwm_5.data_in[22]
data_in[23] => my_pwm:my_pwm_5.data_in[23]
data_in[24] => my_pwm:my_pwm_5.data_in[24]
data_in[25] => my_pwm:my_pwm_5.data_in[25]
data_in[26] => my_pwm:my_pwm_5.data_in[26]
data_in[27] => my_pwm:my_pwm_5.data_in[27]
data_in[28] => my_pwm:my_pwm_5.data_in[28]
data_in[29] => my_pwm:my_pwm_5.data_in[29]
data_in[30] => my_pwm:my_pwm_5.data_in[30]
data_in[31] => my_pwm:my_pwm_5.data_in[31]
address[0] => my_pwm:my_pwm_5.address[0]
address[1] => my_pwm:my_pwm_5.address[1]
cs_n => my_pwm:my_pwm_5.cs_n
wr_n => my_pwm:my_pwm_5.wr_n
resetn => my_pwm:my_pwm_5.resetn


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5|my_pwm:my_pwm_5
clk => clock_div_sig[0].CLK
clk => clock_div_sig[1].CLK
clk => clock_div_sig[2].CLK
clk => clock_div_sig[3].CLK
clk => clock_div_sig[4].CLK
clk => clock_div_sig[5].CLK
clk => clock_div_sig[6].CLK
clk => clock_div_sig[7].CLK
clk => clock_div_sig[8].CLK
clk => clock_div_sig[9].CLK
clk => clock_div_sig[10].CLK
clk => clock_div_sig[11].CLK
clk => clock_div_sig[12].CLK
clk => clock_div_sig[13].CLK
clk => clock_div_sig[14].CLK
clk => clock_div_sig[15].CLK
clk => clock_div_sig[16].CLK
clk => clock_div_sig[17].CLK
clk => clock_div_sig[18].CLK
clk => clock_div_sig[19].CLK
clk => clock_div_sig[20].CLK
clk => clock_div_sig[21].CLK
clk => clock_div_sig[22].CLK
clk => clock_div_sig[23].CLK
clk => clock_div_sig[24].CLK
clk => clock_div_sig[25].CLK
clk => clock_div_sig[26].CLK
clk => clock_div_sig[27].CLK
clk => clock_div_sig[28].CLK
clk => clock_div_sig[29].CLK
clk => clock_div_sig[30].CLK
clk => clock_div_sig[31].CLK
clk => slow_clk_sig.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => control_reg.CLK
clk => clock_div_reg[0].CLK
clk => clock_div_reg[1].CLK
clk => clock_div_reg[2].CLK
clk => clock_div_reg[3].CLK
clk => clock_div_reg[4].CLK
clk => clock_div_reg[5].CLK
clk => clock_div_reg[6].CLK
clk => clock_div_reg[7].CLK
clk => clock_div_reg[8].CLK
clk => clock_div_reg[9].CLK
clk => clock_div_reg[10].CLK
clk => clock_div_reg[11].CLK
clk => clock_div_reg[12].CLK
clk => clock_div_reg[13].CLK
clk => clock_div_reg[14].CLK
clk => clock_div_reg[15].CLK
clk => clock_div_reg[16].CLK
clk => clock_div_reg[17].CLK
clk => clock_div_reg[18].CLK
clk => clock_div_reg[19].CLK
clk => clock_div_reg[20].CLK
clk => clock_div_reg[21].CLK
clk => clock_div_reg[22].CLK
clk => clock_div_reg[23].CLK
clk => clock_div_reg[24].CLK
clk => clock_div_reg[25].CLK
clk => clock_div_reg[26].CLK
clk => clock_div_reg[27].CLK
clk => clock_div_reg[28].CLK
clk => clock_div_reg[29].CLK
clk => clock_div_reg[30].CLK
clk => clock_div_reg[31].CLK
clk => period_reg[0].CLK
clk => period_reg[1].CLK
clk => period_reg[2].CLK
clk => period_reg[3].CLK
clk => period_reg[4].CLK
clk => period_reg[5].CLK
clk => period_reg[6].CLK
clk => period_reg[7].CLK
clk => period_reg[8].CLK
clk => period_reg[9].CLK
clk => period_reg[10].CLK
clk => period_reg[11].CLK
clk => period_reg[12].CLK
clk => period_reg[13].CLK
clk => period_reg[14].CLK
clk => period_reg[15].CLK
clk => duty_cycle_reg[0].CLK
clk => duty_cycle_reg[1].CLK
clk => duty_cycle_reg[2].CLK
clk => duty_cycle_reg[3].CLK
clk => duty_cycle_reg[4].CLK
clk => duty_cycle_reg[5].CLK
clk => duty_cycle_reg[6].CLK
clk => duty_cycle_reg[7].CLK
clk => duty_cycle_reg[8].CLK
clk => duty_cycle_reg[9].CLK
clk => duty_cycle_reg[10].CLK
clk => duty_cycle_reg[11].CLK
clk => duty_cycle_reg[12].CLK
clk => duty_cycle_reg[13].CLK
clk => duty_cycle_reg[14].CLK
clk => duty_cycle_reg[15].CLK
data_in[0] => Mux15.IN0
data_in[0] => Mux47.IN0
data_in[0] => Mux63.IN0
data_in[0] => Mux64.IN0
data_in[1] => Mux14.IN0
data_in[1] => Mux46.IN0
data_in[1] => Mux62.IN0
data_in[2] => Mux13.IN0
data_in[2] => Mux45.IN0
data_in[2] => Mux61.IN0
data_in[3] => Mux12.IN0
data_in[3] => Mux44.IN0
data_in[3] => Mux60.IN0
data_in[4] => Mux11.IN0
data_in[4] => Mux43.IN0
data_in[4] => Mux59.IN0
data_in[5] => Mux10.IN0
data_in[5] => Mux42.IN0
data_in[5] => Mux58.IN0
data_in[6] => Mux9.IN0
data_in[6] => Mux41.IN0
data_in[6] => Mux57.IN0
data_in[7] => Mux8.IN0
data_in[7] => Mux40.IN0
data_in[7] => Mux56.IN0
data_in[8] => Mux7.IN0
data_in[8] => Mux39.IN0
data_in[8] => Mux55.IN0
data_in[9] => Mux6.IN0
data_in[9] => Mux38.IN0
data_in[9] => Mux54.IN0
data_in[10] => Mux5.IN0
data_in[10] => Mux37.IN0
data_in[10] => Mux53.IN0
data_in[11] => Mux4.IN0
data_in[11] => Mux36.IN0
data_in[11] => Mux52.IN0
data_in[12] => Mux3.IN0
data_in[12] => Mux35.IN0
data_in[12] => Mux51.IN0
data_in[13] => Mux2.IN0
data_in[13] => Mux34.IN0
data_in[13] => Mux50.IN0
data_in[14] => Mux1.IN0
data_in[14] => Mux33.IN0
data_in[14] => Mux49.IN0
data_in[15] => Mux0.IN0
data_in[15] => Mux32.IN0
data_in[15] => Mux48.IN0
data_in[16] => Mux31.IN0
data_in[17] => Mux30.IN0
data_in[18] => Mux29.IN0
data_in[19] => Mux28.IN0
data_in[20] => Mux27.IN0
data_in[21] => Mux26.IN0
data_in[22] => Mux25.IN0
data_in[23] => Mux24.IN0
data_in[24] => Mux23.IN0
data_in[25] => Mux22.IN0
data_in[26] => Mux21.IN0
data_in[27] => Mux20.IN0
data_in[28] => Mux19.IN0
data_in[29] => Mux18.IN0
data_in[30] => Mux17.IN0
data_in[31] => Mux16.IN0
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN4
address[0] => Mux66.IN4
address[0] => Mux67.IN4
address[0] => Mux68.IN4
address[0] => Mux69.IN4
address[0] => Mux70.IN4
address[0] => Mux71.IN4
address[0] => Mux72.IN4
address[0] => Mux73.IN4
address[0] => Mux74.IN4
address[0] => Mux75.IN4
address[0] => Mux76.IN4
address[0] => Mux77.IN4
address[0] => Mux78.IN4
address[0] => Mux79.IN4
address[0] => Mux80.IN4
address[0] => Mux81.IN2
address[0] => Mux82.IN2
address[0] => Mux83.IN2
address[0] => Mux84.IN2
address[0] => Mux85.IN2
address[0] => Mux86.IN2
address[0] => Mux87.IN2
address[0] => Mux88.IN2
address[0] => Mux89.IN2
address[0] => Mux90.IN2
address[0] => Mux91.IN2
address[0] => Mux92.IN2
address[0] => Mux93.IN2
address[0] => Mux94.IN2
address[0] => Mux95.IN2
address[0] => Mux96.IN1
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN3
address[1] => Mux66.IN3
address[1] => Mux67.IN3
address[1] => Mux68.IN3
address[1] => Mux69.IN3
address[1] => Mux70.IN3
address[1] => Mux71.IN3
address[1] => Mux72.IN3
address[1] => Mux73.IN3
address[1] => Mux74.IN3
address[1] => Mux75.IN3
address[1] => Mux76.IN3
address[1] => Mux77.IN3
address[1] => Mux78.IN3
address[1] => Mux79.IN3
address[1] => Mux80.IN3
address[1] => Mux81.IN1
address[1] => Mux82.IN1
address[1] => Mux83.IN1
address[1] => Mux84.IN1
address[1] => Mux85.IN1
address[1] => Mux86.IN1
address[1] => Mux87.IN1
address[1] => Mux88.IN1
address[1] => Mux89.IN1
address[1] => Mux90.IN1
address[1] => Mux91.IN1
address[1] => Mux92.IN1
address[1] => Mux93.IN1
address[1] => Mux94.IN1
address[1] => Mux95.IN1
address[1] => Mux96.IN0
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => duty_cycle_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => clock_div_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => period_reg.OUTPUTSELECT
wr_n => control_reg.OUTPUTSELECT
cs_n => data_out[0].OUTPUTSELECT
cs_n => data_out[1].OUTPUTSELECT
cs_n => data_out[2].OUTPUTSELECT
cs_n => data_out[3].OUTPUTSELECT
cs_n => data_out[4].OUTPUTSELECT
cs_n => data_out[5].OUTPUTSELECT
cs_n => data_out[6].OUTPUTSELECT
cs_n => data_out[7].OUTPUTSELECT
cs_n => data_out[8].OUTPUTSELECT
cs_n => data_out[9].OUTPUTSELECT
cs_n => data_out[10].OUTPUTSELECT
cs_n => data_out[11].OUTPUTSELECT
cs_n => data_out[12].OUTPUTSELECT
cs_n => data_out[13].OUTPUTSELECT
cs_n => data_out[14].OUTPUTSELECT
cs_n => data_out[15].OUTPUTSELECT
cs_n => data_out[16].OUTPUTSELECT
cs_n => data_out[17].OUTPUTSELECT
cs_n => data_out[18].OUTPUTSELECT
cs_n => data_out[19].OUTPUTSELECT
cs_n => data_out[20].OUTPUTSELECT
cs_n => data_out[21].OUTPUTSELECT
cs_n => data_out[22].OUTPUTSELECT
cs_n => data_out[23].OUTPUTSELECT
cs_n => data_out[24].OUTPUTSELECT
cs_n => data_out[25].OUTPUTSELECT
cs_n => data_out[26].OUTPUTSELECT
cs_n => data_out[27].OUTPUTSELECT
cs_n => data_out[28].OUTPUTSELECT
cs_n => data_out[29].OUTPUTSELECT
cs_n => data_out[30].OUTPUTSELECT
cs_n => data_out[31].OUTPUTSELECT
cs_n => control_reg.OUTPUTSELECT
cs_n => clock_div_reg[0].ENA
cs_n => clock_div_reg[1].ENA
cs_n => clock_div_reg[2].ENA
cs_n => clock_div_reg[3].ENA
cs_n => clock_div_reg[4].ENA
cs_n => clock_div_reg[5].ENA
cs_n => clock_div_reg[6].ENA
cs_n => clock_div_reg[7].ENA
cs_n => clock_div_reg[8].ENA
cs_n => clock_div_reg[9].ENA
cs_n => clock_div_reg[10].ENA
cs_n => clock_div_reg[11].ENA
cs_n => clock_div_reg[12].ENA
cs_n => clock_div_reg[13].ENA
cs_n => clock_div_reg[14].ENA
cs_n => clock_div_reg[15].ENA
cs_n => clock_div_reg[16].ENA
cs_n => clock_div_reg[17].ENA
cs_n => clock_div_reg[18].ENA
cs_n => clock_div_reg[19].ENA
cs_n => clock_div_reg[20].ENA
cs_n => clock_div_reg[21].ENA
cs_n => clock_div_reg[22].ENA
cs_n => clock_div_reg[23].ENA
cs_n => clock_div_reg[24].ENA
cs_n => clock_div_reg[25].ENA
cs_n => clock_div_reg[26].ENA
cs_n => clock_div_reg[27].ENA
cs_n => clock_div_reg[28].ENA
cs_n => clock_div_reg[29].ENA
cs_n => clock_div_reg[30].ENA
cs_n => clock_div_reg[31].ENA
cs_n => period_reg[0].ENA
cs_n => period_reg[1].ENA
cs_n => period_reg[2].ENA
cs_n => period_reg[3].ENA
cs_n => period_reg[4].ENA
cs_n => period_reg[5].ENA
cs_n => period_reg[6].ENA
cs_n => period_reg[7].ENA
cs_n => period_reg[8].ENA
cs_n => period_reg[9].ENA
cs_n => period_reg[10].ENA
cs_n => period_reg[11].ENA
cs_n => period_reg[12].ENA
cs_n => period_reg[13].ENA
cs_n => period_reg[14].ENA
cs_n => period_reg[15].ENA
cs_n => duty_cycle_reg[0].ENA
cs_n => duty_cycle_reg[1].ENA
cs_n => duty_cycle_reg[2].ENA
cs_n => duty_cycle_reg[3].ENA
cs_n => duty_cycle_reg[4].ENA
cs_n => duty_cycle_reg[5].ENA
cs_n => duty_cycle_reg[6].ENA
cs_n => duty_cycle_reg[7].ENA
cs_n => duty_cycle_reg[8].ENA
cs_n => duty_cycle_reg[9].ENA
cs_n => duty_cycle_reg[10].ENA
cs_n => duty_cycle_reg[11].ENA
cs_n => duty_cycle_reg[12].ENA
cs_n => duty_cycle_reg[13].ENA
cs_n => duty_cycle_reg[14].ENA
cs_n => duty_cycle_reg[15].ENA
resetn => clock_div_reg[0].ACLR
resetn => clock_div_reg[1].ACLR
resetn => clock_div_reg[2].ACLR
resetn => clock_div_reg[3].ACLR
resetn => clock_div_reg[4].ACLR
resetn => clock_div_reg[5].ACLR
resetn => clock_div_reg[6].ACLR
resetn => clock_div_reg[7].ACLR
resetn => clock_div_reg[8].ACLR
resetn => clock_div_reg[9].ACLR
resetn => clock_div_reg[10].ACLR
resetn => clock_div_reg[11].ACLR
resetn => clock_div_reg[12].ACLR
resetn => clock_div_reg[13].ACLR
resetn => clock_div_reg[14].ACLR
resetn => clock_div_reg[15].ACLR
resetn => clock_div_reg[16].ACLR
resetn => clock_div_reg[17].ACLR
resetn => clock_div_reg[18].ACLR
resetn => clock_div_reg[19].ACLR
resetn => clock_div_reg[20].ACLR
resetn => clock_div_reg[21].ACLR
resetn => clock_div_reg[22].ACLR
resetn => clock_div_reg[23].ACLR
resetn => clock_div_reg[24].ACLR
resetn => clock_div_reg[25].ACLR
resetn => clock_div_reg[26].ACLR
resetn => clock_div_reg[27].ACLR
resetn => clock_div_reg[28].ACLR
resetn => clock_div_reg[29].ACLR
resetn => clock_div_reg[30].ACLR
resetn => clock_div_reg[31].ACLR
resetn => period_reg[0].PRESET
resetn => period_reg[1].PRESET
resetn => period_reg[2].PRESET
resetn => period_reg[3].PRESET
resetn => period_reg[4].PRESET
resetn => period_reg[5].PRESET
resetn => period_reg[6].PRESET
resetn => period_reg[7].PRESET
resetn => period_reg[8].PRESET
resetn => period_reg[9].PRESET
resetn => period_reg[10].PRESET
resetn => period_reg[11].PRESET
resetn => period_reg[12].PRESET
resetn => period_reg[13].PRESET
resetn => period_reg[14].PRESET
resetn => period_reg[15].PRESET
resetn => duty_cycle_reg[0].ACLR
resetn => duty_cycle_reg[1].ACLR
resetn => duty_cycle_reg[2].ACLR
resetn => duty_cycle_reg[3].ACLR
resetn => duty_cycle_reg[4].ACLR
resetn => duty_cycle_reg[5].ACLR
resetn => duty_cycle_reg[6].ACLR
resetn => duty_cycle_reg[7].ACLR
resetn => duty_cycle_reg[8].ACLR
resetn => duty_cycle_reg[9].ACLR
resetn => duty_cycle_reg[10].ACLR
resetn => duty_cycle_reg[11].ACLR
resetn => duty_cycle_reg[12].ACLR
resetn => duty_cycle_reg[13].ACLR
resetn => duty_cycle_reg[14].ACLR
resetn => duty_cycle_reg[15].PRESET
resetn => period_sig[0].ACLR
resetn => period_sig[1].ACLR
resetn => period_sig[2].ACLR
resetn => period_sig[3].ACLR
resetn => period_sig[4].ACLR
resetn => period_sig[5].ACLR
resetn => period_sig[6].ACLR
resetn => period_sig[7].ACLR
resetn => period_sig[8].ACLR
resetn => period_sig[9].ACLR
resetn => period_sig[10].ACLR
resetn => period_sig[11].ACLR
resetn => period_sig[12].ACLR
resetn => period_sig[13].ACLR
resetn => period_sig[14].ACLR
resetn => period_sig[15].ACLR
resetn => pwm_out_sig.ACLR
resetn => slow_clk_sig.ACLR
resetn => data_out[0]~reg0.ENA
resetn => clock_div_sig[31].ENA
resetn => clock_div_sig[30].ENA
resetn => clock_div_sig[29].ENA
resetn => clock_div_sig[28].ENA
resetn => clock_div_sig[27].ENA
resetn => clock_div_sig[26].ENA
resetn => clock_div_sig[25].ENA
resetn => clock_div_sig[24].ENA
resetn => clock_div_sig[23].ENA
resetn => clock_div_sig[22].ENA
resetn => clock_div_sig[21].ENA
resetn => clock_div_sig[20].ENA
resetn => clock_div_sig[19].ENA
resetn => clock_div_sig[18].ENA
resetn => clock_div_sig[17].ENA
resetn => clock_div_sig[16].ENA
resetn => clock_div_sig[15].ENA
resetn => clock_div_sig[14].ENA
resetn => clock_div_sig[13].ENA
resetn => clock_div_sig[12].ENA
resetn => clock_div_sig[11].ENA
resetn => clock_div_sig[10].ENA
resetn => clock_div_sig[9].ENA
resetn => clock_div_sig[8].ENA
resetn => clock_div_sig[7].ENA
resetn => clock_div_sig[6].ENA
resetn => clock_div_sig[5].ENA
resetn => clock_div_sig[4].ENA
resetn => clock_div_sig[3].ENA
resetn => clock_div_sig[2].ENA
resetn => clock_div_sig[1].ENA
resetn => clock_div_sig[0].ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[16]~reg0.ENA
resetn => data_out[17]~reg0.ENA
resetn => data_out[18]~reg0.ENA
resetn => data_out[19]~reg0.ENA
resetn => data_out[20]~reg0.ENA
resetn => data_out[21]~reg0.ENA
resetn => data_out[22]~reg0.ENA
resetn => data_out[23]~reg0.ENA
resetn => data_out[24]~reg0.ENA
resetn => data_out[25]~reg0.ENA
resetn => data_out[26]~reg0.ENA
resetn => data_out[27]~reg0.ENA
resetn => data_out[28]~reg0.ENA
resetn => data_out[29]~reg0.ENA
resetn => data_out[30]~reg0.ENA
resetn => data_out[31]~reg0.ENA
resetn => control_reg.ENA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1
clk => d1_onchip_mem_s1_end_xfer~reg0.CLK
clk => onchip_mem_s1_reg_firsttransfer.CLK
clk => onchip_mem_s1_arb_addend[0].CLK
clk => onchip_mem_s1_arb_addend[1].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[0].CLK
clk => onchip_mem_s1_saved_chosen_master_vector[1].CLK
clk => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.CLK
clk => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.CLK
clk => onchip_mem_s1_slavearbiterlockenable.CLK
clk => onchip_mem_s1_arb_share_counter[0].CLK
clk => onchip_mem_s1_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[3] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[4] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[5] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[6] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[7] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[8] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[9] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[10] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[11] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[12] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[13] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[14] => onchip_mem_s1_address.DATAB
cpu_data_master_address_to_slave[15] => Equal0.IN9
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN8
cpu_data_master_address_to_slave[18] => Equal0.IN7
cpu_data_master_address_to_slave[19] => Equal0.IN6
cpu_data_master_address_to_slave[20] => Equal0.IN5
cpu_data_master_address_to_slave[21] => Equal0.IN4
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_address_to_slave[23] => Equal0.IN2
cpu_data_master_address_to_slave[24] => Equal0.IN1
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_byteenable[1] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_byteenable[2] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_byteenable[3] => onchip_mem_s1_byteenable.DATAB
cpu_data_master_read => cpu_data_master_requests_onchip_mem_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_read => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register_in.IN1
cpu_data_master_waitrequest => cpu_data_master_qualified_request_onchip_mem_s1.IN0
cpu_data_master_write => cpu_data_master_requests_onchip_mem_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_onchip_mem_s1.IN1
cpu_data_master_write => onchip_mem_s1_write.IN1
cpu_data_master_writedata[0] => onchip_mem_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => onchip_mem_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => onchip_mem_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => onchip_mem_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => onchip_mem_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => onchip_mem_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => onchip_mem_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => onchip_mem_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => onchip_mem_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => onchip_mem_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => onchip_mem_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => onchip_mem_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => onchip_mem_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => onchip_mem_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => onchip_mem_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => onchip_mem_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => onchip_mem_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => onchip_mem_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => onchip_mem_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => onchip_mem_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => onchip_mem_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => onchip_mem_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => onchip_mem_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => onchip_mem_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => onchip_mem_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => onchip_mem_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => onchip_mem_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => onchip_mem_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => onchip_mem_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => onchip_mem_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => onchip_mem_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => onchip_mem_s1_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[3] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[4] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[5] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[6] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[7] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[8] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[9] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[10] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[11] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[12] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[13] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[14] => onchip_mem_s1_address.DATAA
cpu_instruction_master_address_to_slave[15] => Equal1.IN9
cpu_instruction_master_address_to_slave[16] => Equal1.IN40
cpu_instruction_master_address_to_slave[17] => Equal1.IN8
cpu_instruction_master_address_to_slave[18] => Equal1.IN7
cpu_instruction_master_address_to_slave[19] => Equal1.IN6
cpu_instruction_master_address_to_slave[20] => Equal1.IN5
cpu_instruction_master_address_to_slave[21] => Equal1.IN4
cpu_instruction_master_address_to_slave[22] => Equal1.IN3
cpu_instruction_master_address_to_slave[23] => Equal1.IN2
cpu_instruction_master_address_to_slave[24] => Equal1.IN1
cpu_instruction_master_address_to_slave[25] => Equal1.IN0
cpu_instruction_master_read => cpu_instruction_master_requests_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_onchip_mem_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register_in.IN1
onchip_mem_s1_readdata[0] => onchip_mem_s1_readdata_from_sa[0].DATAIN
onchip_mem_s1_readdata[1] => onchip_mem_s1_readdata_from_sa[1].DATAIN
onchip_mem_s1_readdata[2] => onchip_mem_s1_readdata_from_sa[2].DATAIN
onchip_mem_s1_readdata[3] => onchip_mem_s1_readdata_from_sa[3].DATAIN
onchip_mem_s1_readdata[4] => onchip_mem_s1_readdata_from_sa[4].DATAIN
onchip_mem_s1_readdata[5] => onchip_mem_s1_readdata_from_sa[5].DATAIN
onchip_mem_s1_readdata[6] => onchip_mem_s1_readdata_from_sa[6].DATAIN
onchip_mem_s1_readdata[7] => onchip_mem_s1_readdata_from_sa[7].DATAIN
onchip_mem_s1_readdata[8] => onchip_mem_s1_readdata_from_sa[8].DATAIN
onchip_mem_s1_readdata[9] => onchip_mem_s1_readdata_from_sa[9].DATAIN
onchip_mem_s1_readdata[10] => onchip_mem_s1_readdata_from_sa[10].DATAIN
onchip_mem_s1_readdata[11] => onchip_mem_s1_readdata_from_sa[11].DATAIN
onchip_mem_s1_readdata[12] => onchip_mem_s1_readdata_from_sa[12].DATAIN
onchip_mem_s1_readdata[13] => onchip_mem_s1_readdata_from_sa[13].DATAIN
onchip_mem_s1_readdata[14] => onchip_mem_s1_readdata_from_sa[14].DATAIN
onchip_mem_s1_readdata[15] => onchip_mem_s1_readdata_from_sa[15].DATAIN
onchip_mem_s1_readdata[16] => onchip_mem_s1_readdata_from_sa[16].DATAIN
onchip_mem_s1_readdata[17] => onchip_mem_s1_readdata_from_sa[17].DATAIN
onchip_mem_s1_readdata[18] => onchip_mem_s1_readdata_from_sa[18].DATAIN
onchip_mem_s1_readdata[19] => onchip_mem_s1_readdata_from_sa[19].DATAIN
onchip_mem_s1_readdata[20] => onchip_mem_s1_readdata_from_sa[20].DATAIN
onchip_mem_s1_readdata[21] => onchip_mem_s1_readdata_from_sa[21].DATAIN
onchip_mem_s1_readdata[22] => onchip_mem_s1_readdata_from_sa[22].DATAIN
onchip_mem_s1_readdata[23] => onchip_mem_s1_readdata_from_sa[23].DATAIN
onchip_mem_s1_readdata[24] => onchip_mem_s1_readdata_from_sa[24].DATAIN
onchip_mem_s1_readdata[25] => onchip_mem_s1_readdata_from_sa[25].DATAIN
onchip_mem_s1_readdata[26] => onchip_mem_s1_readdata_from_sa[26].DATAIN
onchip_mem_s1_readdata[27] => onchip_mem_s1_readdata_from_sa[27].DATAIN
onchip_mem_s1_readdata[28] => onchip_mem_s1_readdata_from_sa[28].DATAIN
onchip_mem_s1_readdata[29] => onchip_mem_s1_readdata_from_sa[29].DATAIN
onchip_mem_s1_readdata[30] => onchip_mem_s1_readdata_from_sa[30].DATAIN
onchip_mem_s1_readdata[31] => onchip_mem_s1_readdata_from_sa[31].DATAIN
reset_n => cpu_data_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => cpu_instruction_master_read_data_valid_onchip_mem_s1_shift_register.ACLR
reset_n => d1_onchip_mem_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => onchip_mem_s1_arb_share_counter[0].ACLR
reset_n => onchip_mem_s1_arb_share_counter[1].ACLR
reset_n => onchip_mem_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_onchip_mem_s1.ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[0].ACLR
reset_n => onchip_mem_s1_saved_chosen_master_vector[1].ACLR
reset_n => onchip_mem_s1_arb_addend[0].PRESET
reset_n => onchip_mem_s1_arb_addend[1].ACLR
reset_n => onchip_mem_s1_reg_firsttransfer.PRESET
reset_n => onchip_mem_s1_reset.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
wren_a => altsyncram_smb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_smb1:auto_generated.data_a[0]
data_a[1] => altsyncram_smb1:auto_generated.data_a[1]
data_a[2] => altsyncram_smb1:auto_generated.data_a[2]
data_a[3] => altsyncram_smb1:auto_generated.data_a[3]
data_a[4] => altsyncram_smb1:auto_generated.data_a[4]
data_a[5] => altsyncram_smb1:auto_generated.data_a[5]
data_a[6] => altsyncram_smb1:auto_generated.data_a[6]
data_a[7] => altsyncram_smb1:auto_generated.data_a[7]
data_a[8] => altsyncram_smb1:auto_generated.data_a[8]
data_a[9] => altsyncram_smb1:auto_generated.data_a[9]
data_a[10] => altsyncram_smb1:auto_generated.data_a[10]
data_a[11] => altsyncram_smb1:auto_generated.data_a[11]
data_a[12] => altsyncram_smb1:auto_generated.data_a[12]
data_a[13] => altsyncram_smb1:auto_generated.data_a[13]
data_a[14] => altsyncram_smb1:auto_generated.data_a[14]
data_a[15] => altsyncram_smb1:auto_generated.data_a[15]
data_a[16] => altsyncram_smb1:auto_generated.data_a[16]
data_a[17] => altsyncram_smb1:auto_generated.data_a[17]
data_a[18] => altsyncram_smb1:auto_generated.data_a[18]
data_a[19] => altsyncram_smb1:auto_generated.data_a[19]
data_a[20] => altsyncram_smb1:auto_generated.data_a[20]
data_a[21] => altsyncram_smb1:auto_generated.data_a[21]
data_a[22] => altsyncram_smb1:auto_generated.data_a[22]
data_a[23] => altsyncram_smb1:auto_generated.data_a[23]
data_a[24] => altsyncram_smb1:auto_generated.data_a[24]
data_a[25] => altsyncram_smb1:auto_generated.data_a[25]
data_a[26] => altsyncram_smb1:auto_generated.data_a[26]
data_a[27] => altsyncram_smb1:auto_generated.data_a[27]
data_a[28] => altsyncram_smb1:auto_generated.data_a[28]
data_a[29] => altsyncram_smb1:auto_generated.data_a[29]
data_a[30] => altsyncram_smb1:auto_generated.data_a[30]
data_a[31] => altsyncram_smb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_smb1:auto_generated.address_a[0]
address_a[1] => altsyncram_smb1:auto_generated.address_a[1]
address_a[2] => altsyncram_smb1:auto_generated.address_a[2]
address_a[3] => altsyncram_smb1:auto_generated.address_a[3]
address_a[4] => altsyncram_smb1:auto_generated.address_a[4]
address_a[5] => altsyncram_smb1:auto_generated.address_a[5]
address_a[6] => altsyncram_smb1:auto_generated.address_a[6]
address_a[7] => altsyncram_smb1:auto_generated.address_a[7]
address_a[8] => altsyncram_smb1:auto_generated.address_a[8]
address_a[9] => altsyncram_smb1:auto_generated.address_a[9]
address_a[10] => altsyncram_smb1:auto_generated.address_a[10]
address_a[11] => altsyncram_smb1:auto_generated.address_a[11]
address_a[12] => altsyncram_smb1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_smb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_smb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_smb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_smb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_smb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_smb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|port_a_s1_arbitrator:the_port_a_s1
clk => d1_port_a_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_port_a_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => port_a_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => port_a_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => port_a_s1_address[2].DATAIN
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_port_a_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_port_a_s1.IN1
clock_crossing_bridge_m1_read => port_a_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_port_a_s1.IN1
clock_crossing_bridge_m1_write => port_a_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => port_a_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => port_a_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => port_a_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => port_a_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => port_a_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => port_a_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => port_a_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => port_a_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => port_a_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => port_a_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => port_a_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => port_a_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => port_a_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => port_a_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => port_a_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => port_a_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => port_a_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => port_a_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => port_a_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => port_a_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => port_a_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => port_a_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => port_a_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => port_a_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => port_a_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => port_a_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => port_a_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => port_a_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => port_a_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => port_a_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => port_a_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => port_a_s1_writedata[31].DATAIN
port_a_s1_irq => port_a_s1_irq_from_sa.DATAIN
port_a_s1_readdata[0] => port_a_s1_readdata_from_sa[0].DATAIN
port_a_s1_readdata[1] => port_a_s1_readdata_from_sa[1].DATAIN
port_a_s1_readdata[2] => port_a_s1_readdata_from_sa[2].DATAIN
port_a_s1_readdata[3] => port_a_s1_readdata_from_sa[3].DATAIN
port_a_s1_readdata[4] => port_a_s1_readdata_from_sa[4].DATAIN
port_a_s1_readdata[5] => port_a_s1_readdata_from_sa[5].DATAIN
port_a_s1_readdata[6] => port_a_s1_readdata_from_sa[6].DATAIN
port_a_s1_readdata[7] => port_a_s1_readdata_from_sa[7].DATAIN
port_a_s1_readdata[8] => port_a_s1_readdata_from_sa[8].DATAIN
port_a_s1_readdata[9] => port_a_s1_readdata_from_sa[9].DATAIN
port_a_s1_readdata[10] => port_a_s1_readdata_from_sa[10].DATAIN
port_a_s1_readdata[11] => port_a_s1_readdata_from_sa[11].DATAIN
port_a_s1_readdata[12] => port_a_s1_readdata_from_sa[12].DATAIN
port_a_s1_readdata[13] => port_a_s1_readdata_from_sa[13].DATAIN
port_a_s1_readdata[14] => port_a_s1_readdata_from_sa[14].DATAIN
port_a_s1_readdata[15] => port_a_s1_readdata_from_sa[15].DATAIN
port_a_s1_readdata[16] => port_a_s1_readdata_from_sa[16].DATAIN
port_a_s1_readdata[17] => port_a_s1_readdata_from_sa[17].DATAIN
port_a_s1_readdata[18] => port_a_s1_readdata_from_sa[18].DATAIN
port_a_s1_readdata[19] => port_a_s1_readdata_from_sa[19].DATAIN
port_a_s1_readdata[20] => port_a_s1_readdata_from_sa[20].DATAIN
port_a_s1_readdata[21] => port_a_s1_readdata_from_sa[21].DATAIN
port_a_s1_readdata[22] => port_a_s1_readdata_from_sa[22].DATAIN
port_a_s1_readdata[23] => port_a_s1_readdata_from_sa[23].DATAIN
port_a_s1_readdata[24] => port_a_s1_readdata_from_sa[24].DATAIN
port_a_s1_readdata[25] => port_a_s1_readdata_from_sa[25].DATAIN
port_a_s1_readdata[26] => port_a_s1_readdata_from_sa[26].DATAIN
port_a_s1_readdata[27] => port_a_s1_readdata_from_sa[27].DATAIN
port_a_s1_readdata[28] => port_a_s1_readdata_from_sa[28].DATAIN
port_a_s1_readdata[29] => port_a_s1_readdata_from_sa[29].DATAIN
port_a_s1_readdata[30] => port_a_s1_readdata_from_sa[30].DATAIN
port_a_s1_readdata[31] => port_a_s1_readdata_from_sa[31].DATAIN
reset_n => port_a_s1_reset_n.DATAIN
reset_n => d1_port_a_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|port_a:the_port_a
address[0] => Equal0.IN31
address[0] => Equal1.IN60
address[0] => Equal2.IN30
address[0] => Equal3.IN60
address[0] => Equal4.IN60
address[0] => Equal5.IN30
address[1] => Equal0.IN30
address[1] => Equal1.IN30
address[1] => Equal2.IN60
address[1] => Equal3.IN59
address[1] => Equal4.IN29
address[1] => Equal5.IN29
address[2] => Equal0.IN29
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN29
address[2] => Equal4.IN59
address[2] => Equal5.IN60
chipselect => wr_strobe.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d2_data_in[4].CLK
clk => d2_data_in[5].CLK
clk => d2_data_in[6].CLK
clk => d2_data_in[7].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => d1_data_in[4].CLK
clk => d1_data_in[5].CLK
clk => d1_data_in[6].CLK
clk => d1_data_in[7].CLK
clk => edge_capture[7].CLK
clk => edge_capture[6].CLK
clk => edge_capture[5].CLK
clk => edge_capture[4].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => irq_mask[4].CLK
clk => irq_mask[5].CLK
clk => irq_mask[6].CLK
clk => irq_mask[7].CLK
clk => data_dir[0].CLK
clk => data_dir[1].CLK
clk => data_dir[2].CLK
clk => data_dir[3].CLK
clk => data_dir[4].CLK
clk => data_dir[5].CLK
clk => data_dir[6].CLK
clk => data_dir[7].CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_dir[0].ACLR
reset_n => data_dir[1].ACLR
reset_n => data_dir[2].ACLR
reset_n => data_dir[3].ACLR
reset_n => data_dir[4].ACLR
reset_n => data_dir[5].ACLR
reset_n => data_dir[6].ACLR
reset_n => data_dir[7].ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => irq_mask[4].ACLR
reset_n => irq_mask[5].ACLR
reset_n => irq_mask[6].ACLR
reset_n => irq_mask[7].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
reset_n => edge_capture[4].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d2_data_in[4].ACLR
reset_n => d2_data_in[5].ACLR
reset_n => d2_data_in[6].ACLR
reset_n => d2_data_in[7].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => d1_data_in[4].ACLR
reset_n => d1_data_in[5].ACLR
reset_n => d1_data_in[6].ACLR
reset_n => d1_data_in[7].ACLR
reset_n => edge_capture[5].ACLR
reset_n => edge_capture[6].ACLR
reset_n => edge_capture[7].ACLR
write_n => wr_strobe.IN1
writedata[0] => data_out.IN1
writedata[0] => data_out.DATAB
writedata[0] => always4.IN1
writedata[0] => data_out.IN1
writedata[0] => data_dir[0].DATAIN
writedata[0] => irq_mask[0].DATAIN
writedata[1] => data_out.IN1
writedata[1] => data_out.DATAB
writedata[1] => always5.IN1
writedata[1] => data_out.IN1
writedata[1] => data_dir[1].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => data_out.IN1
writedata[2] => data_out.DATAB
writedata[2] => always6.IN1
writedata[2] => data_out.IN1
writedata[2] => data_dir[2].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => data_out.IN1
writedata[3] => data_out.DATAB
writedata[3] => always7.IN1
writedata[3] => data_out.IN1
writedata[3] => data_dir[3].DATAIN
writedata[3] => irq_mask[3].DATAIN
writedata[4] => data_out.IN1
writedata[4] => data_out.DATAB
writedata[4] => always8.IN1
writedata[4] => data_out.IN1
writedata[4] => data_dir[4].DATAIN
writedata[4] => irq_mask[4].DATAIN
writedata[5] => data_out.IN1
writedata[5] => data_out.DATAB
writedata[5] => always9.IN1
writedata[5] => data_out.IN1
writedata[5] => data_dir[5].DATAIN
writedata[5] => irq_mask[5].DATAIN
writedata[6] => data_out.IN1
writedata[6] => data_out.DATAB
writedata[6] => always10.IN1
writedata[6] => data_out.IN1
writedata[6] => data_dir[6].DATAIN
writedata[6] => irq_mask[6].DATAIN
writedata[7] => data_out.IN1
writedata[7] => data_out.DATAB
writedata[7] => always11.IN1
writedata[7] => data_out.IN1
writedata[7] => data_dir[7].DATAIN
writedata[7] => irq_mask[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
bidir_port[0] <> bidir_port[0]
bidir_port[1] <> bidir_port[1]
bidir_port[2] <> bidir_port[2]
bidir_port[3] <> bidir_port[3]
bidir_port[4] <> bidir_port[4]
bidir_port[5] <> bidir_port[5]
bidir_port[6] <> bidir_port[6]
bidir_port[7] <> bidir_port[7]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|profile_timer_s1_arbitrator:the_profile_timer_s1
clk => d1_profile_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_profile_timer_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => profile_timer_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => profile_timer_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => profile_timer_s1_address[2].DATAIN
clock_crossing_bridge_m1_nativeaddress[3] => profile_timer_s1_address[3].DATAIN
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_profile_timer_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_profile_timer_s1.IN1
clock_crossing_bridge_m1_read => profile_timer_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_profile_timer_s1.IN1
clock_crossing_bridge_m1_write => profile_timer_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => profile_timer_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => profile_timer_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => profile_timer_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => profile_timer_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => profile_timer_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => profile_timer_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => profile_timer_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => profile_timer_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => profile_timer_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => profile_timer_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => profile_timer_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => profile_timer_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => profile_timer_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => profile_timer_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => profile_timer_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => profile_timer_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[31] => ~NO_FANOUT~
profile_timer_s1_irq => profile_timer_s1_irq_from_sa.DATAIN
profile_timer_s1_readdata[0] => profile_timer_s1_readdata_from_sa[0].DATAIN
profile_timer_s1_readdata[1] => profile_timer_s1_readdata_from_sa[1].DATAIN
profile_timer_s1_readdata[2] => profile_timer_s1_readdata_from_sa[2].DATAIN
profile_timer_s1_readdata[3] => profile_timer_s1_readdata_from_sa[3].DATAIN
profile_timer_s1_readdata[4] => profile_timer_s1_readdata_from_sa[4].DATAIN
profile_timer_s1_readdata[5] => profile_timer_s1_readdata_from_sa[5].DATAIN
profile_timer_s1_readdata[6] => profile_timer_s1_readdata_from_sa[6].DATAIN
profile_timer_s1_readdata[7] => profile_timer_s1_readdata_from_sa[7].DATAIN
profile_timer_s1_readdata[8] => profile_timer_s1_readdata_from_sa[8].DATAIN
profile_timer_s1_readdata[9] => profile_timer_s1_readdata_from_sa[9].DATAIN
profile_timer_s1_readdata[10] => profile_timer_s1_readdata_from_sa[10].DATAIN
profile_timer_s1_readdata[11] => profile_timer_s1_readdata_from_sa[11].DATAIN
profile_timer_s1_readdata[12] => profile_timer_s1_readdata_from_sa[12].DATAIN
profile_timer_s1_readdata[13] => profile_timer_s1_readdata_from_sa[13].DATAIN
profile_timer_s1_readdata[14] => profile_timer_s1_readdata_from_sa[14].DATAIN
profile_timer_s1_readdata[15] => profile_timer_s1_readdata_from_sa[15].DATAIN
reset_n => profile_timer_s1_reset_n.DATAIN
reset_n => d1_profile_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN59
address[0] => Equal3.IN30
address[0] => Equal4.IN59
address[0] => Equal5.IN29
address[0] => Equal6.IN59
address[0] => Equal7.IN30
address[0] => Equal8.IN59
address[0] => Equal9.IN59
address[0] => Equal10.IN31
address[1] => Equal1.IN59
address[1] => Equal2.IN58
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN59
address[1] => Equal6.IN58
address[1] => Equal7.IN29
address[1] => Equal8.IN29
address[1] => Equal9.IN30
address[1] => Equal10.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN59
address[2] => Equal4.IN58
address[2] => Equal5.IN58
address[2] => Equal6.IN57
address[2] => Equal7.IN28
address[2] => Equal8.IN28
address[2] => Equal9.IN29
address[2] => Equal10.IN29
address[3] => Equal1.IN28
address[3] => Equal2.IN28
address[3] => Equal3.IN28
address[3] => Equal4.IN28
address[3] => Equal5.IN28
address[3] => Equal6.IN28
address[3] => Equal7.IN59
address[3] => Equal8.IN58
address[3] => Equal9.IN28
address[3] => Equal10.IN28
chipselect => period_halfword_0_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => counter_snapshot[32].CLK
clk => counter_snapshot[33].CLK
clk => counter_snapshot[34].CLK
clk => counter_snapshot[35].CLK
clk => counter_snapshot[36].CLK
clk => counter_snapshot[37].CLK
clk => counter_snapshot[38].CLK
clk => counter_snapshot[39].CLK
clk => counter_snapshot[40].CLK
clk => counter_snapshot[41].CLK
clk => counter_snapshot[42].CLK
clk => counter_snapshot[43].CLK
clk => counter_snapshot[44].CLK
clk => counter_snapshot[45].CLK
clk => counter_snapshot[46].CLK
clk => counter_snapshot[47].CLK
clk => counter_snapshot[48].CLK
clk => counter_snapshot[49].CLK
clk => counter_snapshot[50].CLK
clk => counter_snapshot[51].CLK
clk => counter_snapshot[52].CLK
clk => counter_snapshot[53].CLK
clk => counter_snapshot[54].CLK
clk => counter_snapshot[55].CLK
clk => counter_snapshot[56].CLK
clk => counter_snapshot[57].CLK
clk => counter_snapshot[58].CLK
clk => counter_snapshot[59].CLK
clk => counter_snapshot[60].CLK
clk => counter_snapshot[61].CLK
clk => counter_snapshot[62].CLK
clk => counter_snapshot[63].CLK
clk => period_halfword_3_register[0].CLK
clk => period_halfword_3_register[1].CLK
clk => period_halfword_3_register[2].CLK
clk => period_halfword_3_register[3].CLK
clk => period_halfword_3_register[4].CLK
clk => period_halfword_3_register[5].CLK
clk => period_halfword_3_register[6].CLK
clk => period_halfword_3_register[7].CLK
clk => period_halfword_3_register[8].CLK
clk => period_halfword_3_register[9].CLK
clk => period_halfword_3_register[10].CLK
clk => period_halfword_3_register[11].CLK
clk => period_halfword_3_register[12].CLK
clk => period_halfword_3_register[13].CLK
clk => period_halfword_3_register[14].CLK
clk => period_halfword_3_register[15].CLK
clk => period_halfword_2_register[0].CLK
clk => period_halfword_2_register[1].CLK
clk => period_halfword_2_register[2].CLK
clk => period_halfword_2_register[3].CLK
clk => period_halfword_2_register[4].CLK
clk => period_halfword_2_register[5].CLK
clk => period_halfword_2_register[6].CLK
clk => period_halfword_2_register[7].CLK
clk => period_halfword_2_register[8].CLK
clk => period_halfword_2_register[9].CLK
clk => period_halfword_2_register[10].CLK
clk => period_halfword_2_register[11].CLK
clk => period_halfword_2_register[12].CLK
clk => period_halfword_2_register[13].CLK
clk => period_halfword_2_register[14].CLK
clk => period_halfword_2_register[15].CLK
clk => period_halfword_1_register[0].CLK
clk => period_halfword_1_register[1].CLK
clk => period_halfword_1_register[2].CLK
clk => period_halfword_1_register[3].CLK
clk => period_halfword_1_register[4].CLK
clk => period_halfword_1_register[5].CLK
clk => period_halfword_1_register[6].CLK
clk => period_halfword_1_register[7].CLK
clk => period_halfword_1_register[8].CLK
clk => period_halfword_1_register[9].CLK
clk => period_halfword_1_register[10].CLK
clk => period_halfword_1_register[11].CLK
clk => period_halfword_1_register[12].CLK
clk => period_halfword_1_register[13].CLK
clk => period_halfword_1_register[14].CLK
clk => period_halfword_1_register[15].CLK
clk => period_halfword_0_register[0].CLK
clk => period_halfword_0_register[1].CLK
clk => period_halfword_0_register[2].CLK
clk => period_halfword_0_register[3].CLK
clk => period_halfword_0_register[4].CLK
clk => period_halfword_0_register[5].CLK
clk => period_halfword_0_register[6].CLK
clk => period_halfword_0_register[7].CLK
clk => period_halfword_0_register[8].CLK
clk => period_halfword_0_register[9].CLK
clk => period_halfword_0_register[10].CLK
clk => period_halfword_0_register[11].CLK
clk => period_halfword_0_register[12].CLK
clk => period_halfword_0_register[13].CLK
clk => period_halfword_0_register[14].CLK
clk => period_halfword_0_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
clk => internal_counter[32].CLK
clk => internal_counter[33].CLK
clk => internal_counter[34].CLK
clk => internal_counter[35].CLK
clk => internal_counter[36].CLK
clk => internal_counter[37].CLK
clk => internal_counter[38].CLK
clk => internal_counter[39].CLK
clk => internal_counter[40].CLK
clk => internal_counter[41].CLK
clk => internal_counter[42].CLK
clk => internal_counter[43].CLK
clk => internal_counter[44].CLK
clk => internal_counter[45].CLK
clk => internal_counter[46].CLK
clk => internal_counter[47].CLK
clk => internal_counter[48].CLK
clk => internal_counter[49].CLK
clk => internal_counter[50].CLK
clk => internal_counter[51].CLK
clk => internal_counter[52].CLK
clk => internal_counter[53].CLK
clk => internal_counter[54].CLK
clk => internal_counter[55].CLK
clk => internal_counter[56].CLK
clk => internal_counter[57].CLK
clk => internal_counter[58].CLK
clk => internal_counter[59].CLK
clk => internal_counter[60].CLK
clk => internal_counter[61].CLK
clk => internal_counter[62].CLK
clk => internal_counter[63].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].ACLR
reset_n => internal_counter[3].ACLR
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => internal_counter[32].ACLR
reset_n => internal_counter[33].ACLR
reset_n => internal_counter[34].ACLR
reset_n => internal_counter[35].ACLR
reset_n => internal_counter[36].ACLR
reset_n => internal_counter[37].ACLR
reset_n => internal_counter[38].ACLR
reset_n => internal_counter[39].ACLR
reset_n => internal_counter[40].ACLR
reset_n => internal_counter[41].ACLR
reset_n => internal_counter[42].ACLR
reset_n => internal_counter[43].ACLR
reset_n => internal_counter[44].ACLR
reset_n => internal_counter[45].ACLR
reset_n => internal_counter[46].ACLR
reset_n => internal_counter[47].ACLR
reset_n => internal_counter[48].ACLR
reset_n => internal_counter[49].ACLR
reset_n => internal_counter[50].ACLR
reset_n => internal_counter[51].ACLR
reset_n => internal_counter[52].ACLR
reset_n => internal_counter[53].ACLR
reset_n => internal_counter[54].ACLR
reset_n => internal_counter[55].ACLR
reset_n => internal_counter[56].ACLR
reset_n => internal_counter[57].ACLR
reset_n => internal_counter[58].ACLR
reset_n => internal_counter[59].ACLR
reset_n => internal_counter[60].ACLR
reset_n => internal_counter[61].ACLR
reset_n => internal_counter[62].ACLR
reset_n => internal_counter[63].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_halfword_0_register[0].PRESET
reset_n => period_halfword_0_register[1].PRESET
reset_n => period_halfword_0_register[2].ACLR
reset_n => period_halfword_0_register[3].ACLR
reset_n => period_halfword_0_register[4].PRESET
reset_n => period_halfword_0_register[5].PRESET
reset_n => period_halfword_0_register[6].PRESET
reset_n => period_halfword_0_register[7].PRESET
reset_n => period_halfword_0_register[8].PRESET
reset_n => period_halfword_0_register[9].ACLR
reset_n => period_halfword_0_register[10].ACLR
reset_n => period_halfword_0_register[11].ACLR
reset_n => period_halfword_0_register[12].ACLR
reset_n => period_halfword_0_register[13].ACLR
reset_n => period_halfword_0_register[14].ACLR
reset_n => period_halfword_0_register[15].ACLR
reset_n => period_halfword_1_register[0].ACLR
reset_n => period_halfword_1_register[1].ACLR
reset_n => period_halfword_1_register[2].ACLR
reset_n => period_halfword_1_register[3].ACLR
reset_n => period_halfword_1_register[4].ACLR
reset_n => period_halfword_1_register[5].ACLR
reset_n => period_halfword_1_register[6].ACLR
reset_n => period_halfword_1_register[7].ACLR
reset_n => period_halfword_1_register[8].ACLR
reset_n => period_halfword_1_register[9].ACLR
reset_n => period_halfword_1_register[10].ACLR
reset_n => period_halfword_1_register[11].ACLR
reset_n => period_halfword_1_register[12].ACLR
reset_n => period_halfword_1_register[13].ACLR
reset_n => period_halfword_1_register[14].ACLR
reset_n => period_halfword_1_register[15].ACLR
reset_n => period_halfword_2_register[0].ACLR
reset_n => period_halfword_2_register[1].ACLR
reset_n => period_halfword_2_register[2].ACLR
reset_n => period_halfword_2_register[3].ACLR
reset_n => period_halfword_2_register[4].ACLR
reset_n => period_halfword_2_register[5].ACLR
reset_n => period_halfword_2_register[6].ACLR
reset_n => period_halfword_2_register[7].ACLR
reset_n => period_halfword_2_register[8].ACLR
reset_n => period_halfword_2_register[9].ACLR
reset_n => period_halfword_2_register[10].ACLR
reset_n => period_halfword_2_register[11].ACLR
reset_n => period_halfword_2_register[12].ACLR
reset_n => period_halfword_2_register[13].ACLR
reset_n => period_halfword_2_register[14].ACLR
reset_n => period_halfword_2_register[15].ACLR
reset_n => period_halfword_3_register[0].ACLR
reset_n => period_halfword_3_register[1].ACLR
reset_n => period_halfword_3_register[2].ACLR
reset_n => period_halfword_3_register[3].ACLR
reset_n => period_halfword_3_register[4].ACLR
reset_n => period_halfword_3_register[5].ACLR
reset_n => period_halfword_3_register[6].ACLR
reset_n => period_halfword_3_register[7].ACLR
reset_n => period_halfword_3_register[8].ACLR
reset_n => period_halfword_3_register[9].ACLR
reset_n => period_halfword_3_register[10].ACLR
reset_n => period_halfword_3_register[11].ACLR
reset_n => period_halfword_3_register[12].ACLR
reset_n => period_halfword_3_register[13].ACLR
reset_n => period_halfword_3_register[14].ACLR
reset_n => period_halfword_3_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
reset_n => counter_snapshot[32].ACLR
reset_n => counter_snapshot[33].ACLR
reset_n => counter_snapshot[34].ACLR
reset_n => counter_snapshot[35].ACLR
reset_n => counter_snapshot[36].ACLR
reset_n => counter_snapshot[37].ACLR
reset_n => counter_snapshot[38].ACLR
reset_n => counter_snapshot[39].ACLR
reset_n => counter_snapshot[40].ACLR
reset_n => counter_snapshot[41].ACLR
reset_n => counter_snapshot[42].ACLR
reset_n => counter_snapshot[43].ACLR
reset_n => counter_snapshot[44].ACLR
reset_n => counter_snapshot[45].ACLR
reset_n => counter_snapshot[46].ACLR
reset_n => counter_snapshot[47].ACLR
reset_n => counter_snapshot[48].ACLR
reset_n => counter_snapshot[49].ACLR
reset_n => counter_snapshot[50].ACLR
reset_n => counter_snapshot[51].ACLR
reset_n => counter_snapshot[52].ACLR
reset_n => counter_snapshot[53].ACLR
reset_n => counter_snapshot[54].ACLR
reset_n => counter_snapshot[55].ACLR
reset_n => counter_snapshot[56].ACLR
reset_n => counter_snapshot[57].ACLR
reset_n => counter_snapshot[58].ACLR
reset_n => counter_snapshot[59].ACLR
reset_n => counter_snapshot[60].ACLR
reset_n => counter_snapshot[61].ACLR
reset_n => counter_snapshot[62].ACLR
reset_n => counter_snapshot[63].ACLR
write_n => period_halfword_0_wr_strobe.IN1
writedata[0] => period_halfword_0_register[0].DATAIN
writedata[0] => period_halfword_1_register[0].DATAIN
writedata[0] => period_halfword_2_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_halfword_3_register[0].DATAIN
writedata[1] => period_halfword_0_register[1].DATAIN
writedata[1] => period_halfword_1_register[1].DATAIN
writedata[1] => period_halfword_2_register[1].DATAIN
writedata[1] => period_halfword_3_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_halfword_0_register[2].DATAIN
writedata[2] => period_halfword_1_register[2].DATAIN
writedata[2] => period_halfword_2_register[2].DATAIN
writedata[2] => period_halfword_3_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_halfword_0_register[3].DATAIN
writedata[3] => period_halfword_1_register[3].DATAIN
writedata[3] => period_halfword_2_register[3].DATAIN
writedata[3] => period_halfword_3_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_halfword_0_register[4].DATAIN
writedata[4] => period_halfword_1_register[4].DATAIN
writedata[4] => period_halfword_2_register[4].DATAIN
writedata[4] => period_halfword_3_register[4].DATAIN
writedata[5] => period_halfword_0_register[5].DATAIN
writedata[5] => period_halfword_1_register[5].DATAIN
writedata[5] => period_halfword_2_register[5].DATAIN
writedata[5] => period_halfword_3_register[5].DATAIN
writedata[6] => period_halfword_0_register[6].DATAIN
writedata[6] => period_halfword_1_register[6].DATAIN
writedata[6] => period_halfword_2_register[6].DATAIN
writedata[6] => period_halfword_3_register[6].DATAIN
writedata[7] => period_halfword_0_register[7].DATAIN
writedata[7] => period_halfword_1_register[7].DATAIN
writedata[7] => period_halfword_2_register[7].DATAIN
writedata[7] => period_halfword_3_register[7].DATAIN
writedata[8] => period_halfword_0_register[8].DATAIN
writedata[8] => period_halfword_1_register[8].DATAIN
writedata[8] => period_halfword_2_register[8].DATAIN
writedata[8] => period_halfword_3_register[8].DATAIN
writedata[9] => period_halfword_0_register[9].DATAIN
writedata[9] => period_halfword_1_register[9].DATAIN
writedata[9] => period_halfword_2_register[9].DATAIN
writedata[9] => period_halfword_3_register[9].DATAIN
writedata[10] => period_halfword_0_register[10].DATAIN
writedata[10] => period_halfword_1_register[10].DATAIN
writedata[10] => period_halfword_2_register[10].DATAIN
writedata[10] => period_halfword_3_register[10].DATAIN
writedata[11] => period_halfword_0_register[11].DATAIN
writedata[11] => period_halfword_1_register[11].DATAIN
writedata[11] => period_halfword_2_register[11].DATAIN
writedata[11] => period_halfword_3_register[11].DATAIN
writedata[12] => period_halfword_0_register[12].DATAIN
writedata[12] => period_halfword_1_register[12].DATAIN
writedata[12] => period_halfword_2_register[12].DATAIN
writedata[12] => period_halfword_3_register[12].DATAIN
writedata[13] => period_halfword_0_register[13].DATAIN
writedata[13] => period_halfword_1_register[13].DATAIN
writedata[13] => period_halfword_2_register[13].DATAIN
writedata[13] => period_halfword_3_register[13].DATAIN
writedata[14] => period_halfword_0_register[14].DATAIN
writedata[14] => period_halfword_1_register[14].DATAIN
writedata[14] => period_halfword_2_register[14].DATAIN
writedata[14] => period_halfword_3_register[14].DATAIN
writedata[15] => period_halfword_0_register[15].DATAIN
writedata[15] => period_halfword_1_register[15].DATAIN
writedata[15] => period_halfword_2_register[15].DATAIN
writedata[15] => period_halfword_3_register[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1
clk => d1_sd_clk_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_sd_clk_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => sd_clk_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => sd_clk_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sd_clk_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_sd_clk_s1.IN1
clock_crossing_bridge_m1_read => sd_clk_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_sd_clk_s1.IN1
clock_crossing_bridge_m1_write => sd_clk_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => sd_clk_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => sd_clk_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => sd_clk_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => sd_clk_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => sd_clk_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => sd_clk_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => sd_clk_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => sd_clk_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => sd_clk_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => sd_clk_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => sd_clk_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => sd_clk_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => sd_clk_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => sd_clk_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => sd_clk_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => sd_clk_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => sd_clk_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => sd_clk_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => sd_clk_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => sd_clk_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => sd_clk_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => sd_clk_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => sd_clk_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => sd_clk_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => sd_clk_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => sd_clk_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => sd_clk_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => sd_clk_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => sd_clk_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => sd_clk_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => sd_clk_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => sd_clk_s1_writedata[31].DATAIN
reset_n => sd_clk_s1_reset_n.DATAIN
reset_n => d1_sd_clk_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_clk_s1_readdata[0] => sd_clk_s1_readdata_from_sa[0].DATAIN
sd_clk_s1_readdata[1] => sd_clk_s1_readdata_from_sa[1].DATAIN
sd_clk_s1_readdata[2] => sd_clk_s1_readdata_from_sa[2].DATAIN
sd_clk_s1_readdata[3] => sd_clk_s1_readdata_from_sa[3].DATAIN
sd_clk_s1_readdata[4] => sd_clk_s1_readdata_from_sa[4].DATAIN
sd_clk_s1_readdata[5] => sd_clk_s1_readdata_from_sa[5].DATAIN
sd_clk_s1_readdata[6] => sd_clk_s1_readdata_from_sa[6].DATAIN
sd_clk_s1_readdata[7] => sd_clk_s1_readdata_from_sa[7].DATAIN
sd_clk_s1_readdata[8] => sd_clk_s1_readdata_from_sa[8].DATAIN
sd_clk_s1_readdata[9] => sd_clk_s1_readdata_from_sa[9].DATAIN
sd_clk_s1_readdata[10] => sd_clk_s1_readdata_from_sa[10].DATAIN
sd_clk_s1_readdata[11] => sd_clk_s1_readdata_from_sa[11].DATAIN
sd_clk_s1_readdata[12] => sd_clk_s1_readdata_from_sa[12].DATAIN
sd_clk_s1_readdata[13] => sd_clk_s1_readdata_from_sa[13].DATAIN
sd_clk_s1_readdata[14] => sd_clk_s1_readdata_from_sa[14].DATAIN
sd_clk_s1_readdata[15] => sd_clk_s1_readdata_from_sa[15].DATAIN
sd_clk_s1_readdata[16] => sd_clk_s1_readdata_from_sa[16].DATAIN
sd_clk_s1_readdata[17] => sd_clk_s1_readdata_from_sa[17].DATAIN
sd_clk_s1_readdata[18] => sd_clk_s1_readdata_from_sa[18].DATAIN
sd_clk_s1_readdata[19] => sd_clk_s1_readdata_from_sa[19].DATAIN
sd_clk_s1_readdata[20] => sd_clk_s1_readdata_from_sa[20].DATAIN
sd_clk_s1_readdata[21] => sd_clk_s1_readdata_from_sa[21].DATAIN
sd_clk_s1_readdata[22] => sd_clk_s1_readdata_from_sa[22].DATAIN
sd_clk_s1_readdata[23] => sd_clk_s1_readdata_from_sa[23].DATAIN
sd_clk_s1_readdata[24] => sd_clk_s1_readdata_from_sa[24].DATAIN
sd_clk_s1_readdata[25] => sd_clk_s1_readdata_from_sa[25].DATAIN
sd_clk_s1_readdata[26] => sd_clk_s1_readdata_from_sa[26].DATAIN
sd_clk_s1_readdata[27] => sd_clk_s1_readdata_from_sa[27].DATAIN
sd_clk_s1_readdata[28] => sd_clk_s1_readdata_from_sa[28].DATAIN
sd_clk_s1_readdata[29] => sd_clk_s1_readdata_from_sa[29].DATAIN
sd_clk_s1_readdata[30] => sd_clk_s1_readdata_from_sa[30].DATAIN
sd_clk_s1_readdata[31] => sd_clk_s1_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_clk:the_sd_clk
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1
clk => d1_sd_cmd_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_sd_cmd_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => sd_cmd_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => sd_cmd_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sd_cmd_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_sd_cmd_s1.IN1
clock_crossing_bridge_m1_read => sd_cmd_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_sd_cmd_s1.IN1
clock_crossing_bridge_m1_write => sd_cmd_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => sd_cmd_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => sd_cmd_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => sd_cmd_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => sd_cmd_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => sd_cmd_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => sd_cmd_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => sd_cmd_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => sd_cmd_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => sd_cmd_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => sd_cmd_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => sd_cmd_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => sd_cmd_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => sd_cmd_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => sd_cmd_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => sd_cmd_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => sd_cmd_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => sd_cmd_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => sd_cmd_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => sd_cmd_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => sd_cmd_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => sd_cmd_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => sd_cmd_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => sd_cmd_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => sd_cmd_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => sd_cmd_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => sd_cmd_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => sd_cmd_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => sd_cmd_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => sd_cmd_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => sd_cmd_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => sd_cmd_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => sd_cmd_s1_writedata[31].DATAIN
reset_n => sd_cmd_s1_reset_n.DATAIN
reset_n => d1_sd_cmd_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_cmd_s1_readdata[0] => sd_cmd_s1_readdata_from_sa[0].DATAIN
sd_cmd_s1_readdata[1] => sd_cmd_s1_readdata_from_sa[1].DATAIN
sd_cmd_s1_readdata[2] => sd_cmd_s1_readdata_from_sa[2].DATAIN
sd_cmd_s1_readdata[3] => sd_cmd_s1_readdata_from_sa[3].DATAIN
sd_cmd_s1_readdata[4] => sd_cmd_s1_readdata_from_sa[4].DATAIN
sd_cmd_s1_readdata[5] => sd_cmd_s1_readdata_from_sa[5].DATAIN
sd_cmd_s1_readdata[6] => sd_cmd_s1_readdata_from_sa[6].DATAIN
sd_cmd_s1_readdata[7] => sd_cmd_s1_readdata_from_sa[7].DATAIN
sd_cmd_s1_readdata[8] => sd_cmd_s1_readdata_from_sa[8].DATAIN
sd_cmd_s1_readdata[9] => sd_cmd_s1_readdata_from_sa[9].DATAIN
sd_cmd_s1_readdata[10] => sd_cmd_s1_readdata_from_sa[10].DATAIN
sd_cmd_s1_readdata[11] => sd_cmd_s1_readdata_from_sa[11].DATAIN
sd_cmd_s1_readdata[12] => sd_cmd_s1_readdata_from_sa[12].DATAIN
sd_cmd_s1_readdata[13] => sd_cmd_s1_readdata_from_sa[13].DATAIN
sd_cmd_s1_readdata[14] => sd_cmd_s1_readdata_from_sa[14].DATAIN
sd_cmd_s1_readdata[15] => sd_cmd_s1_readdata_from_sa[15].DATAIN
sd_cmd_s1_readdata[16] => sd_cmd_s1_readdata_from_sa[16].DATAIN
sd_cmd_s1_readdata[17] => sd_cmd_s1_readdata_from_sa[17].DATAIN
sd_cmd_s1_readdata[18] => sd_cmd_s1_readdata_from_sa[18].DATAIN
sd_cmd_s1_readdata[19] => sd_cmd_s1_readdata_from_sa[19].DATAIN
sd_cmd_s1_readdata[20] => sd_cmd_s1_readdata_from_sa[20].DATAIN
sd_cmd_s1_readdata[21] => sd_cmd_s1_readdata_from_sa[21].DATAIN
sd_cmd_s1_readdata[22] => sd_cmd_s1_readdata_from_sa[22].DATAIN
sd_cmd_s1_readdata[23] => sd_cmd_s1_readdata_from_sa[23].DATAIN
sd_cmd_s1_readdata[24] => sd_cmd_s1_readdata_from_sa[24].DATAIN
sd_cmd_s1_readdata[25] => sd_cmd_s1_readdata_from_sa[25].DATAIN
sd_cmd_s1_readdata[26] => sd_cmd_s1_readdata_from_sa[26].DATAIN
sd_cmd_s1_readdata[27] => sd_cmd_s1_readdata_from_sa[27].DATAIN
sd_cmd_s1_readdata[28] => sd_cmd_s1_readdata_from_sa[28].DATAIN
sd_cmd_s1_readdata[29] => sd_cmd_s1_readdata_from_sa[29].DATAIN
sd_cmd_s1_readdata[30] => sd_cmd_s1_readdata_from_sa[30].DATAIN
sd_cmd_s1_readdata[31] => sd_cmd_s1_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata[0] => data_dir.DATAIN
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
bidir_port <> bidir_port


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1
clk => d1_sd_dat_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_sd_dat_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => sd_dat_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => sd_dat_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sd_dat_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_sd_dat_s1.IN1
clock_crossing_bridge_m1_read => sd_dat_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_sd_dat_s1.IN1
clock_crossing_bridge_m1_write => sd_dat_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => sd_dat_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => sd_dat_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => sd_dat_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => sd_dat_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => sd_dat_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => sd_dat_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => sd_dat_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => sd_dat_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => sd_dat_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => sd_dat_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => sd_dat_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => sd_dat_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => sd_dat_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => sd_dat_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => sd_dat_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => sd_dat_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => sd_dat_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => sd_dat_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => sd_dat_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => sd_dat_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => sd_dat_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => sd_dat_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => sd_dat_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => sd_dat_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => sd_dat_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => sd_dat_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => sd_dat_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => sd_dat_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => sd_dat_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => sd_dat_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => sd_dat_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => sd_dat_s1_writedata[31].DATAIN
reset_n => sd_dat_s1_reset_n.DATAIN
reset_n => d1_sd_dat_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_dat_s1_readdata[0] => sd_dat_s1_readdata_from_sa[0].DATAIN
sd_dat_s1_readdata[1] => sd_dat_s1_readdata_from_sa[1].DATAIN
sd_dat_s1_readdata[2] => sd_dat_s1_readdata_from_sa[2].DATAIN
sd_dat_s1_readdata[3] => sd_dat_s1_readdata_from_sa[3].DATAIN
sd_dat_s1_readdata[4] => sd_dat_s1_readdata_from_sa[4].DATAIN
sd_dat_s1_readdata[5] => sd_dat_s1_readdata_from_sa[5].DATAIN
sd_dat_s1_readdata[6] => sd_dat_s1_readdata_from_sa[6].DATAIN
sd_dat_s1_readdata[7] => sd_dat_s1_readdata_from_sa[7].DATAIN
sd_dat_s1_readdata[8] => sd_dat_s1_readdata_from_sa[8].DATAIN
sd_dat_s1_readdata[9] => sd_dat_s1_readdata_from_sa[9].DATAIN
sd_dat_s1_readdata[10] => sd_dat_s1_readdata_from_sa[10].DATAIN
sd_dat_s1_readdata[11] => sd_dat_s1_readdata_from_sa[11].DATAIN
sd_dat_s1_readdata[12] => sd_dat_s1_readdata_from_sa[12].DATAIN
sd_dat_s1_readdata[13] => sd_dat_s1_readdata_from_sa[13].DATAIN
sd_dat_s1_readdata[14] => sd_dat_s1_readdata_from_sa[14].DATAIN
sd_dat_s1_readdata[15] => sd_dat_s1_readdata_from_sa[15].DATAIN
sd_dat_s1_readdata[16] => sd_dat_s1_readdata_from_sa[16].DATAIN
sd_dat_s1_readdata[17] => sd_dat_s1_readdata_from_sa[17].DATAIN
sd_dat_s1_readdata[18] => sd_dat_s1_readdata_from_sa[18].DATAIN
sd_dat_s1_readdata[19] => sd_dat_s1_readdata_from_sa[19].DATAIN
sd_dat_s1_readdata[20] => sd_dat_s1_readdata_from_sa[20].DATAIN
sd_dat_s1_readdata[21] => sd_dat_s1_readdata_from_sa[21].DATAIN
sd_dat_s1_readdata[22] => sd_dat_s1_readdata_from_sa[22].DATAIN
sd_dat_s1_readdata[23] => sd_dat_s1_readdata_from_sa[23].DATAIN
sd_dat_s1_readdata[24] => sd_dat_s1_readdata_from_sa[24].DATAIN
sd_dat_s1_readdata[25] => sd_dat_s1_readdata_from_sa[25].DATAIN
sd_dat_s1_readdata[26] => sd_dat_s1_readdata_from_sa[26].DATAIN
sd_dat_s1_readdata[27] => sd_dat_s1_readdata_from_sa[27].DATAIN
sd_dat_s1_readdata[28] => sd_dat_s1_readdata_from_sa[28].DATAIN
sd_dat_s1_readdata[29] => sd_dat_s1_readdata_from_sa[29].DATAIN
sd_dat_s1_readdata[30] => sd_dat_s1_readdata_from_sa[30].DATAIN
sd_dat_s1_readdata[31] => sd_dat_s1_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata[0] => data_dir.DATAIN
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
bidir_port <> bidir_port


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1
clk => d1_sd_wp_n_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN4
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_sd_wp_n_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => sd_wp_n_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => sd_wp_n_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sd_wp_n_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sd_wp_n_s1.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_sd_wp_n_s1.IN1
clock_crossing_bridge_m1_read => sd_wp_n_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_sd_wp_n_s1.IN1
reset_n => sd_wp_n_s1_reset_n.DATAIN
reset_n => d1_sd_wp_n_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_wp_n_s1_readdata[0] => sd_wp_n_s1_readdata_from_sa[0].DATAIN
sd_wp_n_s1_readdata[1] => sd_wp_n_s1_readdata_from_sa[1].DATAIN
sd_wp_n_s1_readdata[2] => sd_wp_n_s1_readdata_from_sa[2].DATAIN
sd_wp_n_s1_readdata[3] => sd_wp_n_s1_readdata_from_sa[3].DATAIN
sd_wp_n_s1_readdata[4] => sd_wp_n_s1_readdata_from_sa[4].DATAIN
sd_wp_n_s1_readdata[5] => sd_wp_n_s1_readdata_from_sa[5].DATAIN
sd_wp_n_s1_readdata[6] => sd_wp_n_s1_readdata_from_sa[6].DATAIN
sd_wp_n_s1_readdata[7] => sd_wp_n_s1_readdata_from_sa[7].DATAIN
sd_wp_n_s1_readdata[8] => sd_wp_n_s1_readdata_from_sa[8].DATAIN
sd_wp_n_s1_readdata[9] => sd_wp_n_s1_readdata_from_sa[9].DATAIN
sd_wp_n_s1_readdata[10] => sd_wp_n_s1_readdata_from_sa[10].DATAIN
sd_wp_n_s1_readdata[11] => sd_wp_n_s1_readdata_from_sa[11].DATAIN
sd_wp_n_s1_readdata[12] => sd_wp_n_s1_readdata_from_sa[12].DATAIN
sd_wp_n_s1_readdata[13] => sd_wp_n_s1_readdata_from_sa[13].DATAIN
sd_wp_n_s1_readdata[14] => sd_wp_n_s1_readdata_from_sa[14].DATAIN
sd_wp_n_s1_readdata[15] => sd_wp_n_s1_readdata_from_sa[15].DATAIN
sd_wp_n_s1_readdata[16] => sd_wp_n_s1_readdata_from_sa[16].DATAIN
sd_wp_n_s1_readdata[17] => sd_wp_n_s1_readdata_from_sa[17].DATAIN
sd_wp_n_s1_readdata[18] => sd_wp_n_s1_readdata_from_sa[18].DATAIN
sd_wp_n_s1_readdata[19] => sd_wp_n_s1_readdata_from_sa[19].DATAIN
sd_wp_n_s1_readdata[20] => sd_wp_n_s1_readdata_from_sa[20].DATAIN
sd_wp_n_s1_readdata[21] => sd_wp_n_s1_readdata_from_sa[21].DATAIN
sd_wp_n_s1_readdata[22] => sd_wp_n_s1_readdata_from_sa[22].DATAIN
sd_wp_n_s1_readdata[23] => sd_wp_n_s1_readdata_from_sa[23].DATAIN
sd_wp_n_s1_readdata[24] => sd_wp_n_s1_readdata_from_sa[24].DATAIN
sd_wp_n_s1_readdata[25] => sd_wp_n_s1_readdata_from_sa[25].DATAIN
sd_wp_n_s1_readdata[26] => sd_wp_n_s1_readdata_from_sa[26].DATAIN
sd_wp_n_s1_readdata[27] => sd_wp_n_s1_readdata_from_sa[27].DATAIN
sd_wp_n_s1_readdata[28] => sd_wp_n_s1_readdata_from_sa[28].DATAIN
sd_wp_n_s1_readdata[29] => sd_wp_n_s1_readdata_from_sa[29].DATAIN
sd_wp_n_s1_readdata[30] => sd_wp_n_s1_readdata_from_sa[30].DATAIN
sd_wp_n_s1_readdata[31] => sd_wp_n_s1_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_wp_n:the_sd_wp_n
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port => read_mux_out.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1
DE0_SOPC_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_0_out_address_to_slave[1] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[2] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[3] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[4] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[5] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[6] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[7] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[8] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[9] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[10] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[11] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[12] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[13] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[14] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[15] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[16] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[17] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[18] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[19] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[20] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[21] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_address_to_slave[22] => sdram_s1_address.DATAB
DE0_SOPC_clock_0_out_byteenable[0] => sdram_s1_byteenable_n.DATAB
DE0_SOPC_clock_0_out_byteenable[1] => sdram_s1_byteenable_n.DATAB
DE0_SOPC_clock_0_out_read => DE0_SOPC_clock_0_out_requests_sdram_s1.IN0
DE0_SOPC_clock_0_out_read => DE0_SOPC_clock_0_out_qualified_request_sdram_s1.IN1
DE0_SOPC_clock_0_out_read => sdram_s1_in_a_read_cycle.IN0
DE0_SOPC_clock_0_out_write => DE0_SOPC_clock_0_out_requests_sdram_s1.IN1
DE0_SOPC_clock_0_out_write => sdram_s1_in_a_write_cycle.IN0
DE0_SOPC_clock_0_out_writedata[0] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[1] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[2] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[3] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[4] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[5] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[6] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[7] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[8] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[9] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[10] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[11] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[12] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[13] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[14] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_0_out_writedata[15] => sdram_s1_writedata.DATAB
DE0_SOPC_clock_1_out_address_to_slave[0] => ~NO_FANOUT~
DE0_SOPC_clock_1_out_address_to_slave[1] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[2] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[3] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[4] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[5] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[6] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[7] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[8] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[9] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[10] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[11] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[12] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[13] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[14] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[15] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[16] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[17] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[18] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[19] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[20] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[21] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_address_to_slave[22] => sdram_s1_address.DATAA
DE0_SOPC_clock_1_out_byteenable[0] => sdram_s1_byteenable_n.DATAB
DE0_SOPC_clock_1_out_byteenable[1] => sdram_s1_byteenable_n.DATAB
DE0_SOPC_clock_1_out_read => DE0_SOPC_clock_1_out_requests_sdram_s1.IN0
DE0_SOPC_clock_1_out_read => DE0_SOPC_clock_1_out_qualified_request_sdram_s1.IN1
DE0_SOPC_clock_1_out_read => sdram_s1_in_a_read_cycle.IN0
DE0_SOPC_clock_1_out_write => DE0_SOPC_clock_1_out_requests_sdram_s1.IN1
DE0_SOPC_clock_1_out_write => sdram_s1_in_a_write_cycle.IN0
DE0_SOPC_clock_1_out_writedata[0] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[1] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[2] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[3] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[4] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[5] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[6] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[7] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[8] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[9] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[10] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[11] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[12] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[13] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[14] => sdram_s1_writedata.DATAA
DE0_SOPC_clock_1_out_writedata[15] => sdram_s1_writedata.DATAA
clk => clk.IN2
reset_n => reset_n.IN2
sdram_s1_readdata[0] => sdram_s1_readdata_from_sa[0].DATAIN
sdram_s1_readdata[1] => sdram_s1_readdata_from_sa[1].DATAIN
sdram_s1_readdata[2] => sdram_s1_readdata_from_sa[2].DATAIN
sdram_s1_readdata[3] => sdram_s1_readdata_from_sa[3].DATAIN
sdram_s1_readdata[4] => sdram_s1_readdata_from_sa[4].DATAIN
sdram_s1_readdata[5] => sdram_s1_readdata_from_sa[5].DATAIN
sdram_s1_readdata[6] => sdram_s1_readdata_from_sa[6].DATAIN
sdram_s1_readdata[7] => sdram_s1_readdata_from_sa[7].DATAIN
sdram_s1_readdata[8] => sdram_s1_readdata_from_sa[8].DATAIN
sdram_s1_readdata[9] => sdram_s1_readdata_from_sa[9].DATAIN
sdram_s1_readdata[10] => sdram_s1_readdata_from_sa[10].DATAIN
sdram_s1_readdata[11] => sdram_s1_readdata_from_sa[11].DATAIN
sdram_s1_readdata[12] => sdram_s1_readdata_from_sa[12].DATAIN
sdram_s1_readdata[13] => sdram_s1_readdata_from_sa[13].DATAIN
sdram_s1_readdata[14] => sdram_s1_readdata_from_sa[14].DATAIN
sdram_s1_readdata[15] => sdram_s1_readdata_from_sa[15].DATAIN
sdram_s1_readdatavalid => sdram_s1_move_on_to_next_transaction.IN2
sdram_s1_waitrequest => sdram_s1_waits_for_read.IN1
sdram_s1_waitrequest => sdram_s1_waits_for_write.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest_from_sa.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1
clk => d1_seg7_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_seg7_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => seg7_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => seg7_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_seg7_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_seg7_s1.IN1
clock_crossing_bridge_m1_read => seg7_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_seg7_s1.IN1
clock_crossing_bridge_m1_write => seg7_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => seg7_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => seg7_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => seg7_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => seg7_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => seg7_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => seg7_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => seg7_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => seg7_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => seg7_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => seg7_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => seg7_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => seg7_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => seg7_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => seg7_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => seg7_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => seg7_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => seg7_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => seg7_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => seg7_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => seg7_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => seg7_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => seg7_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => seg7_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => seg7_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => seg7_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => seg7_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => seg7_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => seg7_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => seg7_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => seg7_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => seg7_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => seg7_s1_writedata[31].DATAIN
reset_n => seg7_s1_reset_n.DATAIN
reset_n => d1_seg7_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
seg7_s1_readdata[0] => seg7_s1_readdata_from_sa[0].DATAIN
seg7_s1_readdata[1] => seg7_s1_readdata_from_sa[1].DATAIN
seg7_s1_readdata[2] => seg7_s1_readdata_from_sa[2].DATAIN
seg7_s1_readdata[3] => seg7_s1_readdata_from_sa[3].DATAIN
seg7_s1_readdata[4] => seg7_s1_readdata_from_sa[4].DATAIN
seg7_s1_readdata[5] => seg7_s1_readdata_from_sa[5].DATAIN
seg7_s1_readdata[6] => seg7_s1_readdata_from_sa[6].DATAIN
seg7_s1_readdata[7] => seg7_s1_readdata_from_sa[7].DATAIN
seg7_s1_readdata[8] => seg7_s1_readdata_from_sa[8].DATAIN
seg7_s1_readdata[9] => seg7_s1_readdata_from_sa[9].DATAIN
seg7_s1_readdata[10] => seg7_s1_readdata_from_sa[10].DATAIN
seg7_s1_readdata[11] => seg7_s1_readdata_from_sa[11].DATAIN
seg7_s1_readdata[12] => seg7_s1_readdata_from_sa[12].DATAIN
seg7_s1_readdata[13] => seg7_s1_readdata_from_sa[13].DATAIN
seg7_s1_readdata[14] => seg7_s1_readdata_from_sa[14].DATAIN
seg7_s1_readdata[15] => seg7_s1_readdata_from_sa[15].DATAIN
seg7_s1_readdata[16] => seg7_s1_readdata_from_sa[16].DATAIN
seg7_s1_readdata[17] => seg7_s1_readdata_from_sa[17].DATAIN
seg7_s1_readdata[18] => seg7_s1_readdata_from_sa[18].DATAIN
seg7_s1_readdata[19] => seg7_s1_readdata_from_sa[19].DATAIN
seg7_s1_readdata[20] => seg7_s1_readdata_from_sa[20].DATAIN
seg7_s1_readdata[21] => seg7_s1_readdata_from_sa[21].DATAIN
seg7_s1_readdata[22] => seg7_s1_readdata_from_sa[22].DATAIN
seg7_s1_readdata[23] => seg7_s1_readdata_from_sa[23].DATAIN
seg7_s1_readdata[24] => seg7_s1_readdata_from_sa[24].DATAIN
seg7_s1_readdata[25] => seg7_s1_readdata_from_sa[25].DATAIN
seg7_s1_readdata[26] => seg7_s1_readdata_from_sa[26].DATAIN
seg7_s1_readdata[27] => seg7_s1_readdata_from_sa[27].DATAIN
seg7_s1_readdata[28] => seg7_s1_readdata_from_sa[28].DATAIN
seg7_s1_readdata[29] => seg7_s1_readdata_from_sa[29].DATAIN
seg7_s1_readdata[30] => seg7_s1_readdata_from_sa[30].DATAIN
seg7_s1_readdata[31] => seg7_s1_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].PRESET
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].PRESET
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].PRESET
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].PRESET
reset_n => data_out[15].PRESET
reset_n => data_out[16].PRESET
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].PRESET
reset_n => data_out[20].PRESET
reset_n => data_out[21].PRESET
reset_n => data_out[22].PRESET
reset_n => data_out[23].PRESET
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].PRESET
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].PRESET
reset_n => data_out[31].PRESET
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
writedata[18] => data_out[18].DATAIN
writedata[19] => data_out[19].DATAIN
writedata[20] => data_out[20].DATAIN
writedata[21] => data_out[21].DATAIN
writedata[22] => data_out[22].DATAIN
writedata[23] => data_out[23].DATAIN
writedata[24] => data_out[24].DATAIN
writedata[25] => data_out[25].DATAIN
writedata[26] => data_out[26].DATAIN
writedata[27] => data_out[27].DATAIN
writedata[28] => data_out[28].DATAIN
writedata[29] => data_out[29].DATAIN
writedata[30] => data_out[30].DATAIN
writedata[31] => data_out[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1
clk => d1_switches_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN3
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_switches_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => switches_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => switches_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_switches_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_switches_s1.IN1
clock_crossing_bridge_m1_read => switches_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_switches_s1.IN1
clock_crossing_bridge_m1_write => switches_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => switches_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => switches_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => switches_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => switches_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => switches_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => switches_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => switches_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => switches_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => switches_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => switches_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => switches_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => switches_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => switches_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => switches_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => switches_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => switches_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => switches_s1_writedata[16].DATAIN
clock_crossing_bridge_m1_writedata[17] => switches_s1_writedata[17].DATAIN
clock_crossing_bridge_m1_writedata[18] => switches_s1_writedata[18].DATAIN
clock_crossing_bridge_m1_writedata[19] => switches_s1_writedata[19].DATAIN
clock_crossing_bridge_m1_writedata[20] => switches_s1_writedata[20].DATAIN
clock_crossing_bridge_m1_writedata[21] => switches_s1_writedata[21].DATAIN
clock_crossing_bridge_m1_writedata[22] => switches_s1_writedata[22].DATAIN
clock_crossing_bridge_m1_writedata[23] => switches_s1_writedata[23].DATAIN
clock_crossing_bridge_m1_writedata[24] => switches_s1_writedata[24].DATAIN
clock_crossing_bridge_m1_writedata[25] => switches_s1_writedata[25].DATAIN
clock_crossing_bridge_m1_writedata[26] => switches_s1_writedata[26].DATAIN
clock_crossing_bridge_m1_writedata[27] => switches_s1_writedata[27].DATAIN
clock_crossing_bridge_m1_writedata[28] => switches_s1_writedata[28].DATAIN
clock_crossing_bridge_m1_writedata[29] => switches_s1_writedata[29].DATAIN
clock_crossing_bridge_m1_writedata[30] => switches_s1_writedata[30].DATAIN
clock_crossing_bridge_m1_writedata[31] => switches_s1_writedata[31].DATAIN
reset_n => switches_s1_reset_n.DATAIN
reset_n => d1_switches_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
switches_s1_irq => switches_s1_irq_from_sa.DATAIN
switches_s1_readdata[0] => switches_s1_readdata_from_sa[0].DATAIN
switches_s1_readdata[1] => switches_s1_readdata_from_sa[1].DATAIN
switches_s1_readdata[2] => switches_s1_readdata_from_sa[2].DATAIN
switches_s1_readdata[3] => switches_s1_readdata_from_sa[3].DATAIN
switches_s1_readdata[4] => switches_s1_readdata_from_sa[4].DATAIN
switches_s1_readdata[5] => switches_s1_readdata_from_sa[5].DATAIN
switches_s1_readdata[6] => switches_s1_readdata_from_sa[6].DATAIN
switches_s1_readdata[7] => switches_s1_readdata_from_sa[7].DATAIN
switches_s1_readdata[8] => switches_s1_readdata_from_sa[8].DATAIN
switches_s1_readdata[9] => switches_s1_readdata_from_sa[9].DATAIN
switches_s1_readdata[10] => switches_s1_readdata_from_sa[10].DATAIN
switches_s1_readdata[11] => switches_s1_readdata_from_sa[11].DATAIN
switches_s1_readdata[12] => switches_s1_readdata_from_sa[12].DATAIN
switches_s1_readdata[13] => switches_s1_readdata_from_sa[13].DATAIN
switches_s1_readdata[14] => switches_s1_readdata_from_sa[14].DATAIN
switches_s1_readdata[15] => switches_s1_readdata_from_sa[15].DATAIN
switches_s1_readdata[16] => switches_s1_readdata_from_sa[16].DATAIN
switches_s1_readdata[17] => switches_s1_readdata_from_sa[17].DATAIN
switches_s1_readdata[18] => switches_s1_readdata_from_sa[18].DATAIN
switches_s1_readdata[19] => switches_s1_readdata_from_sa[19].DATAIN
switches_s1_readdata[20] => switches_s1_readdata_from_sa[20].DATAIN
switches_s1_readdata[21] => switches_s1_readdata_from_sa[21].DATAIN
switches_s1_readdata[22] => switches_s1_readdata_from_sa[22].DATAIN
switches_s1_readdata[23] => switches_s1_readdata_from_sa[23].DATAIN
switches_s1_readdata[24] => switches_s1_readdata_from_sa[24].DATAIN
switches_s1_readdata[25] => switches_s1_readdata_from_sa[25].DATAIN
switches_s1_readdata[26] => switches_s1_readdata_from_sa[26].DATAIN
switches_s1_readdata[27] => switches_s1_readdata_from_sa[27].DATAIN
switches_s1_readdata[28] => switches_s1_readdata_from_sa[28].DATAIN
switches_s1_readdata[29] => switches_s1_readdata_from_sa[29].DATAIN
switches_s1_readdata[30] => switches_s1_readdata_from_sa[30].DATAIN
switches_s1_readdata[31] => switches_s1_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches:the_switches
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d2_data_in[4].CLK
clk => d2_data_in[5].CLK
clk => d2_data_in[6].CLK
clk => d2_data_in[7].CLK
clk => d2_data_in[8].CLK
clk => d2_data_in[9].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => d1_data_in[4].CLK
clk => d1_data_in[5].CLK
clk => d1_data_in[6].CLK
clk => d1_data_in[7].CLK
clk => d1_data_in[8].CLK
clk => d1_data_in[9].CLK
clk => edge_capture[9].CLK
clk => edge_capture[8].CLK
clk => edge_capture[7].CLK
clk => edge_capture[6].CLK
clk => edge_capture[5].CLK
clk => edge_capture[4].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => irq_mask[4].CLK
clk => irq_mask[5].CLK
clk => irq_mask[6].CLK
clk => irq_mask[7].CLK
clk => irq_mask[8].CLK
clk => irq_mask[9].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
in_port[4] => read_mux_out.IN1
in_port[4] => d1_data_in[4].DATAIN
in_port[5] => read_mux_out.IN1
in_port[5] => d1_data_in[5].DATAIN
in_port[6] => read_mux_out.IN1
in_port[6] => d1_data_in[6].DATAIN
in_port[7] => read_mux_out.IN1
in_port[7] => d1_data_in[7].DATAIN
in_port[8] => read_mux_out.IN1
in_port[8] => d1_data_in[8].DATAIN
in_port[9] => read_mux_out.IN1
in_port[9] => d1_data_in[9].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => irq_mask[4].ACLR
reset_n => irq_mask[5].ACLR
reset_n => irq_mask[6].ACLR
reset_n => irq_mask[7].ACLR
reset_n => irq_mask[8].ACLR
reset_n => irq_mask[9].ACLR
reset_n => edge_capture[0].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
reset_n => edge_capture[4].ACLR
reset_n => edge_capture[5].ACLR
reset_n => edge_capture[6].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d2_data_in[4].ACLR
reset_n => d2_data_in[5].ACLR
reset_n => d2_data_in[6].ACLR
reset_n => d2_data_in[7].ACLR
reset_n => d2_data_in[8].ACLR
reset_n => d2_data_in[9].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => d1_data_in[4].ACLR
reset_n => d1_data_in[5].ACLR
reset_n => d1_data_in[6].ACLR
reset_n => d1_data_in[7].ACLR
reset_n => d1_data_in[8].ACLR
reset_n => d1_data_in[9].ACLR
reset_n => edge_capture[7].ACLR
reset_n => edge_capture[8].ACLR
reset_n => edge_capture[9].ACLR
write_n => always1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
writedata[4] => irq_mask[4].DATAIN
writedata[5] => irq_mask[5].DATAIN
writedata[6] => irq_mask[6].DATAIN
writedata[7] => irq_mask[7].DATAIN
writedata[8] => irq_mask[8].DATAIN
writedata[9] => irq_mask[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => Equal0.IN5
clock_crossing_bridge_m1_address_to_slave[4] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN4
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN0
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_sysid_control_slave.IN0
clock_crossing_bridge_m1_nativeaddress[0] => sysid_control_slave_address.DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sysid_control_slave.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_sysid_control_slave.IN1
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_sysid_control_slave.IN1
clock_crossing_bridge_m1_read => sysid_control_slave_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[19].DATAIN
address => readdata[17].DATAIN
address => readdata[15].DATAIN
address => readdata[11].DATAIN
address => readdata[8].DATAIN
address => readdata[7].DATAIN
address => readdata[4].DATAIN
address => readdata[3].DATAIN
address => readdata[2].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1
clk => d1_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN1
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_timer_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => timer_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => timer_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => timer_s1_address[2].DATAIN
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_timer_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_timer_s1.IN1
clock_crossing_bridge_m1_read => timer_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_timer_s1.IN1
clock_crossing_bridge_m1_write => timer_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => timer_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => timer_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => timer_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => timer_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => timer_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => timer_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => timer_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => timer_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => timer_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => timer_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => timer_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => timer_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => timer_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => timer_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => timer_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => timer_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[31] => ~NO_FANOUT~
reset_n => timer_s1_reset_n.DATAIN
reset_n => d1_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_s1_irq => timer_s1_irq_from_sa.DATAIN
timer_s1_readdata[0] => timer_s1_readdata_from_sa[0].DATAIN
timer_s1_readdata[1] => timer_s1_readdata_from_sa[1].DATAIN
timer_s1_readdata[2] => timer_s1_readdata_from_sa[2].DATAIN
timer_s1_readdata[3] => timer_s1_readdata_from_sa[3].DATAIN
timer_s1_readdata[4] => timer_s1_readdata_from_sa[4].DATAIN
timer_s1_readdata[5] => timer_s1_readdata_from_sa[5].DATAIN
timer_s1_readdata[6] => timer_s1_readdata_from_sa[6].DATAIN
timer_s1_readdata[7] => timer_s1_readdata_from_sa[7].DATAIN
timer_s1_readdata[8] => timer_s1_readdata_from_sa[8].DATAIN
timer_s1_readdata[9] => timer_s1_readdata_from_sa[9].DATAIN
timer_s1_readdata[10] => timer_s1_readdata_from_sa[10].DATAIN
timer_s1_readdata[11] => timer_s1_readdata_from_sa[11].DATAIN
timer_s1_readdata[12] => timer_s1_readdata_from_sa[12].DATAIN
timer_s1_readdata[13] => timer_s1_readdata_from_sa[13].DATAIN
timer_s1_readdata[14] => timer_s1_readdata_from_sa[14].DATAIN
timer_s1_readdata[15] => timer_s1_readdata_from_sa[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer:the_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].ACLR
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].ACLR
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].PRESET
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave
clk => cfi_flash_s1_wait_counter[0].CLK
clk => cfi_flash_s1_wait_counter[1].CLK
clk => cfi_flash_s1_wait_counter[2].CLK
clk => cfi_flash_s1_wait_counter[3].CLK
clk => d1_tristate_bridge_avalon_slave_end_xfer~reg0.CLK
clk => address_to_the_cfi_flash[0]~reg0.CLK
clk => address_to_the_cfi_flash[1]~reg0.CLK
clk => address_to_the_cfi_flash[2]~reg0.CLK
clk => address_to_the_cfi_flash[3]~reg0.CLK
clk => address_to_the_cfi_flash[4]~reg0.CLK
clk => address_to_the_cfi_flash[5]~reg0.CLK
clk => address_to_the_cfi_flash[6]~reg0.CLK
clk => address_to_the_cfi_flash[7]~reg0.CLK
clk => address_to_the_cfi_flash[8]~reg0.CLK
clk => address_to_the_cfi_flash[9]~reg0.CLK
clk => address_to_the_cfi_flash[10]~reg0.CLK
clk => address_to_the_cfi_flash[11]~reg0.CLK
clk => address_to_the_cfi_flash[12]~reg0.CLK
clk => address_to_the_cfi_flash[13]~reg0.CLK
clk => address_to_the_cfi_flash[14]~reg0.CLK
clk => address_to_the_cfi_flash[15]~reg0.CLK
clk => address_to_the_cfi_flash[16]~reg0.CLK
clk => address_to_the_cfi_flash[17]~reg0.CLK
clk => address_to_the_cfi_flash[18]~reg0.CLK
clk => address_to_the_cfi_flash[19]~reg0.CLK
clk => address_to_the_cfi_flash[20]~reg0.CLK
clk => address_to_the_cfi_flash[21]~reg0.CLK
clk => write_n_to_the_cfi_flash~reg0.CLK
clk => read_n_to_the_cfi_flash~reg0.CLK
clk => tristate_bridge_avalon_slave_reg_firsttransfer.CLK
clk => tristate_bridge_avalon_slave_arb_addend[0].CLK
clk => tristate_bridge_avalon_slave_arb_addend[1].CLK
clk => tristate_bridge_avalon_slave_saved_chosen_master_vector[0].CLK
clk => tristate_bridge_avalon_slave_saved_chosen_master_vector[1].CLK
clk => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[0].CLK
clk => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cfi_flash_s1.CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[0].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[1].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[2].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[3].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[4].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[5].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[6].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[7].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[8].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[9].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[10].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[11].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[12].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[13].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[14].CLK
clk => d1_outgoing_data_to_and_from_the_cfi_flash[15].CLK
clk => incoming_data_to_and_from_the_cfi_flash[0]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[1]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[2]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[3]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[4]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[5]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[6]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[7]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[8]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[9]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[10]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[11]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[12]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[13]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[14]~reg0.CLK
clk => incoming_data_to_and_from_the_cfi_flash[15]~reg0.CLK
clk => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[0].CLK
clk => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[1].CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1.CLK
clk => tristate_bridge_avalon_slave_slavearbiterlockenable.CLK
clk => tristate_bridge_avalon_slave_arb_share_counter[0].CLK
clk => tristate_bridge_avalon_slave_arb_share_counter[1].CLK
clk => select_n_to_the_cfi_flash~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => p1_address_to_the_cfi_flash[2].DATAB
cpu_data_master_address_to_slave[3] => p1_address_to_the_cfi_flash[3].DATAB
cpu_data_master_address_to_slave[4] => p1_address_to_the_cfi_flash[4].DATAB
cpu_data_master_address_to_slave[5] => p1_address_to_the_cfi_flash[5].DATAB
cpu_data_master_address_to_slave[6] => p1_address_to_the_cfi_flash[6].DATAB
cpu_data_master_address_to_slave[7] => p1_address_to_the_cfi_flash[7].DATAB
cpu_data_master_address_to_slave[8] => p1_address_to_the_cfi_flash[8].DATAB
cpu_data_master_address_to_slave[9] => p1_address_to_the_cfi_flash[9].DATAB
cpu_data_master_address_to_slave[10] => p1_address_to_the_cfi_flash[10].DATAB
cpu_data_master_address_to_slave[11] => p1_address_to_the_cfi_flash[11].DATAB
cpu_data_master_address_to_slave[12] => p1_address_to_the_cfi_flash[12].DATAB
cpu_data_master_address_to_slave[13] => p1_address_to_the_cfi_flash[13].DATAB
cpu_data_master_address_to_slave[14] => p1_address_to_the_cfi_flash[14].DATAB
cpu_data_master_address_to_slave[15] => p1_address_to_the_cfi_flash[15].DATAB
cpu_data_master_address_to_slave[16] => p1_address_to_the_cfi_flash[16].DATAB
cpu_data_master_address_to_slave[17] => p1_address_to_the_cfi_flash[17].DATAB
cpu_data_master_address_to_slave[18] => p1_address_to_the_cfi_flash[18].DATAB
cpu_data_master_address_to_slave[19] => p1_address_to_the_cfi_flash[19].DATAB
cpu_data_master_address_to_slave[20] => p1_address_to_the_cfi_flash[20].DATAB
cpu_data_master_address_to_slave[21] => p1_address_to_the_cfi_flash[21].DATAB
cpu_data_master_address_to_slave[22] => Equal0.IN3
cpu_data_master_address_to_slave[23] => Equal0.IN1
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN0
cpu_data_master_byteenable[0] => cpu_data_master_byteenable_cfi_flash_s1.DATAB
cpu_data_master_byteenable[1] => cpu_data_master_byteenable_cfi_flash_s1.DATAB
cpu_data_master_byteenable[2] => cpu_data_master_byteenable_cfi_flash_s1.DATAA
cpu_data_master_byteenable[3] => cpu_data_master_byteenable_cfi_flash_s1.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => p1_address_to_the_cfi_flash[1].DATAB
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_cfi_flash_s1.OUTPUTSELECT
cpu_data_master_dbs_address[1] => cpu_data_master_byteenable_cfi_flash_s1.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => d1_outgoing_data_to_and_from_the_cfi_flash[0].DATAIN
cpu_data_master_dbs_write_16[1] => d1_outgoing_data_to_and_from_the_cfi_flash[1].DATAIN
cpu_data_master_dbs_write_16[2] => d1_outgoing_data_to_and_from_the_cfi_flash[2].DATAIN
cpu_data_master_dbs_write_16[3] => d1_outgoing_data_to_and_from_the_cfi_flash[3].DATAIN
cpu_data_master_dbs_write_16[4] => d1_outgoing_data_to_and_from_the_cfi_flash[4].DATAIN
cpu_data_master_dbs_write_16[5] => d1_outgoing_data_to_and_from_the_cfi_flash[5].DATAIN
cpu_data_master_dbs_write_16[6] => d1_outgoing_data_to_and_from_the_cfi_flash[6].DATAIN
cpu_data_master_dbs_write_16[7] => d1_outgoing_data_to_and_from_the_cfi_flash[7].DATAIN
cpu_data_master_dbs_write_16[8] => d1_outgoing_data_to_and_from_the_cfi_flash[8].DATAIN
cpu_data_master_dbs_write_16[9] => d1_outgoing_data_to_and_from_the_cfi_flash[9].DATAIN
cpu_data_master_dbs_write_16[10] => d1_outgoing_data_to_and_from_the_cfi_flash[10].DATAIN
cpu_data_master_dbs_write_16[11] => d1_outgoing_data_to_and_from_the_cfi_flash[11].DATAIN
cpu_data_master_dbs_write_16[12] => d1_outgoing_data_to_and_from_the_cfi_flash[12].DATAIN
cpu_data_master_dbs_write_16[13] => d1_outgoing_data_to_and_from_the_cfi_flash[13].DATAIN
cpu_data_master_dbs_write_16[14] => d1_outgoing_data_to_and_from_the_cfi_flash[14].DATAIN
cpu_data_master_dbs_write_16[15] => d1_outgoing_data_to_and_from_the_cfi_flash[15].DATAIN
cpu_data_master_no_byte_enables_and_last_term => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_read => cpu_data_master_requests_cfi_flash_s1.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_read => cfi_flash_s1_in_a_read_cycle.IN1
cpu_data_master_write => cpu_data_master_requests_cfi_flash_s1.IN1
cpu_data_master_write => cpu_data_master_qualified_request_cfi_flash_s1.IN1
cpu_data_master_write => in_a_write_cycle.IN1
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => p1_address_to_the_cfi_flash[2].DATAA
cpu_instruction_master_address_to_slave[3] => p1_address_to_the_cfi_flash[3].DATAA
cpu_instruction_master_address_to_slave[4] => p1_address_to_the_cfi_flash[4].DATAA
cpu_instruction_master_address_to_slave[5] => p1_address_to_the_cfi_flash[5].DATAA
cpu_instruction_master_address_to_slave[6] => p1_address_to_the_cfi_flash[6].DATAA
cpu_instruction_master_address_to_slave[7] => p1_address_to_the_cfi_flash[7].DATAA
cpu_instruction_master_address_to_slave[8] => p1_address_to_the_cfi_flash[8].DATAA
cpu_instruction_master_address_to_slave[9] => p1_address_to_the_cfi_flash[9].DATAA
cpu_instruction_master_address_to_slave[10] => p1_address_to_the_cfi_flash[10].DATAA
cpu_instruction_master_address_to_slave[11] => p1_address_to_the_cfi_flash[11].DATAA
cpu_instruction_master_address_to_slave[12] => p1_address_to_the_cfi_flash[12].DATAA
cpu_instruction_master_address_to_slave[13] => p1_address_to_the_cfi_flash[13].DATAA
cpu_instruction_master_address_to_slave[14] => p1_address_to_the_cfi_flash[14].DATAA
cpu_instruction_master_address_to_slave[15] => p1_address_to_the_cfi_flash[15].DATAA
cpu_instruction_master_address_to_slave[16] => p1_address_to_the_cfi_flash[16].DATAA
cpu_instruction_master_address_to_slave[17] => p1_address_to_the_cfi_flash[17].DATAA
cpu_instruction_master_address_to_slave[18] => p1_address_to_the_cfi_flash[18].DATAA
cpu_instruction_master_address_to_slave[19] => p1_address_to_the_cfi_flash[19].DATAA
cpu_instruction_master_address_to_slave[20] => p1_address_to_the_cfi_flash[20].DATAA
cpu_instruction_master_address_to_slave[21] => p1_address_to_the_cfi_flash[21].DATAA
cpu_instruction_master_address_to_slave[22] => Equal1.IN3
cpu_instruction_master_address_to_slave[23] => Equal1.IN1
cpu_instruction_master_address_to_slave[24] => Equal1.IN2
cpu_instruction_master_address_to_slave[25] => Equal1.IN0
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => p1_address_to_the_cfi_flash[1].DATAA
cpu_instruction_master_read => cpu_instruction_master_requests_cfi_flash_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cfi_flash_s1.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cfi_flash_s1.IN1
cpu_instruction_master_read => cfi_flash_s1_in_a_read_cycle.IN1
reset_n => address_to_the_cfi_flash[0]~reg0.ACLR
reset_n => address_to_the_cfi_flash[1]~reg0.ACLR
reset_n => address_to_the_cfi_flash[2]~reg0.ACLR
reset_n => address_to_the_cfi_flash[3]~reg0.ACLR
reset_n => address_to_the_cfi_flash[4]~reg0.ACLR
reset_n => address_to_the_cfi_flash[5]~reg0.ACLR
reset_n => address_to_the_cfi_flash[6]~reg0.ACLR
reset_n => address_to_the_cfi_flash[7]~reg0.ACLR
reset_n => address_to_the_cfi_flash[8]~reg0.ACLR
reset_n => address_to_the_cfi_flash[9]~reg0.ACLR
reset_n => address_to_the_cfi_flash[10]~reg0.ACLR
reset_n => address_to_the_cfi_flash[11]~reg0.ACLR
reset_n => address_to_the_cfi_flash[12]~reg0.ACLR
reset_n => address_to_the_cfi_flash[13]~reg0.ACLR
reset_n => address_to_the_cfi_flash[14]~reg0.ACLR
reset_n => address_to_the_cfi_flash[15]~reg0.ACLR
reset_n => address_to_the_cfi_flash[16]~reg0.ACLR
reset_n => address_to_the_cfi_flash[17]~reg0.ACLR
reset_n => address_to_the_cfi_flash[18]~reg0.ACLR
reset_n => address_to_the_cfi_flash[19]~reg0.ACLR
reset_n => address_to_the_cfi_flash[20]~reg0.ACLR
reset_n => address_to_the_cfi_flash[21]~reg0.ACLR
reset_n => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[0].ACLR
reset_n => cpu_data_master_read_data_valid_cfi_flash_s1_shift_register[1].ACLR
reset_n => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[0].ACLR
reset_n => cpu_instruction_master_read_data_valid_cfi_flash_s1_shift_register[1].ACLR
reset_n => d1_tristate_bridge_avalon_slave_end_xfer~reg0.PRESET
reset_n => incoming_data_to_and_from_the_cfi_flash[0]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[1]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[2]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[3]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[4]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[5]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[6]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[7]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[8]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[9]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[10]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[11]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[12]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[13]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[14]~reg0.ACLR
reset_n => incoming_data_to_and_from_the_cfi_flash[15]~reg0.ACLR
reset_n => read_n_to_the_cfi_flash~reg0.PRESET
reset_n => select_n_to_the_cfi_flash~reg0.PRESET
reset_n => write_n_to_the_cfi_flash~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => tristate_bridge_avalon_slave_arb_share_counter[0].ACLR
reset_n => tristate_bridge_avalon_slave_arb_share_counter[1].ACLR
reset_n => tristate_bridge_avalon_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1.ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[0].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[1].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[2].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[3].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[4].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[5].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[6].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[7].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[8].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[9].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[10].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[11].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[12].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[13].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[14].ACLR
reset_n => d1_outgoing_data_to_and_from_the_cfi_flash[15].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cfi_flash_s1.ACLR
reset_n => tristate_bridge_avalon_slave_saved_chosen_master_vector[0].ACLR
reset_n => tristate_bridge_avalon_slave_saved_chosen_master_vector[1].ACLR
reset_n => tristate_bridge_avalon_slave_arb_addend[0].PRESET
reset_n => tristate_bridge_avalon_slave_arb_addend[1].ACLR
reset_n => tristate_bridge_avalon_slave_reg_firsttransfer.PRESET
reset_n => cfi_flash_s1_wait_counter[0].ACLR
reset_n => cfi_flash_s1_wait_counter[1].ACLR
reset_n => cfi_flash_s1_wait_counter[2].ACLR
reset_n => cfi_flash_s1_wait_counter[3].ACLR
data_to_and_from_the_cfi_flash[0] <> data_to_and_from_the_cfi_flash[0]
data_to_and_from_the_cfi_flash[1] <> data_to_and_from_the_cfi_flash[1]
data_to_and_from_the_cfi_flash[2] <> data_to_and_from_the_cfi_flash[2]
data_to_and_from_the_cfi_flash[3] <> data_to_and_from_the_cfi_flash[3]
data_to_and_from_the_cfi_flash[4] <> data_to_and_from_the_cfi_flash[4]
data_to_and_from_the_cfi_flash[5] <> data_to_and_from_the_cfi_flash[5]
data_to_and_from_the_cfi_flash[6] <> data_to_and_from_the_cfi_flash[6]
data_to_and_from_the_cfi_flash[7] <> data_to_and_from_the_cfi_flash[7]
data_to_and_from_the_cfi_flash[8] <> data_to_and_from_the_cfi_flash[8]
data_to_and_from_the_cfi_flash[9] <> data_to_and_from_the_cfi_flash[9]
data_to_and_from_the_cfi_flash[10] <> data_to_and_from_the_cfi_flash[10]
data_to_and_from_the_cfi_flash[11] <> data_to_and_from_the_cfi_flash[11]
data_to_and_from_the_cfi_flash[12] <> data_to_and_from_the_cfi_flash[12]
data_to_and_from_the_cfi_flash[13] <> data_to_and_from_the_cfi_flash[13]
data_to_and_from_the_cfi_flash[14] <> data_to_and_from_the_cfi_flash[14]
data_to_and_from_the_cfi_flash[15] <> data_to_and_from_the_cfi_flash[15]


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1
clk => d1_uart_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN1
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN2
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_uart_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => uart_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => uart_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => uart_s1_address[2].DATAIN
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_uart_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_uart_s1.IN1
clock_crossing_bridge_m1_read => uart_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_uart_s1.IN1
clock_crossing_bridge_m1_write => uart_s1_in_a_write_cycle.IN1
clock_crossing_bridge_m1_writedata[0] => uart_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => uart_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => uart_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => uart_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => uart_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => uart_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => uart_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => uart_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => uart_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => uart_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => uart_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => uart_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => uart_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => uart_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => uart_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => uart_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[31] => ~NO_FANOUT~
reset_n => uart_s1_reset_n.DATAIN
reset_n => d1_uart_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
uart_s1_dataavailable => uart_s1_dataavailable_from_sa.DATAIN
uart_s1_irq => uart_s1_irq_from_sa.DATAIN
uart_s1_readdata[0] => uart_s1_readdata_from_sa[0].DATAIN
uart_s1_readdata[1] => uart_s1_readdata_from_sa[1].DATAIN
uart_s1_readdata[2] => uart_s1_readdata_from_sa[2].DATAIN
uart_s1_readdata[3] => uart_s1_readdata_from_sa[3].DATAIN
uart_s1_readdata[4] => uart_s1_readdata_from_sa[4].DATAIN
uart_s1_readdata[5] => uart_s1_readdata_from_sa[5].DATAIN
uart_s1_readdata[6] => uart_s1_readdata_from_sa[6].DATAIN
uart_s1_readdata[7] => uart_s1_readdata_from_sa[7].DATAIN
uart_s1_readdata[8] => uart_s1_readdata_from_sa[8].DATAIN
uart_s1_readdata[9] => uart_s1_readdata_from_sa[9].DATAIN
uart_s1_readdata[10] => uart_s1_readdata_from_sa[10].DATAIN
uart_s1_readdata[11] => uart_s1_readdata_from_sa[11].DATAIN
uart_s1_readdata[12] => uart_s1_readdata_from_sa[12].DATAIN
uart_s1_readdata[13] => uart_s1_readdata_from_sa[13].DATAIN
uart_s1_readdata[14] => uart_s1_readdata_from_sa[14].DATAIN
uart_s1_readdata[15] => uart_s1_readdata_from_sa[15].DATAIN
uart_s1_readyfordata => uart_s1_readyfordata_from_sa.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
begintransfer => begintransfer.IN2
chipselect => chipselect.IN1
clk => clk.IN3
cts_n => cts_n.IN1
read_n => read_n.IN1
reset_n => reset_n.IN3
rxd => rxd.IN1
write_n => write_n.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx
baud_divisor[0] => baud_rate_counter.DATAB
baud_divisor[1] => baud_rate_counter.DATAB
baud_divisor[2] => baud_rate_counter.DATAB
baud_divisor[3] => baud_rate_counter.DATAB
baud_divisor[4] => baud_rate_counter.DATAB
baud_divisor[5] => baud_rate_counter.DATAB
baud_divisor[6] => baud_rate_counter.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9].CLK
clk => txd~reg0.CLK
clk => pre_txd.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => tx_shift_empty~reg0.CLK
clk => tx_overrun~reg0.CLK
clk => tx_ready~reg0.CLK
clk => do_load_shifter.CLK
clk_en => do_load_shifter.ENA
clk_en => tx_ready~reg0.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1].ENA
do_force_break => txd.IN1
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => tx_ready~reg0.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[0].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => pre_txd.PRESET
status_wr_strobe => tx_overrun.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx
baud_divisor[0] => baud_divisor[0].IN1
baud_divisor[1] => baud_divisor[1].IN1
baud_divisor[2] => baud_divisor[2].IN1
baud_divisor[3] => baud_divisor[3].IN1
baud_divisor[4] => baud_divisor[4].IN1
baud_divisor[5] => baud_divisor[5].IN1
baud_divisor[6] => baud_divisor[6].IN1
begintransfer => rx_rd_strobe_onset.IN0
clk => clk.IN2
clk_en => clk_en.IN1
reset_n => reset_n.IN2
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => rxd.IN1
status_wr_strobe => framing_error.OUTPUTSELECT
status_wr_strobe => break_detect.OUTPUTSELECT
status_wr_strobe => rx_overrun.OUTPUTSELECT


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs
address[0] => Equal0.IN1
address[0] => Equal1.IN2
address[0] => Equal2.IN0
address[0] => Equal3.IN2
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN2
address[1] => Equal3.IN0
address[2] => Equal0.IN2
address[2] => Equal1.IN0
address[2] => Equal2.IN1
address[2] => Equal3.IN1
break_detect => status_reg[8].IN1
break_detect => qualified_irq.IN1
break_detect => selected_read_data.IN1
chipselect => rx_rd_strobe.IN0
chipselect => control_wr_strobe.IN0
clk => d1_tx_ready.CLK
clk => d1_rx_char_ready.CLK
clk => dcts_status_bit.CLK
clk => delayed_unxcts_status_bitxx5.CLK
clk => cts_status_bit.CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => control_reg[10].CLK
clk => control_reg[11].CLK
clk => control_reg[12].CLK
clk => tx_data[0]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => irq~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => cts_status_bit.ENA
clk_en => delayed_unxcts_status_bitxx5.ENA
clk_en => dcts_status_bit.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
cts_n => cts_status_bit.DATAIN
framing_error => any_error.IN1
framing_error => qualified_irq.IN1
framing_error => selected_read_data.IN1
parity_error => any_error.IN1
parity_error => qualified_irq.IN1
parity_error => selected_read_data.IN1
read_n => rx_rd_strobe.IN1
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => control_reg[10].ACLR
reset_n => control_reg[11].ACLR
reset_n => control_reg[12].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => d1_tx_ready.ACLR
reset_n => tx_data[0]~reg0.ACLR
reset_n => tx_data[1]~reg0.ACLR
reset_n => tx_data[2]~reg0.ACLR
reset_n => tx_data[3]~reg0.ACLR
reset_n => tx_data[4]~reg0.ACLR
reset_n => tx_data[5]~reg0.ACLR
reset_n => tx_data[6]~reg0.ACLR
reset_n => tx_data[7]~reg0.ACLR
reset_n => cts_status_bit.PRESET
reset_n => delayed_unxcts_status_bitxx5.ACLR
reset_n => dcts_status_bit.ACLR
rx_char_ready => qualified_irq.IN1
rx_char_ready => selected_read_data.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data.IN1
rx_data[1] => selected_read_data.IN1
rx_data[2] => selected_read_data.IN1
rx_data[3] => selected_read_data.IN1
rx_data[4] => selected_read_data.IN1
rx_data[5] => selected_read_data.IN1
rx_data[6] => selected_read_data.IN1
rx_data[7] => selected_read_data.IN1
rx_overrun => any_error.IN0
rx_overrun => qualified_irq.IN1
rx_overrun => selected_read_data.IN1
tx_overrun => any_error.IN1
tx_overrun => qualified_irq.IN1
tx_overrun => selected_read_data.IN1
tx_ready => qualified_irq.IN1
tx_ready => selected_read_data.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => selected_read_data.IN1
tx_shift_empty => qualified_irq.IN1
write_n => control_wr_strobe.IN1
writedata[0] => tx_data[0]~reg0.DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => tx_data[1]~reg0.DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => tx_data[2]~reg0.DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => tx_data[3]~reg0.DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => tx_data[4]~reg0.DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => tx_data[5]~reg0.DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => tx_data[6]~reg0.DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => tx_data[7]~reg0.DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => control_reg[10].DATAIN
writedata[11] => control_reg[11].DATAIN
writedata[12] => control_reg[12].DATAIN
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|user_timer_s1_arbitrator:the_user_timer_s1
clk => d1_user_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
clock_crossing_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_address_to_slave[5] => Equal0.IN3
clock_crossing_bridge_m1_address_to_slave[6] => Equal0.IN2
clock_crossing_bridge_m1_address_to_slave[7] => Equal0.IN0
clock_crossing_bridge_m1_address_to_slave[8] => Equal0.IN1
clock_crossing_bridge_m1_latency_counter => clock_crossing_bridge_m1_qualified_request_user_timer_s1.IN0
clock_crossing_bridge_m1_nativeaddress[0] => user_timer_s1_address[0].DATAIN
clock_crossing_bridge_m1_nativeaddress[1] => user_timer_s1_address[1].DATAIN
clock_crossing_bridge_m1_nativeaddress[2] => user_timer_s1_address[2].DATAIN
clock_crossing_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
clock_crossing_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_requests_user_timer_s1.IN0
clock_crossing_bridge_m1_read => clock_crossing_bridge_m1_qualified_request_user_timer_s1.IN1
clock_crossing_bridge_m1_read => user_timer_s1_in_a_read_cycle.IN1
clock_crossing_bridge_m1_write => clock_crossing_bridge_m1_requests_user_timer_s1.IN1
clock_crossing_bridge_m1_write => user_timer_s1_write_n.IN1
clock_crossing_bridge_m1_writedata[0] => user_timer_s1_writedata[0].DATAIN
clock_crossing_bridge_m1_writedata[1] => user_timer_s1_writedata[1].DATAIN
clock_crossing_bridge_m1_writedata[2] => user_timer_s1_writedata[2].DATAIN
clock_crossing_bridge_m1_writedata[3] => user_timer_s1_writedata[3].DATAIN
clock_crossing_bridge_m1_writedata[4] => user_timer_s1_writedata[4].DATAIN
clock_crossing_bridge_m1_writedata[5] => user_timer_s1_writedata[5].DATAIN
clock_crossing_bridge_m1_writedata[6] => user_timer_s1_writedata[6].DATAIN
clock_crossing_bridge_m1_writedata[7] => user_timer_s1_writedata[7].DATAIN
clock_crossing_bridge_m1_writedata[8] => user_timer_s1_writedata[8].DATAIN
clock_crossing_bridge_m1_writedata[9] => user_timer_s1_writedata[9].DATAIN
clock_crossing_bridge_m1_writedata[10] => user_timer_s1_writedata[10].DATAIN
clock_crossing_bridge_m1_writedata[11] => user_timer_s1_writedata[11].DATAIN
clock_crossing_bridge_m1_writedata[12] => user_timer_s1_writedata[12].DATAIN
clock_crossing_bridge_m1_writedata[13] => user_timer_s1_writedata[13].DATAIN
clock_crossing_bridge_m1_writedata[14] => user_timer_s1_writedata[14].DATAIN
clock_crossing_bridge_m1_writedata[15] => user_timer_s1_writedata[15].DATAIN
clock_crossing_bridge_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_bridge_m1_writedata[31] => ~NO_FANOUT~
reset_n => user_timer_s1_reset_n.DATAIN
reset_n => d1_user_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
user_timer_s1_irq => user_timer_s1_irq_from_sa.DATAIN
user_timer_s1_readdata[0] => user_timer_s1_readdata_from_sa[0].DATAIN
user_timer_s1_readdata[1] => user_timer_s1_readdata_from_sa[1].DATAIN
user_timer_s1_readdata[2] => user_timer_s1_readdata_from_sa[2].DATAIN
user_timer_s1_readdata[3] => user_timer_s1_readdata_from_sa[3].DATAIN
user_timer_s1_readdata[4] => user_timer_s1_readdata_from_sa[4].DATAIN
user_timer_s1_readdata[5] => user_timer_s1_readdata_from_sa[5].DATAIN
user_timer_s1_readdata[6] => user_timer_s1_readdata_from_sa[6].DATAIN
user_timer_s1_readdata[7] => user_timer_s1_readdata_from_sa[7].DATAIN
user_timer_s1_readdata[8] => user_timer_s1_readdata_from_sa[8].DATAIN
user_timer_s1_readdata[9] => user_timer_s1_readdata_from_sa[9].DATAIN
user_timer_s1_readdata[10] => user_timer_s1_readdata_from_sa[10].DATAIN
user_timer_s1_readdata[11] => user_timer_s1_readdata_from_sa[11].DATAIN
user_timer_s1_readdata[12] => user_timer_s1_readdata_from_sa[12].DATAIN
user_timer_s1_readdata[13] => user_timer_s1_readdata_from_sa[13].DATAIN
user_timer_s1_readdata[14] => user_timer_s1_readdata_from_sa[14].DATAIN
user_timer_s1_readdata[15] => user_timer_s1_readdata_from_sa[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].PRESET
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].PRESET
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].PRESET
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].PRESET
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].PRESET
reset_n => period_h_register[4].PRESET
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].PRESET
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


