Timing Analyzer report for quartus_compile
Wed Apr  5 15:05:09 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -3.921 (VIOLATED)
           28. Path #2: Setup slack is -3.918 (VIOLATED)
           29. Path #3: Setup slack is -3.911 (VIOLATED)
           30. Path #4: Setup slack is -3.908 (VIOLATED)
           31. Path #5: Setup slack is -3.902 (VIOLATED)
           32. Path #6: Setup slack is -3.899 (VIOLATED)
           33. Path #7: Setup slack is -3.897 (VIOLATED)
           34. Path #8: Setup slack is -3.896 (VIOLATED)
           35. Path #9: Setup slack is -3.894 (VIOLATED)
           36. Path #10: Setup slack is -3.892 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.015 
           40. Path #2: Hold slack is 0.019 
           41. Path #3: Hold slack is 0.020 
           42. Path #4: Hold slack is 0.020 
           43. Path #5: Hold slack is 0.020 
           44. Path #6: Hold slack is 0.020 
           45. Path #7: Hold slack is 0.021 
           46. Path #8: Hold slack is 0.021 
           47. Path #9: Hold slack is 0.021 
           48. Path #10: Hold slack is 0.021 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.466 (VIOLATED)
           52. Path #2: Recovery slack is -0.466 (VIOLATED)
           53. Path #3: Recovery slack is -0.464 (VIOLATED)
           54. Path #4: Recovery slack is -0.464 (VIOLATED)
           55. Path #5: Recovery slack is -0.445 (VIOLATED)
           56. Path #6: Recovery slack is -0.441 (VIOLATED)
           57. Path #7: Recovery slack is -0.441 (VIOLATED)
           58. Path #8: Recovery slack is -0.425 (VIOLATED)
           59. Path #9: Recovery slack is -0.420 (VIOLATED)
           60. Path #10: Recovery slack is -0.418 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.138 
           64. Path #2: Removal slack is 0.139 
           65. Path #3: Removal slack is 0.141 
           66. Path #4: Removal slack is 0.145 
           67. Path #5: Removal slack is 0.146 
           68. Path #6: Removal slack is 0.146 
           69. Path #7: Removal slack is 0.146 
           70. Path #8: Removal slack is 0.147 
           71. Path #9: Removal slack is 0.147 
           72. Path #10: Removal slack is 0.148 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 15:05:08 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/triangular/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Fail        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Fail        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Fail        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Fail        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 203.21 MHz ; 203.21 MHz      ; clock      ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -3.921 ; -4059.049     ; 3999               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.015 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.466 ; -299.312      ; 1746               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.138 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -363.349      ; 748                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.732 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 102 years or 3.21e+09 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Number of Synchronizer Chains Found With Unsafe MTBF: 46
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.803 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.079 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 46
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.249 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 20448    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -3.921           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 18674    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.015            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 2584     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.466           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 2584     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.138            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -3.921 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -3.921 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.980      ; Slow 900mV 100C Model           ;
; -3.918 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.977      ; Slow 900mV 100C Model           ;
; -3.911 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.981      ; Slow 900mV 100C Model           ;
; -3.908 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.978      ; Slow 900mV 100C Model           ;
; -3.902 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg1  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.138     ; 4.956      ; Slow 900mV 100C Model           ;
; -3.899 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.981      ; Slow 900mV 100C Model           ;
; -3.897 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.980      ; Slow 900mV 100C Model           ;
; -3.896 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.978      ; Slow 900mV 100C Model           ;
; -3.894 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.133     ; 4.977      ; Slow 900mV 100C Model           ;
; -3.892 ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg1  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ; clock        ; clock       ; 1.000        ; -0.138     ; 4.957      ; Slow 900mV 100C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -3.921 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.054                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.133                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.921 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.980  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.267       ; 46         ; 0.019 ; 1.071 ;
;    Cell                ;        ; 10    ; 0.988       ; 20         ; 0.000 ; 0.431 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.054   ; 4.980   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   6.918 ;   0.101 ; FR ; CELL ; 1      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|shareout          ;
;   6.918 ;   0.000 ; RR ; CELL ; 4      ; LABCELL_X85_Y121_N36 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~49|sharein           ;
;   7.349 ;   0.431 ; RF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.368 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.475 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.475 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.683 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.688 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.847 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.978 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.983 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.054 ;   1.071 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[10]                                                        ;
;   9.054 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.133   ; 0.192   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -3.918 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.051                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.133                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.918 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.977  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.267       ; 46         ; 0.019 ; 1.071 ;
;    Cell                ;        ; 8     ; 0.985       ; 20         ; 0.000 ; 0.529 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.051   ; 4.977   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   7.346 ;   0.529 ; FF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.365 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.472 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.472 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.680 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.685 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.844 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.975 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.980 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.051 ;   1.071 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[10]                                                        ;
;   9.051 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.133   ; 0.192   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -3.911 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.055                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.144                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.911 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.981  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.268       ; 46         ; 0.019 ; 1.072 ;
;    Cell                ;        ; 10    ; 0.988       ; 20         ; 0.000 ; 0.431 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.055   ; 4.981   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   6.918 ;   0.101 ; FR ; CELL ; 1      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|shareout          ;
;   6.918 ;   0.000 ; RR ; CELL ; 4      ; LABCELL_X85_Y121_N36 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~49|sharein           ;
;   7.349 ;   0.431 ; RF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.368 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.475 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.475 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.683 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.688 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.847 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.978 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.983 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.055 ;   1.072 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[12]                                                        ;
;   9.055 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.144   ; 0.203   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -3.908 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.052                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.144                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.908 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.978  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.268       ; 46         ; 0.019 ; 1.072 ;
;    Cell                ;        ; 8     ; 0.985       ; 20         ; 0.000 ; 0.529 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.052   ; 4.978   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   7.346 ;   0.529 ; FF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.365 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.472 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.472 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.680 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.685 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.844 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.975 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.980 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.052 ;   1.072 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[12]                                                        ;
;   9.052 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.144   ; 0.203   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -3.902 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg1  ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.035                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.133                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.902 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.138 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.956  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.653       ; 90         ; 0.000 ; 3.167 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.200       ; 44         ; 0.019 ; 1.071 ;
;    Cell                ;        ; 8     ; 1.031       ; 21         ; 0.000 ; 0.575 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.079   ; 4.079   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.079 ;   3.167 ; RR ; IC   ; 1      ; EC_X84_Y110_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2|clk1                                                                    ;
;   4.079 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y110_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg1                                                                    ;
; 9.035   ; 4.956   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.804 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y110_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2|portbdataout[0]                                                         ;
;   6.755 ;   0.951 ; FF ; IC   ; 5      ; LABCELL_X85_Y121_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~9|datac              ;
;   7.330 ;   0.575 ; FF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.349 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.456 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.456 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.664 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.669 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.828 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.959 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.964 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.035 ;   1.071 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[10]                                                        ;
;   9.035 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.133   ; 0.192   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -3.899 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.055                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.156                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.899 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.981  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.268       ; 46         ; 0.019 ; 1.072 ;
;    Cell                ;        ; 10    ; 0.988       ; 20         ; 0.000 ; 0.431 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.055   ; 4.981   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   6.918 ;   0.101 ; FR ; CELL ; 1      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|shareout          ;
;   6.918 ;   0.000 ; RR ; CELL ; 4      ; LABCELL_X85_Y121_N36 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~49|sharein           ;
;   7.349 ;   0.431 ; RF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.368 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.475 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.475 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.683 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.688 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.847 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.978 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.983 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.055 ;   1.072 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[13]                                                        ;
;   9.055 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.156   ; 0.215   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -3.897 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.054                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.157                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.897 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.980  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.267       ; 46         ; 0.019 ; 1.071 ;
;    Cell                ;        ; 10    ; 0.988       ; 20         ; 0.000 ; 0.431 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.054   ; 4.980   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   6.918 ;   0.101 ; FR ; CELL ; 1      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|shareout          ;
;   6.918 ;   0.000 ; RR ; CELL ; 4      ; LABCELL_X85_Y121_N36 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~49|sharein           ;
;   7.349 ;   0.431 ; RF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.368 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.475 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.475 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.683 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.688 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.847 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.978 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.983 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.054 ;   1.071 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[9]                                                         ;
;   9.054 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.157   ; 0.216   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -3.896 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.052                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.156                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.896 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.978  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.268       ; 46         ; 0.019 ; 1.072 ;
;    Cell                ;        ; 8     ; 0.985       ; 20         ; 0.000 ; 0.529 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.052   ; 4.978   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   7.346 ;   0.529 ; FF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.365 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.472 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.472 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.680 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.685 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.844 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.975 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.980 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.052 ;   1.072 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[13]                                                        ;
;   9.052 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.156   ; 0.215   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -3.894 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1 ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.051                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.157                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.894 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.977  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.648       ; 90         ; 0.000 ; 3.162 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.267       ; 46         ; 0.019 ; 1.071 ;
;    Cell                ;        ; 8     ; 0.985       ; 20         ; 0.000 ; 0.529 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.074   ; 4.074   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.074 ;   3.162 ; RR ; IC   ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|clk1                                                                   ;
;   4.074 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y107_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11~reg1                                                                   ;
; 9.051   ; 4.977   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.799 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y107_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a11|portbdataout[0]                                                        ;
;   6.817 ;   1.018 ; FF ; IC   ; 4      ; LABCELL_X85_Y121_N33 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~45|datad             ;
;   7.346 ;   0.529 ; FF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.365 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.472 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.472 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.680 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.685 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.844 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.975 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.980 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.051 ;   1.071 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[9]                                                         ;
;   9.051 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.157   ; 0.216   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -3.892 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg1  ;
; To Node                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 9.036                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 5.144                                                                                                                                                                                                                                                            ;
; Slack                           ; -3.892 (VIOLATED)                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.138 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.957  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.653       ; 90         ; 0.000 ; 3.167 ;
;    Cell                ;        ; 3     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.201       ; 44         ; 0.019 ; 1.072 ;
;    Cell                ;        ; 8     ; 1.031       ; 21         ; 0.000 ; 0.575 ;
;    uTco                ;        ; 1     ; 1.725       ; 35         ; 1.725 ; 1.725 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.280       ; 90         ; 0.000 ; 2.940 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 4.079   ; 4.079   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                        ;
;   0.912 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port        ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                              ;
;   4.079 ;   3.167 ; RR ; IC   ; 1      ; EC_X84_Y110_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2|clk1                                                                    ;
;   4.079 ;   0.000 ; RR ; CELL ; 1      ; EC_X84_Y110_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2~reg1                                                                    ;
; 9.036   ; 4.957   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   5.804 ;   1.725 ; FF ; uTco ; 1      ; EC_X84_Y110_N0       ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a2|portbdataout[0]                                                         ;
;   6.755 ;   0.951 ; FF ; IC   ; 5      ; LABCELL_X85_Y121_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~9|datac              ;
;   7.330 ;   0.575 ; FF ; CELL ; 1      ; LABCELL_X85_Y121_N57 ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~77|cout              ;
;   7.349 ;   0.019 ; FF ; IC   ; 4      ; LABCELL_X85_Y120_N0  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~81|cin               ;
;   7.456 ;   0.107 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N3  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~85|cout              ;
;   7.456 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X85_Y120_N6  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~89|cin               ;
;   7.664 ;   0.208 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93|sumout            ;
;   7.669 ;   0.005 ; FF ; CELL ; 1      ; LABCELL_X85_Y120_N9  ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|add_10~93~la_lab/laboutt[7] ;
;   7.828 ;   0.159 ; FF ; IC   ; 1      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|datac                                                                                                                                                                              ;
;   7.959 ;   0.131 ; FF ; CELL ; 2      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23|combout                                                                                                                                                                            ;
;   7.964 ;   0.005 ; FF ; CELL ; 5      ; LABCELL_X85_Y120_N51 ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.writedata[0]~23~la_lab/laboutb[15]                                                                                                                                                                 ;
;   9.036 ;   1.072 ; FF ; IC   ; 1      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|portadatain[12]                                                        ;
;   9.036 ;   0.000 ; FF ; CELL ; 0      ; EC_X84_Y135_N0       ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                  ;
; 4.941   ; 3.941   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                            ;
;   4.656 ;   2.940 ; RR ; IC   ; 1      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23|clk0 ;
;   4.656 ;   0.000 ; RR ; CELL ; 0      ; EC_X84_Y135_N0      ; High Speed ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
;   4.941 ;   0.285 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                          ;
; 5.144   ; 0.203   ;    ; uTsu ; 0      ; EC_X84_Y135_N0      ;            ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ram_block2a23~reg0 ;
+---------+---------+----+------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.015 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.015 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.019 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[11]                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]                               ; clock        ; clock       ; 0.000        ; 0.001      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.020 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_delay_0[6]                        ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]                              ; clock        ; clock       ; 0.000        ; 0.001      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.020 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[8]                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.020 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[2]                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.020 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.021 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.021 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_delay_0[0]                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.021 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[5][0] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.021 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[4][0]                                        ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0]                                        ; clock        ; clock       ; 0.000        ; 0.001      ; 0.274      ; Fast 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.015 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.495                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.480                                                                                                                                                                                                                                                ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.005       ; 90         ; 0.000 ; 1.821 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 59         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.110       ; 41         ; 0.110 ; 0.110 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.238       ; 90         ; 0.000 ; 1.965 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.229   ; 2.229   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                    ;
;   2.229 ;   1.821 ; RR ; IC     ; 1      ; FF_X105_Y114_N25    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.229 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y114_N25    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.495   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.339 ;   0.110 ; FF ; uTco   ; 2      ; FF_X105_Y114_N25    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.495 ;   0.156 ; FF ; CELL   ; 1      ; FF_X105_Y114_N26    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.495 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y114_N26    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.229   ; 2.229    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                    ;
;   2.496 ;   1.965  ; RR ; IC     ; 1      ; FF_X105_Y114_N26    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.496 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y114_N26    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.229 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.480   ; 0.251    ;    ; uTh    ; 1      ; FF_X105_Y114_N26    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.019 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[11] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.458                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.439                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.979       ; 90         ; 0.000 ; 1.795 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.211       ; 90         ; 0.000 ; 1.938 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 2.203   ; 2.203   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   2.203 ;   1.795 ; RR ; IC     ; 1      ; FF_X86_Y122_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[11]|clk ;
;   2.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X86_Y122_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[11]     ;
; 2.458   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.299 ;   0.096 ; FF ; uTco   ; 1      ; FF_X86_Y122_N20     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[11]|q   ;
;   2.458 ;   0.159 ; FF ; CELL   ; 1      ; FF_X86_Y122_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]|d         ;
;   2.458 ;   0.000 ; FF ; CELL   ; 1      ; FF_X86_Y122_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.204   ; 2.204    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   2.469 ;   1.938  ; RR ; IC     ; 1      ; FF_X86_Y122_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]|clk ;
;   2.469 ;   0.000  ; RR ; CELL   ; 1      ; FF_X86_Y122_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]     ;
;   2.204 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 2.439   ; 0.235    ;    ; uTh    ; 1      ; FF_X86_Y122_N19     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[11]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.020 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_delay_0[6] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.463                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.227       ; 90         ; 0.000 ; 1.954 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                        ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X96_Y122_N38     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_delay_0[6]|clk ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y122_N38     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_delay_0[6]     ;
; 2.483   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.324 ;   0.106 ; FF ; uTco   ; 1      ; FF_X96_Y122_N38     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_delay_0[6]|q   ;
;   2.483 ;   0.159 ; FF ; CELL   ; 1      ; FF_X96_Y122_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]|d         ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y122_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                          ;
; 2.219   ; 2.219    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                  ;
;   2.485 ;   1.954  ; RR ; IC     ; 1      ; FF_X96_Y122_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]|clk ;
;   2.485 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y122_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]     ;
;   2.219 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                ;
; 2.463   ; 0.244    ;    ; uTh    ; 1      ; FF_X96_Y122_N37     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[6]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[8] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.459                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.439                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.979       ; 90         ; 0.000 ; 1.795 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.211       ; 90         ; 0.000 ; 1.938 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                              ;
; 2.203   ; 2.203   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                      ;
;   2.203 ;   1.795 ; RR ; IC     ; 1      ; FF_X86_Y122_N14     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[8]|clk ;
;   2.203 ;   0.000 ; RR ; CELL   ; 1      ; FF_X86_Y122_N14     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[8]     ;
; 2.459   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.300 ;   0.097 ; FF ; uTco   ; 1      ; FF_X86_Y122_N14     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[8]|q   ;
;   2.459 ;   0.159 ; FF ; CELL   ; 1      ; FF_X86_Y122_N13     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]|d         ;
;   2.459 ;   0.000 ; FF ; CELL   ; 1      ; FF_X86_Y122_N13     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                        ;
; 2.204   ; 2.204    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                ;
;   2.469 ;   1.938  ; RR ; IC     ; 1      ; FF_X86_Y122_N13     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]|clk ;
;   2.469 ;   0.000  ; RR ; CELL   ; 1      ; FF_X86_Y122_N13     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]     ;
;   2.204 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 2.439   ; 0.235    ;    ; uTh    ; 1      ; FF_X86_Y122_N13     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[8]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[2] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.475                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.455                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.981       ; 90         ; 0.000 ; 1.797 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.212       ; 90         ; 0.000 ; 1.939 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                              ;
; 2.205   ; 2.205   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                      ;
;   2.205 ;   1.797 ; RR ; IC     ; 1      ; FF_X86_Y121_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[2]|clk ;
;   2.205 ;   0.000 ; RR ; CELL   ; 1      ; FF_X86_Y121_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[2]     ;
; 2.475   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.316 ;   0.111 ; FF ; uTco   ; 1      ; FF_X86_Y121_N20     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[2]|q   ;
;   2.475 ;   0.159 ; FF ; CELL   ; 1      ; FF_X86_Y121_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]|d         ;
;   2.475 ;   0.000 ; FF ; CELL   ; 1      ; FF_X86_Y121_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]           ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                        ;
; 2.205   ; 2.205    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                ;
;   2.470 ;   1.939  ; RR ; IC     ; 1      ; FF_X86_Y121_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]|clk ;
;   2.470 ;   0.000  ; RR ; CELL   ; 1      ; FF_X86_Y121_N19     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]     ;
;   2.205 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 2.455   ; 0.250    ;    ; uTh    ; 1      ; FF_X86_Y121_N19     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.463                                                                                                                                                                                                                                                ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 61         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                    ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X104_Y117_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y117_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.483   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.327 ;   0.099 ; FF ; uTco   ; 2      ; FF_X104_Y117_N19    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.483 ;   0.156 ; FF ; CELL   ; 1      ; FF_X104_Y117_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y117_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                    ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X104_Y117_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y117_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.463   ; 0.235    ;    ; uTh    ; 1      ; FF_X104_Y117_N20    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 61         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                    ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X105_Y108_N13    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y108_N13    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.481   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   2.326 ;   0.100 ; FF ; uTco   ; 2      ; FF_X105_Y108_N13    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.481 ;   0.155 ; FF ; CELL   ; 1      ; FF_X105_Y108_N14    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y108_N14    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                    ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X105_Y108_N14    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y108_N14    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                  ;
; 2.460   ; 0.234    ;    ; uTh    ; 1      ; FF_X105_Y108_N14    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.021 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_delay_0[0] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.498                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.477                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                            ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                    ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X109_Y119_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_delay_0[0]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y119_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_delay_0[0]     ;
; 2.498   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                ;
;   2.339 ;   0.111 ; FF ; uTco   ; 1      ; FF_X109_Y119_N20    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_delay_0[0]|q   ;
;   2.498 ;   0.159 ; FF ; CELL   ; 1      ; FF_X109_Y119_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]|d         ;
;   2.498 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y119_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]           ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                      ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                              ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X109_Y119_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y119_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                            ;
; 2.477   ; 0.249    ;    ; uTh    ; 1      ; FF_X109_Y119_N19    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist5_sync_together68_aunroll_x_in_c0_eni5_1_tpl_3_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.021 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[5][0] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.494                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.473                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.233       ; 90         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.224   ; 2.224   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.224 ;   1.816 ; RR ; IC     ; 1      ; FF_X103_Y123_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[5][0]|clk ;
;   2.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y123_N20    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[5][0]     ;
; 2.494   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.335 ;   0.111 ; FF ; uTco   ; 1      ; FF_X103_Y123_N20    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[5][0]|q   ;
;   2.494 ;   0.159 ; FF ; CELL   ; 1      ; FF_X103_Y123_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0]|d   ;
;   2.494 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y123_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.224   ; 2.224    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.491 ;   1.960  ; RR ; IC     ; 1      ; FF_X103_Y123_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0]|clk ;
;   2.491 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y123_N19    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0]     ;
;   2.224 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.473   ; 0.249    ;    ; uTh    ; 1      ; FF_X103_Y123_N19    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|delays[6][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.021 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[4][0] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.492                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.471                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.274 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.163       ; 59         ; 0.000 ; 0.163 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.227       ; 90         ; 0.000 ; 1.954 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X98_Y123_N5      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[4][0]|clk ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y123_N5      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[4][0]     ;
; 2.492   ; 0.274   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                    ;
;   2.329 ;   0.111 ; FF ; uTco   ; 1      ; FF_X98_Y123_N5      ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[4][0]|q   ;
;   2.492 ;   0.163 ; FF ; CELL   ; 1      ; FF_X98_Y123_N4      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0]|d   ;
;   2.492 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y123_N4      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.219   ; 2.219    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.485 ;   1.954  ; RR ; IC     ; 1      ; FF_X98_Y123_N4      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0]|clk ;
;   2.485 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y123_N4      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0]     ;
;   2.219 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                      ;
; 2.471   ; 0.252    ;    ; uTh    ; 1      ; FF_X98_Y123_N4      ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.466 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.466 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0]                                                                                                                                                                                                                        ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.466 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.464 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.464 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.445 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.441 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.441 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2]                                                                                                                     ; clock        ; clock       ; 1.000        ; -0.169     ; 1.195      ; Slow 900mV 100C Model           ;
; -0.425 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9]  ; clock        ; clock       ; 1.000        ; -0.080     ; 1.214      ; Slow 900mV 100C Model           ;
; -0.420 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4]  ; clock        ; clock       ; 1.000        ; -0.080     ; 1.214      ; Slow 900mV 100C Model           ;
; -0.418 ; sync_resetn[2] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10] ; clock        ; clock       ; 1.000        ; -0.080     ; 1.214      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.466 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                   ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0] ;
; Launch Clock                    ; clock                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                         ;
; Data Arrival Time               ; 5.318                                                                                                                                            ;
; Data Required Time              ; 4.852                                                                                                                                            ;
; Slack                           ; -0.466 (VIOLATED)                                                                                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                         ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                 ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                   ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                  ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                    ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                        ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                             ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                      ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                     ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                          ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                      ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                        ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                  ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                 ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N20     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                              ;
; 4.852   ; -0.102  ;    ; uTsu   ; 1      ; FF_X98_Y112_N20     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|valid_0_reg_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.466 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.318                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.852                                                                                                                                                                                                                                               ;
; Slack                           ; -0.466 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                        ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                             ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                   ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N44     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N44     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                   ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N44     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N44     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.852   ; -0.102  ;    ; uTsu   ; 1      ; FF_X98_Y112_N44     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.464 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.318                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.854                                                                                                                                                                                                                                               ;
; Slack                           ; -0.464 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                        ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                             ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                   ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                   ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.854   ; -0.100  ;    ; uTsu   ; 1      ; FF_X98_Y112_N35     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.464 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.318                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.854                                                                                                                                                                                                                                               ;
; Slack                           ; -0.464 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                        ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                             ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                   ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N41     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N41     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                   ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N41     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N41     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.854   ; -0.100  ;    ; uTsu   ; 1      ; FF_X98_Y112_N41     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.445 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.318                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.873                                                                                                                                                                                                                                               ;
; Slack                           ; -0.445 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                        ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                             ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                   ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N46     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N46     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                   ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N46     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N46     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.873   ; -0.081  ;    ; uTsu   ; 1      ; FF_X98_Y112_N46     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.441 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.318                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.877                                                                                                                                                                                                                                               ;
; Slack                           ; -0.441 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                        ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                             ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                   ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                   ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.877   ; -0.077  ;    ; uTsu   ; 1      ; FF_X98_Y112_N31     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.441 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                      ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.318                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.877                                                                                                                                                                                                                                               ;
; Slack                           ; -0.441 (VIOLATED)                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.169 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.195  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.900       ; 75         ; 0.000 ; 0.900 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.293       ; 90         ; 0.000 ; 2.953 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                            ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                     ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                       ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                           ;
; 5.318   ; 1.195   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                         ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                        ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                             ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                   ;
;   5.318 ;   0.900 ; RR ; IC     ; 1      ; FF_X98_Y112_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2]|clrn ;
;   5.318 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                           ;
; 4.954   ; 3.954   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                   ;
;   4.669 ;   2.953 ; RR ; IC     ; 1      ; FF_X98_Y112_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2]|clk ;
;   4.669 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y112_N37     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2]     ;
;   4.954 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                 ;
; 4.877   ; -0.077  ;    ; uTsu   ; 1      ; FF_X98_Y112_N37     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|ack_counter[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.425 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.337                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.912                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.425 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.080 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.214  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.919       ; 76         ; 0.000 ; 0.919 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 90         ; 0.000 ; 2.939 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                          ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                              ;
; 5.337   ; 1.214   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                            ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                                                                                                                                           ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                                                                                                                                      ;
;   5.337 ;   0.919 ; RR ; IC     ; 1      ; FF_X87_Y122_N14     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9]|clrn ;
;   5.337 ;   0.000 ; RR ; CELL   ; 1      ; FF_X87_Y122_N14     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                              ;
; 5.043   ; 4.043   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                      ;
;   4.655 ;   2.939 ; RR ; IC     ; 1      ; FF_X87_Y122_N14     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9]|clk ;
;   4.655 ;   0.000 ; RR ; CELL   ; 1      ; FF_X87_Y122_N14     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9]     ;
;   5.043 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 4.912   ; -0.131  ;    ; uTsu   ; 1      ; FF_X87_Y122_N14     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[9]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.420 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.337                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.917                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.420 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.080 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.214  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.919       ; 76         ; 0.000 ; 0.919 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 90         ; 0.000 ; 2.939 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                          ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                              ;
; 5.337   ; 1.214   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                            ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                                                                                                                                           ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                                                                                                                                      ;
;   5.337 ;   0.919 ; RR ; IC     ; 1      ; FF_X87_Y122_N29     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4]|clrn ;
;   5.337 ;   0.000 ; RR ; CELL   ; 1      ; FF_X87_Y122_N29     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                              ;
; 5.043   ; 4.043   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                      ;
;   4.655 ;   2.939 ; RR ; IC     ; 1      ; FF_X87_Y122_N29     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4]|clk ;
;   4.655 ;   0.000 ; RR ; CELL   ; 1      ; FF_X87_Y122_N29     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4]     ;
;   5.043 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 4.917   ; -0.126  ;    ; uTsu   ; 1      ; FF_X87_Y122_N29     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.418 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                          ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 5.337                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 4.919                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; -0.418 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.080 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.214  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.697       ; 90         ; 0.486 ; 3.211 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.919       ; 76         ; 0.000 ; 0.919 ;
;    Cell                ;        ; 3     ; 0.100       ; 8          ; 0.000 ; 0.100 ;
;    uTco                ;        ; 1     ; 0.195       ; 16         ; 0.195 ; 0.195 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.279       ; 90         ; 0.000 ; 2.939 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.123   ; 4.123   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.912 ;   0.426 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.123 ;   3.211 ; RR ; IC     ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                           ;
;   4.123 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                               ;
; 5.337   ; 1.214   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.318 ;   0.195 ; RR ; uTco   ; 1      ; FF_X102_Y121_N16    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                             ;
;   4.418 ;   0.100 ; RR ; CELL   ; 1      ; FF_X102_Y121_N16    ; High Speed ; sync_resetn[2]~la_lab/laboutt[10]                                                                                                                                                                                                                                                                                                                                            ;
;   4.418 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                 ;
;   4.418 ;   0.000 ; RR ; CELL   ; 1932   ; Boundary Port       ;            ; triangular_inst|resetn                                                                                                                                                                                                                                                                                                                                                       ;
;   5.337 ;   0.919 ; RR ; IC     ; 1      ; FF_X87_Y122_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10]|clrn ;
;   5.337 ;   0.000 ; RR ; CELL   ; 1      ; FF_X87_Y122_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 5.043   ; 4.043   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.376 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                       ;
;   4.655 ;   2.939 ; RR ; IC     ; 1      ; FF_X87_Y122_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10]|clk ;
;   4.655 ;   0.000 ; RR ; CELL   ; 1      ; FF_X87_Y122_N35     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10]     ;
;   5.043 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                     ;
; 4.919   ; -0.124  ;    ; uTsu   ; 1      ; FF_X87_Y122_N35     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[10]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.138 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.138 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.139 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.141 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.145 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                   ; clock        ; clock       ; 0.000        ; 0.091      ; 0.296      ; Fast 900mV -40C Model           ;
; 0.146 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                   ; clock        ; clock       ; 0.000        ; 0.091      ; 0.296      ; Fast 900mV -40C Model           ;
; 0.146 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                   ; clock        ; clock       ; 0.000        ; 0.091      ; 0.296      ; Fast 900mV -40C Model           ;
; 0.146 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.147 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                    ; clock        ; clock       ; 0.000        ; 0.091      ; 0.296      ; Fast 900mV -40C Model           ;
; 0.147 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.148 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                      ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.138 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.300                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.138                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.046       ; 22         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.438   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.323 ;   0.096 ; RR ; uTco   ; 1      ; FF_X103_Y117_N56    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.369 ;   0.046 ; RR ; CELL   ; 16     ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.438 ;   0.069 ; RR ; IC     ; 1      ; FF_X103_Y117_N8     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clrn                                         ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N8     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X103_Y117_N8     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y117_N8     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                     ;
; 2.300   ; 0.072    ;    ; uTh    ; 1      ; FF_X103_Y117_N8     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.139 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.299                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.139                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.046       ; 22         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.438   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.323 ;   0.096 ; RR ; uTco   ; 1      ; FF_X103_Y117_N56    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.369 ;   0.046 ; RR ; CELL   ; 16     ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.438 ;   0.069 ; RR ; IC     ; 1      ; FF_X103_Y117_N11    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clrn                                         ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N11    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X103_Y117_N11    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y117_N11    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                     ;
; 2.299   ; 0.071    ;    ; uTh    ; 1      ; FF_X103_Y117_N11    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.141 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.297                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.046       ; 22         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.438   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.323 ;   0.096 ; RR ; uTco   ; 1      ; FF_X103_Y117_N56    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.369 ;   0.046 ; RR ; CELL   ; 16     ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.438 ;   0.069 ; RR ; IC     ; 1      ; FF_X103_Y117_N7     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clrn                                         ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N7     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X103_Y117_N7     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y117_N7     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                     ;
; 2.297   ; 0.069    ;    ; uTh    ; 1      ; FF_X103_Y117_N7     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.145 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.519                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.374                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.145                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.091 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.296 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.999       ; 90         ; 0.000 ; 1.815 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.045       ; 15         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.223   ; 2.223   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.223 ;   1.815 ; RR ; IC     ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.223 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.519   ; 0.296   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.320 ;   0.097 ; RR ; uTco   ; 1      ; FF_X98_Y114_N16     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.365 ;   0.045 ; RR ; CELL   ; 8      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[10] ;
;   2.519 ;   0.154 ; RR ; IC     ; 1      ; FF_X98_Y113_N53     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clrn                                                            ;
;   2.519 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y113_N53     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 2.314   ; 2.314    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                             ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y113_N53     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y113_N53     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
;   2.314 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                           ;
; 2.374   ; 0.060    ;    ; uTh    ; 1      ; FF_X98_Y113_N53     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.146 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.519                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.373                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.146                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.091 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.296 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.999       ; 90         ; 0.000 ; 1.815 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.045       ; 15         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.223   ; 2.223   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.223 ;   1.815 ; RR ; IC     ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.223 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.519   ; 0.296   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.320 ;   0.097 ; RR ; uTco   ; 1      ; FF_X98_Y114_N16     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.365 ;   0.045 ; RR ; CELL   ; 8      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[10] ;
;   2.519 ;   0.154 ; RR ; IC     ; 1      ; FF_X98_Y113_N43     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clrn                                                            ;
;   2.519 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y113_N43     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 2.314   ; 2.314    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                             ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y113_N43     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y113_N43     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
;   2.314 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                           ;
; 2.373   ; 0.059    ;    ; uTh    ; 1      ; FF_X98_Y113_N43     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.146 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.519                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.373                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.146                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.091 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.296 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.999       ; 90         ; 0.000 ; 1.815 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.045       ; 15         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.223   ; 2.223   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.223 ;   1.815 ; RR ; IC     ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.223 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.519   ; 0.296   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.320 ;   0.097 ; RR ; uTco   ; 1      ; FF_X98_Y114_N16     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.365 ;   0.045 ; RR ; CELL   ; 8      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[10] ;
;   2.519 ;   0.154 ; RR ; IC     ; 1      ; FF_X98_Y113_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]|clrn                                                            ;
;   2.519 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y113_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                     ;
; 2.314   ; 2.314    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                             ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y113_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y113_N31     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ;
;   2.314 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                           ;
; 2.373   ; 0.059    ;    ; uTh    ; 1      ; FF_X98_Y113_N31     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.146 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.292                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.146                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.046       ; 22         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.438   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.323 ;   0.096 ; RR ; uTco   ; 1      ; FF_X103_Y117_N56    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.369 ;   0.046 ; RR ; CELL   ; 16     ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.438 ;   0.069 ; RR ; IC     ; 1      ; FF_X103_Y117_N53    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clrn                                         ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N53    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X103_Y117_N53    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y117_N53    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                     ;
; 2.292   ; 0.064    ;    ; uTh    ; 1      ; FF_X103_Y117_N53    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.147 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.519                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.372                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.091 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.296 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.999       ; 90         ; 0.000 ; 1.815 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.154       ; 52         ; 0.154 ; 0.154 ;
;    Cell                ;       ; 2     ; 0.045       ; 15         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.097       ; 33         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.223   ; 2.223   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.223 ;   1.815 ; RR ; IC     ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.223 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.519   ; 0.296   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.320 ;   0.097 ; RR ; uTco   ; 1      ; FF_X98_Y114_N16     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.365 ;   0.045 ; RR ; CELL   ; 8      ; FF_X98_Y114_N16     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[10] ;
;   2.519 ;   0.154 ; RR ; IC     ; 1      ; FF_X98_Y113_N17     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clrn                                                             ;
;   2.519 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y113_N17     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                    ;
; 2.314   ; 2.314    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                            ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y113_N17     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y113_N17     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
;   2.314 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                          ;
; 2.372   ; 0.058    ;    ; uTh    ; 1      ; FF_X98_Y113_N17     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.147 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.438                                                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.291                                                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.147                                                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.069       ; 33         ; 0.069 ; 0.069 ;
;    Cell                ;       ; 2     ; 0.046       ; 22         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.438   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.323 ;   0.096 ; RR ; uTco   ; 1      ; FF_X103_Y117_N56    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.369 ;   0.046 ; RR ; CELL   ; 16     ; FF_X103_Y117_N56    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[17] ;
;   2.438 ;   0.069 ; RR ; IC     ; 1      ; FF_X103_Y117_N49    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clrn                                         ;
;   2.438 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y117_N49    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                       ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X103_Y117_N49    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y117_N49    ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                     ;
; 2.291   ; 0.063    ;    ; uTh    ; 1      ; FF_X103_Y117_N49    ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.148 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                            ;
; To Node                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.425                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.277                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.148                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.990       ; 90         ; 0.000 ; 1.806 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.067       ; 32         ; 0.067 ; 0.067 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 46         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.222       ; 90         ; 0.000 ; 1.949 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.214   ; 2.214   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                                ;
;   2.214 ;   1.806 ; RR ; IC   ; 1      ; FF_X89_Y116_N2      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk                                                             ;
;   2.214 ;   0.000 ; RR ; CELL ; 1      ; FF_X89_Y116_N2      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                 ;
; 2.425   ; 0.211   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.311 ;   0.097 ; RR ; uTco ; 1      ; FF_X89_Y116_N2      ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|q                                                               ;
;   2.358 ;   0.047 ; RR ; CELL ; 3      ; FF_X89_Y116_N2      ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]~la_lab/laboutt[1]                                               ;
;   2.425 ;   0.067 ; RR ; IC   ; 1      ; FF_X89_Y116_N11     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clrn ;
;   2.425 ;   0.000 ; RR ; CELL ; 1      ; FF_X89_Y116_N11     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]      ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.214   ; 2.214    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 370    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; triangular_inst|clock|input                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; CELL   ; 5107   ; Boundary Port       ;            ; triangular_inst|clock                                                                                                                                                                                                                                                                                                                                                               ;
;   2.480 ;   1.949  ; RR ; IC     ; 1      ; FF_X89_Y116_N11     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]|clk ;
;   2.480 ;   0.000  ; RR ; CELL   ; 1      ; FF_X89_Y116_N11     ; High Speed ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
;   2.214 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                             ;
; 2.277   ; 0.063    ;    ; uTh    ; 1      ; FF_X89_Y116_N11     ;            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 15:05:00 2023
    Info: System process ID: 44054
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/triangular/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_triangular".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.921
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -3.921           -4059.049      3999      clock Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.466
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.466            -299.312      1746      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.138
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.138               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -363.349       748      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 46 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 0.732 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 46 synchronizer chains, 46 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 102 years or 3.21e+09 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 46
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 46
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.803 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 46 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.079 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV -40C Model): Found 46 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 46
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.249 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2582 megabytes
    Info: Processing ended: Wed Apr  5 15:05:09 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 44054


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 227   ; 227  ;
; Unconstrained Input Port Paths  ; 229   ; 229  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; triangular_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                        ; Comment                                                                              ;
+-----------------------------------+--------------------------------------------------------------------------------------+
; resetn                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_x[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_n[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                 ;
+------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                        ; Comment                                                                               ;
+------------------------------------+---------------------------------------------------------------------------------------+
; triangular_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triangular_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.921    ; 0.015 ; -0.466   ; 0.138   ; -0.890              ;
;  clock           ; -3.921    ; 0.015 ; -0.466   ; 0.138   ; -0.890              ;
; Design-wide TNS  ; -4059.049 ; 0.0   ; -299.312 ; 0.0     ; -363.349            ;
;  clock           ; -4059.049 ; 0.000 ; -299.312 ; 0.000   ; -363.349            ;
+------------------+-----------+-------+----------+---------+---------------------+


