<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>multicycle_pipeline_ip</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp(delay=2 clock cycles(s))</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>21.524</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>0</Interval-min>
            <Interval-max>0</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_91_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>3</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_91_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../multicycle_pipeline_ip.cpp:42~../../multicycle_pipeline_ip.cpp:100</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_91_1>
                    <Name>VITIS_LOOP_91_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../multicycle_pipeline_ip.cpp:45~../../multicycle_pipeline_ip.cpp:100</SourceLocation>
                </VITIS_LOOP_91_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>192</BRAM_18K>
            <FF>2368</FF>
            <LUT>6517</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>multicycle_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>multicycle_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>multicycle_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>multicycle_pipeline_ip</ModuleName>
            <BindInstances>nb_instruction nb_cycle and_ln36_fu_8566_p2 icmp_ln38_fu_8572_p2 and_ln36_1_fu_8578_p2 xor_ln17_fu_8584_p2 and_ln23_fu_8590_p2 shl_ln78_fu_8795_p2 shl_ln78_2_fu_8814_p2 shl_ln75_fu_8838_p2 shl_ln75_2_fu_8857_p2 icmp_ln30_fu_12458_p2 icmp_ln30_1_fu_12463_p2 icmp_ln30_2_fu_12468_p2 sparsemux_9_3_8_1_1_U5 h_fu_12515_p3 icmp_ln24_fu_9070_p2 result_23_fu_9182_p14 result_23_fu_9182_p10 result_23_fu_9182_p8 result_23_fu_9182_p6 icmp_ln18_fu_9100_p2 result_23_fu_9182_p4 result_23_fu_9182_p2 icmp_ln8_fu_9118_p2 icmp_ln8_1_fu_9124_p2 icmp_ln8_2_fu_9130_p2 icmp_ln8_3_fu_9136_p2 icmp_ln8_4_fu_9142_p2 icmp_ln8_5_fu_9148_p2 icmp_ln8_6_fu_9154_p2 or_ln8_fu_9160_p2 sparsemux_15_6_1_1_1_U1 shift_1_fu_9234_p3 rv2_1_fu_9242_p3 result_24_fu_12718_p16 and_ln46_fu_9250_p2 result_5_fu_9256_p2 result_6_fu_9262_p2 result_7_fu_9268_p3 result_8_fu_9280_p2 result_9_fu_12673_p2 result_10_fu_12681_p2 result_24_fu_12718_p6 result_12_fu_9286_p2 result_13_fu_12693_p2 result_24_fu_12718_p4 result_24_fu_12718_p2 sparsemux_17_7_32_1_1_U6 npc4_fu_9306_p2 result_18_fu_9316_p2 result_19_fu_9326_p2 result_25_fu_9404_p4 result_25_fu_9404_p10 icmp_ln79_fu_9348_p2 icmp_ln79_1_fu_9354_p2 icmp_ln79_2_fu_9360_p2 icmp_ln79_3_fu_9366_p2 sel_tmp23_fu_9372_p2 sel_tmp25_fu_9378_p2 sel_tmp26_fu_9384_p2 sparsemux_13_5_32_1_1_U2 j_b_target_pc_fu_9446_p2 add_ln122_fu_9460_p2 next_pc_fu_9476_p3 or_ln31_fu_9484_p2 add_ln31_fu_9490_p2 e_to_f_target_pc_1_fu_9496_p3 or_ln61_fu_9508_p2 or_ln61_1_fu_9514_p2 select_ln63_fu_12759_p3 e_to_m_value_fu_12836_p6 e_to_f_target_pc_3_fu_9520_p3 e_to_m_rd_1_fu_12772_p3 e_to_m_has_no_dest_1_fu_12780_p3 e_to_m_is_load_1_fu_9528_p3 e_to_m_is_store_1_fu_12788_p3 e_to_m_func3_1_fu_9536_p3 sel_tmp36_fu_12796_p2 sel_tmp37_fu_12802_p2 sparsemux_7_2_1_1_1_U7 e_to_m_address_1_fu_9544_p3 sparsemux_7_2_32_1_1_U8 or_ln115_fu_12855_p2 or_ln115_1_fu_12860_p2 and_ln115_fu_12866_p2 icmp_ln118_fu_9552_p2 xor_ln118_fu_12872_p2 or_ln118_fu_12878_p2 e_to_f_is_valid_fu_12883_p3 i_safe_is_full_fu_9558_p2 i_safe_pc_2_fu_9564_p3 i_safe_d_i_rd_2_fu_9572_p3 i_safe_d_i_func3_2_fu_9580_p3 tmp_fu_9737_p66 tmp_1_fu_9879_p66 i_safe_d_i_func7_2_fu_9604_p3 i_safe_d_i_type_2_fu_9612_p3 i_safe_d_i_imm_2_fu_9620_p3 i_safe_d_i_is_rs1_reg_2_fu_9628_p3 i_safe_d_i_is_rs2_reg_2_fu_9636_p3 i_safe_d_i_is_load_2_fu_9644_p3 i_safe_d_i_is_store_2_fu_12891_p3 i_safe_d_i_is_branch_2_fu_12898_p3 i_safe_d_i_is_jalr_2_fu_9652_p3 i_safe_d_i_is_jal_2_fu_9660_p3 i_safe_d_i_is_ret_2_fu_12905_p3 i_safe_d_i_is_lui_2_fu_9668_p3 i_safe_d_i_has_no_dest_2_fu_9676_p3 i_safe_d_i_is_r_type_2_fu_9684_p3 sparsemux_65_5_1_1_1_U3 is_locked_1_fu_9873_p2 sparsemux_65_5_1_1_1_U4 is_locked_2_fu_10015_p2 i_wait_3_fu_10021_p2 sparsemux_65_5_32_1_1_U9 sparsemux_65_5_32_1_1_U10 xor_ln86_fu_14461_p2 i_to_e_is_valid_fu_14466_p2 is_lui_fu_14480_p2 is_load_fu_14486_p2 is_store_fu_14492_p2 icmp_ln29_fu_14498_p2 or_ln48_fu_14522_p2 icmp_ln38_1_fu_14528_p2 icmp_ln39_fu_12085_p2 or_ln39_fu_14538_p2 or_ln39_1_fu_14544_p2 or_ln39_2_fu_14549_p2 or_ln39_3_fu_14554_p2 icmp_ln42_fu_14560_p2 xor_ln39_fu_14566_p2 d_i_is_rs2_reg_fu_14572_p2 d_i_is_ret_fu_14578_p2 icmp_ln51_fu_12091_p2 or_ln51_fu_14583_p2 d_i_has_no_dest_fu_14588_p2 d_i_is_r_type_2_fu_14594_p2 add_ln89_fu_12281_p2 d_to_f_is_valid_fu_12295_p2 or_ln55_fu_14671_p2 has_input_fu_14676_p2 pc_3_fu_12301_p3 pc_fu_12309_p3 d_ctrl_is_branch_1_fu_14691_p2 d_ctrl_is_jalr_1_fu_14697_p2 d_ctrl_is_jal_1_fu_14703_p2 f_to_f_next_pc_3_fu_14709_p2 f_to_f_next_pc_1_fu_14714_p3 f_to_d_pc_1_fu_14721_p3 f_to_d_instruction_1_fu_14728_p3 f_to_d_is_branch_fu_14735_p3 f_to_d_is_jalr_fu_14743_p3 f_to_d_is_jal_fu_14751_p3 or_ln75_fu_14758_p2 is_ctrl_fu_14764_p2 xor_ln77_fu_14770_p2 f_to_f_is_valid_fu_14776_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>multicycle_pipeline_ip</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>21.524</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=2 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../multicycle_pipeline_ip.cpp:42~../../multicycle_pipeline_ip.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_91_1>
                            <Name>VITIS_LOOP_91_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../multicycle_pipeline_ip.cpp:45~../../multicycle_pipeline_ip.cpp:100</SourceLocation>
                        </VITIS_LOOP_91_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>192</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>68</UTIL_BRAM>
                    <FF>2368</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6517</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="nb_instruction" SOURCE="../../multicycle_pipeline_ip.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="c_nbi" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="nb_cycle" SOURCE="../../multicycle_pipeline_ip.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="c_nbc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_8566_p2" SOURCE="../../multicycle_pipeline_ip.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_8572_p2" SOURCE="../../multicycle_pipeline_ip.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_1_fu_8578_p2" SOURCE="../../multicycle_pipeline_ip.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_8584_p2" SOURCE="../../wb.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_8590_p2" SOURCE="../../wb.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln78_fu_8795_p2" SOURCE="../../mem.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln78_2_fu_8814_p2" SOURCE="../../mem.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln78_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln75_fu_8838_p2" SOURCE="../../mem.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln75_2_fu_8857_p2" SOURCE="../../mem.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_12458_p2" SOURCE="../../mem.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_1_fu_12463_p2" SOURCE="../../mem.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_2_fu_12468_p2" SOURCE="../../mem.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_8_1_1_U5" SOURCE="../../mem.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="h_fu_12515_p3" SOURCE="../../mem.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln24_fu_9070_p2" SOURCE="../../compute.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="result_23_fu_9182_p14" SOURCE="../../compute.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="result_23_fu_9182_p10" SOURCE="../../compute.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setne" PRAGMA="" RTLNAME="result_23_fu_9182_p8" SOURCE="../../compute.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_23_fu_9182_p6" SOURCE="../../compute.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_fu_9100_p2" SOURCE="../../compute.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="result_23_fu_9182_p4" SOURCE="../../compute.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_23_fu_9182_p2" SOURCE="../../compute.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_9118_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_1_fu_9124_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_2_fu_9130_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_3_fu_9136_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_4_fu_9142_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_5_fu_9148_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_6_fu_9154_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln8_fu_9160_p2" SOURCE="../../compute.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_1_1_1_U1" SOURCE="../../compute.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="result_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_1_fu_9234_p3" SOURCE="../../compute.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="rv2_1_fu_9242_p3" SOURCE="../../compute.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="rv2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="result_24_fu_12718_p16" SOURCE="../../compute.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_9250_p2" SOURCE="../../compute.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sub" PRAGMA="" RTLNAME="result_5_fu_9256_p2" SOURCE="../../compute.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="result_6_fu_9262_p2" SOURCE="../../compute.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="result_7_fu_9268_p3" SOURCE="../../compute.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="shl" PRAGMA="" RTLNAME="result_8_fu_9280_p2" SOURCE="../../compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_9_fu_12673_p2" SOURCE="../../compute.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setlt" PRAGMA="" RTLNAME="result_10_fu_12681_p2" SOURCE="../../compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="result_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="result_24_fu_12718_p6" SOURCE="../../compute.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="ashr" PRAGMA="" RTLNAME="result_12_fu_9286_p2" SOURCE="../../compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="result_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="lshr" PRAGMA="" RTLNAME="result_13_fu_12693_p2" SOURCE="../../compute.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="result_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="result_24_fu_12718_p4" SOURCE="../../compute.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="result_24_fu_12718_p2" SOURCE="../../compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="result_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_7_32_1_1_U6" SOURCE="../../compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="result_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="npc4_fu_9306_p2" SOURCE="../../compute.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="npc4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="result_18_fu_9316_p2" SOURCE="../../compute.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="result_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="result_19_fu_9326_p2" SOURCE="../../compute.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="result_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="result_25_fu_9404_p4" SOURCE="../../compute.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="result_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="result_25_fu_9404_p10" SOURCE="../../compute.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="result_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_9348_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_1_fu_9354_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_2_fu_9360_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_3_fu_9366_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp23_fu_9372_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp25_fu_9378_p2" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp26_fu_9384_p2" SOURCE="../../compute.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_5_32_1_1_U2" SOURCE="../../compute.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="result_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="j_b_target_pc_fu_9446_p2" SOURCE="../../compute.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="j_b_target_pc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_9460_p2" SOURCE="../../compute.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="next_pc_fu_9476_p3" SOURCE="../../compute.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="next_pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln31_fu_9484_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_9490_p2" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_f_target_pc_1_fu_9496_p3" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_f_target_pc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_9508_p2" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_1_fu_9514_p2" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_12759_p3" SOURCE="../../execute.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_value_fu_12836_p6" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_f_target_pc_3_fu_9520_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_f_target_pc_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_rd_1_fu_12772_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_rd_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_has_no_dest_1_fu_12780_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_has_no_dest_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_is_load_1_fu_9528_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_is_load_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_is_store_1_fu_12788_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_is_store_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_func3_1_fu_9536_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_func3_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp36_fu_12796_p2" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp37_fu_12802_p2" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_1_U7" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_is_ret_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_m_address_1_fu_9544_p3" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_address_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U8" SOURCE="../../execute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_m_value" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_fu_12855_p2" SOURCE="../../execute.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln115_1_fu_12860_p2" SOURCE="../../execute.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_fu_12866_p2" SOURCE="../../execute.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln118_fu_9552_p2" SOURCE="../../execute.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln118_fu_12872_p2" SOURCE="../../execute.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln118_fu_12878_p2" SOURCE="../../execute.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="e_to_f_is_valid_fu_12883_p3" SOURCE="../../execute.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="e_to_f_is_valid" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="i_safe_is_full_fu_9558_p2" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_is_full" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_pc_2_fu_9564_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_pc_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_rd_2_fu_9572_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_rd_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_func3_2_fu_9580_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_func3_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="tmp_fu_9737_p66" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_rs1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="tmp_1_fu_9879_p66" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_rs2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_func7_2_fu_9604_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_func7_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_type_2_fu_9612_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_type_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_imm_2_fu_9620_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_imm_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_rs1_reg_2_fu_9628_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_rs1_reg_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_rs2_reg_2_fu_9636_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_rs2_reg_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_load_2_fu_9644_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_load_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_store_2_fu_12891_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_store_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_branch_2_fu_12898_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_branch_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_jalr_2_fu_9652_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_jalr_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_jal_2_fu_9660_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_jal_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_ret_2_fu_12905_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_ret_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_lui_2_fu_9668_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_lui_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_has_no_dest_2_fu_9676_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_has_no_dest_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="i_safe_d_i_is_r_type_2_fu_9684_p3" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="i_safe_d_i_is_r_type_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_1_1_1_U3" SOURCE="../../issue.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="is_locked_1_fu_9873_p2" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="is_locked_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_1_1_1_U4" SOURCE="../../issue.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="is_locked_2_fu_10015_p2" SOURCE="../../issue.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="is_locked_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="i_wait_3_fu_10021_p2" SOURCE="../../issue.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="i_wait_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U9" SOURCE="../../issue.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="rv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U10" SOURCE="../../issue.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="rv2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_fu_14461_p2" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="i_to_e_is_valid_fu_14466_p2" SOURCE="../../issue.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="i_to_e_is_valid" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="is_lui_fu_14480_p2" SOURCE="../../decode.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="is_lui" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="is_load_fu_14486_p2" SOURCE="../../decode.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="is_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="is_store_fu_14492_p2" SOURCE="../../decode.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="is_store" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_14498_p2" SOURCE="../../decode.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln48_fu_14522_p2" SOURCE="../../multicycle_pipeline_ip.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln38_1_fu_14528_p2" SOURCE="../../decode.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_12085_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_14538_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_14544_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_14549_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_3_fu_14554_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln42_fu_14560_p2" SOURCE="../../decode.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_14566_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="d_i_is_rs2_reg_fu_14572_p2" SOURCE="../../decode.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_is_rs2_reg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_i_is_ret_fu_14578_p2" SOURCE="../../decode.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_is_ret" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_12091_p2" SOURCE="../../decode.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_14583_p2" SOURCE="../../decode.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="d_i_has_no_dest_fu_14588_p2" SOURCE="../../decode.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_has_no_dest" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_i_is_r_type_2_fu_14594_p2" SOURCE="../../decode.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="d_i_is_r_type_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_12281_p2" SOURCE="../../decode.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="d_to_f_is_valid_fu_12295_p2" SOURCE="../../decode.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="d_to_f_is_valid" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln55_fu_14671_p2" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="has_input_fu_14676_p2" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="has_input" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="pc_3_fu_12301_p3" SOURCE="../../fetch.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="pc_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="pc_fu_12309_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_ctrl_is_branch_1_fu_14691_p2" SOURCE="../../fetch.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="d_ctrl_is_branch_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_ctrl_is_jalr_1_fu_14697_p2" SOURCE="../../fetch.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="d_ctrl_is_jalr_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="d_ctrl_is_jal_1_fu_14703_p2" SOURCE="../../fetch.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="d_ctrl_is_jal_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="f_to_f_next_pc_3_fu_14709_p2" SOURCE="../../fetch.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f_next_pc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_f_next_pc_1_fu_14714_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f_next_pc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_pc_1_fu_14721_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_pc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_instruction_1_fu_14728_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_instruction_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_is_branch_fu_14735_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_is_branch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_is_jalr_fu_14743_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_is_jalr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="select" PRAGMA="" RTLNAME="f_to_d_is_jal_fu_14751_p3" SOURCE="../../fetch.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_d_is_jal" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_fu_14758_p2" SOURCE="../../fetch.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="or" PRAGMA="" RTLNAME="is_ctrl_fu_14764_p2" SOURCE="../../fetch.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="is_ctrl" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_14770_p2" SOURCE="../../fetch.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="and" PRAGMA="" RTLNAME="f_to_f_is_valid_fu_14776_p2" SOURCE="../../fetch.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f_is_valid" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="192" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="start_pc" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="start_pc" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="code_ram" index="1" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="code_ram" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_ram" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="data_ram" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_instruction" index="3" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_cycle" index="4" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_cycle" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_cycle_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="19" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="code_ram" offset="131072" range="131072"/>
                <memorie memorieName="data_ram" offset="262144" range="262144"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="start_pc" access="W" description="Data signal of start_pc" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_pc" access="W" description="Bit 31 to 0 of start_pc"/>
                    </fields>
                </register>
                <register offset="0x18" name="nb_instruction" access="R" description="Data signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_instruction" access="R" description="Bit 31 to 0 of nb_instruction"/>
                    </fields>
                </register>
                <register offset="0x1c" name="nb_instruction_ctrl" access="R" description="Control signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_instruction_ap_vld" access="R" description="Control signal nb_instruction_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="nb_cycle" access="R" description="Data signal of nb_cycle" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_cycle" access="R" description="Bit 31 to 0 of nb_cycle"/>
                    </fields>
                </register>
                <register offset="0x2c" name="nb_cycle_ctrl" access="R" description="Control signal of nb_cycle" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_cycle_ap_vld" access="R" description="Control signal nb_cycle_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="start_pc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="131072" argName="code_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="262144" argName="data_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="nb_instruction"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="nb_cycle"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 19, 16, 0, BRAM=192</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">start_pc, 0x10, 32, W, Data signal of start_pc, </column>
                    <column name="s_axi_control">nb_instruction, 0x18, 32, R, Data signal of nb_instruction, </column>
                    <column name="s_axi_control">nb_instruction_ctrl, 0x1c, 32, R, Control signal of nb_instruction, 0=nb_instruction_ap_vld</column>
                    <column name="s_axi_control">nb_cycle, 0x28, 32, R, Data signal of nb_cycle, </column>
                    <column name="s_axi_control">nb_cycle_ctrl, 0x2c, 32, R, Control signal of nb_cycle, 0=nb_cycle_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="start_pc">in, unsigned int</column>
                    <column name="code_ram">in, unsigned int*</column>
                    <column name="data_ram">inout, int*</column>
                    <column name="nb_instruction">out, unsigned int*</column>
                    <column name="nb_cycle">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="start_pc">s_axi_control, register, name=start_pc offset=0x10 range=32</column>
                    <column name="code_ram">s_axi_control, memory, name=code_ram offset=131072 range=131072</column>
                    <column name="data_ram">s_axi_control, memory, name=data_ram offset=262144 range=262144</column>
                    <column name="nb_instruction">s_axi_control, register, name=nb_instruction offset=0x18 range=32</column>
                    <column name="nb_instruction">s_axi_control, register, name=nb_instruction_ctrl offset=0x1c range=32</column>
                    <column name="nb_cycle">s_axi_control, register, name=nb_cycle offset=0x28 range=32</column>
                    <column name="nb_cycle">s_axi_control, register, name=nb_cycle_ctrl offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:54" status="valid" parentFunction="multicycle_pipeline_ip" variable="start_pc" isDirective="0" options="s_axilite port=start_pc"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:55" status="valid" parentFunction="multicycle_pipeline_ip" variable="code_ram" isDirective="0" options="s_axilite port=code_ram"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:56" status="valid" parentFunction="multicycle_pipeline_ip" variable="data_ram" isDirective="0" options="s_axilite port=data_ram"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:57" status="valid" parentFunction="multicycle_pipeline_ip" variable="nb_instruction" isDirective="0" options="s_axilite port=nb_instruction"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:58" status="valid" parentFunction="multicycle_pipeline_ip" variable="nb_cycle" isDirective="0" options="s_axilite port=nb_cycle"/>
        <Pragma type="interface" location="../../multicycle_pipeline_ip.cpp:59" status="valid" parentFunction="multicycle_pipeline_ip" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="../../multicycle_pipeline_ip.cpp:60" status="valid" parentFunction="multicycle_pipeline_ip" variable="" isDirective="0" options="recursive"/>
        <Pragma type="array_partition" location="../../multicycle_pipeline_ip.cpp:62" status="valid" parentFunction="multicycle_pipeline_ip" variable="reg_file" isDirective="0" options="variable=reg_file dim=1 complete"/>
        <Pragma type="array_partition" location="../../multicycle_pipeline_ip.cpp:64" status="valid" parentFunction="multicycle_pipeline_ip" variable="is_reg_computed" isDirective="0" options="variable=is_reg_computed dim=1 complete"/>
        <Pragma type="pipeline" location="../../multicycle_pipeline_ip.cpp:92" status="valid" parentFunction="multicycle_pipeline_ip" variable="" isDirective="0" options="II=2"/>
        <Pragma type="latency" location="../../multicycle_pipeline_ip.cpp:93" status="valid" parentFunction="multicycle_pipeline_ip" variable="" isDirective="0" options="max=1"/>
    </PragmaReport>
</profile>

