// Seed: 739986317
`define pp_16 0
`timescale 1 ps / 1ps
`define pp_17 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    input id_15
);
  logic id_16;
  assign id_7 = id_12 == 1;
  tri1 id_17;
  assign id_5 = 1;
  assign id_17[1] = 1;
endmodule
