ARM GAS  /tmp/ccatchOR.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"xpd_rcc_cc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_prvGetPLLSource,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	RCC_prvGetPLLSource
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	RCC_prvGetPLLSource:
  28              	.LFB170:
  29              		.file 1 "STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c"
   1:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
   2:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * @file    xpd_rcc_cc.c
   4:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * @brief   STM32 eXtensible Peripheral Drivers RCC Core Clocks Module
   8:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   *
   9:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   *
  11:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   *
  15:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   *
  17:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****   */
  23:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #include <xpd_rcc.h>
  24:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #include <xpd_flash.h>
  25:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #include <xpd_pwr.h>
  26:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #include <xpd_utils.h>
  27:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  28:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @addtogroup RCC
  29:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @{ */
ARM GAS  /tmp/ccatchOR.s 			page 2


  30:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  31:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @addtogroup RCC_Core_Clocks RCC Core
  32:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @{ */
  33:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  34:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** static const uint8_t rcc_aucAHBPrescTable[] =
  35:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
  36:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  37:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #define rcc_aucAPBPrescTable (&rcc_aucAHBPrescTable[4])
  38:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  39:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** static RCC_OscType rcc_eReadyOscillator = HSI;
  40:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  41:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** RCC_CallbacksType RCC_xCallbacks = { NULL, NULL };
  42:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  43:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /* converts the general clock divider to HCLK format */
  44:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** __STATIC_INLINE uint32_t RCC_prvConvertHCLKDivider(ClockDividerType eDivider)
  45:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
  46:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (eDivider > CLK_DIV1)
  47:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
  48:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* actual division values start from 0, with the MSB bit set */
  49:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eDivider--;
  50:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         if (eDivider > CLK_DIV16)
  51:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
  52:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             eDivider--; /* skip DIV32 */
  53:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
  54:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eDivider |= 0x8;
  55:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
  56:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return (uint32_t)eDivider;
  57:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
  58:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  59:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /* converts the general clock divider to PCLK format */
  60:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** __STATIC_INLINE uint32_t RCC_prvConvertPCLKDivider(ClockDividerType eDivider)
  61:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
  62:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (eDivider > CLK_DIV1)
  63:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
  64:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* actual division values start from 0, with the MSB bit set */
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eDivider = 0x4 | (eDivider - 1);
  66:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
  67:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return (uint32_t)eDivider;
  68:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
  69:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  70:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /* Gets the input oscillator of the PLL. */
  71:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** RCC_OscType RCC_prvGetPLLSource(void)
  72:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
  30              		.loc 1 72 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC_Msk;
  35              		.loc 1 73 5 view .LVU1
  36              		.loc 1 73 15 is_stmt 0 view .LVU2
  37 0000 024B     		ldr	r3, .L3
  38 0002 986A     		ldr	r0, [r3, #40]
  74:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
  39              		.loc 1 74 1 view .LVU3
  40 0004 00F00300 		and	r0, r0, #3
  41 0008 7047     		bx	lr
ARM GAS  /tmp/ccatchOR.s 			page 3


  42              	.L4:
  43 000a 00BF     		.align	2
  44              	.L3:
  45 000c 00440258 		.word	1476543488
  46              		.cfi_endproc
  47              	.LFE170:
  49              		.section	.text.RCC_prvGetSYSCLKSource,"ax",%progbits
  50              		.align	1
  51              		.p2align 2,,3
  52              		.global	RCC_prvGetSYSCLKSource
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  56              		.fpu fpv4-sp-d16
  58              	RCC_prvGetSYSCLKSource:
  59              	.LFB171:
  75:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  76:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /* Gets the input oscillator of SYSCLK. */
  77:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** RCC_OscType RCC_prvGetSYSCLKSource(void)
  78:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
  60              		.loc 1 78 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return (RCC->CFGR & RCC_CFGR_SWS_Msk) >> RCC_CFGR_SWS_Pos;
  65              		.loc 1 79 5 view .LVU5
  66              		.loc 1 79 16 is_stmt 0 view .LVU6
  67 0000 024B     		ldr	r3, .L6
  68 0002 1869     		ldr	r0, [r3, #16]
  80:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
  69              		.loc 1 80 1 view .LVU7
  70 0004 C0F3C200 		ubfx	r0, r0, #3, #3
  71 0008 7047     		bx	lr
  72              	.L7:
  73 000a 00BF     		.align	2
  74              	.L6:
  75 000c 00440258 		.word	1476543488
  76              		.cfi_endproc
  77              	.LFE171:
  79              		.section	.text.RCC_eHSI_Enable,"ax",%progbits
  80              		.align	1
  81              		.p2align 2,,3
  82              		.global	RCC_eHSI_Enable
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu fpv4-sp-d16
  88              	RCC_eHSI_Enable:
  89              	.LFB172:
  81:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  82:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @defgroup RCC_Core_Clocks_Exported_Functions RCC Core Exported Functions
  83:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @{ */
  84:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  85:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @defgroup RCC_Core_Clocks_Exported_Functions_Oscillators RCC Oscillator Functions
  86:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  *  @brief    RCC oscillator and PLL control
  87:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @{
ARM GAS  /tmp/ccatchOR.s 			page 4


  88:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
  89:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  90:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
  91:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Enables the high speed internal oscillator.
  92:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
  93:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
  94:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eHSI_Enable(void)
  95:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
  90              		.loc 1 95 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  96:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_HSI_TIMEOUT;
  94              		.loc 1 96 5 view .LVU9
  95:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_HSI_TIMEOUT;
  95              		.loc 1 95 1 is_stmt 0 view .LVU10
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI0:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101              		.loc 1 96 14 view .LVU11
 102 0002 6423     		movs	r3, #100
  95:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_HSI_TIMEOUT;
 103              		.loc 1 95 1 view .LVU12
 104 0004 82B0     		sub	sp, sp, #8
 105              	.LCFI1:
 106              		.cfi_def_cfa_offset 16
  97:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
  98:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CR |= RCC_CR_HSION_Msk;
 107              		.loc 1 98 13 view .LVU13
 108 0006 094C     		ldr	r4, .L10
  96:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 109              		.loc 1 96 14 view .LVU14
 110 0008 0193     		str	r3, [sp, #4]
 111              		.loc 1 98 5 is_stmt 1 view .LVU15
 112              		.loc 1 98 13 is_stmt 0 view .LVU16
 113 000a 2368     		ldr	r3, [r4]
 114 000c 43F00103 		orr	r3, r3, #1
 115 0010 2360     		str	r3, [r4]
  99:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 100:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Wait until HSI is ready */
 101:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return XPD_eWaitForMatch(&RCC->CR,
 116              		.loc 1 101 5 is_stmt 1 view .LVU17
 117              	.LVL0:
 118              	.LBB57:
 119              	.LBI57:
 120              		.file 2 "STM32_XPD/STM32H7_XPD/inc/xpd_utils.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @file    xpd_utils.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * @brief   STM32 eXtensible Peripheral Drivers Utilities
   8:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Copyright (c) 2018 Benedek Kupper
ARM GAS  /tmp/ccatchOR.s 			page 5


  10:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef __XPD_UTILS_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define __XPD_UTILS_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifdef __cplusplus
  27:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  30:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Utils XPD Utilities
  34:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Types XPD Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @brief Time service functions structure */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** typedef struct
  41:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
  42:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Init)         (uint32_t ulCoreFreq_Hz);
  43:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Prepares the time service for operation */
  44:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  45:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     void            (*Block_ms)     (uint32_t ulBlocktime_ms);
  46:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks the thread for the specified time */
  47:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  48:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*MatchBlock_ms)(volatile uint32_t* pulVarAddress,
  49:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  50:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  51:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  52:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address matches the input ulMatch, or until times 
  53:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  54:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_ReturnType  (*DiffBlock_ms) (volatile uint32_t* pulVarAddress,
  55:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulBitSelector,
  56:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t ulMatch,
  57:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****                                      uint32_t * pulTimeout);
  58:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     /*!< Blocks until the masked value read from address differs from the input ulMatch, or until t
  59:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  60:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }XPD_TimeServiceType;
  61:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  62:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  63:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  64:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @defgroup XPD_Exported_Macros XPD Exported Macros
  65:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
ARM GAS  /tmp/ccatchOR.s 			page 6


  67:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_ENTER_CRITICAL
  68:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  69:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Enters a critical section by disabling interrupts.
  70:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  71:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  72:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_ENTER_CRITICAL(HANDLE)
  73:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  74:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  75:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #ifndef XPD_EXIT_CRITICAL
  76:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  77:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Leaves a critical section by enabling interrupts.
  78:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param HANDLE: pointer to the requester handle
  79:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
  80:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #define         XPD_EXIT_CRITICAL(HANDLE)
  81:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** #endif
  82:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  83:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @} */
  84:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  85:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions
  86:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  87:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  88:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /** @addtogroup XPD_Exported_Functions_Timer
  89:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @{ */
  90:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** const XPD_TimeServiceType* XPD_pxTimeService(void);
  91:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vSetTimeService     (const XPD_TimeServiceType* pxTimeService);
  92:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vResetTimeService   (void);
  93:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  94:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** void            XPD_vDelay_us           (uint32_t ulMicroseconds);
  95:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
  96:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
  97:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Initialize the timer of the XPD time service.
  98:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulCoreFreq_Hz: the new core frequency in Hz
  99:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 100:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vInitTimer(uint32_t ulCoreFreq_Hz)
 101:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 102:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Init(ulCoreFreq_Hz);
 103:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 104:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 105:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 106:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Insert a delay of a specified time in the execution.
 107:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBlocktime_ms: the amount of delay in ms
 108:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 109:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE void XPD_vDelay_ms(uint32_t ulBlocktime_ms)
 110:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 111:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     XPD_pxTimeService()->Block_ms(ulBlocktime_ms);
 112:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 113:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** 
 114:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** /**
 115:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @brief Waits until the masked value at address matches the input, or until timeout.
 116:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulVarAddress: the word address that needs to be monitored
 117:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulBitSelector: a bit mask that selects which bits should be considered
 118:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param ulMatch: the expected value to wait for
 119:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @param pulTimeout: pointer to the timeout in ms
 120:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  * @return TIMEOUT if timed out, or OK if ulMatch occurred within the deadline
 121:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****  */
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** __STATIC_INLINE XPD_ReturnType XPD_eWaitForMatch(
 121              		.loc 2 122 32 view .LVU18
ARM GAS  /tmp/ccatchOR.s 			page 7


 122              	.LBB58:
 123:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 124:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulBitSelector,
 125:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t            ulMatch,
 126:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         uint32_t *          pulTimeout)
 127:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 128:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****     return XPD_pxTimeService()->MatchBlock_ms(pulVarAddress, ulBitSelector,
 123              		.loc 2 128 5 view .LVU19
 124              		.loc 2 128 12 is_stmt 0 view .LVU20
 125 0012 FFF7FEFF 		bl	XPD_pxTimeService
 126              	.LVL1:
 127 0016 0422     		movs	r2, #4
 128 0018 0346     		mov	r3, r0
 129 001a 2046     		mov	r0, r4
 130 001c 1146     		mov	r1, r2
 131 001e 9C68     		ldr	r4, [r3, #8]
 132 0020 0DEB0203 		add	r3, sp, r2
 133 0024 A047     		blx	r4
 134              	.LVL2:
 135              		.loc 2 128 12 view .LVU21
 136              	.LBE58:
 137              	.LBE57:
 102:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC_CR_HSIRDY, RCC_CR_HSIRDY, &ulTimeout);
 103:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 138              		.loc 1 103 1 view .LVU22
 139 0026 02B0     		add	sp, sp, #8
 140              	.LCFI2:
 141              		.cfi_def_cfa_offset 8
 142              		@ sp needed
 143 0028 10BD     		pop	{r4, pc}
 144              	.L11:
 145 002a 00BF     		.align	2
 146              	.L10:
 147 002c 00440258 		.word	1476543488
 148              		.cfi_endproc
 149              	.LFE172:
 151              		.section	.text.RCC_eHSI_Disable,"ax",%progbits
 152              		.align	1
 153              		.p2align 2,,3
 154              		.global	RCC_eHSI_Disable
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu fpv4-sp-d16
 160              	RCC_eHSI_Disable:
 161              	.LFB173:
 104:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 105:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 106:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief If not used by the system, disables the high speed internal oscillator.
 107:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 108:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 109:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eHSI_Disable(void)
 110:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 162              		.loc 1 110 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 8
 165              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccatchOR.s 			page 8


 111:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 166              		.loc 1 111 5 view .LVU24
 167              	.LVL3:
 112:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 168              		.loc 1 112 5 view .LVU25
 169              	.LBB59:
 170              	.LBI59:
  77:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 171              		.loc 1 77 13 view .LVU26
 172              	.LBB60:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 173              		.loc 1 79 5 view .LVU27
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 174              		.loc 1 79 16 is_stmt 0 view .LVU28
 175 0000 104A     		ldr	r2, .L20
 176 0002 1369     		ldr	r3, [r2, #16]
 177              	.LBE60:
 178              	.LBE59:
 113:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 114:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* When the HSI is used as system clock or clock source for PLL
 115:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****      * it is not allowed to be disabled */
 116:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (!(     (eSYSCLK == HSI)
 179              		.loc 1 116 8 view .LVU29
 180 0004 13F0380F 		tst	r3, #56
 181              	.LBB62:
 182              	.LBB61:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 183              		.loc 1 79 43 view .LVU30
 184 0008 C3F3C201 		ubfx	r1, r3, #3, #3
 185              	.LVL4:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 186              		.loc 1 79 43 view .LVU31
 187              	.LBE61:
 188              	.LBE62:
 189              		.loc 1 116 5 is_stmt 1 view .LVU32
 190              		.loc 1 116 8 is_stmt 0 view .LVU33
 191 000c 18D0     		beq	.L16
 192              		.loc 1 116 9 discriminator 1 view .LVU34
 193 000e 0229     		cmp	r1, #2
 194 0010 02D1     		bne	.L14
 195              	.LBB63:
 196              	.LBI63:
  71:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 197              		.loc 1 71 13 is_stmt 1 view .LVU35
 198              	.LBB64:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 199              		.loc 1 73 5 view .LVU36
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 200              		.loc 1 73 15 is_stmt 0 view .LVU37
 201 0012 936A     		ldr	r3, [r2, #40]
 202              	.LBE64:
 203              	.LBE63:
 117:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****            || ((eSYSCLK == PLL) && (RCC_prvGetPLLSource() == HSI))
 204              		.loc 1 117 33 view .LVU38
 205 0014 9B07     		lsls	r3, r3, #30
 206 0016 13D0     		beq	.L16
 207              	.L14:
ARM GAS  /tmp/ccatchOR.s 			page 9


 208              	.LBB65:
 118:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef RCC_PLLCFGR_PLLR
 119:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****            || ((sysclock == PLLR) && (RCC_prvGetPLLSource() == HSI))
 120:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 121:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****           ))
 122:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 123:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         uint32_t ulTimeout = RCC_HSI_TIMEOUT;
 209              		.loc 1 123 9 is_stmt 1 view .LVU39
 210              		.loc 1 123 18 is_stmt 0 view .LVU40
 211 0018 6423     		movs	r3, #100
 212              	.LBE65:
 110:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 213              		.loc 1 110 1 view .LVU41
 214 001a 10B5     		push	{r4, lr}
 215              	.LCFI3:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 4, -8
 218              		.cfi_offset 14, -4
 219              	.LBB68:
 124:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CR &= ~RCC_CR_HSION_Msk;
 220              		.loc 1 124 17 view .LVU42
 221 001c 094C     		ldr	r4, .L20
 222              	.LBE68:
 110:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 223              		.loc 1 110 1 view .LVU43
 224 001e 82B0     		sub	sp, sp, #8
 225              	.LCFI4:
 226              		.cfi_def_cfa_offset 16
 227              	.LBB69:
 123:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CR &= ~RCC_CR_HSION_Msk;
 228              		.loc 1 123 18 view .LVU44
 229 0020 0193     		str	r3, [sp, #4]
 230              		.loc 1 124 9 is_stmt 1 view .LVU45
 231              		.loc 1 124 17 is_stmt 0 view .LVU46
 232 0022 2368     		ldr	r3, [r4]
 233 0024 23F00103 		bic	r3, r3, #1
 234 0028 2360     		str	r3, [r4]
 125:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 126:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Wait until HSI is disabled */
 127:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eResult = XPD_eWaitForMatch(&RCC->CR,
 235              		.loc 1 127 9 is_stmt 1 view .LVU47
 236              	.LVL5:
 237              	.LBB66:
 238              	.LBI66:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 239              		.loc 2 122 32 view .LVU48
 240              	.LBB67:
 241              		.loc 2 128 5 view .LVU49
 242              		.loc 2 128 12 is_stmt 0 view .LVU50
 243 002a FFF7FEFF 		bl	XPD_pxTimeService
 244              	.LVL6:
 245              		.loc 2 128 12 view .LVU51
 246 002e 0246     		mov	r2, r0
 247 0030 01AB     		add	r3, sp, #4
 248              	.LVL7:
 249              		.loc 2 128 12 view .LVU52
 250 0032 2046     		mov	r0, r4
ARM GAS  /tmp/ccatchOR.s 			page 10


 251 0034 0421     		movs	r1, #4
 252 0036 9468     		ldr	r4, [r2, #8]
 253 0038 0022     		movs	r2, #0
 254 003a A047     		blx	r4
 255              	.LVL8:
 256              		.loc 2 128 12 view .LVU53
 257              	.LBE67:
 258              	.LBE66:
 259              	.LBE69:
 128:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 RCC_CR_HSIRDY, 0, &ulTimeout);
 129:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 130:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return eResult;
 260              		.loc 1 130 5 is_stmt 1 view .LVU54
 131:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 261              		.loc 1 131 1 is_stmt 0 view .LVU55
 262 003c 02B0     		add	sp, sp, #8
 263              	.LCFI5:
 264              		.cfi_def_cfa_offset 8
 265              		@ sp needed
 266 003e 10BD     		pop	{r4, pc}
 267              	.LVL9:
 268              	.L16:
 269              	.LCFI6:
 270              		.cfi_def_cfa_offset 0
 271              		.cfi_restore 4
 272              		.cfi_restore 14
 111:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 273              		.loc 1 111 20 view .LVU56
 274 0040 0120     		movs	r0, #1
 275              	.LVL10:
 130:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 276              		.loc 1 130 5 is_stmt 1 view .LVU57
 277              		.loc 1 131 1 is_stmt 0 view .LVU58
 278 0042 7047     		bx	lr
 279              	.L21:
 280              		.align	2
 281              	.L20:
 282 0044 00440258 		.word	1476543488
 283              		.cfi_endproc
 284              	.LFE173:
 286              		.section	.text.RCC_eLSI_Enable,"ax",%progbits
 287              		.align	1
 288              		.p2align 2,,3
 289              		.global	RCC_eLSI_Enable
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv4-sp-d16
 295              	RCC_eLSI_Enable:
 296              	.LFB174:
 132:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 133:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 134:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Enables the low speed internal oscillator.
 135:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 136:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 137:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eLSI_Enable(void)
 138:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
ARM GAS  /tmp/ccatchOR.s 			page 11


 297              		.loc 1 138 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 8
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 139:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_LSI_TIMEOUT;
 301              		.loc 1 139 5 view .LVU60
 138:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_LSI_TIMEOUT;
 302              		.loc 1 138 1 is_stmt 0 view .LVU61
 303 0000 10B5     		push	{r4, lr}
 304              	.LCFI7:
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 4, -8
 307              		.cfi_offset 14, -4
 140:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 141:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Enable the Internal Low Speed oscillator (LSI). */
 142:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CSR |= RCC_CSR_LSION_Msk;
 308              		.loc 1 142 14 view .LVU62
 309 0002 094A     		ldr	r2, .L24
 138:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_LSI_TIMEOUT;
 310              		.loc 1 138 1 view .LVU63
 311 0004 82B0     		sub	sp, sp, #8
 312              	.LCFI8:
 313              		.cfi_def_cfa_offset 16
 139:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 314              		.loc 1 139 14 view .LVU64
 315 0006 6423     		movs	r3, #100
 316 0008 0193     		str	r3, [sp, #4]
 317              		.loc 1 142 5 is_stmt 1 view .LVU65
 318              		.loc 1 142 14 is_stmt 0 view .LVU66
 319 000a 536F     		ldr	r3, [r2, #116]
 320 000c 43F00103 		orr	r3, r3, #1
 321 0010 5367     		str	r3, [r2, #116]
 143:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 144:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Wait until LSI is ready */
 145:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return XPD_eWaitForMatch(&RCC->CSR,
 322              		.loc 1 145 5 is_stmt 1 view .LVU67
 323              	.LVL11:
 324              	.LBB70:
 325              	.LBI70:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 326              		.loc 2 122 32 view .LVU68
 327              	.LBB71:
 328              		.loc 2 128 5 view .LVU69
 329              		.loc 2 128 12 is_stmt 0 view .LVU70
 330 0012 FFF7FEFF 		bl	XPD_pxTimeService
 331              	.LVL12:
 332 0016 0222     		movs	r2, #2
 333 0018 8468     		ldr	r4, [r0, #8]
 334 001a 01AB     		add	r3, sp, #4
 335              	.LVL13:
 336              		.loc 2 128 12 view .LVU71
 337 001c 1146     		mov	r1, r2
 338 001e 0348     		ldr	r0, .L24+4
 339 0020 A047     		blx	r4
 340              	.LVL14:
 341              		.loc 2 128 12 view .LVU72
 342              	.LBE71:
ARM GAS  /tmp/ccatchOR.s 			page 12


 343              	.LBE70:
 146:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC_CSR_LSIRDY, RCC_CSR_LSIRDY, &ulTimeout);
 147:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 344              		.loc 1 147 1 view .LVU73
 345 0022 02B0     		add	sp, sp, #8
 346              	.LCFI9:
 347              		.cfi_def_cfa_offset 8
 348              		@ sp needed
 349 0024 10BD     		pop	{r4, pc}
 350              	.L25:
 351 0026 00BF     		.align	2
 352              	.L24:
 353 0028 00440258 		.word	1476543488
 354 002c 74440258 		.word	1476543604
 355              		.cfi_endproc
 356              	.LFE174:
 358              		.section	.text.RCC_eLSI_Disable,"ax",%progbits
 359              		.align	1
 360              		.p2align 2,,3
 361              		.global	RCC_eLSI_Disable
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu fpv4-sp-d16
 367              	RCC_eLSI_Disable:
 368              	.LFB175:
 148:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 149:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 150:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Disables the low speed internal oscillator.
 151:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 152:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 153:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eLSI_Disable(void)
 154:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 369              		.loc 1 154 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 8
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 155:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_LSI_TIMEOUT;
 373              		.loc 1 155 5 view .LVU75
 154:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_LSI_TIMEOUT;
 374              		.loc 1 154 1 is_stmt 0 view .LVU76
 375 0000 10B5     		push	{r4, lr}
 376              	.LCFI10:
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 4, -8
 379              		.cfi_offset 14, -4
 156:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 157:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Disable the Internal Low Speed oscillator (LSI). */
 158:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CSR &= ~RCC_CSR_LSION_Msk;
 380              		.loc 1 158 14 view .LVU77
 381 0002 094A     		ldr	r2, .L28
 154:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_LSI_TIMEOUT;
 382              		.loc 1 154 1 view .LVU78
 383 0004 82B0     		sub	sp, sp, #8
 384              	.LCFI11:
 385              		.cfi_def_cfa_offset 16
 155:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
ARM GAS  /tmp/ccatchOR.s 			page 13


 386              		.loc 1 155 14 view .LVU79
 387 0006 6423     		movs	r3, #100
 388 0008 0193     		str	r3, [sp, #4]
 389              		.loc 1 158 5 is_stmt 1 view .LVU80
 390              		.loc 1 158 14 is_stmt 0 view .LVU81
 391 000a 536F     		ldr	r3, [r2, #116]
 392 000c 23F00103 		bic	r3, r3, #1
 393 0010 5367     		str	r3, [r2, #116]
 159:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 160:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Wait until LSI is disabled */
 161:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return XPD_eWaitForMatch(&RCC->CSR,
 394              		.loc 1 161 5 is_stmt 1 view .LVU82
 395              	.LVL15:
 396              	.LBB72:
 397              	.LBI72:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 398              		.loc 2 122 32 view .LVU83
 399              	.LBB73:
 400              		.loc 2 128 5 view .LVU84
 401              		.loc 2 128 12 is_stmt 0 view .LVU85
 402 0012 FFF7FEFF 		bl	XPD_pxTimeService
 403              	.LVL16:
 404 0016 01AB     		add	r3, sp, #4
 405              	.LVL17:
 406              		.loc 2 128 12 view .LVU86
 407 0018 8468     		ldr	r4, [r0, #8]
 408 001a 0022     		movs	r2, #0
 409 001c 0221     		movs	r1, #2
 410 001e 0348     		ldr	r0, .L28+4
 411 0020 A047     		blx	r4
 412              	.LVL18:
 413              		.loc 2 128 12 view .LVU87
 414              	.LBE73:
 415              	.LBE72:
 162:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC_CSR_LSIRDY, 0, &ulTimeout);
 163:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 416              		.loc 1 163 1 view .LVU88
 417 0022 02B0     		add	sp, sp, #8
 418              	.LCFI12:
 419              		.cfi_def_cfa_offset 8
 420              		@ sp needed
 421 0024 10BD     		pop	{r4, pc}
 422              	.L29:
 423 0026 00BF     		.align	2
 424              	.L28:
 425 0028 00440258 		.word	1476543488
 426 002c 74440258 		.word	1476543604
 427              		.cfi_endproc
 428              	.LFE175:
 430              		.section	.text.RCC_eHSE_Config,"ax",%progbits
 431              		.align	1
 432              		.p2align 2,,3
 433              		.global	RCC_eHSE_Config
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 437              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccatchOR.s 			page 14


 439              	RCC_eHSE_Config:
 440              	.LVL19:
 441              	.LFB176:
 164:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 165:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef HSE_VALUE_Hz
 166:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 167:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Sets the new state of the high speed external oscillator.
 168:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param eOscState: the new oscillator configuration
 169:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 170:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 171:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eHSE_Config(RCC_OscStateType eOscState)
 172:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 442              		.loc 1 172 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 8
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 173:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 446              		.loc 1 173 5 view .LVU90
 174:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 447              		.loc 1 174 5 view .LVU91
 448              	.LBB74:
 449              	.LBI74:
  77:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 450              		.loc 1 77 13 view .LVU92
 451              	.LBB75:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 452              		.loc 1 79 5 view .LVU93
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 453              		.loc 1 79 16 is_stmt 0 view .LVU94
 454 0000 2349     		ldr	r1, .L44
 455 0002 0B69     		ldr	r3, [r1, #16]
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 456              		.loc 1 79 43 view .LVU95
 457 0004 C3F3C203 		ubfx	r3, r3, #3, #3
 458              	.LVL20:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 459              		.loc 1 79 43 view .LVU96
 460              	.LBE75:
 461              	.LBE74:
 175:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 176:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* When the HSE is used as system clock or clock source for PLL
 177:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****      * it is not allowed to be disabled */
 178:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (     (eSYSCLK == HSE)
 462              		.loc 1 178 5 is_stmt 1 view .LVU97
 463              		.loc 1 178 8 is_stmt 0 view .LVU98
 464 0008 012B     		cmp	r3, #1
 172:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 465              		.loc 1 172 1 view .LVU99
 466 000a 30B5     		push	{r4, r5, lr}
 467              	.LCFI13:
 468              		.cfi_def_cfa_offset 12
 469              		.cfi_offset 4, -12
 470              		.cfi_offset 5, -8
 471              		.cfi_offset 14, -4
 472 000c 0446     		mov	r4, r0
 473 000e 83B0     		sub	sp, sp, #12
 474              	.LCFI14:
ARM GAS  /tmp/ccatchOR.s 			page 15


 475              		.cfi_def_cfa_offset 24
 476              		.loc 1 178 8 view .LVU100
 477 0010 2AD0     		beq	.L31
 179:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****          || ((eSYSCLK == PLL) && (RCC_prvGetPLLSource() == HSE))
 478              		.loc 1 179 10 view .LVU101
 479 0012 022B     		cmp	r3, #2
 480 0014 23D0     		beq	.L42
 481              	.LVL21:
 482              	.L32:
 483              	.LBB76:
 180:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef RCC_PLLCFGR_PLLR
 181:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****          || ((eSYSCLK == PLLR) && (RCC_prvGetPLLSource() == HSE))
 182:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 183:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****          )
 184:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 185:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* OK if the configuration is already set */
 186:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         if ((((RCC->CR & RCC_CR_HSEON_Msk) >> RCC_CR_HSEON_Pos)  == (eOscState &  1)) &&
 187:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             ((RCC->CR & RCC_CR_HSEBYP_Msk) >> RCC_CR_HSEBYP_Pos) == (eOscState >> 1))
 188:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 189:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             eResult = XPD_OK;
 190:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 191:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 192:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     else
 193:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 194:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         uint32_t ulTimeout = RCC_HSE_TIMEOUT;
 484              		.loc 1 194 9 is_stmt 1 view .LVU102
 485              		.loc 1 194 18 is_stmt 0 view .LVU103
 486 0016 6423     		movs	r3, #100
 195:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 196:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         if (eOscState == OSC_OFF)
 197:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 198:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->CR &= ~(RCC_CR_HSEON_Msk | RCC_CR_HSEBYP_Msk);
 487              		.loc 1 198 21 view .LVU104
 488 0018 1D4D     		ldr	r5, .L44
 194:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 489              		.loc 1 194 18 view .LVU105
 490 001a 0193     		str	r3, [sp, #4]
 196:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 491              		.loc 1 196 9 is_stmt 1 view .LVU106
 196:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 492              		.loc 1 196 12 is_stmt 0 view .LVU107
 493 001c B4B1     		cbz	r4, .L43
 199:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 200:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Wait until HSE is disabled */
 201:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             eResult = XPD_eWaitForMatch(&RCC->CR,
 202:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                     RCC_CR_HSERDY, 0, &ulTimeout);
 203:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 204:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         else
 205:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 206:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->CR |= RCC_CR_HSEON_Msk;
 494              		.loc 1 206 13 is_stmt 1 view .LVU108
 495              		.loc 1 206 21 is_stmt 0 view .LVU109
 496 001e 2B68     		ldr	r3, [r5]
 207:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->CR |= (eOscState << (RCC_CR_HSEBYP_Pos - 1)) & RCC_CR_HSEBYP_Msk;
 497              		.loc 1 207 35 view .LVU110
 498 0020 6404     		lsls	r4, r4, #17
 206:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->CR |= (eOscState << (RCC_CR_HSEBYP_Pos - 1)) & RCC_CR_HSEBYP_Msk;
ARM GAS  /tmp/ccatchOR.s 			page 16


 499              		.loc 1 206 21 view .LVU111
 500 0022 43F48033 		orr	r3, r3, #65536
 501              		.loc 1 207 63 view .LVU112
 502 0026 04F48024 		and	r4, r4, #262144
 206:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->CR |= (eOscState << (RCC_CR_HSEBYP_Pos - 1)) & RCC_CR_HSEBYP_Msk;
 503              		.loc 1 206 21 view .LVU113
 504 002a 2B60     		str	r3, [r5]
 505              		.loc 1 207 13 is_stmt 1 view .LVU114
 506              		.loc 1 207 21 is_stmt 0 view .LVU115
 507 002c 2A68     		ldr	r2, [r5]
 508 002e 1443     		orrs	r4, r4, r2
 509 0030 2C60     		str	r4, [r5]
 208:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 209:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Wait until HSE is ready */
 210:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             eResult = XPD_eWaitForMatch(&RCC->CR,
 510              		.loc 1 210 13 is_stmt 1 view .LVU116
 511              	.LVL22:
 512              	.LBB77:
 513              	.LBI77:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 514              		.loc 2 122 32 view .LVU117
 515              	.LBB78:
 516              		.loc 2 128 5 view .LVU118
 517              		.loc 2 128 12 is_stmt 0 view .LVU119
 518 0032 FFF7FEFF 		bl	XPD_pxTimeService
 519              	.LVL23:
 520              		.loc 2 128 12 view .LVU120
 521 0036 4FF40032 		mov	r2, #131072
 522 003a 0346     		mov	r3, r0
 523              	.LVL24:
 524              	.L41:
 525              		.loc 2 128 12 view .LVU121
 526              	.LBE78:
 527              	.LBE77:
 528              	.LBB79:
 529              	.LBB80:
 530 003c 9C68     		ldr	r4, [r3, #8]
 531 003e 4FF40031 		mov	r1, #131072
 532 0042 01AB     		add	r3, sp, #4
 533 0044 2846     		mov	r0, r5
 534 0046 A047     		blx	r4
 535              	.LVL25:
 536              		.loc 2 128 12 view .LVU122
 537              	.LBE80:
 538              	.LBE79:
 539              	.LBE76:
 211:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                     RCC_CR_HSERDY, RCC_CR_HSERDY, &ulTimeout);
 212:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 213:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 214:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return eResult;
 540              		.loc 1 214 5 is_stmt 1 view .LVU123
 215:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 541              		.loc 1 215 1 is_stmt 0 view .LVU124
 542 0048 03B0     		add	sp, sp, #12
 543              	.LCFI15:
 544              		.cfi_remember_state
 545              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccatchOR.s 			page 17


 546              		@ sp needed
 547 004a 30BD     		pop	{r4, r5, pc}
 548              	.LVL26:
 549              	.L43:
 550              	.LCFI16:
 551              		.cfi_restore_state
 552              	.LBB83:
 198:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 553              		.loc 1 198 13 is_stmt 1 view .LVU125
 198:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 554              		.loc 1 198 21 is_stmt 0 view .LVU126
 555 004c 2B68     		ldr	r3, [r5]
 556 004e 23F4A023 		bic	r3, r3, #327680
 557 0052 2B60     		str	r3, [r5]
 201:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                     RCC_CR_HSERDY, 0, &ulTimeout);
 558              		.loc 1 201 13 is_stmt 1 view .LVU127
 559              	.LVL27:
 560              	.LBB82:
 561              	.LBI79:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 562              		.loc 2 122 32 view .LVU128
 563              	.LBB81:
 564              		.loc 2 128 5 view .LVU129
 565              		.loc 2 128 12 is_stmt 0 view .LVU130
 566 0054 FFF7FEFF 		bl	XPD_pxTimeService
 567              	.LVL28:
 568              		.loc 2 128 12 view .LVU131
 569 0058 2246     		mov	r2, r4
 570 005a 0346     		mov	r3, r0
 571 005c EEE7     		b	.L41
 572              	.LVL29:
 573              	.L42:
 574              		.loc 2 128 12 view .LVU132
 575              	.LBE81:
 576              	.LBE82:
 577              	.LBE83:
 578              	.LBB84:
 579              	.LBI84:
  71:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 580              		.loc 1 71 13 is_stmt 1 view .LVU133
 581              	.LBB85:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 582              		.loc 1 73 5 view .LVU134
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 583              		.loc 1 73 15 is_stmt 0 view .LVU135
 584 005e 8B6A     		ldr	r3, [r1, #40]
 585              	.LVL30:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 586              		.loc 1 73 15 view .LVU136
 587              	.LBE85:
 588              	.LBE84:
 179:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef RCC_PLLCFGR_PLLR
 589              		.loc 1 179 31 view .LVU137
 590 0060 03F00303 		and	r3, r3, #3
 591 0064 012B     		cmp	r3, #1
 592 0066 D6D1     		bne	.L32
 593              	.L31:
ARM GAS  /tmp/ccatchOR.s 			page 18


 186:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             ((RCC->CR & RCC_CR_HSEBYP_Msk) >> RCC_CR_HSEBYP_Pos) == (eOscState >> 1))
 594              		.loc 1 186 9 is_stmt 1 view .LVU138
 186:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             ((RCC->CR & RCC_CR_HSEBYP_Msk) >> RCC_CR_HSEBYP_Pos) == (eOscState >> 1))
 595              		.loc 1 186 19 is_stmt 0 view .LVU139
 596 0068 094A     		ldr	r2, .L44
 597 006a 1368     		ldr	r3, [r2]
 186:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             ((RCC->CR & RCC_CR_HSEBYP_Msk) >> RCC_CR_HSEBYP_Pos) == (eOscState >> 1))
 598              		.loc 1 186 66 view .LVU140
 599 006c 84EA1343 		eor	r3, r4, r3, lsr #16
 186:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             ((RCC->CR & RCC_CR_HSEBYP_Msk) >> RCC_CR_HSEBYP_Pos) == (eOscState >> 1))
 600              		.loc 1 186 12 view .LVU141
 601 0070 DB07     		lsls	r3, r3, #31
 602 0072 09D4     		bmi	.L36
 187:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 603              		.loc 1 187 18 discriminator 1 view .LVU142
 604 0074 1368     		ldr	r3, [r2]
 187:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 605              		.loc 1 187 44 discriminator 1 view .LVU143
 606 0076 C3F38043 		ubfx	r3, r3, #18, #1
 186:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             ((RCC->CR & RCC_CR_HSEBYP_Msk) >> RCC_CR_HSEBYP_Pos) == (eOscState >> 1))
 607              		.loc 1 186 87 discriminator 1 view .LVU144
 608 007a B3EB540F 		cmp	r3, r4, lsr #1
 173:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 609              		.loc 1 173 20 discriminator 1 view .LVU145
 610 007e 14BF     		ite	ne
 611 0080 0120     		movne	r0, #1
 612              	.LVL31:
 173:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 613              		.loc 1 173 20 discriminator 1 view .LVU146
 614 0082 0020     		moveq	r0, #0
 615              	.LVL32:
 214:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 616              		.loc 1 214 5 is_stmt 1 discriminator 1 view .LVU147
 617              		.loc 1 215 1 is_stmt 0 discriminator 1 view .LVU148
 618 0084 03B0     		add	sp, sp, #12
 619              	.LCFI17:
 620              		.cfi_remember_state
 621              		.cfi_def_cfa_offset 12
 622              		@ sp needed
 623 0086 30BD     		pop	{r4, r5, pc}
 624              	.LVL33:
 625              	.L36:
 626              	.LCFI18:
 627              		.cfi_restore_state
 173:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 628              		.loc 1 173 20 view .LVU149
 629 0088 0120     		movs	r0, #1
 630              	.LVL34:
 214:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 631              		.loc 1 214 5 is_stmt 1 view .LVU150
 632              		.loc 1 215 1 is_stmt 0 view .LVU151
 633 008a 03B0     		add	sp, sp, #12
 634              	.LCFI19:
 635              		.cfi_def_cfa_offset 12
 636              		@ sp needed
 637 008c 30BD     		pop	{r4, r5, pc}
 638              	.L45:
ARM GAS  /tmp/ccatchOR.s 			page 19


 639 008e 00BF     		.align	2
 640              	.L44:
 641 0090 00440258 		.word	1476543488
 642              		.cfi_endproc
 643              	.LFE176:
 645              		.section	.text.RCC_ePLL_Config,"ax",%progbits
 646              		.align	1
 647              		.p2align 2,,3
 648              		.global	RCC_ePLL_Config
 649              		.syntax unified
 650              		.thumb
 651              		.thumb_func
 652              		.fpu fpv4-sp-d16
 654              	RCC_ePLL_Config:
 655              	.LVL35:
 656              	.LFB177:
 216:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 217:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 218:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef LSE_VALUE_Hz
 219:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 220:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Sets the new state of the low speed external oscillator.
 221:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param eOscState: the new oscillator configuration
 222:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 223:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 224:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eLSE_Config(RCC_OscStateType eOscState)
 225:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 226:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_OK;
 227:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_DBP_TIMEOUT;
 228:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 229:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Enable write access to Backup domain */
 230:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     PWR_REG_BIT(CR,DBP) = 1;
 231:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 232:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Wait for Backup domain Write protection disable */
 233:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     eResult = XPD_eWaitForMatch(&PWR->CR.w,
 234:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             PWR_CR_DBP, PWR_CR_DBP, &ulTimeout);
 235:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (eResult != XPD_OK)
 236:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 237:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         return eResult;
 238:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 239:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 240:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     ulTimeout = RCC_LSE_TIMEOUT;
 241:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 242:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (eOscState == OSC_OFF)
 243:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 244:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC_REG_BIT(BDCR,LSEON)  = 0;
 245:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC_REG_BIT(BDCR,LSEBYP) = 0;
 246:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 247:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Wait until HSE is disabled */
 248:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eResult = XPD_eWaitForMatch(&RCC->BDCR.w,
 249:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 RCC_BDCR_LSERDY, 0, &ulTimeout);
 250:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 251:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     else
 252:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 253:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC_REG_BIT(BDCR,LSEON)  = 1;
 254:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC_REG_BIT(BDCR,LSEBYP) = eOscState >> 1;
 255:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 256:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Wait until HSE is ready */
ARM GAS  /tmp/ccatchOR.s 			page 20


 257:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eResult = XPD_eWaitForMatch(&RCC->BDCR.w,
 258:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 RCC_BDCR_LSERDY, RCC_BDCR_LSERDY, &ulTimeout);
 259:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 260:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return eResult;
 261:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 262:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 263:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 264:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 265:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Configures the phase locked loop.
 266:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param pxConfig: pointer to the configuration parameters
 267:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 268:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 269:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_ePLL_Config(const RCC_PLL_InitType * pxConfig)
 270:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 657              		.loc 1 270 1 is_stmt 1 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 8
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 271:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 661              		.loc 1 271 5 view .LVU153
 272:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 662              		.loc 1 272 5 view .LVU154
 663              	.LBB86:
 664              	.LBI86:
  77:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 665              		.loc 1 77 13 view .LVU155
 666              	.LBB87:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 667              		.loc 1 79 5 view .LVU156
 668              	.LBE87:
 669              	.LBE86:
 270:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 670              		.loc 1 270 1 is_stmt 0 view .LVU157
 671 0000 70B5     		push	{r4, r5, r6, lr}
 672              	.LCFI20:
 673              		.cfi_def_cfa_offset 16
 674              		.cfi_offset 4, -16
 675              		.cfi_offset 5, -12
 676              		.cfi_offset 6, -8
 677              		.cfi_offset 14, -4
 678              	.LBB90:
 679              	.LBB88:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 680              		.loc 1 79 16 view .LVU158
 681 0002 2B4C     		ldr	r4, .L55
 682              	.LBE88:
 683              	.LBE90:
 270:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult = XPD_ERROR;
 684              		.loc 1 270 1 view .LVU159
 685 0004 82B0     		sub	sp, sp, #8
 686              	.LCFI21:
 687              		.cfi_def_cfa_offset 24
 688              	.LBB91:
 689              	.LBB89:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 690              		.loc 1 79 16 view .LVU160
 691 0006 2369     		ldr	r3, [r4, #16]
ARM GAS  /tmp/ccatchOR.s 			page 21


 692              	.LVL36:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 693              		.loc 1 79 16 view .LVU161
 694              	.LBE89:
 695              	.LBE91:
 273:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 274:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Check if the PLL is used as system clock or not */
 275:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (eSYSCLK != PLL)
 696              		.loc 1 275 5 is_stmt 1 view .LVU162
 697              		.loc 1 275 8 is_stmt 0 view .LVU163
 698 0008 C3F3C203 		ubfx	r3, r3, #3, #3
 699              	.LVL37:
 700              		.loc 1 275 8 view .LVU164
 701 000c 022B     		cmp	r3, #2
 702 000e 02D1     		bne	.L54
 271:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC_OscType eSYSCLK = RCC_prvGetSYSCLKSource();
 703              		.loc 1 271 20 view .LVU165
 704 0010 0120     		movs	r0, #1
 705              	.LVL38:
 706              	.L47:
 276:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 277:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         uint32_t ulTimeout = RCC_PLL_TIMEOUT;
 278:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Disable the main PLL. */
 279:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CR &= ~RCC_CR_PLLON;
 280:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 281:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 282:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Wait until PLL is disabled */
 283:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         eResult = XPD_eWaitForMatch(&RCC->CR,
 284:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 RCC_CR_PLLRDY, 0, &ulTimeout);
 285:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 286:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         if ((eResult == XPD_OK) && (pxConfig->State != DISABLE))
 287:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 288:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Configure the main PLL clock source and multiplication factor. */
 289:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR &= ~(RCC_PLLCKSELR_PLLSRC | RCC_PLLCKSELR_DIVM1);
 290:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR |= pxConfig->Source & RCC_PLLCKSELR_PLLSRC_Msk;
 291:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR |= ((pxConfig->M) << RCC_PLLCKSELR_DIVM1_Pos) & RCC_PLLCKSELR_DIVM1_Msk;
 293:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 294:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR &= ~(RCC_PLL1DIVR_N1 | RCC_PLL1DIVR_P1 | RCC_PLL1DIVR_Q1 | RCC_PLL1DIVR_R
 295:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->N) << RCC_PLL1DIVR_N1_Pos) & RCC_PLL1DIVR_N1_Msk;
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= (((pxConfig->P / 2) - 1) << RCC_PLL1DIVR_P1_Pos) & RCC_PLL1DIVR_P1_Msk
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 298:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 299:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef RCC_PLLCFGR_PLLR
 300:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->R) << RCC_PLL1DIVR_R1_Pos) & RCC_PLL1DIVR_R1_Msk;
 301:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 302:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 303:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Enable the main PLL. */
 304:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->CR |= RCC_CR_PLLON;
 305:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 306:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Wait until PLL is ready */
 307:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             eResult = XPD_eWaitForMatch(&RCC->CR,
 308:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                     RCC_CR_PLLRDY, RCC_CR_PLLRDY, &ulTimeout);
 309:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 310:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 311:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return eResult;
 707              		.loc 1 311 5 is_stmt 1 view .LVU166
ARM GAS  /tmp/ccatchOR.s 			page 22


 312:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 708              		.loc 1 312 1 is_stmt 0 view .LVU167
 709 0012 02B0     		add	sp, sp, #8
 710              	.LCFI22:
 711              		.cfi_remember_state
 712              		.cfi_def_cfa_offset 16
 713              		@ sp needed
 714 0014 70BD     		pop	{r4, r5, r6, pc}
 715              	.LVL39:
 716              	.L54:
 717              	.LCFI23:
 718              		.cfi_restore_state
 719              	.LBB92:
 277:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Disable the main PLL. */
 720              		.loc 1 277 9 is_stmt 1 view .LVU168
 277:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Disable the main PLL. */
 721              		.loc 1 277 18 is_stmt 0 view .LVU169
 722 0016 6423     		movs	r3, #100
 723 0018 0546     		mov	r5, r0
 724 001a 0193     		str	r3, [sp, #4]
 279:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 725              		.loc 1 279 9 is_stmt 1 view .LVU170
 279:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 726              		.loc 1 279 17 is_stmt 0 view .LVU171
 727 001c 2368     		ldr	r3, [r4]
 728 001e 23F08073 		bic	r3, r3, #16777216
 729 0022 2360     		str	r3, [r4]
 283:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 RCC_CR_PLLRDY, 0, &ulTimeout);
 730              		.loc 1 283 9 is_stmt 1 view .LVU172
 731              	.LVL40:
 732              	.LBB93:
 733              	.LBI93:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 734              		.loc 2 122 32 view .LVU173
 735              	.LBB94:
 736              		.loc 2 128 5 view .LVU174
 737              		.loc 2 128 12 is_stmt 0 view .LVU175
 738 0024 FFF7FEFF 		bl	XPD_pxTimeService
 739              	.LVL41:
 740              		.loc 2 128 12 view .LVU176
 741 0028 01AB     		add	r3, sp, #4
 742              	.LVL42:
 743              		.loc 2 128 12 view .LVU177
 744 002a 8668     		ldr	r6, [r0, #8]
 745 002c 0022     		movs	r2, #0
 746 002e 4FF00071 		mov	r1, #33554432
 747 0032 2046     		mov	r0, r4
 748 0034 B047     		blx	r6
 749              	.LVL43:
 750              		.loc 2 128 12 view .LVU178
 751              	.LBE94:
 752              	.LBE93:
 286:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 753              		.loc 1 286 9 is_stmt 1 view .LVU179
 286:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 754              		.loc 1 286 12 is_stmt 0 view .LVU180
 755 0036 0028     		cmp	r0, #0
ARM GAS  /tmp/ccatchOR.s 			page 23


 756 0038 EBD1     		bne	.L47
 286:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 757              		.loc 1 286 45 discriminator 1 view .LVU181
 758 003a 6879     		ldrb	r0, [r5, #5]	@ zero_extendqisi2
 759              	.LVL44:
 286:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 760              		.loc 1 286 33 discriminator 1 view .LVU182
 761 003c 0028     		cmp	r0, #0
 762 003e E8D0     		beq	.L47
 289:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR |= pxConfig->Source & RCC_PLLCKSELR_PLLSRC_Msk;
 763              		.loc 1 289 13 is_stmt 1 view .LVU183
 289:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR |= pxConfig->Source & RCC_PLLCKSELR_PLLSRC_Msk;
 764              		.loc 1 289 28 is_stmt 0 view .LVU184
 765 0040 A36A     		ldr	r3, [r4, #40]
 766 0042 1C48     		ldr	r0, .L55+4
 294:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->N) << RCC_PLL1DIVR_N1_Pos) & RCC_PLL1DIVR_N1_Msk;
 767              		.loc 1 294 27 view .LVU185
 768 0044 1C49     		ldr	r1, .L55+8
 289:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR |= pxConfig->Source & RCC_PLLCKSELR_PLLSRC_Msk;
 769              		.loc 1 289 28 view .LVU186
 770 0046 1840     		ands	r0, r0, r3
 295:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= (((pxConfig->P / 2) - 1) << RCC_PLL1DIVR_P1_Pos) & RCC_PLL1DIVR_P1_Msk
 771              		.loc 1 295 69 view .LVU187
 772 0048 2B88     		ldrh	r3, [r5]
 289:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLLCKSELR |= pxConfig->Source & RCC_PLLCKSELR_PLLSRC_Msk;
 773              		.loc 1 289 28 view .LVU188
 774 004a A062     		str	r0, [r4, #40]
 290:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 775              		.loc 1 290 13 is_stmt 1 view .LVU189
 295:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= (((pxConfig->P / 2) - 1) << RCC_PLL1DIVR_P1_Pos) & RCC_PLL1DIVR_P1_Msk
 776              		.loc 1 295 69 is_stmt 0 view .LVU190
 777 004c C3F30802 		ubfx	r2, r3, #0, #9
 290:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 778              		.loc 1 290 48 view .LVU191
 779 0050 AB79     		ldrb	r3, [r5, #6]	@ zero_extendqisi2
 290:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 780              		.loc 1 290 28 view .LVU192
 781 0052 A06A     		ldr	r0, [r4, #40]
 290:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 782              		.loc 1 290 48 view .LVU193
 783 0054 03F00303 		and	r3, r3, #3
 290:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 784              		.loc 1 290 28 view .LVU194
 785 0058 0343     		orrs	r3, r3, r0
 786 005a A362     		str	r3, [r4, #40]
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 787              		.loc 1 292 13 is_stmt 1 view .LVU195
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 788              		.loc 1 292 41 is_stmt 0 view .LVU196
 789 005c AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 790              		.loc 1 292 28 view .LVU197
 791 005e A06A     		ldr	r0, [r4, #40]
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 792              		.loc 1 292 46 view .LVU198
 793 0060 1B01     		lsls	r3, r3, #4
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
ARM GAS  /tmp/ccatchOR.s 			page 24


 794              		.loc 1 292 74 view .LVU199
 795 0062 03F47C73 		and	r3, r3, #1008
 292:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 796              		.loc 1 292 28 view .LVU200
 797 0066 0343     		orrs	r3, r3, r0
 798 0068 A362     		str	r3, [r4, #40]
 294:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->N) << RCC_PLL1DIVR_N1_Pos) & RCC_PLL1DIVR_N1_Msk;
 799              		.loc 1 294 13 is_stmt 1 view .LVU201
 294:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->N) << RCC_PLL1DIVR_N1_Pos) & RCC_PLL1DIVR_N1_Msk;
 800              		.loc 1 294 27 is_stmt 0 view .LVU202
 801 006a 236B     		ldr	r3, [r4, #48]
 802 006c 1940     		ands	r1, r1, r3
 803 006e 2163     		str	r1, [r4, #48]
 295:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= (((pxConfig->P / 2) - 1) << RCC_PLL1DIVR_P1_Pos) & RCC_PLL1DIVR_P1_Msk
 804              		.loc 1 295 13 is_stmt 1 view .LVU203
 295:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= (((pxConfig->P / 2) - 1) << RCC_PLL1DIVR_P1_Pos) & RCC_PLL1DIVR_P1_Msk
 805              		.loc 1 295 27 is_stmt 0 view .LVU204
 806 0070 236B     		ldr	r3, [r4, #48]
 807 0072 1343     		orrs	r3, r3, r2
 808 0074 2363     		str	r3, [r4, #48]
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 809              		.loc 1 296 13 is_stmt 1 view .LVU205
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 810              		.loc 1 296 45 is_stmt 0 view .LVU206
 811 0076 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 812              		.loc 1 296 27 view .LVU207
 813 0078 226B     		ldr	r2, [r4, #48]
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 814              		.loc 1 296 45 view .LVU208
 815 007a 5B08     		lsrs	r3, r3, #1
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 816              		.loc 1 296 50 view .LVU209
 817 007c 013B     		subs	r3, r3, #1
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 818              		.loc 1 296 55 view .LVU210
 819 007e 5B02     		lsls	r3, r3, #9
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 820              		.loc 1 296 79 view .LVU211
 821 0080 9BB2     		uxth	r3, r3
 296:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC->PLL1DIVR |= ((pxConfig->Q) << RCC_PLL1DIVR_Q1_Pos) & RCC_PLL1DIVR_Q1_Msk;
 822              		.loc 1 296 27 view .LVU212
 823 0082 1343     		orrs	r3, r3, r2
 824 0084 2363     		str	r3, [r4, #48]
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 825              		.loc 1 297 13 is_stmt 1 view .LVU213
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 826              		.loc 1 297 40 is_stmt 0 view .LVU214
 827 0086 2B79     		ldrb	r3, [r5, #4]	@ zero_extendqisi2
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 828              		.loc 1 297 27 view .LVU215
 829 0088 226B     		ldr	r2, [r4, #48]
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 830              		.loc 1 297 45 view .LVU216
 831 008a 1B04     		lsls	r3, r3, #16
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 832              		.loc 1 297 69 view .LVU217
ARM GAS  /tmp/ccatchOR.s 			page 25


 833 008c 03F4FE03 		and	r3, r3, #8323072
 297:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 834              		.loc 1 297 27 view .LVU218
 835 0090 1343     		orrs	r3, r3, r2
 836 0092 2363     		str	r3, [r4, #48]
 304:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 837              		.loc 1 304 13 is_stmt 1 view .LVU219
 304:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 838              		.loc 1 304 21 is_stmt 0 view .LVU220
 839 0094 2368     		ldr	r3, [r4]
 840 0096 43F08073 		orr	r3, r3, #16777216
 841 009a 2360     		str	r3, [r4]
 307:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                     RCC_CR_PLLRDY, RCC_CR_PLLRDY, &ulTimeout);
 842              		.loc 1 307 13 is_stmt 1 view .LVU221
 843              	.LVL45:
 844              	.LBB95:
 845              	.LBI95:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 846              		.loc 2 122 32 view .LVU222
 847              	.LBB96:
 848              		.loc 2 128 5 view .LVU223
 849              		.loc 2 128 12 is_stmt 0 view .LVU224
 850 009c FFF7FEFF 		bl	XPD_pxTimeService
 851              	.LVL46:
 852 00a0 4FF00072 		mov	r2, #33554432
 853 00a4 8568     		ldr	r5, [r0, #8]
 854              	.LVL47:
 855              		.loc 2 128 12 view .LVU225
 856 00a6 01AB     		add	r3, sp, #4
 857              	.LVL48:
 858              		.loc 2 128 12 view .LVU226
 859 00a8 2046     		mov	r0, r4
 860 00aa 1146     		mov	r1, r2
 861 00ac A847     		blx	r5
 862              	.LVL49:
 863              		.loc 2 128 12 view .LVU227
 864 00ae B0E7     		b	.L47
 865              	.L56:
 866              		.align	2
 867              	.L55:
 868 00b0 00440258 		.word	1476543488
 869 00b4 0CFCFFFF 		.word	-1012
 870 00b8 00008080 		.word	-2139095040
 871              	.LBE96:
 872              	.LBE95:
 873              	.LBE92:
 874              		.cfi_endproc
 875              	.LFE177:
 877              		.section	.text.RCC_ulOscFreq_Hz,"ax",%progbits
 878              		.align	1
 879              		.p2align 2,,3
 880              		.global	RCC_ulOscFreq_Hz
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 884              		.fpu fpv4-sp-d16
 886              	RCC_ulOscFreq_Hz:
ARM GAS  /tmp/ccatchOR.s 			page 26


 887              	.LVL50:
 888              	.LFB178:
 313:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 314:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 315:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Gets the oscillator frequency.
 316:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param eOscillator: the selected oscillator
 317:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return The frequency of the oscillator in Hz.
 318:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 319:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** uint32_t RCC_ulOscFreq_Hz(RCC_OscType eOscillator)
 320:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 889              		.loc 1 320 1 is_stmt 1 view -0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 0
 892              		@ frame_needed = 0, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 321:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     switch (eOscillator)
 894              		.loc 1 321 5 view .LVU229
 895 0000 0428     		cmp	r0, #4
 896 0002 24D8     		bhi	.L58
 897 0004 DFE800F0 		tbb	[pc, r0]
 898              	.L60:
 899 0008 05       		.byte	(.L63-.L60)/2
 900 0009 03       		.byte	(.L65-.L60)/2
 901 000a 0A       		.byte	(.L61-.L60)/2
 902 000b 23       		.byte	(.L58-.L60)/2
 903 000c 07       		.byte	(.L59-.L60)/2
 904 000d 00       		.p2align 1
 905              	.L65:
 322:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 323:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef HSE_VALUE_Hz
 324:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case HSE:
 325:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return HSE_VALUE_Hz;
 906              		.loc 1 325 20 is_stmt 0 view .LVU230
 907 000e 1148     		ldr	r0, .L66
 908              	.LVL51:
 326:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 327:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 328:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case HSI:
 329:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return HSI_VALUE_Hz;
 330:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 331:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case PLL:
 332:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 333:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             uint32_t m, n, p;
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             m = (RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1_Msk) >> RCC_PLLCKSELR_DIVM1_Pos;
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 337:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 338:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef HSE_VALUE_Hz
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             if (RCC_prvGetPLLSource() != HSI)
 340:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return HSE_VALUE_Hz / m * n / p;
 342:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 343:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             else
 344:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 345:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return HSI_VALUE_Hz / m * n / p;
 347:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
ARM GAS  /tmp/ccatchOR.s 			page 27


 348:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 349:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef RCC_CFGR_SWS_PLLR
 350:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case PLLR:
 351:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 352:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             uint32_t m, n, r;
 353:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             m = RCC->PLLCFGR.b.PLLM;
 354:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = RCC->PLLCFGR.b.PLLN;
 355:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             r = RCC->PLLCFGR.b.PLLR;
 356:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 357:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef HSE_VALUE_Hz
 358:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             if (RCC_prvGetPLLSource() != HSI)
 359:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 360:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return HSE_VALUE_Hz / m * n / r;
 361:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 362:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             else
 363:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 364:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 365:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return HSI_VALUE_Hz / m * n / r;
 366:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 367:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 368:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 369:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 370:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case LSI:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return LSI_VALUE_Hz;
 372:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 373:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef LSE_VALUE_Hz
 374:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case LSE:
 375:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return LSE_VALUE_Hz;
 376:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 377:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 378:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         default:
 379:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return 0;
 380:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 381:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 909              		.loc 1 381 1 view .LVU231
 910 0010 7047     		bx	lr
 911              	.LVL52:
 912              	.L63:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 913              		.loc 1 371 20 view .LVU232
 914 0012 1148     		ldr	r0, .L66+4
 915              	.LVL53:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 916              		.loc 1 371 20 view .LVU233
 917 0014 7047     		bx	lr
 918              	.LVL54:
 919              	.L59:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 920              		.loc 1 371 13 is_stmt 1 view .LVU234
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 921              		.loc 1 371 20 is_stmt 0 view .LVU235
 922 0016 4FF4FA40 		mov	r0, #32000
 923              	.LVL55:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 924              		.loc 1 371 20 view .LVU236
 925 001a 7047     		bx	lr
 926              	.LVL56:
ARM GAS  /tmp/ccatchOR.s 			page 28


 927              	.L61:
 928              	.LBB102:
 929              	.LBI102:
 319:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 930              		.loc 1 319 10 is_stmt 1 view .LVU237
 931              	.LBB103:
 932              	.LBB104:
 333:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             m = (RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1_Msk) >> RCC_PLLCKSELR_DIVM1_Pos;
 933              		.loc 1 333 13 view .LVU238
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 934              		.loc 1 334 13 view .LVU239
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 935              		.loc 1 334 21 is_stmt 0 view .LVU240
 936 001c 0F4A     		ldr	r2, .L66+8
 937 001e 916A     		ldr	r1, [r2, #40]
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 938              		.loc 1 335 21 view .LVU241
 939 0020 136B     		ldr	r3, [r2, #48]
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 940              		.loc 1 336 23 view .LVU242
 941 0022 106B     		ldr	r0, [r2, #48]
 942              	.LVL57:
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 943              		.loc 1 334 15 view .LVU243
 944 0024 C1F30511 		ubfx	r1, r1, #4, #6
 945              	.LVL58:
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 946              		.loc 1 335 13 is_stmt 1 view .LVU244
 947              	.LBB105:
 948              	.LBB106:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 949              		.loc 1 73 15 is_stmt 0 view .LVU245
 950 0028 926A     		ldr	r2, [r2, #40]
 951              	.LBE106:
 952              	.LBE105:
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 953              		.loc 1 335 15 view .LVU246
 954 002a C3F30803 		ubfx	r3, r3, #0, #9
 955              	.LVL59:
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 956              		.loc 1 336 13 is_stmt 1 view .LVU247
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 957              		.loc 1 336 57 is_stmt 0 view .LVU248
 958 002e C0F34620 		ubfx	r0, r0, #9, #7
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 959              		.loc 1 339 16 view .LVU249
 960 0032 9207     		lsls	r2, r2, #30
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 961              		.loc 1 336 81 view .LVU250
 962 0034 00F10100 		add	r0, r0, #1
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 963              		.loc 1 341 37 view .LVU251
 964 0038 14BF     		ite	ne
 965 003a 064A     		ldrne	r2, .L66
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 966              		.loc 1 346 37 view .LVU252
 967 003c 064A     		ldreq	r2, .L66+4
ARM GAS  /tmp/ccatchOR.s 			page 29


 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 968              		.loc 1 336 15 view .LVU253
 969 003e 4000     		lsls	r0, r0, #1
 970              	.LVL60:
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 971              		.loc 1 339 13 is_stmt 1 view .LVU254
 972              	.LBB108:
 973              	.LBI105:
  71:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 974              		.loc 1 71 13 view .LVU255
 975              	.LBB107:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 976              		.loc 1 73 5 view .LVU256
 977              	.LBE107:
 978              	.LBE108:
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 979              		.loc 1 341 17 view .LVU257
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 980              		.loc 1 346 17 view .LVU258
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 981              		.loc 1 346 37 is_stmt 0 view .LVU259
 982 0040 B2FBF1F1 		udiv	r1, r2, r1
 983              	.LVL61:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 984              		.loc 1 346 41 view .LVU260
 985 0044 03FB01F3 		mul	r3, r3, r1
 986              	.LVL62:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 987              		.loc 1 346 45 view .LVU261
 988 0048 B3FBF0F0 		udiv	r0, r3, r0
 989              	.LVL63:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 990              		.loc 1 346 45 view .LVU262
 991 004c 7047     		bx	lr
 992              	.LVL64:
 993              	.L58:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 994              		.loc 1 346 45 view .LVU263
 995              	.LBE104:
 996              	.LBE103:
 997              	.LBE102:
 379:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 998              		.loc 1 379 13 is_stmt 1 view .LVU264
 379:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 999              		.loc 1 379 20 is_stmt 0 view .LVU265
 1000 004e 0020     		movs	r0, #0
 1001              	.LVL65:
 379:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1002              		.loc 1 379 20 view .LVU266
 1003 0050 7047     		bx	lr
 1004              	.L67:
 1005 0052 00BF     		.align	2
 1006              	.L66:
 1007 0054 00B4C404 		.word	80000000
 1008 0058 0090D003 		.word	64000000
 1009 005c 00440258 		.word	1476543488
 1010              		.cfi_endproc
ARM GAS  /tmp/ccatchOR.s 			page 30


 1011              	.LFE178:
 1013              		.section	.text.RCC_eGetReadyOsc,"ax",%progbits
 1014              		.align	1
 1015              		.p2align 2,,3
 1016              		.global	RCC_eGetReadyOsc
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1020              		.fpu fpv4-sp-d16
 1022              	RCC_eGetReadyOsc:
 1023              	.LFB179:
 382:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 383:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 384:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Gets the oscillator which was detected ready by the interrupt handler.
 385:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return The oscillator which is currently ready
 386:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 387:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** RCC_OscType RCC_eGetReadyOsc(void)
 388:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1024              		.loc 1 388 1 is_stmt 1 view -0
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 0
 1027              		@ frame_needed = 0, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 389:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return rcc_eReadyOscillator;
 1029              		.loc 1 389 5 view .LVU268
 1030              		.loc 1 389 12 is_stmt 0 view .LVU269
 1031 0000 014B     		ldr	r3, .L69
 390:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1032              		.loc 1 390 1 view .LVU270
 1033 0002 93F90000 		ldrsb	r0, [r3]
 1034 0006 7047     		bx	lr
 1035              	.L70:
 1036              		.align	2
 1037              	.L69:
 1038 0008 00000000 		.word	.LANCHOR0
 1039              		.cfi_endproc
 1040              	.LFE179:
 1042              		.section	.text.RCC_vIRQHandler,"ax",%progbits
 1043              		.align	1
 1044              		.p2align 2,,3
 1045              		.global	RCC_vIRQHandler
 1046              		.syntax unified
 1047              		.thumb
 1048              		.thumb_func
 1049              		.fpu fpv4-sp-d16
 1051              	RCC_vIRQHandler:
 1052              	.LFB180:
 391:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 392:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 393:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief RCC interrupt handler that provides oscillator ready callback.
 394:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 395:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vIRQHandler(void)
 396:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1053              		.loc 1 396 1 is_stmt 1 view -0
 1054              		.cfi_startproc
 1055              		@ args = 0, pretend = 0, frame = 0
 1056              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccatchOR.s 			page 31


 397:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulCIER = RCC->CIER;
 1057              		.loc 1 397 5 view .LVU272
 1058              		.loc 1 397 14 is_stmt 0 view .LVU273
 1059 0000 254B     		ldr	r3, .L112
 396:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulCIER = RCC->CIER;
 1060              		.loc 1 396 1 view .LVU274
 1061 0002 70B5     		push	{r4, r5, r6, lr}
 1062              	.LCFI24:
 1063              		.cfi_def_cfa_offset 16
 1064              		.cfi_offset 4, -16
 1065              		.cfi_offset 5, -12
 1066              		.cfi_offset 6, -8
 1067              		.cfi_offset 14, -4
 1068              		.loc 1 397 14 view .LVU275
 1069 0004 1C6E     		ldr	r4, [r3, #96]
 1070              	.LVL66:
 398:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulCIFR = RCC->CIFR;
 1071              		.loc 1 398 5 is_stmt 1 view .LVU276
 1072              		.loc 1 398 14 is_stmt 0 view .LVU277
 1073 0006 5D6E     		ldr	r5, [r3, #100]
 1074              	.LVL67:
 399:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 400:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef LSE_VALUE_Hz
 401:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Check RCC LSERDY flag  */
 402:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (((ulCIER & RCC_CIER_LSERDYIE) != 0) && ((ulCIFR & RCC_CIFR_LSERDYF) != 0))
 403:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 404:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Clear RCC LSERDY pending bit */
 405:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CICR |= RCC_CICR_LSERDYC;
 406:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 407:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* LSE Ready callback */
 408:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         rcc_eReadyOscillator = LSE;
 409:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 410:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 411:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 412:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Check RCC LSIRDY flag  */
 413:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (((ulCIER & RCC_CIER_LSIRDYIE) != 0) && ((ulCIFR & RCC_CIFR_LSIRDYF) != 0))
 1075              		.loc 1 413 5 is_stmt 1 view .LVU278
 1076              		.loc 1 413 8 is_stmt 0 view .LVU279
 1077 0008 E107     		lsls	r1, r4, #31
 1078 000a 01D5     		bpl	.L73
 1079              		.loc 1 413 45 discriminator 1 view .LVU280
 1080 000c EA07     		lsls	r2, r5, #31
 1081 000e 36D4     		bmi	.L109
 1082              	.L73:
 414:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 415:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Clear RCC LSIRDY pending bit */
 416:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CICR |= RCC_CICR_LSIRDYC;
 417:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 418:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* LSI Ready callback */
 419:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         rcc_eReadyOscillator = LSI;
 420:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1083              		.loc 1 420 9 is_stmt 1 discriminator 3 view .LVU281
 421:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 422:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Check RCC PLLRDY flag  */
 423:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (((ulCIER & RCC_CIER_PLL1RDYIE) != 0) && ((ulCIFR & RCC_CIFR_PLLRDYF) != 0))
 1084              		.loc 1 423 5 discriminator 3 view .LVU282
 1085              		.loc 1 423 8 is_stmt 0 discriminator 3 view .LVU283
ARM GAS  /tmp/ccatchOR.s 			page 32


 1086 0010 6306     		lsls	r3, r4, #25
 1087 0012 01D5     		bpl	.L76
 1088              		.loc 1 423 46 discriminator 1 view .LVU284
 1089 0014 6E06     		lsls	r6, r5, #25
 1090 0016 24D4     		bmi	.L110
 1091              	.L76:
 424:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 425:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Clear RCC PLLRDY pending bit */
 426:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CICR |= RCC_CICR_PLLRDYC;
 427:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 428:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* PLL Ready callback */
 429:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         rcc_eReadyOscillator = PLL;
 430:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1092              		.loc 1 430 9 is_stmt 1 discriminator 3 view .LVU285
 431:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 432:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef HSE_VALUE_Hz
 433:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Check RCC HSERDY flag  */
 434:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (((ulCIER & RCC_CIER_HSERDYIE) != 0) && ((ulCIFR & RCC_CIFR_HSERDYF) != 0))
 1093              		.loc 1 434 5 discriminator 3 view .LVU286
 1094              		.loc 1 434 8 is_stmt 0 discriminator 3 view .LVU287
 1095 0018 2007     		lsls	r0, r4, #28
 1096 001a 01D5     		bpl	.L79
 1097              		.loc 1 434 45 discriminator 1 view .LVU288
 1098 001c 2907     		lsls	r1, r5, #28
 1099 001e 12D4     		bmi	.L111
 1100              	.L79:
 435:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 436:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Clear RCC HSERDY pending bit */
 437:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CICR |= RCC_CICR_HSERDYC;
 438:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 439:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* HSE Ready callback */
 440:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         rcc_eReadyOscillator = HSE;
 441:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1101              		.loc 1 441 9 is_stmt 1 discriminator 3 view .LVU289
 442:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 443:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 444:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Check RCC HSIRDY flag  */
 445:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (((ulCIER & RCC_CIER_HSIRDYIE) != 0) && ((ulCIFR & RCC_CIFR_HSIRDYF) != 0))
 1102              		.loc 1 445 5 discriminator 3 view .LVU290
 1103              		.loc 1 445 8 is_stmt 0 discriminator 3 view .LVU291
 1104 0020 6207     		lsls	r2, r4, #29
 1105 0022 0FD5     		bpl	.L71
 1106              		.loc 1 445 45 discriminator 1 view .LVU292
 1107 0024 6B07     		lsls	r3, r5, #29
 1108 0026 0DD5     		bpl	.L71
 446:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 447:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Clear RCC HSIRDY pending bit */
 448:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC->CICR |= RCC_CICR_HSIRDYC;
 1109              		.loc 1 448 9 is_stmt 1 view .LVU293
 1110              		.loc 1 448 19 is_stmt 0 view .LVU294
 1111 0028 1B4A     		ldr	r2, .L112
 449:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 450:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* HSI Ready callback */
 451:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         rcc_eReadyOscillator = HSI;
 1112              		.loc 1 451 30 view .LVU295
 1113 002a 0020     		movs	r0, #0
 452:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
ARM GAS  /tmp/ccatchOR.s 			page 33


 1114              		.loc 1 452 9 view .LVU296
 1115 002c 1B4C     		ldr	r4, .L112+4
 1116              	.LVL68:
 448:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1117              		.loc 1 448 19 view .LVU297
 1118 002e 936E     		ldr	r3, [r2, #104]
 451:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1119              		.loc 1 451 30 view .LVU298
 1120 0030 1B49     		ldr	r1, .L112+8
 448:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1121              		.loc 1 448 19 view .LVU299
 1122 0032 43F00403 		orr	r3, r3, #4
 1123 0036 9366     		str	r3, [r2, #104]
 451:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1124              		.loc 1 451 9 is_stmt 1 view .LVU300
 1125              		.loc 1 452 9 is_stmt 0 view .LVU301
 1126 0038 2368     		ldr	r3, [r4]
 451:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1127              		.loc 1 451 30 view .LVU302
 1128 003a 0870     		strb	r0, [r1]
 1129              		.loc 1 452 9 is_stmt 1 view .LVU303
 1130              		.loc 1 452 9 view .LVU304
 1131 003c 13B1     		cbz	r3, .L71
 1132              		.loc 1 452 9 discriminator 1 view .LVU305
 453:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 454:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1133              		.loc 1 454 1 is_stmt 0 discriminator 1 view .LVU306
 1134 003e BDE87040 		pop	{r4, r5, r6, lr}
 1135              	.LCFI25:
 1136              		.cfi_remember_state
 1137              		.cfi_restore 14
 1138              		.cfi_restore 6
 1139              		.cfi_restore 5
 1140              		.cfi_restore 4
 1141              		.cfi_def_cfa_offset 0
 1142              	.LVL69:
 452:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1143              		.loc 1 452 9 discriminator 1 view .LVU307
 1144 0042 1847     		bx	r3	@ indirect register sibling call
 1145              	.LVL70:
 1146              	.L71:
 1147              	.LCFI26:
 1148              		.cfi_restore_state
 1149              		.loc 1 454 1 view .LVU308
 1150 0044 70BD     		pop	{r4, r5, r6, pc}
 1151              	.LVL71:
 1152              	.L111:
 437:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1153              		.loc 1 437 9 is_stmt 1 view .LVU309
 437:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1154              		.loc 1 437 19 is_stmt 0 view .LVU310
 1155 0046 144A     		ldr	r2, .L112
 440:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1156              		.loc 1 440 30 view .LVU311
 1157 0048 0120     		movs	r0, #1
 441:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1158              		.loc 1 441 9 view .LVU312
ARM GAS  /tmp/ccatchOR.s 			page 34


 1159 004a 144E     		ldr	r6, .L112+4
 437:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1160              		.loc 1 437 19 view .LVU313
 1161 004c 936E     		ldr	r3, [r2, #104]
 440:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1162              		.loc 1 440 30 view .LVU314
 1163 004e 1449     		ldr	r1, .L112+8
 437:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1164              		.loc 1 437 19 view .LVU315
 1165 0050 43F00803 		orr	r3, r3, #8
 1166 0054 9366     		str	r3, [r2, #104]
 440:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1167              		.loc 1 440 9 is_stmt 1 view .LVU316
 441:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1168              		.loc 1 441 9 is_stmt 0 view .LVU317
 1169 0056 3368     		ldr	r3, [r6]
 440:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1170              		.loc 1 440 30 view .LVU318
 1171 0058 0870     		strb	r0, [r1]
 441:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1172              		.loc 1 441 9 is_stmt 1 view .LVU319
 441:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1173              		.loc 1 441 9 view .LVU320
 1174 005a 002B     		cmp	r3, #0
 1175 005c E0D0     		beq	.L79
 441:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1176              		.loc 1 441 9 discriminator 1 view .LVU321
 1177 005e 9847     		blx	r3
 1178              	.LVL72:
 1179 0060 DEE7     		b	.L79
 1180              	.L110:
 426:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1181              		.loc 1 426 9 view .LVU322
 426:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1182              		.loc 1 426 19 is_stmt 0 view .LVU323
 1183 0062 0D4A     		ldr	r2, .L112
 429:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1184              		.loc 1 429 30 view .LVU324
 1185 0064 0220     		movs	r0, #2
 430:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1186              		.loc 1 430 9 view .LVU325
 1187 0066 0D4E     		ldr	r6, .L112+4
 426:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1188              		.loc 1 426 19 view .LVU326
 1189 0068 936E     		ldr	r3, [r2, #104]
 429:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1190              		.loc 1 429 30 view .LVU327
 1191 006a 0D49     		ldr	r1, .L112+8
 426:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1192              		.loc 1 426 19 view .LVU328
 1193 006c 43F04003 		orr	r3, r3, #64
 1194 0070 9366     		str	r3, [r2, #104]
 429:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1195              		.loc 1 429 9 is_stmt 1 view .LVU329
 430:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1196              		.loc 1 430 9 is_stmt 0 view .LVU330
 1197 0072 3368     		ldr	r3, [r6]
ARM GAS  /tmp/ccatchOR.s 			page 35


 429:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1198              		.loc 1 429 30 view .LVU331
 1199 0074 0870     		strb	r0, [r1]
 430:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1200              		.loc 1 430 9 is_stmt 1 view .LVU332
 430:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1201              		.loc 1 430 9 view .LVU333
 1202 0076 002B     		cmp	r3, #0
 1203 0078 CED0     		beq	.L76
 430:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1204              		.loc 1 430 9 discriminator 1 view .LVU334
 1205 007a 9847     		blx	r3
 1206              	.LVL73:
 1207 007c CCE7     		b	.L76
 1208              	.L109:
 416:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1209              		.loc 1 416 9 view .LVU335
 416:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1210              		.loc 1 416 19 is_stmt 0 view .LVU336
 1211 007e 9A6E     		ldr	r2, [r3, #104]
 419:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1212              		.loc 1 419 30 view .LVU337
 1213 0080 0420     		movs	r0, #4
 420:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1214              		.loc 1 420 9 view .LVU338
 1215 0082 064E     		ldr	r6, .L112+4
 416:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1216              		.loc 1 416 19 view .LVU339
 1217 0084 42F00102 		orr	r2, r2, #1
 419:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1218              		.loc 1 419 30 view .LVU340
 1219 0088 0549     		ldr	r1, .L112+8
 416:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1220              		.loc 1 416 19 view .LVU341
 1221 008a 9A66     		str	r2, [r3, #104]
 419:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1222              		.loc 1 419 9 is_stmt 1 view .LVU342
 420:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1223              		.loc 1 420 9 is_stmt 0 view .LVU343
 1224 008c 3368     		ldr	r3, [r6]
 419:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         XPD_SAFE_CALLBACK(RCC_xCallbacks.OscReady,);
 1225              		.loc 1 419 30 view .LVU344
 1226 008e 0870     		strb	r0, [r1]
 420:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1227              		.loc 1 420 9 is_stmt 1 view .LVU345
 420:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1228              		.loc 1 420 9 view .LVU346
 1229 0090 002B     		cmp	r3, #0
 1230 0092 BDD0     		beq	.L73
 420:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1231              		.loc 1 420 9 discriminator 1 view .LVU347
 1232 0094 9847     		blx	r3
 1233              	.LVL74:
 1234 0096 BBE7     		b	.L73
 1235              	.L113:
 1236              		.align	2
 1237              	.L112:
ARM GAS  /tmp/ccatchOR.s 			page 36


 1238 0098 00440258 		.word	1476543488
 1239 009c 00000000 		.word	.LANCHOR1
 1240 00a0 00000000 		.word	.LANCHOR0
 1241              		.cfi_endproc
 1242              	.LFE180:
 1244              		.section	.text.RCC_eHCLK_Config,"ax",%progbits
 1245              		.align	1
 1246              		.p2align 2,,3
 1247              		.global	RCC_eHCLK_Config
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1251              		.fpu fpv4-sp-d16
 1253              	RCC_eHCLK_Config:
 1254              	.LVL75:
 1255              	.LFB181:
 455:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 456:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @} */
 457:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 458:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @defgroup RCC_Core_Clocks_Exported_Functions_Clocks RCC Core Clocks Functions
 459:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  *  @brief    RCC core clocks control
 460:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @{
 461:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 462:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 463:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 464:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Sets the new configuration for the AHB system clocks and the new matching flash latency.
 465:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param eSYSCLK_Source: @ref RCC_ClockType::SYSCLK input source selection. Permitted values:
 466:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref RCC_OscType::HSI
 467:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref RCC_OscType::HSE
 468:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref RCC_OscType::PLL
 469:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param eHCLK_Divider: Clock divider of @ref RCC_ClockType::HCLK clock. Must not be CLK_DIV32.
 470:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param ucFlashLatency: the desired amount of flash wait states
 471:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return Result of the operation
 472:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @note To correctly read data from FLASH memory, the number of wait states must be
 473:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * correctly programmed according to the frequency of the CPU clock (HCLK) of the device.
 474:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 475:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** XPD_ReturnType RCC_eHCLK_Config(
 476:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         RCC_OscType         eSYSCLK_Source,
 477:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         ClockDividerType    eHCLK_Divider,
 478:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         uint8_t             ucFlashLatency)
 479:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1256              		.loc 1 479 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 8
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 480:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult;
 1260              		.loc 1 480 5 view .LVU349
 481:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulClkDiv;
 1261              		.loc 1 481 5 view .LVU350
 482:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     uint32_t ulTimeout = RCC_CLOCKSWITCH_TIMEOUT;
 1262              		.loc 1 482 5 view .LVU351
 479:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult;
 1263              		.loc 1 479 1 is_stmt 0 view .LVU352
 1264 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1265              	.LCFI27:
 1266              		.cfi_def_cfa_offset 20
 1267              		.cfi_offset 4, -20
ARM GAS  /tmp/ccatchOR.s 			page 37


 1268              		.cfi_offset 5, -16
 1269              		.cfi_offset 6, -12
 1270              		.cfi_offset 7, -8
 1271              		.cfi_offset 14, -4
 1272              		.loc 1 482 14 view .LVU353
 1273 0002 41F28833 		movw	r3, #5000
 479:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult;
 1274              		.loc 1 479 1 view .LVU354
 1275 0006 83B0     		sub	sp, sp, #12
 1276              	.LCFI28:
 1277              		.cfi_def_cfa_offset 32
 483:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 484:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Checking whether the SYSCLK source is ready to be used */
 485:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     switch (eSYSCLK_Source)
 1278              		.loc 1 485 5 view .LVU355
 1279 0008 0128     		cmp	r0, #1
 479:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_ReturnType eResult;
 1280              		.loc 1 479 1 view .LVU356
 1281 000a 0446     		mov	r4, r0
 1282 000c 1546     		mov	r5, r2
 482:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1283              		.loc 1 482 14 view .LVU357
 1284 000e 0193     		str	r3, [sp, #4]
 1285              		.loc 1 485 5 is_stmt 1 view .LVU358
 1286 0010 07D0     		beq	.L115
 1287 0012 0228     		cmp	r0, #2
 1288 0014 49D0     		beq	.L116
 1289 0016 0028     		cmp	r0, #0
 1290 0018 42D0     		beq	.L137
 1291              	.LVL76:
 1292              	.L133:
 486:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 487:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case HSI:
 488:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Check the HSI ready flag */
 489:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             if ((RCC->CIFR & RCC_CIFR_HSIRDYF) == 0)
 490:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 491:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return XPD_ERROR;
 1293              		.loc 1 491 24 is_stmt 0 view .LVU359
 1294 001a 0127     		movs	r7, #1
 492:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 493:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             break;
 494:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 495:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef HSE_VALUE_Hz
 496:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case HSE:
 497:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Check the HSE ready flag */
 498:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             if ((RCC->CIFR & RCC_CIFR_HSERDYF) == 0)
 499:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 500:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return XPD_ERROR;
 501:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 502:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             break;
 503:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 504:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 505:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case PLL:
 506:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #ifdef RCC_CFGR_SWS_PLLR
 507:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case PLLR:
 508:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 509:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             /* Check the PLL ready flag */
ARM GAS  /tmp/ccatchOR.s 			page 38


 510:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             if ((RCC->CIFR & RCC_CIFR_PLLRDYF) == 0)
 511:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 512:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****                 return XPD_ERROR;
 513:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 514:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             break;
 515:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 516:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         default:
 517:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return XPD_ERROR;
 518:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 519:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 520:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Increasing the CPU frequency */
 521:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (ucFlashLatency > FLASH_ucGetLatency())
 522:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 523:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 524:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         FLASH_vSetLatency(ucFlashLatency);
 525:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 526:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 527:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Set SYSCLK source and HCLK prescaler */
 528:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     ulClkDiv = RCC_prvConvertHCLKDivider(eHCLK_Divider);
 529:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D1CFGR &= ~RCC_D1CFGR_HPRE;
 530:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D1CFGR |= ulClkDiv & RCC_D1CFGR_HPRE_Msk;
 531:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 532:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CFGR &= ~RCC_CFGR_SW;
 533:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CFGR |= eSYSCLK_Source & RCC_CFGR_SW_Msk;
 534:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 535:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* wait until the settings have been processed */
 536:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     eResult = XPD_eWaitForMatch(&RCC->CFGR,
 537:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC_CFGR_SWS, eSYSCLK_Source << RCC_CFGR_SWS_Pos, &ulTimeout);
 538:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 539:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Decreasing the CPU frequency */
 540:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     if (ucFlashLatency != FLASH_ucGetLatency())
 541:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 542:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 543:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         FLASH_vSetLatency(ucFlashLatency);
 544:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 545:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 546:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Update SystemCoreClock variable */
 547:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     SystemCoreClock = RCC_ulOscFreq_Hz(eSYSCLK_Source) >> rcc_aucAHBPrescTable[ulClkDiv];
 548:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 549:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Configure the source of time base considering new system clocks settings*/
 550:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     XPD_vInitTimer(SystemCoreClock);
 551:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 552:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     return eResult;
 553:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1295              		.loc 1 553 1 view .LVU360
 1296 001c 3846     		mov	r0, r7
 1297 001e 03B0     		add	sp, sp, #12
 1298              	.LCFI29:
 1299              		.cfi_remember_state
 1300              		.cfi_def_cfa_offset 20
 1301              		@ sp needed
 1302 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 1303              	.LVL77:
 1304              	.L115:
 1305              	.LCFI30:
 1306              		.cfi_restore_state
 498:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
ARM GAS  /tmp/ccatchOR.s 			page 39


 1307              		.loc 1 498 13 is_stmt 1 view .LVU361
 498:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1308              		.loc 1 498 21 is_stmt 0 view .LVU362
 1309 0022 3F4B     		ldr	r3, .L139
 1310 0024 5B6E     		ldr	r3, [r3, #100]
 498:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1311              		.loc 1 498 16 view .LVU363
 1312 0026 1E07     		lsls	r6, r3, #28
 1313 0028 F7D5     		bpl	.L133
 1314              	.LVL78:
 1315              	.L118:
 521:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1316              		.loc 1 521 5 is_stmt 1 view .LVU364
 1317              	.LBB130:
 1318              	.LBI130:
 1319              		.file 3 "STM32_XPD/STM32H7_XPD/inc/xpd_flash.h"
   1:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
   2:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   ******************************************************************************
   3:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * @file    xpd_flash.h
   4:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * @author  Benedek Kupper
   5:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * @version 0.3
   6:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * @date    2018-01-28
   7:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * @brief   STM32 eXtensible Peripheral Drivers Flash Module
   8:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   *
   9:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * Copyright (c) 2018 Benedek Kupper
  10:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   *
  11:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * Licensed under the Apache License, Version 2.0 (the "License");
  12:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * you may not use this file except in compliance with the License.
  13:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * You may obtain a copy of the License at
  14:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   *
  15:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   *     http://www.apache.org/licenses/LICENSE-2.0
  16:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   *
  17:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * Unless required by applicable law or agreed to in writing, software
  18:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * distributed under the License is distributed on an "AS IS" BASIS,
  19:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  20:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * See the License for the specific language governing permissions and
  21:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   * limitations under the License.
  22:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   */
  23:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifndef __XPD_FLASH_H_
  24:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define __XPD_FLASH_H_
  25:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  26:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifdef __cplusplus
  27:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** extern "C"
  28:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
  29:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #endif
  30:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  31:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #include <xpd_common.h>
  32:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  33:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @defgroup FLASH
  34:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @{ */
  35:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  36:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @defgroup FLASH_Exported_Types FLASH Exported Types
  37:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @{ */
  38:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  39:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @brief FLASH operation types */
  40:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** typedef enum
  41:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
ARM GAS  /tmp/ccatchOR.s 			page 40


  42:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   FLASH_OPERATION_NONE        = 0,            /*!< FLASH idle */
  43:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   FLASH_OPERATION_ERASE_BLOCK = FLASH_CR_SER, /*!< FLASH sector erase operation */
  44:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   FLASH_OPERATION_ERASE_BANK1 = FLASH_CR_BER, /*!< FLASH bank1 mass erase operation */
  45:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifdef FLASH_CR_MER1
  46:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   FLASH_OPERATION_ERASE_BANK2 = FLASH_CR_MER1,/*!< FLASH bank2 mass erase operation */
  47:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #endif
  48:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****   FLASH_OPERATION_PROGRAM     = FLASH_CR_PG,  /*!< FLASH write program operation */
  49:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }FLASH_OperationType;
  50:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  51:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @brief FLASH error types */
  52:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** typedef enum
  53:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
  54:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     FLASH_ERROR_NONE      = 0,               /*!< No errors */
  55:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     FLASH_ERROR_WRITEPROT = FLASH_SR_WRPERR, /*!< Write protection error */
  56:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     FLASH_ERROR_SEQUENCE  = FLASH_SR_PGSERR, /*!< Programming Sequence error */
  57:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifdef FLASH_SR_PGPERR
  58:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     FLASH_ERROR_PARALLEL  = FLASH_SR_PGPERR, /*!< Programming Parallelism error */
  59:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #endif
  60:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifdef FLASH_SR_RDERR
  61:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     FLASH_ERROR_READPROT  = FLASH_SR_RDERR,  /*!< Read protection error */
  62:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #endif
  63:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }FLASH_ErrorType;
  64:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  65:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @brief FLASH callbacks container structure */
  66:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** typedef struct {
  67:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     XPD_SimpleCallbackType EraseComplete;   /*!< Erase operation complete callback */
  68:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     XPD_SimpleCallbackType ProgramComplete; /*!< Program operation complete callback */
  69:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     XPD_SimpleCallbackType Error;           /*!< Operation error callback */
  70:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }FLASH_CallbacksType;
  71:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  72:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @} */
  73:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  74:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @defgroup FLASH_Exported_Variables FLASH Exported Variables
  75:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @{ */
  76:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  77:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @brief FLASH callbacks container struct */
  78:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** extern FLASH_CallbacksType FLASH_xCallbacks;
  79:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  80:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @} */
  81:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  82:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @defgroup FLASH_Exported_Macros FLASH Exported Macros
  83:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @{ */
  84:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
  85:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifdef FLASH_BB
  86:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
  87:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief FLASH register bit accessing macro
  88:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param REG_NAME: specifies the register name.
  89:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param BIT_NAME: specifies the register bit name.
  90:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
  91:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define             FLASH_REG_BIT(REG_NAME, BIT_NAME)   \
  92:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     (FLASH_BB->REG_NAME.BIT_NAME)
  93:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #else
  94:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
  95:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief FLASH register bit accessing macro
  96:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param REG_NAME: specifies the register name.
  97:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param BIT_NAME: specifies the register bit name.
  98:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
ARM GAS  /tmp/ccatchOR.s 			page 41


  99:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define             FLASH_REG_BIT(REG_NAME, BIT_NAME)   \
 100:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     (FLASH->REG_NAME.b.BIT_NAME)
 101:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #endif
 102:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 103:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
 104:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief  Enable the specified FLASH interrupt.
 105:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param  IT_NAME: specifies the interrupt to enable.
 106:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *         This parameter can be one of the following values:
 107:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg ERR:         Error occurrence
 108:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg EOP:         End of Operation
 109:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
 110:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define             FLASH_IT_ENABLE(IT_NAME)            \
 111:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     (FLASH_REG_BIT(CR,IT_NAME##IE) = 1)
 112:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 113:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
 114:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief  Enable the specified FLASH interrupt.
 115:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param  IT_NAME: specifies the interrupt to enable.
 116:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *         This parameter can be one of the following values:
 117:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg ERR:         Error occurrence
 118:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg EOP:         End of Operation
 119:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
 120:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define             FLASH_IT_DISABLE(IT_NAME)           \
 121:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     (FLASH_REG_BIT(CR,IT_NAME##IE) = 0)
 122:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 123:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
 124:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief  Get the specified FLASH flag.
 125:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param  FLAG_NAME: specifies the flag to return.
 126:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *         This parameter can be one of the following values:
 127:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg BSY:         Busy flag
 128:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg EOP:         End of Operation flag
 129:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg WRPERR:      Write protected error flag
 130:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg RDERR:       Read protected error flag
 131:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg PGAERR:      Programming Alignment error flag
 132:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg PGPERR:      Programming Parallelism error flag
 133:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg PGSERR:      Programming Sequence error flag
 134:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
 135:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define         FLASH_FLAG_STATUS(FLAG_NAME)            \
 136:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     (FLASH_REG_BIT(SR,FLAG_NAME))
 137:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 138:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
 139:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief  Clear the specified FLASH flag.
 140:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param  FLAG_NAME: specifies the flag to clear.
 141:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *         This parameter can be one of the following values:
 142:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg EOP:         End of Operation flag
 143:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg WRPERR:      Write protected error flag
 144:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg RDERR:       Read protected error flag
 145:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg PGAERR:      Programming Alignment error flag
 146:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg PGPERR:      Programming Parallelism error flag
 147:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  *            @arg PGSERR:      Programming Sequence error flag
 148:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
 149:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define         FLASH_FLAG_CLEAR(FLAG_NAME)             \
 150:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     (FLASH->SR.w = FLASH_SR_##FLAG_NAME)
 151:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 152:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #ifndef FLASH_CR_ERRIE
 153:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #define FLASH_CR_ERRIE      ((uint32_t)0x02000000)
 154:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** #endif
 155:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
ARM GAS  /tmp/ccatchOR.s 			page 42


 156:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @} */
 157:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 158:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /** @defgroup FLASH_Exported_Functions FLASH Exported Functions
 159:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @{ */
 160:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** void            FLASH_vUnlock       (void);
 161:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** void            FLASH_vLock         (void);
 162:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 163:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_eProgram      (void * pvAddress, const uint8_t * pucData, uint16_t usLength);
 164:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_eProgram_IT   (void * pvAddress, const uint8_t * pucData, uint16_t usLength);
 165:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 166:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_eEraseBank    (uint8_t ucBank);
 167:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_eEraseBank_IT (uint8_t ucBank);
 168:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_eErase        (void * pvAddress, uint16_t usKBytes);
 169:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_eErase_IT     (void * pvAddress, uint16_t usKBytes);
 170:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 171:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** XPD_ReturnType  FLASH_ePollStatus   (uint32_t ulTimeout);
 172:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** FLASH_ErrorType FLASH_eGetError     (void);
 173:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** void *          FLASH_pvGetAddress  (void);
 174:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 175:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** void            FLASH_vIRQHandler   (void);
 176:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 177:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
 178:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief Sets the flash memory access latency (in clock cycles).
 179:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @param ucLatency: the flash access latency
 180:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
 181:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** __STATIC_INLINE void FLASH_vSetLatency(uint8_t ucLatency)
 182:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     FLASH->ACR = ucLatency;
 184:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 185:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** 
 186:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** /**
 187:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @brief Gets the flash memory access latency (in clock cycles).
 188:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  * @return The flash access latency
 189:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****  */
 190:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** __STATIC_INLINE uint8_t FLASH_ucGetLatency(void)
 1320              		.loc 3 190 25 view .LVU365
 1321              	.LBB131:
 191:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
 192:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h ****     return FLASH->ACR;
 1322              		.loc 3 192 5 view .LVU366
 1323              		.loc 3 192 17 is_stmt 0 view .LVU367
 1324 002a 3E4A     		ldr	r2, .L139+4
 1325              	.LVL79:
 1326              		.loc 3 192 17 view .LVU368
 1327 002c 1368     		ldr	r3, [r2]
 1328              	.LBE131:
 1329              	.LBE130:
 521:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1330              		.loc 1 521 8 view .LVU369
 1331 002e DBB2     		uxtb	r3, r3
 1332 0030 9D42     		cmp	r5, r3
 1333 0032 00D9     		bls	.L119
 524:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1334              		.loc 1 524 9 is_stmt 1 view .LVU370
 1335              	.LVL80:
 1336              	.LBB132:
 1337              	.LBI132:
ARM GAS  /tmp/ccatchOR.s 			page 43


 181:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
 1338              		.loc 3 181 22 view .LVU371
 1339              	.LBB133:
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 1340              		.loc 3 183 5 view .LVU372
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 1341              		.loc 3 183 16 is_stmt 0 view .LVU373
 1342 0034 1560     		str	r5, [r2]
 1343              	.LVL81:
 1344              	.L119:
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 1345              		.loc 3 183 16 view .LVU374
 1346              	.LBE133:
 1347              	.LBE132:
 528:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D1CFGR &= ~RCC_D1CFGR_HPRE;
 1348              		.loc 1 528 5 is_stmt 1 view .LVU375
 1349              	.LBB134:
 1350              	.LBI134:
  44:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1351              		.loc 1 44 26 view .LVU376
 1352              	.LBB135:
  46:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1353              		.loc 1 46 5 view .LVU377
  46:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1354              		.loc 1 46 8 is_stmt 0 view .LVU378
 1355 0036 0029     		cmp	r1, #0
 1356 0038 3CD0     		beq	.L134
  49:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         if (eDivider > CLK_DIV16)
 1357              		.loc 1 49 9 is_stmt 1 view .LVU379
  49:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         if (eDivider > CLK_DIV16)
 1358              		.loc 1 49 17 is_stmt 0 view .LVU380
 1359 003a 4B1E     		subs	r3, r1, #1
 1360 003c DBB2     		uxtb	r3, r3
 1361              	.LVL82:
  50:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 1362              		.loc 1 50 9 is_stmt 1 view .LVU381
  50:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         {
 1363              		.loc 1 50 12 is_stmt 0 view .LVU382
 1364 003e 042B     		cmp	r3, #4
 1365 0040 3BD8     		bhi	.L138
 1366              	.LVL83:
 1367              	.L121:
  54:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1368              		.loc 1 54 9 is_stmt 1 view .LVU383
  54:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1369              		.loc 1 54 9 is_stmt 0 view .LVU384
 1370 0042 03F00F02 		and	r2, r3, #15
 1371 0046 3849     		ldr	r1, .L139+8
 1372 0048 43F00803 		orr	r3, r3, #8
 1373              	.LVL84:
  54:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1374              		.loc 1 54 9 view .LVU385
 1375 004c 42F00807 		orr	r7, r2, #8
 1376 0050 CE5C     		ldrb	r6, [r1, r3]	@ zero_extendqisi2
 1377              	.L120:
  56:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1378              		.loc 1 56 5 is_stmt 1 view .LVU386
ARM GAS  /tmp/ccatchOR.s 			page 44


 1379              	.LVL85:
  56:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1380              		.loc 1 56 5 is_stmt 0 view .LVU387
 1381              	.LBE135:
 1382              	.LBE134:
 529:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D1CFGR |= ulClkDiv & RCC_D1CFGR_HPRE_Msk;
 1383              		.loc 1 529 5 is_stmt 1 view .LVU388
 529:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D1CFGR |= ulClkDiv & RCC_D1CFGR_HPRE_Msk;
 1384              		.loc 1 529 17 is_stmt 0 view .LVU389
 1385 0052 334B     		ldr	r3, .L139
 533:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1386              		.loc 1 533 33 view .LVU390
 1387 0054 04F00701 		and	r1, r4, #7
 529:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D1CFGR |= ulClkDiv & RCC_D1CFGR_HPRE_Msk;
 1388              		.loc 1 529 17 view .LVU391
 1389 0058 9869     		ldr	r0, [r3, #24]
 1390 005a 20F00F00 		bic	r0, r0, #15
 1391 005e 9861     		str	r0, [r3, #24]
 530:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1392              		.loc 1 530 5 is_stmt 1 view .LVU392
 530:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1393              		.loc 1 530 17 is_stmt 0 view .LVU393
 1394 0060 9A69     		ldr	r2, [r3, #24]
 1395 0062 3A43     		orrs	r2, r2, r7
 1396 0064 9A61     		str	r2, [r3, #24]
 532:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CFGR |= eSYSCLK_Source & RCC_CFGR_SW_Msk;
 1397              		.loc 1 532 5 is_stmt 1 view .LVU394
 532:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CFGR |= eSYSCLK_Source & RCC_CFGR_SW_Msk;
 1398              		.loc 1 532 15 is_stmt 0 view .LVU395
 1399 0066 1A69     		ldr	r2, [r3, #16]
 1400 0068 22F00702 		bic	r2, r2, #7
 1401 006c 1A61     		str	r2, [r3, #16]
 533:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1402              		.loc 1 533 5 is_stmt 1 view .LVU396
 533:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1403              		.loc 1 533 15 is_stmt 0 view .LVU397
 1404 006e 1A69     		ldr	r2, [r3, #16]
 1405 0070 1143     		orrs	r1, r1, r2
 1406 0072 1961     		str	r1, [r3, #16]
 536:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             RCC_CFGR_SWS, eSYSCLK_Source << RCC_CFGR_SWS_Pos, &ulTimeout);
 1407              		.loc 1 536 5 is_stmt 1 view .LVU398
 1408              	.LVL86:
 1409              	.LBB138:
 1410              	.LBI138:
 122:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h ****         volatile uint32_t * pulVarAddress,
 1411              		.loc 2 122 32 view .LVU399
 1412              	.LBB139:
 1413              		.loc 2 128 5 view .LVU400
 1414              		.loc 2 128 12 is_stmt 0 view .LVU401
 1415 0074 FFF7FEFF 		bl	XPD_pxTimeService
 1416              	.LVL87:
 1417 0078 01AB     		add	r3, sp, #4
 1418              	.LVL88:
 1419              		.loc 2 128 12 view .LVU402
 1420 007a 8768     		ldr	r7, [r0, #8]
 1421 007c E200     		lsls	r2, r4, #3
 1422 007e 3821     		movs	r1, #56
ARM GAS  /tmp/ccatchOR.s 			page 45


 1423 0080 2A48     		ldr	r0, .L139+12
 1424 0082 B847     		blx	r7
 1425              	.LVL89:
 1426              		.loc 2 128 12 view .LVU403
 1427              	.LBE139:
 1428              	.LBE138:
 1429              	.LBB141:
 1430              	.LBB142:
 1431              		.loc 3 192 17 view .LVU404
 1432 0084 274A     		ldr	r2, .L139+4
 1433              	.LBE142:
 1434              	.LBE141:
 1435              	.LBB144:
 1436              	.LBB140:
 1437              		.loc 2 128 12 view .LVU405
 1438 0086 0746     		mov	r7, r0
 1439              	.LVL90:
 1440              		.loc 2 128 12 view .LVU406
 1441              	.LBE140:
 1442              	.LBE144:
 540:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1443              		.loc 1 540 5 is_stmt 1 view .LVU407
 1444              	.LBB145:
 1445              	.LBI141:
 190:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
 1446              		.loc 3 190 25 view .LVU408
 1447              	.LBB143:
 1448              		.loc 3 192 5 view .LVU409
 1449              		.loc 3 192 17 is_stmt 0 view .LVU410
 1450 0088 1368     		ldr	r3, [r2]
 1451              	.LBE143:
 1452              	.LBE145:
 540:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1453              		.loc 1 540 8 view .LVU411
 1454 008a DBB2     		uxtb	r3, r3
 1455 008c 9D42     		cmp	r5, r3
 1456 008e 00D0     		beq	.L122
 543:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1457              		.loc 1 543 9 is_stmt 1 view .LVU412
 1458              	.LVL91:
 1459              	.LBB146:
 1460              	.LBI146:
 181:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** {
 1461              		.loc 3 181 22 view .LVU413
 1462              	.LBB147:
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 1463              		.loc 3 183 5 view .LVU414
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 1464              		.loc 3 183 16 is_stmt 0 view .LVU415
 1465 0090 1560     		str	r5, [r2]
 1466              	.LVL92:
 1467              	.L122:
 183:STM32_XPD/STM32H7_XPD/inc/xpd_flash.h **** }
 1468              		.loc 3 183 16 view .LVU416
 1469              	.LBE147:
 1470              	.LBE146:
 547:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
ARM GAS  /tmp/ccatchOR.s 			page 46


 1471              		.loc 1 547 5 is_stmt 1 view .LVU417
 1472              	.LBB148:
 1473              	.LBI148:
 319:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1474              		.loc 1 319 10 view .LVU418
 1475              	.LBB149:
 321:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1476              		.loc 1 321 5 view .LVU419
 1477 0092 042C     		cmp	r4, #4
 1478 0094 42D8     		bhi	.L135
 1479 0096 DFE804F0 		tbb	[pc, r4]
 1480              	.L125:
 1481 009a 3E       		.byte	(.L128-.L125)/2
 1482 009b 3B       		.byte	(.L127-.L125)/2
 1483 009c 21       		.byte	(.L126-.L125)/2
 1484 009d 41       		.byte	(.L135-.L125)/2
 1485 009e 13       		.byte	(.L124-.L125)/2
 1486              	.LVL93:
 1487 009f 00       		.p2align 1
 1488              	.L137:
 321:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1489              		.loc 1 321 5 is_stmt 0 view .LVU420
 1490              	.LBE149:
 1491              	.LBE148:
 489:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1492              		.loc 1 489 13 is_stmt 1 view .LVU421
 489:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1493              		.loc 1 489 21 is_stmt 0 view .LVU422
 1494 00a0 1F4B     		ldr	r3, .L139
 1495 00a2 5B6E     		ldr	r3, [r3, #100]
 489:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1496              		.loc 1 489 16 view .LVU423
 1497 00a4 5F07     		lsls	r7, r3, #29
 1498 00a6 C0D4     		bmi	.L118
 1499 00a8 B7E7     		b	.L133
 1500              	.L116:
 510:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1501              		.loc 1 510 13 is_stmt 1 view .LVU424
 510:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1502              		.loc 1 510 21 is_stmt 0 view .LVU425
 1503 00aa 1D4B     		ldr	r3, .L139
 1504 00ac 5B6E     		ldr	r3, [r3, #100]
 510:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1505              		.loc 1 510 16 view .LVU426
 1506 00ae 5806     		lsls	r0, r3, #25
 1507              	.LVL94:
 510:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1508              		.loc 1 510 16 view .LVU427
 1509 00b0 B3D5     		bpl	.L133
 1510 00b2 BAE7     		b	.L118
 1511              	.LVL95:
 1512              	.L134:
 1513              	.LBB159:
 1514              	.LBB136:
 510:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1515              		.loc 1 510 16 view .LVU428
 1516 00b4 0E46     		mov	r6, r1
ARM GAS  /tmp/ccatchOR.s 			page 47


 1517 00b6 0F46     		mov	r7, r1
 1518 00b8 CBE7     		b	.L120
 1519              	.LVL96:
 1520              	.L138:
  52:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 1521              		.loc 1 52 13 is_stmt 1 view .LVU429
  52:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 1522              		.loc 1 52 21 is_stmt 0 view .LVU430
 1523 00ba 0239     		subs	r1, r1, #2
 1524              	.LVL97:
  52:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 1525              		.loc 1 52 21 view .LVU431
 1526 00bc CBB2     		uxtb	r3, r1
 1527              	.LVL98:
  52:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 1528              		.loc 1 52 21 view .LVU432
 1529 00be C0E7     		b	.L121
 1530              	.LVL99:
 1531              	.L124:
  52:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         }
 1532              		.loc 1 52 21 view .LVU433
 1533              	.LBE136:
 1534              	.LBE159:
 1535              	.LBB160:
 1536              	.LBB157:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1537              		.loc 1 371 13 is_stmt 1 view .LVU434
 1538 00c0 4FF4FA44 		mov	r4, #32000
 1539              	.LVL100:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1540              		.loc 1 371 13 is_stmt 0 view .LVU435
 1541 00c4 F440     		lsrs	r4, r4, r6
 1542              	.L123:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1543              		.loc 1 371 13 view .LVU436
 1544              	.LBE157:
 1545              	.LBE160:
 547:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1546              		.loc 1 547 21 view .LVU437
 1547 00c6 1A4B     		ldr	r3, .L139+16
 1548 00c8 1C60     		str	r4, [r3]
 550:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1549              		.loc 1 550 5 is_stmt 1 view .LVU438
 1550              	.LBB161:
 1551              	.LBI161:
 100:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** {
 1552              		.loc 2 100 22 view .LVU439
 1553              	.LBB162:
 102:STM32_XPD/STM32H7_XPD/inc/xpd_utils.h **** }
 1554              		.loc 2 102 5 view .LVU440
 1555 00ca FFF7FEFF 		bl	XPD_pxTimeService
 1556              	.LVL101:
 1557 00ce 0346     		mov	r3, r0
 1558 00d0 2046     		mov	r0, r4
 1559 00d2 1B68     		ldr	r3, [r3]
 1560 00d4 9847     		blx	r3
 1561              	.LVL102:
ARM GAS  /tmp/ccatchOR.s 			page 48


 1562              	.LBE162:
 1563              	.LBE161:
 552:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1564              		.loc 1 552 5 view .LVU441
 1565              		.loc 1 553 1 is_stmt 0 view .LVU442
 1566 00d6 3846     		mov	r0, r7
 1567 00d8 03B0     		add	sp, sp, #12
 1568              	.LCFI31:
 1569              		.cfi_remember_state
 1570              		.cfi_def_cfa_offset 20
 1571              		@ sp needed
 1572 00da F0BD     		pop	{r4, r5, r6, r7, pc}
 1573              	.LVL103:
 1574              	.L126:
 1575              	.LCFI32:
 1576              		.cfi_restore_state
 1577              	.LBB163:
 1578              	.LBB158:
 1579              	.LBB150:
 1580              	.LBI150:
 319:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1581              		.loc 1 319 10 is_stmt 1 view .LVU443
 1582              	.LBB151:
 1583              	.LBB152:
 333:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             m = (RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1_Msk) >> RCC_PLLCKSELR_DIVM1_Pos;
 1584              		.loc 1 333 13 view .LVU444
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 1585              		.loc 1 334 13 view .LVU445
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 1586              		.loc 1 334 21 is_stmt 0 view .LVU446
 1587 00dc 104A     		ldr	r2, .L139
 1588 00de 916A     		ldr	r1, [r2, #40]
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 1589              		.loc 1 335 21 view .LVU447
 1590 00e0 136B     		ldr	r3, [r2, #48]
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1591              		.loc 1 336 23 view .LVU448
 1592 00e2 146B     		ldr	r4, [r2, #48]
 1593              	.LVL104:
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 1594              		.loc 1 334 15 view .LVU449
 1595 00e4 C1F30511 		ubfx	r1, r1, #4, #6
 1596              	.LVL105:
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 1597              		.loc 1 335 13 is_stmt 1 view .LVU450
 1598              	.LBB153:
 1599              	.LBB154:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1600              		.loc 1 73 15 is_stmt 0 view .LVU451
 1601 00e8 926A     		ldr	r2, [r2, #40]
 1602              	.LBE154:
 1603              	.LBE153:
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 1604              		.loc 1 335 15 view .LVU452
 1605 00ea C3F30803 		ubfx	r3, r3, #0, #9
 1606              	.LVL106:
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
ARM GAS  /tmp/ccatchOR.s 			page 49


 1607              		.loc 1 336 13 is_stmt 1 view .LVU453
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1608              		.loc 1 336 57 is_stmt 0 view .LVU454
 1609 00ee C4F34624 		ubfx	r4, r4, #9, #7
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1610              		.loc 1 339 16 view .LVU455
 1611 00f2 9207     		lsls	r2, r2, #30
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1612              		.loc 1 336 81 view .LVU456
 1613 00f4 04F10104 		add	r4, r4, #1
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1614              		.loc 1 341 37 view .LVU457
 1615 00f8 14BF     		ite	ne
 1616 00fa 0E4A     		ldrne	r2, .L139+20
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1617              		.loc 1 346 37 view .LVU458
 1618 00fc 0E4A     		ldreq	r2, .L139+24
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1619              		.loc 1 336 15 view .LVU459
 1620 00fe 6400     		lsls	r4, r4, #1
 1621              	.LVL107:
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1622              		.loc 1 339 13 is_stmt 1 view .LVU460
 1623              	.LBB156:
 1624              	.LBI153:
  71:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1625              		.loc 1 71 13 view .LVU461
 1626              	.LBB155:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1627              		.loc 1 73 5 view .LVU462
 1628              	.LBE155:
 1629              	.LBE156:
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1630              		.loc 1 341 17 view .LVU463
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1631              		.loc 1 346 17 view .LVU464
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1632              		.loc 1 346 37 is_stmt 0 view .LVU465
 1633 0100 B2FBF1F1 		udiv	r1, r2, r1
 1634              	.LVL108:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1635              		.loc 1 346 41 view .LVU466
 1636 0104 03FB01F3 		mul	r3, r3, r1
 1637              	.LVL109:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1638              		.loc 1 346 45 view .LVU467
 1639 0108 B3FBF4F4 		udiv	r4, r3, r4
 1640              	.LVL110:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1641              		.loc 1 346 45 view .LVU468
 1642 010c F440     		lsrs	r4, r4, r6
 1643 010e DAE7     		b	.L123
 1644              	.LVL111:
 1645              	.L127:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1646              		.loc 1 346 45 view .LVU469
 1647 0110 084C     		ldr	r4, .L139+20
ARM GAS  /tmp/ccatchOR.s 			page 50


 1648              	.LVL112:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1649              		.loc 1 346 45 view .LVU470
 1650 0112 F440     		lsrs	r4, r4, r6
 1651 0114 D7E7     		b	.L123
 1652              	.LVL113:
 1653              	.L128:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1654              		.loc 1 346 45 view .LVU471
 1655              	.LBE152:
 1656              	.LBE151:
 1657              	.LBE150:
 329:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1658              		.loc 1 329 13 is_stmt 1 view .LVU472
 1659 0116 084C     		ldr	r4, .L139+24
 1660              	.LVL114:
 329:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1661              		.loc 1 329 13 is_stmt 0 view .LVU473
 1662 0118 F440     		lsrs	r4, r4, r6
 329:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1663              		.loc 1 329 20 view .LVU474
 1664 011a D4E7     		b	.L123
 1665              	.LVL115:
 1666              	.L135:
 329:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1667              		.loc 1 329 20 view .LVU475
 1668              	.LBE158:
 1669              	.LBE163:
 1670              	.LBB164:
 1671              	.LBB137:
 1672 011c 0024     		movs	r4, #0
 1673              	.LVL116:
 329:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1674              		.loc 1 329 20 view .LVU476
 1675 011e D2E7     		b	.L123
 1676              	.L140:
 1677              		.align	2
 1678              	.L139:
 1679 0120 00440258 		.word	1476543488
 1680 0124 00200052 		.word	1375739904
 1681 0128 00000000 		.word	.LANCHOR2
 1682 012c 10440258 		.word	1476543504
 1683 0130 00000000 		.word	SystemCoreClock
 1684 0134 00B4C404 		.word	80000000
 1685 0138 0090D003 		.word	64000000
 1686              	.LBE137:
 1687              	.LBE164:
 1688              		.cfi_endproc
 1689              	.LFE181:
 1691              		.section	.text.RCC_vPCLK1_Config,"ax",%progbits
 1692              		.align	1
 1693              		.p2align 2,,3
 1694              		.global	RCC_vPCLK1_Config
 1695              		.syntax unified
 1696              		.thumb
 1697              		.thumb_func
 1698              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccatchOR.s 			page 51


 1700              	RCC_vPCLK1_Config:
 1701              	.LVL117:
 1702              	.LFB182:
 554:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 555:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 556:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Sets the new configuration for the APB1 peripheral clock.
 557:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param ePCLK_Divider: Clock divider of @ref RCC_ClockType::PCLK1 clock. Permitted values:
 558:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV1
 559:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV2
 560:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV4
 561:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV8
 562:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV16
 563:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 564:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vPCLK1_Config(ClockDividerType ePCLK_Divider)
 565:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1703              		.loc 1 565 1 is_stmt 1 view -0
 1704              		.cfi_startproc
 1705              		@ args = 0, pretend = 0, frame = 0
 1706              		@ frame_needed = 0, uses_anonymous_args = 0
 1707              		@ link register save eliminated.
 566:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D2CFGR &= ~RCC_D2CFGR_D2PPRE1;
 1708              		.loc 1 566 5 view .LVU478
 1709              		.loc 1 566 17 is_stmt 0 view .LVU479
 1710 0000 084A     		ldr	r2, .L144
 1711 0002 D369     		ldr	r3, [r2, #28]
 1712 0004 23F07003 		bic	r3, r3, #112
 1713 0008 D361     		str	r3, [r2, #28]
 567:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D2CFGR |= (RCC_prvConvertPCLKDivider(ePCLK_Divider) << RCC_D2CFGR_D2PPRE1_Pos) & RCC_D2CFG
 1714              		.loc 1 567 5 is_stmt 1 view .LVU480
 1715              	.LVL118:
 1716              	.LBB165:
 1717              	.LBI165:
  60:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1718              		.loc 1 60 26 view .LVU481
 1719              	.LBB166:
  62:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1720              		.loc 1 62 5 view .LVU482
  62:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1721              		.loc 1 62 8 is_stmt 0 view .LVU483
 1722 000a 28B1     		cbz	r0, .L142
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1723              		.loc 1 65 9 is_stmt 1 view .LVU484
 1724              	.LVL119:
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1725              		.loc 1 65 36 is_stmt 0 view .LVU485
 1726 000c 0138     		subs	r0, r0, #1
 1727              	.LVL120:
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1728              		.loc 1 65 24 view .LVU486
 1729 000e 40F00400 		orr	r0, r0, #4
 1730 0012 0001     		lsls	r0, r0, #4
 1731 0014 00F07000 		and	r0, r0, #112
 1732              	.LVL121:
 1733              	.L142:
  67:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1734              		.loc 1 67 5 is_stmt 1 view .LVU487
 1735              	.LBE166:
ARM GAS  /tmp/ccatchOR.s 			page 52


 1736              	.LBE165:
 1737              		.loc 1 567 17 is_stmt 0 view .LVU488
 1738 0018 024A     		ldr	r2, .L144
 1739 001a D369     		ldr	r3, [r2, #28]
 1740 001c 1843     		orrs	r0, r0, r3
 1741 001e D061     		str	r0, [r2, #28]
 568:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1742              		.loc 1 568 1 view .LVU489
 1743 0020 7047     		bx	lr
 1744              	.L145:
 1745 0022 00BF     		.align	2
 1746              	.L144:
 1747 0024 00440258 		.word	1476543488
 1748              		.cfi_endproc
 1749              	.LFE182:
 1751              		.section	.text.RCC_vPCLK2_Config,"ax",%progbits
 1752              		.align	1
 1753              		.p2align 2,,3
 1754              		.global	RCC_vPCLK2_Config
 1755              		.syntax unified
 1756              		.thumb
 1757              		.thumb_func
 1758              		.fpu fpv4-sp-d16
 1760              	RCC_vPCLK2_Config:
 1761              	.LVL122:
 1762              	.LFB183:
 569:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 570:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 571:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Sets the new configuration for the APB2 peripheral clock.
 572:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param ePCLK_Divider: Clock divider of @ref RCC_ClockType::PCLK2 clock. Permitted values:
 573:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV1
 574:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV2
 575:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV4
 576:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV8
 577:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****              @arg @ref ClockDividerType::CLK_DIV16
 578:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 579:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vPCLK2_Config(ClockDividerType ePCLK_Divider)
 580:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1763              		.loc 1 580 1 is_stmt 1 view -0
 1764              		.cfi_startproc
 1765              		@ args = 0, pretend = 0, frame = 0
 1766              		@ frame_needed = 0, uses_anonymous_args = 0
 1767              		@ link register save eliminated.
 581:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D2CFGR &= ~RCC_D2CFGR_D2PPRE2;
 1768              		.loc 1 581 5 view .LVU491
 1769              		.loc 1 581 17 is_stmt 0 view .LVU492
 1770 0000 084A     		ldr	r2, .L149
 1771 0002 D369     		ldr	r3, [r2, #28]
 1772 0004 23F4E063 		bic	r3, r3, #1792
 1773 0008 D361     		str	r3, [r2, #28]
 582:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->D2CFGR |= (RCC_prvConvertPCLKDivider(ePCLK_Divider) << RCC_D2CFGR_D2PPRE2_Pos) & RCC_D2CFG
 1774              		.loc 1 582 5 is_stmt 1 view .LVU493
 1775              	.LVL123:
 1776              	.LBB167:
 1777              	.LBI167:
  60:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1778              		.loc 1 60 26 view .LVU494
ARM GAS  /tmp/ccatchOR.s 			page 53


 1779              	.LBB168:
  62:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1780              		.loc 1 62 5 view .LVU495
  62:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1781              		.loc 1 62 8 is_stmt 0 view .LVU496
 1782 000a 28B1     		cbz	r0, .L147
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1783              		.loc 1 65 9 is_stmt 1 view .LVU497
 1784              	.LVL124:
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1785              		.loc 1 65 36 is_stmt 0 view .LVU498
 1786 000c 0138     		subs	r0, r0, #1
 1787              	.LVL125:
  65:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1788              		.loc 1 65 24 view .LVU499
 1789 000e 40F00400 		orr	r0, r0, #4
 1790 0012 0002     		lsls	r0, r0, #8
 1791 0014 00F4E060 		and	r0, r0, #1792
 1792              	.LVL126:
 1793              	.L147:
  67:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1794              		.loc 1 67 5 is_stmt 1 view .LVU500
 1795              	.LBE168:
 1796              	.LBE167:
 1797              		.loc 1 582 17 is_stmt 0 view .LVU501
 1798 0018 024A     		ldr	r2, .L149
 1799 001a D369     		ldr	r3, [r2, #28]
 1800 001c 1843     		orrs	r0, r0, r3
 1801 001e D061     		str	r0, [r2, #28]
 583:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1802              		.loc 1 583 1 view .LVU502
 1803 0020 7047     		bx	lr
 1804              	.L150:
 1805 0022 00BF     		.align	2
 1806              	.L149:
 1807 0024 00440258 		.word	1476543488
 1808              		.cfi_endproc
 1809              	.LFE183:
 1811              		.section	.text.RCC_ulClockFreq_Hz,"ax",%progbits
 1812              		.align	1
 1813              		.p2align 2,,3
 1814              		.global	RCC_ulClockFreq_Hz
 1815              		.syntax unified
 1816              		.thumb
 1817              		.thumb_func
 1818              		.fpu fpv4-sp-d16
 1820              	RCC_ulClockFreq_Hz:
 1821              	.LVL127:
 1822              	.LFB184:
 584:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 585:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 586:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Gets the selected core clock frequency.
 587:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @param eSelectedClock: the selected core clock
 588:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @return The frequency of the core clock in Hz.
 589:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 590:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** uint32_t RCC_ulClockFreq_Hz(RCC_ClockType eSelectedClock)
 591:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
ARM GAS  /tmp/ccatchOR.s 			page 54


 1823              		.loc 1 591 1 is_stmt 1 view -0
 1824              		.cfi_startproc
 1825              		@ args = 0, pretend = 0, frame = 0
 1826              		@ frame_needed = 0, uses_anonymous_args = 0
 1827              		@ link register save eliminated.
 592:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     switch (eSelectedClock)
 1828              		.loc 1 592 5 view .LVU504
 1829 0000 0138     		subs	r0, r0, #1
 1830              	.LVL128:
 1831              		.loc 1 592 5 is_stmt 0 view .LVU505
 1832 0002 0728     		cmp	r0, #7
 1833 0004 05D8     		bhi	.L165
 1834 0006 DFE800F0 		tbb	[pc, r0]
 1835              	.L154:
 1836 000a 11       		.byte	(.L157-.L154)/2
 1837 000b 14       		.byte	(.L156-.L154)/2
 1838 000c 04       		.byte	(.L165-.L154)/2
 1839 000d 27       		.byte	(.L155-.L154)/2
 1840 000e 04       		.byte	(.L165-.L154)/2
 1841 000f 04       		.byte	(.L165-.L154)/2
 1842 0010 04       		.byte	(.L165-.L154)/2
 1843 0011 06       		.byte	(.L153-.L154)/2
 1844              		.p2align 1
 1845              	.L165:
 1846              	.LBB178:
 1847              	.LBB179:
 379:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 1848              		.loc 1 379 20 view .LVU506
 1849 0012 0020     		movs	r0, #0
 1850              	.LBE179:
 1851              	.LBE178:
 593:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 594:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case HCLK:
 595:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return SystemCoreClock;
 596:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 597:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case SYSCLK:
 598:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return RCC_ulOscFreq_Hz(RCC_prvGetSYSCLKSource());
 599:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 600:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case PCLK1:
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return SystemCoreClock >> rcc_aucAPBPrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1_Msk) >
 602:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 603:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         case PCLK2:
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return SystemCoreClock >> rcc_aucAPBPrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2_Msk) >
 605:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 606:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****         default:
 607:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             return 0;
 608:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     }
 609:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1852              		.loc 1 609 1 view .LVU507
 1853 0014 7047     		bx	lr
 1854              	.L153:
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1855              		.loc 1 604 13 is_stmt 1 view .LVU508
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1856              		.loc 1 604 64 is_stmt 0 view .LVU509
 1857 0016 264A     		ldr	r2, .L166
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
ARM GAS  /tmp/ccatchOR.s 			page 55


 1858              		.loc 1 604 59 view .LVU510
 1859 0018 264B     		ldr	r3, .L166+4
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1860              		.loc 1 604 64 view .LVU511
 1861 001a D269     		ldr	r2, [r2, #28]
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1862              		.loc 1 604 36 view .LVU512
 1863 001c 2649     		ldr	r1, .L166+8
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1864              		.loc 1 604 99 view .LVU513
 1865 001e C2F30222 		ubfx	r2, r2, #8, #3
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1866              		.loc 1 604 36 view .LVU514
 1867 0022 0868     		ldr	r0, [r1]
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1868              		.loc 1 604 59 view .LVU515
 1869 0024 1344     		add	r3, r3, r2
 1870 0026 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 604:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1871              		.loc 1 604 36 view .LVU516
 1872 0028 D840     		lsrs	r0, r0, r3
 1873 002a 7047     		bx	lr
 1874              	.L157:
 595:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1875              		.loc 1 595 13 is_stmt 1 view .LVU517
 595:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1876              		.loc 1 595 20 is_stmt 0 view .LVU518
 1877 002c 224B     		ldr	r3, .L166+8
 1878 002e 1868     		ldr	r0, [r3]
 1879 0030 7047     		bx	lr
 1880              	.L156:
 598:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1881              		.loc 1 598 13 is_stmt 1 view .LVU519
 1882              	.LBB189:
 1883              	.LBI189:
  77:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1884              		.loc 1 77 13 view .LVU520
 1885              	.LBB190:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1886              		.loc 1 79 5 view .LVU521
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1887              		.loc 1 79 16 is_stmt 0 view .LVU522
 1888 0032 1F4B     		ldr	r3, .L166
 1889 0034 1B69     		ldr	r3, [r3, #16]
 1890              	.LVL129:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1891              		.loc 1 79 16 view .LVU523
 1892              	.LBE190:
 1893              	.LBE189:
 1894              	.LBB192:
 1895              	.LBI178:
 319:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1896              		.loc 1 319 10 is_stmt 1 view .LVU524
 1897              	.LBB187:
 321:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1898              		.loc 1 321 5 view .LVU525
 1899 0036 C3F3C203 		ubfx	r3, r3, #3, #3
ARM GAS  /tmp/ccatchOR.s 			page 56


 1900              	.LVL130:
 321:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1901              		.loc 1 321 5 is_stmt 0 view .LVU526
 1902 003a 042B     		cmp	r3, #4
 1903 003c E9D8     		bhi	.L165
 1904 003e 01A2     		adr	r2, .L159
 1905 0040 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1906              		.p2align 2
 1907              	.L159:
 1908 0044 AB000000 		.word	.L162+1
 1909 0048 A7000000 		.word	.L161+1
 1910 004c 75000000 		.word	.L160+1
 1911 0050 13000000 		.word	.L165+1
 1912 0054 6F000000 		.word	.L158+1
 1913              		.p2align 1
 1914              	.L155:
 321:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     {
 1915              		.loc 1 321 5 view .LVU527
 1916              	.LBE187:
 1917              	.LBE192:
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1918              		.loc 1 601 13 is_stmt 1 view .LVU528
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1919              		.loc 1 601 64 is_stmt 0 view .LVU529
 1920 0058 154A     		ldr	r2, .L166
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1921              		.loc 1 601 59 view .LVU530
 1922 005a 164B     		ldr	r3, .L166+4
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1923              		.loc 1 601 64 view .LVU531
 1924 005c D269     		ldr	r2, [r2, #28]
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1925              		.loc 1 601 36 view .LVU532
 1926 005e 1649     		ldr	r1, .L166+8
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1927              		.loc 1 601 99 view .LVU533
 1928 0060 C2F30212 		ubfx	r2, r2, #4, #3
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1929              		.loc 1 601 36 view .LVU534
 1930 0064 0868     		ldr	r0, [r1]
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1931              		.loc 1 601 59 view .LVU535
 1932 0066 1344     		add	r3, r3, r2
 1933 0068 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 601:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1934              		.loc 1 601 36 view .LVU536
 1935 006a D840     		lsrs	r0, r0, r3
 1936 006c 7047     		bx	lr
 1937              	.L158:
 1938              	.LBB193:
 1939              	.LBB188:
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1940              		.loc 1 371 13 is_stmt 1 view .LVU537
 371:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1941              		.loc 1 371 20 is_stmt 0 view .LVU538
 1942 006e 4FF4FA40 		mov	r0, #32000
 1943 0072 7047     		bx	lr
ARM GAS  /tmp/ccatchOR.s 			page 57


 1944              	.L160:
 1945              	.LBB180:
 1946              	.LBI180:
 319:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1947              		.loc 1 319 10 is_stmt 1 view .LVU539
 1948              	.LVL131:
 1949              	.LBB181:
 1950              	.LBB182:
 333:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             m = (RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1_Msk) >> RCC_PLLCKSELR_DIVM1_Pos;
 1951              		.loc 1 333 13 view .LVU540
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 1952              		.loc 1 334 13 view .LVU541
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 1953              		.loc 1 334 21 is_stmt 0 view .LVU542
 1954 0074 0E4A     		ldr	r2, .L166
 1955 0076 916A     		ldr	r1, [r2, #40]
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 1956              		.loc 1 335 21 view .LVU543
 1957 0078 136B     		ldr	r3, [r2, #48]
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1958              		.loc 1 336 23 view .LVU544
 1959 007a 106B     		ldr	r0, [r2, #48]
 334:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             n = (RCC->PLL1DIVR & RCC_PLL1DIVR_N1_Msk) >> RCC_PLL1DIVR_N1_Pos;
 1960              		.loc 1 334 15 view .LVU545
 1961 007c C1F30511 		ubfx	r1, r1, #4, #6
 1962              	.LVL132:
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 1963              		.loc 1 335 13 is_stmt 1 view .LVU546
 1964              	.LBB183:
 1965              	.LBB184:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1966              		.loc 1 73 15 is_stmt 0 view .LVU547
 1967 0080 926A     		ldr	r2, [r2, #40]
 1968              	.LBE184:
 1969              	.LBE183:
 335:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             p = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1_Msk) >> RCC_PLL1DIVR_P1_Pos) + 1) * 2;
 1970              		.loc 1 335 15 view .LVU548
 1971 0082 C3F30803 		ubfx	r3, r3, #0, #9
 1972              	.LVL133:
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1973              		.loc 1 336 13 is_stmt 1 view .LVU549
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1974              		.loc 1 336 57 is_stmt 0 view .LVU550
 1975 0086 C0F34620 		ubfx	r0, r0, #9, #7
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1976              		.loc 1 339 16 view .LVU551
 1977 008a 9207     		lsls	r2, r2, #30
 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1978              		.loc 1 336 81 view .LVU552
 1979 008c 00F10100 		add	r0, r0, #1
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1980              		.loc 1 341 37 view .LVU553
 1981 0090 14BF     		ite	ne
 1982 0092 0A4A     		ldrne	r2, .L166+12
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1983              		.loc 1 346 37 view .LVU554
 1984 0094 0A4A     		ldreq	r2, .L166+16
ARM GAS  /tmp/ccatchOR.s 			page 58


 336:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 1985              		.loc 1 336 15 view .LVU555
 1986 0096 4000     		lsls	r0, r0, #1
 1987              	.LVL134:
 339:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             {
 1988              		.loc 1 339 13 is_stmt 1 view .LVU556
 1989              	.LBB186:
 1990              	.LBI183:
  71:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 1991              		.loc 1 71 13 view .LVU557
 1992              	.LBB185:
  73:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 1993              		.loc 1 73 5 view .LVU558
 1994              	.LBE185:
 1995              	.LBE186:
 341:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1996              		.loc 1 341 17 view .LVU559
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1997              		.loc 1 346 17 view .LVU560
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 1998              		.loc 1 346 37 is_stmt 0 view .LVU561
 1999 0098 B2FBF1F1 		udiv	r1, r2, r1
 2000              	.LVL135:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 2001              		.loc 1 346 41 view .LVU562
 2002 009c 03FB01F3 		mul	r3, r3, r1
 2003              	.LVL136:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 2004              		.loc 1 346 45 view .LVU563
 2005 00a0 B3FBF0F0 		udiv	r0, r3, r0
 2006              	.LVL137:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 2007              		.loc 1 346 45 view .LVU564
 2008 00a4 7047     		bx	lr
 2009              	.LVL138:
 2010              	.L161:
 346:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****             }
 2011              		.loc 1 346 45 view .LVU565
 2012              	.LBE182:
 2013              	.LBE181:
 2014              	.LBE180:
 325:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** #endif
 2015              		.loc 1 325 20 view .LVU566
 2016 00a6 0548     		ldr	r0, .L166+12
 2017 00a8 7047     		bx	lr
 2018              	.L162:
 2019              	.LBE188:
 2020              	.LBE193:
 2021              	.LBB194:
 2022              	.LBB191:
  79:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 2023              		.loc 1 79 43 view .LVU567
 2024 00aa 0548     		ldr	r0, .L166+16
 2025 00ac 7047     		bx	lr
 2026              	.L167:
 2027 00ae 00BF     		.align	2
 2028              	.L166:
ARM GAS  /tmp/ccatchOR.s 			page 59


 2029 00b0 00440258 		.word	1476543488
 2030 00b4 00000000 		.word	.LANCHOR2
 2031 00b8 00000000 		.word	SystemCoreClock
 2032 00bc 00B4C404 		.word	80000000
 2033 00c0 0090D003 		.word	64000000
 2034              	.LBE191:
 2035              	.LBE194:
 2036              		.cfi_endproc
 2037              	.LFE184:
 2039              		.section	.text.RCC_vDeinit,"ax",%progbits
 2040              		.align	1
 2041              		.p2align 2,,3
 2042              		.global	RCC_vDeinit
 2043              		.syntax unified
 2044              		.thumb
 2045              		.thumb_func
 2046              		.fpu fpv4-sp-d16
 2048              	RCC_vDeinit:
 2049              	.LFB185:
 610:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 611:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @} */
 612:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 613:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /** @defgroup RCC_Core_Clocks_Exported_Functions_Reset RCC Collective Reset
 614:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  *  @brief    RCC collective clocks and peripherals reset functions
 615:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @{
 616:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 617:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 618:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 619:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Resets the clock configuration to the default state.
 620:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 621:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vDeinit(void)
 622:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 2050              		.loc 1 622 1 is_stmt 1 view -0
 2051              		.cfi_startproc
 2052              		@ args = 0, pretend = 0, frame = 0
 2053              		@ frame_needed = 0, uses_anonymous_args = 0
 2054              		@ link register save eliminated.
 623:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Set HSION bit, HSITRIM[4:0] bits to the reset value */
 624:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CR |= RCC_CR_HSION;
 2055              		.loc 1 624 5 view .LVU569
 2056              		.loc 1 624 13 is_stmt 0 view .LVU570
 2057 0000 0B4B     		ldr	r3, .L170
 625:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR &= ~RCC_HSICFGR_HSITRIM;
 626:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR |= RCC_HSICFGR_HSITRIM_4;
 627:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 628:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Reset CFGR register */
 629:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CFGR = 0;
 2058              		.loc 1 629 15 view .LVU571
 2059 0002 0022     		movs	r2, #0
 630:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 631:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Reset PLLCFGR register */
 632:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->PLLCFGR = 0;
 633:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Disable all interrupts */
 634:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->CIER = 0;
 635:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 636:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     SystemCoreClock = HSI_VALUE_Hz;
 2060              		.loc 1 636 21 view .LVU572
ARM GAS  /tmp/ccatchOR.s 			page 60


 2061 0004 0B48     		ldr	r0, .L170+4
 624:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR &= ~RCC_HSICFGR_HSITRIM;
 2062              		.loc 1 624 13 view .LVU573
 2063 0006 1968     		ldr	r1, [r3]
 2064 0008 41F00101 		orr	r1, r1, #1
 622:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Set HSION bit, HSITRIM[4:0] bits to the reset value */
 2065              		.loc 1 622 1 view .LVU574
 2066 000c 10B4     		push	{r4}
 2067              	.LCFI33:
 2068              		.cfi_def_cfa_offset 4
 2069              		.cfi_offset 4, -4
 624:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR &= ~RCC_HSICFGR_HSITRIM;
 2070              		.loc 1 624 13 view .LVU575
 2071 000e 1960     		str	r1, [r3]
 625:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR |= RCC_HSICFGR_HSITRIM_4;
 2072              		.loc 1 625 5 is_stmt 1 view .LVU576
 625:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR |= RCC_HSICFGR_HSITRIM_4;
 2073              		.loc 1 625 18 is_stmt 0 view .LVU577
 2074 0010 5968     		ldr	r1, [r3, #4]
 2075              		.loc 1 636 21 view .LVU578
 2076 0012 094C     		ldr	r4, .L170+8
 625:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->HSICFGR |= RCC_HSICFGR_HSITRIM_4;
 2077              		.loc 1 625 18 view .LVU579
 2078 0014 21F0FE41 		bic	r1, r1, #2130706432
 2079 0018 5960     		str	r1, [r3, #4]
 626:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 2080              		.loc 1 626 5 is_stmt 1 view .LVU580
 626:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 2081              		.loc 1 626 18 is_stmt 0 view .LVU581
 2082 001a 5968     		ldr	r1, [r3, #4]
 2083 001c 41F08051 		orr	r1, r1, #268435456
 2084 0020 5960     		str	r1, [r3, #4]
 629:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 2085              		.loc 1 629 5 is_stmt 1 view .LVU582
 629:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 2086              		.loc 1 629 15 is_stmt 0 view .LVU583
 2087 0022 1A61     		str	r2, [r3, #16]
 632:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Disable all interrupts */
 2088              		.loc 1 632 5 is_stmt 1 view .LVU584
 632:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     /* Disable all interrupts */
 2089              		.loc 1 632 18 is_stmt 0 view .LVU585
 2090 0024 DA62     		str	r2, [r3, #44]
 634:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 2091              		.loc 1 634 5 is_stmt 1 view .LVU586
 634:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 2092              		.loc 1 634 15 is_stmt 0 view .LVU587
 2093 0026 1A66     		str	r2, [r3, #96]
 2094              		.loc 1 636 5 is_stmt 1 view .LVU588
 2095              		.loc 1 636 21 is_stmt 0 view .LVU589
 2096 0028 0460     		str	r4, [r0]
 637:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 2097              		.loc 1 637 1 view .LVU590
 2098 002a 5DF8044B 		ldr	r4, [sp], #4
 2099              	.LCFI34:
 2100              		.cfi_restore 4
 2101              		.cfi_def_cfa_offset 0
 2102 002e 7047     		bx	lr
ARM GAS  /tmp/ccatchOR.s 			page 61


 2103              	.L171:
 2104              		.align	2
 2105              	.L170:
 2106 0030 00440258 		.word	1476543488
 2107 0034 00000000 		.word	SystemCoreClock
 2108 0038 0090D003 		.word	64000000
 2109              		.cfi_endproc
 2110              	.LFE185:
 2112              		.section	.text.RCC_vResetAHB1,"ax",%progbits
 2113              		.align	1
 2114              		.p2align 2,,3
 2115              		.global	RCC_vResetAHB1
 2116              		.syntax unified
 2117              		.thumb
 2118              		.thumb_func
 2119              		.fpu fpv4-sp-d16
 2121              	RCC_vResetAHB1:
 2122              	.LFB186:
 638:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 639:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 640:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Resets the AHB1 peripherals.
 641:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 642:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vResetAHB1(void)
 643:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 2123              		.loc 1 643 1 is_stmt 1 view -0
 2124              		.cfi_startproc
 2125              		@ args = 0, pretend = 0, frame = 0
 2126              		@ frame_needed = 0, uses_anonymous_args = 0
 2127              		@ link register save eliminated.
 644:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB1RSTR = ~0;
 2128              		.loc 1 644 5 view .LVU592
 2129              		.loc 1 644 19 is_stmt 0 view .LVU593
 2130 0000 044B     		ldr	r3, .L173
 2131 0002 4FF0FF31 		mov	r1, #-1
 645:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB1RSTR = 0;
 2132              		.loc 1 645 19 view .LVU594
 2133 0006 0022     		movs	r2, #0
 644:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB1RSTR = ~0;
 2134              		.loc 1 644 19 view .LVU595
 2135 0008 C3F88010 		str	r1, [r3, #128]
 2136              		.loc 1 645 5 is_stmt 1 view .LVU596
 2137              		.loc 1 645 19 is_stmt 0 view .LVU597
 2138 000c C3F88020 		str	r2, [r3, #128]
 646:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 2139              		.loc 1 646 1 view .LVU598
 2140 0010 7047     		bx	lr
 2141              	.L174:
 2142 0012 00BF     		.align	2
 2143              	.L173:
 2144 0014 00440258 		.word	1476543488
 2145              		.cfi_endproc
 2146              	.LFE186:
 2148              		.section	.text.RCC_vResetAHB2,"ax",%progbits
 2149              		.align	1
 2150              		.p2align 2,,3
 2151              		.global	RCC_vResetAHB2
 2152              		.syntax unified
ARM GAS  /tmp/ccatchOR.s 			page 62


 2153              		.thumb
 2154              		.thumb_func
 2155              		.fpu fpv4-sp-d16
 2157              	RCC_vResetAHB2:
 2158              	.LFB187:
 647:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 648:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 649:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Resets the AHB2 peripherals.
 650:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 651:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vResetAHB2(void)
 652:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 2159              		.loc 1 652 1 is_stmt 1 view -0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 0
 2162              		@ frame_needed = 0, uses_anonymous_args = 0
 2163              		@ link register save eliminated.
 653:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB2RSTR = ~0;
 2164              		.loc 1 653 5 view .LVU600
 2165              		.loc 1 653 19 is_stmt 0 view .LVU601
 2166 0000 044B     		ldr	r3, .L176
 2167 0002 4FF0FF31 		mov	r1, #-1
 654:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB2RSTR = 0;
 2168              		.loc 1 654 19 view .LVU602
 2169 0006 0022     		movs	r2, #0
 653:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB2RSTR = ~0;
 2170              		.loc 1 653 19 view .LVU603
 2171 0008 C3F88410 		str	r1, [r3, #132]
 2172              		.loc 1 654 5 is_stmt 1 view .LVU604
 2173              		.loc 1 654 19 is_stmt 0 view .LVU605
 2174 000c C3F88420 		str	r2, [r3, #132]
 655:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 2175              		.loc 1 655 1 view .LVU606
 2176 0010 7047     		bx	lr
 2177              	.L177:
 2178 0012 00BF     		.align	2
 2179              	.L176:
 2180 0014 00440258 		.word	1476543488
 2181              		.cfi_endproc
 2182              	.LFE187:
 2184              		.section	.text.RCC_vResetAHB3,"ax",%progbits
 2185              		.align	1
 2186              		.p2align 2,,3
 2187              		.global	RCC_vResetAHB3
 2188              		.syntax unified
 2189              		.thumb
 2190              		.thumb_func
 2191              		.fpu fpv4-sp-d16
 2193              	RCC_vResetAHB3:
 2194              	.LFB188:
 656:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 657:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 658:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Resets the AHB3 peripherals.
 659:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 660:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vResetAHB3(void)
 661:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 2195              		.loc 1 661 1 is_stmt 1 view -0
 2196              		.cfi_startproc
ARM GAS  /tmp/ccatchOR.s 			page 63


 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
 662:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB3RSTR = ~0;
 2200              		.loc 1 662 5 view .LVU608
 2201              		.loc 1 662 19 is_stmt 0 view .LVU609
 2202 0000 034B     		ldr	r3, .L179
 2203 0002 4FF0FF31 		mov	r1, #-1
 663:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB3RSTR = 0;
 2204              		.loc 1 663 19 view .LVU610
 2205 0006 0022     		movs	r2, #0
 662:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->AHB3RSTR = ~0;
 2206              		.loc 1 662 19 view .LVU611
 2207 0008 D967     		str	r1, [r3, #124]
 2208              		.loc 1 663 5 is_stmt 1 view .LVU612
 2209              		.loc 1 663 19 is_stmt 0 view .LVU613
 2210 000a DA67     		str	r2, [r3, #124]
 664:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 2211              		.loc 1 664 1 view .LVU614
 2212 000c 7047     		bx	lr
 2213              	.L180:
 2214 000e 00BF     		.align	2
 2215              	.L179:
 2216 0010 00440258 		.word	1476543488
 2217              		.cfi_endproc
 2218              	.LFE188:
 2220              		.section	.text.RCC_vResetAPB1,"ax",%progbits
 2221              		.align	1
 2222              		.p2align 2,,3
 2223              		.global	RCC_vResetAPB1
 2224              		.syntax unified
 2225              		.thumb
 2226              		.thumb_func
 2227              		.fpu fpv4-sp-d16
 2229              	RCC_vResetAPB1:
 2230              	.LFB189:
 665:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 666:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 667:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Resets the APB1 peripherals.
 668:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 669:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vResetAPB1(void)
 670:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 2231              		.loc 1 670 1 is_stmt 1 view -0
 2232              		.cfi_startproc
 2233              		@ args = 0, pretend = 0, frame = 0
 2234              		@ frame_needed = 0, uses_anonymous_args = 0
 2235              		@ link register save eliminated.
 671:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB1LRSTR = ~0;
 2236              		.loc 1 671 5 view .LVU616
 2237              		.loc 1 671 20 is_stmt 0 view .LVU617
 2238 0000 064B     		ldr	r3, .L182
 2239 0002 4FF0FF31 		mov	r1, #-1
 672:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB1LRSTR = 0;
 2240              		.loc 1 672 20 view .LVU618
 2241 0006 0022     		movs	r2, #0
 671:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB1LRSTR = ~0;
 2242              		.loc 1 671 20 view .LVU619
ARM GAS  /tmp/ccatchOR.s 			page 64


 2243 0008 C3F89010 		str	r1, [r3, #144]
 2244              		.loc 1 672 5 is_stmt 1 view .LVU620
 2245              		.loc 1 672 20 is_stmt 0 view .LVU621
 2246 000c C3F89020 		str	r2, [r3, #144]
 673:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB1HRSTR = ~0;
 2247              		.loc 1 673 5 is_stmt 1 view .LVU622
 2248              		.loc 1 673 20 is_stmt 0 view .LVU623
 2249 0010 C3F89410 		str	r1, [r3, #148]
 674:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB1HRSTR = 0;
 2250              		.loc 1 674 5 is_stmt 1 view .LVU624
 2251              		.loc 1 674 20 is_stmt 0 view .LVU625
 2252 0014 C3F89420 		str	r2, [r3, #148]
 675:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
 2253              		.loc 1 675 1 view .LVU626
 2254 0018 7047     		bx	lr
 2255              	.L183:
 2256 001a 00BF     		.align	2
 2257              	.L182:
 2258 001c 00440258 		.word	1476543488
 2259              		.cfi_endproc
 2260              	.LFE189:
 2262              		.section	.text.RCC_vResetAPB2,"ax",%progbits
 2263              		.align	1
 2264              		.p2align 2,,3
 2265              		.global	RCC_vResetAPB2
 2266              		.syntax unified
 2267              		.thumb
 2268              		.thumb_func
 2269              		.fpu fpv4-sp-d16
 2271              	RCC_vResetAPB2:
 2272              	.LFB190:
 676:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** 
 677:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** /**
 678:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  * @brief Resets the APB2 peripherals.
 679:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****  */
 680:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** void RCC_vResetAPB2(void)
 681:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** {
 2273              		.loc 1 681 1 is_stmt 1 view -0
 2274              		.cfi_startproc
 2275              		@ args = 0, pretend = 0, frame = 0
 2276              		@ frame_needed = 0, uses_anonymous_args = 0
 2277              		@ link register save eliminated.
 682:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB2RSTR = ~0;
 2278              		.loc 1 682 5 view .LVU628
 2279              		.loc 1 682 19 is_stmt 0 view .LVU629
 2280 0000 044B     		ldr	r3, .L185
 2281 0002 4FF0FF31 		mov	r1, #-1
 683:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB2RSTR = 0;
 2282              		.loc 1 683 19 view .LVU630
 2283 0006 0022     		movs	r2, #0
 682:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c ****     RCC->APB2RSTR = ~0;
 2284              		.loc 1 682 19 view .LVU631
 2285 0008 C3F89810 		str	r1, [r3, #152]
 2286              		.loc 1 683 5 is_stmt 1 view .LVU632
 2287              		.loc 1 683 19 is_stmt 0 view .LVU633
 2288 000c C3F89820 		str	r2, [r3, #152]
 684:STM32_XPD/STM32H7_XPD/src/xpd_rcc_cc.c **** }
ARM GAS  /tmp/ccatchOR.s 			page 65


 2289              		.loc 1 684 1 view .LVU634
 2290 0010 7047     		bx	lr
 2291              	.L186:
 2292 0012 00BF     		.align	2
 2293              	.L185:
 2294 0014 00440258 		.word	1476543488
 2295              		.cfi_endproc
 2296              	.LFE190:
 2298              		.global	RCC_xCallbacks
 2299              		.section	.bss.RCC_xCallbacks,"aw",%nobits
 2300              		.align	2
 2301              		.set	.LANCHOR1,. + 0
 2304              	RCC_xCallbacks:
 2305 0000 00000000 		.space	8
 2305      00000000 
 2306              		.section	.bss.rcc_eReadyOscillator,"aw",%nobits
 2307              		.set	.LANCHOR0,. + 0
 2310              	rcc_eReadyOscillator:
 2311 0000 00       		.space	1
 2312              		.section	.rodata.rcc_aucAHBPrescTable,"a"
 2313              		.align	2
 2314              		.set	.LANCHOR2,. + 0
 2317              	rcc_aucAHBPrescTable:
 2318 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2318      00000000 
 2318      01020304 
 2318      06
 2319 000d 070809   		.ascii	"\007\010\011"
 2320              		.text
 2321              	.Letext0:
 2322              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2323              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2324              		.file 6 "STM32_XPD/STM32H7_XPD/inc/xpd_common.h"
 2325              		.file 7 "STM32_XPD/CMSIS/Include/core_cm7.h"
 2326              		.file 8 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 2327              		.file 9 "STM32_XPD/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2328              		.file 10 "STM32_XPD/STM32H7_XPD/inc/xpd_exti.h"
 2329              		.file 11 "STM32_XPD/STM32H7_XPD/inc/xpd_rcc_cc.h"
ARM GAS  /tmp/ccatchOR.s 			page 66


DEFINED SYMBOLS
                            *ABS*:0000000000000000 xpd_rcc_cc.c
     /tmp/ccatchOR.s:18     .text.RCC_prvGetPLLSource:0000000000000000 $t
     /tmp/ccatchOR.s:27     .text.RCC_prvGetPLLSource:0000000000000000 RCC_prvGetPLLSource
     /tmp/ccatchOR.s:45     .text.RCC_prvGetPLLSource:000000000000000c $d
     /tmp/ccatchOR.s:50     .text.RCC_prvGetSYSCLKSource:0000000000000000 $t
     /tmp/ccatchOR.s:58     .text.RCC_prvGetSYSCLKSource:0000000000000000 RCC_prvGetSYSCLKSource
     /tmp/ccatchOR.s:75     .text.RCC_prvGetSYSCLKSource:000000000000000c $d
     /tmp/ccatchOR.s:80     .text.RCC_eHSI_Enable:0000000000000000 $t
     /tmp/ccatchOR.s:88     .text.RCC_eHSI_Enable:0000000000000000 RCC_eHSI_Enable
     /tmp/ccatchOR.s:147    .text.RCC_eHSI_Enable:000000000000002c $d
     /tmp/ccatchOR.s:152    .text.RCC_eHSI_Disable:0000000000000000 $t
     /tmp/ccatchOR.s:160    .text.RCC_eHSI_Disable:0000000000000000 RCC_eHSI_Disable
     /tmp/ccatchOR.s:282    .text.RCC_eHSI_Disable:0000000000000044 $d
     /tmp/ccatchOR.s:287    .text.RCC_eLSI_Enable:0000000000000000 $t
     /tmp/ccatchOR.s:295    .text.RCC_eLSI_Enable:0000000000000000 RCC_eLSI_Enable
     /tmp/ccatchOR.s:353    .text.RCC_eLSI_Enable:0000000000000028 $d
     /tmp/ccatchOR.s:359    .text.RCC_eLSI_Disable:0000000000000000 $t
     /tmp/ccatchOR.s:367    .text.RCC_eLSI_Disable:0000000000000000 RCC_eLSI_Disable
     /tmp/ccatchOR.s:425    .text.RCC_eLSI_Disable:0000000000000028 $d
     /tmp/ccatchOR.s:431    .text.RCC_eHSE_Config:0000000000000000 $t
     /tmp/ccatchOR.s:439    .text.RCC_eHSE_Config:0000000000000000 RCC_eHSE_Config
     /tmp/ccatchOR.s:641    .text.RCC_eHSE_Config:0000000000000090 $d
     /tmp/ccatchOR.s:646    .text.RCC_ePLL_Config:0000000000000000 $t
     /tmp/ccatchOR.s:654    .text.RCC_ePLL_Config:0000000000000000 RCC_ePLL_Config
     /tmp/ccatchOR.s:868    .text.RCC_ePLL_Config:00000000000000b0 $d
     /tmp/ccatchOR.s:878    .text.RCC_ulOscFreq_Hz:0000000000000000 $t
     /tmp/ccatchOR.s:886    .text.RCC_ulOscFreq_Hz:0000000000000000 RCC_ulOscFreq_Hz
     /tmp/ccatchOR.s:899    .text.RCC_ulOscFreq_Hz:0000000000000008 $d
     /tmp/ccatchOR.s:1007   .text.RCC_ulOscFreq_Hz:0000000000000054 $d
     /tmp/ccatchOR.s:1014   .text.RCC_eGetReadyOsc:0000000000000000 $t
     /tmp/ccatchOR.s:1022   .text.RCC_eGetReadyOsc:0000000000000000 RCC_eGetReadyOsc
     /tmp/ccatchOR.s:1038   .text.RCC_eGetReadyOsc:0000000000000008 $d
     /tmp/ccatchOR.s:1043   .text.RCC_vIRQHandler:0000000000000000 $t
     /tmp/ccatchOR.s:1051   .text.RCC_vIRQHandler:0000000000000000 RCC_vIRQHandler
     /tmp/ccatchOR.s:1238   .text.RCC_vIRQHandler:0000000000000098 $d
     /tmp/ccatchOR.s:1245   .text.RCC_eHCLK_Config:0000000000000000 $t
     /tmp/ccatchOR.s:1253   .text.RCC_eHCLK_Config:0000000000000000 RCC_eHCLK_Config
     /tmp/ccatchOR.s:1481   .text.RCC_eHCLK_Config:000000000000009a $d
     /tmp/ccatchOR.s:1679   .text.RCC_eHCLK_Config:0000000000000120 $d
     /tmp/ccatchOR.s:1692   .text.RCC_vPCLK1_Config:0000000000000000 $t
     /tmp/ccatchOR.s:1700   .text.RCC_vPCLK1_Config:0000000000000000 RCC_vPCLK1_Config
     /tmp/ccatchOR.s:1747   .text.RCC_vPCLK1_Config:0000000000000024 $d
     /tmp/ccatchOR.s:1752   .text.RCC_vPCLK2_Config:0000000000000000 $t
     /tmp/ccatchOR.s:1760   .text.RCC_vPCLK2_Config:0000000000000000 RCC_vPCLK2_Config
     /tmp/ccatchOR.s:1807   .text.RCC_vPCLK2_Config:0000000000000024 $d
     /tmp/ccatchOR.s:1812   .text.RCC_ulClockFreq_Hz:0000000000000000 $t
     /tmp/ccatchOR.s:1820   .text.RCC_ulClockFreq_Hz:0000000000000000 RCC_ulClockFreq_Hz
     /tmp/ccatchOR.s:1836   .text.RCC_ulClockFreq_Hz:000000000000000a $d
     /tmp/ccatchOR.s:1844   .text.RCC_ulClockFreq_Hz:0000000000000012 $t
     /tmp/ccatchOR.s:1908   .text.RCC_ulClockFreq_Hz:0000000000000044 $d
     /tmp/ccatchOR.s:1913   .text.RCC_ulClockFreq_Hz:0000000000000058 $t
     /tmp/ccatchOR.s:2029   .text.RCC_ulClockFreq_Hz:00000000000000b0 $d
     /tmp/ccatchOR.s:2040   .text.RCC_vDeinit:0000000000000000 $t
     /tmp/ccatchOR.s:2048   .text.RCC_vDeinit:0000000000000000 RCC_vDeinit
     /tmp/ccatchOR.s:2106   .text.RCC_vDeinit:0000000000000030 $d
     /tmp/ccatchOR.s:2113   .text.RCC_vResetAHB1:0000000000000000 $t
ARM GAS  /tmp/ccatchOR.s 			page 67


     /tmp/ccatchOR.s:2121   .text.RCC_vResetAHB1:0000000000000000 RCC_vResetAHB1
     /tmp/ccatchOR.s:2144   .text.RCC_vResetAHB1:0000000000000014 $d
     /tmp/ccatchOR.s:2149   .text.RCC_vResetAHB2:0000000000000000 $t
     /tmp/ccatchOR.s:2157   .text.RCC_vResetAHB2:0000000000000000 RCC_vResetAHB2
     /tmp/ccatchOR.s:2180   .text.RCC_vResetAHB2:0000000000000014 $d
     /tmp/ccatchOR.s:2185   .text.RCC_vResetAHB3:0000000000000000 $t
     /tmp/ccatchOR.s:2193   .text.RCC_vResetAHB3:0000000000000000 RCC_vResetAHB3
     /tmp/ccatchOR.s:2216   .text.RCC_vResetAHB3:0000000000000010 $d
     /tmp/ccatchOR.s:2221   .text.RCC_vResetAPB1:0000000000000000 $t
     /tmp/ccatchOR.s:2229   .text.RCC_vResetAPB1:0000000000000000 RCC_vResetAPB1
     /tmp/ccatchOR.s:2258   .text.RCC_vResetAPB1:000000000000001c $d
     /tmp/ccatchOR.s:2263   .text.RCC_vResetAPB2:0000000000000000 $t
     /tmp/ccatchOR.s:2271   .text.RCC_vResetAPB2:0000000000000000 RCC_vResetAPB2
     /tmp/ccatchOR.s:2294   .text.RCC_vResetAPB2:0000000000000014 $d
     /tmp/ccatchOR.s:2304   .bss.RCC_xCallbacks:0000000000000000 RCC_xCallbacks
     /tmp/ccatchOR.s:2300   .bss.RCC_xCallbacks:0000000000000000 $d
     /tmp/ccatchOR.s:2310   .bss.rcc_eReadyOscillator:0000000000000000 rcc_eReadyOscillator
     /tmp/ccatchOR.s:2311   .bss.rcc_eReadyOscillator:0000000000000000 $d
     /tmp/ccatchOR.s:2313   .rodata.rcc_aucAHBPrescTable:0000000000000000 $d
     /tmp/ccatchOR.s:2317   .rodata.rcc_aucAHBPrescTable:0000000000000000 rcc_aucAHBPrescTable
     /tmp/ccatchOR.s:904    .text.RCC_ulOscFreq_Hz:000000000000000d $d
     /tmp/ccatchOR.s:904    .text.RCC_ulOscFreq_Hz:000000000000000e $t
     /tmp/ccatchOR.s:1487   .text.RCC_eHCLK_Config:000000000000009f $d
     /tmp/ccatchOR.s:1487   .text.RCC_eHCLK_Config:00000000000000a0 $t

UNDEFINED SYMBOLS
XPD_pxTimeService
SystemCoreClock
