-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/interleaver/Interleave_IQ_src_zero_nonvalid1.vhd
-- Created: 2023-02-02 13:09:15
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Interleave_IQ_src_zero_nonvalid1
-- Source Path: interleaver/Interleave IQ/zero nonvalid1
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Interleave_IQ_src_zero_nonvalid1 IS
  PORT( dataIn                            :   IN    std_logic_vector(15 DOWNTO 0);  -- int16
        valid                             :   IN    std_logic;
        imagIn                            :   OUT   std_logic_vector(15 DOWNTO 0)  -- int16
        );
END Interleave_IQ_src_zero_nonvalid1;


ARCHITECTURE rtl OF Interleave_IQ_src_zero_nonvalid1 IS

  -- Signals
  SIGNAL Constant_out1                    : signed(15 DOWNTO 0);  -- int16
  SIGNAL dataIn_signed                    : signed(15 DOWNTO 0);  -- int16
  SIGNAL realIn                           : signed(15 DOWNTO 0);  -- int16

BEGIN
  Constant_out1 <= to_signed(16#0000#, 16);

  dataIn_signed <= signed(dataIn);

  
  realIn <= Constant_out1 WHEN valid = '0' ELSE
      dataIn_signed;

  imagIn <= std_logic_vector(realIn);

END rtl;

