<dec f='llvm/llvm/include/llvm/ADT/APFloat.h' l='561' type='void llvm::detail::IEEEFloat::initFromF80LongDoubleAPInt(const llvm::APInt &amp; api)'/>
<def f='llvm/llvm/lib/Support/APFloat.cpp' l='3374' ll='3404' type='void llvm::detail::IEEEFloat::initFromF80LongDoubleAPInt(const llvm::APInt &amp; api)'/>
<use f='llvm/llvm/lib/Support/APFloat.cpp' l='3596' u='c' c='_ZN4llvm6detail9IEEEFloat13initFromAPIntEPKNS_12fltSemanticsERKNS_5APIntE'/>
<doc f='llvm/llvm/lib/Support/APFloat.cpp' l='3367'>/// Integer bit is explicit in this format.  Intel hardware (387 and later)
/// does not support these bit patterns:
///  exponent = all 1&apos;s, integer bit 0, significand 0 (&quot;pseudoinfinity&quot;)
///  exponent = all 1&apos;s, integer bit 0, significand nonzero (&quot;pseudoNaN&quot;)
///  exponent!=0 nor all 1&apos;s, integer bit 0 (&quot;unnormal&quot;)
///  exponent = 0, integer bit 1 (&quot;pseudodenormal&quot;)
/// At the moment, the first three are treated as NaNs, the last one as Normal.</doc>
