// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1666\sampleModel1666_2_sub\Mysubsystem_30.v
// Created: 2024-06-10 09:55:39
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_30
// Source Path: sampleModel1666_2_sub/Subsystem/Mysubsystem_30
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_30
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk123_out1;  // uint8
  wire [7:0] cfblk141_out1;  // uint8
  wire [7:0] cfblk73_out1;  // uint8


  assign cfblk123_out1 = (In2 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  cfblk141 u_cfblk141 (.In1(cfblk123_out1),  // uint8
                       .Out1(cfblk141_out1)  // uint8
                       );

  assign cfblk73_out1 = cfblk141_out1 + In1;



  assign Out1 = cfblk73_out1;

endmodule  // Mysubsystem_30

