verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Umbral.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Umbral.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral_regslice_both.v" \
"../../../../Umbral.gen/sources_1/bd/design_1/ipshared/239f/hdl/verilog/umbral.v" \
"../../../bd/design_1/ip/design_1_umbral_0_5/sim/design_1_umbral_0_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
