# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do arm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/Modules {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:43 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv 
# -- Compiling module mux2a4
# 
# Top level modules:
# 	mux2a4
# End time: 10:13:43 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Flags {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:43 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv 
# -- Compiling module flag_overflow
# 
# Top level modules:
# 	flag_overflow
# End time: 10:13:43 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Flags {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:43 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv 
# -- Compiling module flag_negativo
# 
# Top level modules:
# 	flag_negativo
# End time: 10:13:43 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Flags {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:43 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv 
# -- Compiling module flag_cero
# 
# Top level modules:
# 	flag_cero
# End time: 10:13:43 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Flags {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:43 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv 
# -- Compiling module flag_carry
# 
# Top level modules:
# 	flag_carry
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Operaciones {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:44 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv 
# -- Compiling module sumador
# 
# Top level modules:
# 	sumador
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Operaciones {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:44 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv 
# -- Compiling module restador
# 
# Top level modules:
# 	restador
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Operaciones {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:44 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv 
# -- Compiling module corrimiento_circular
# 
# Top level modules:
# 	corrimiento_circular
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU/Operaciones {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:44 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv 
# -- Compiling module compuerta_xor
# 
# Top level modules:
# 	compuerta_xor
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/ALU {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:44 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv 
# -- Compiling module unidad_logico_aritmetica
# 
# Top level modules:
# 	unidad_logico_aritmetica
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Digital/Laboratorio\ 5/Decodification_ARM/Tests {C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:44 on Aug 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests" C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv 
# -- Compiling module unidad_logico_aritmetica_test
# 
# Top level modules:
# 	unidad_logico_aritmetica_test
# End time: 10:13:44 on Aug 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.unidad_logico_aritmetica_test
# vsim work.unidad_logico_aritmetica_test 
# Start time: 10:13:51 on Aug 02,2020
# Loading sv_std.std
# Loading work.unidad_logico_aritmetica_test
# Loading work.unidad_logico_aritmetica
# Loading work.sumador
# Loading work.restador
# Loading work.compuerta_xor
# Loading work.corrimiento_circular
# Loading work.mux2a4
# Loading work.flag_negativo
# Loading work.flag_cero
# Loading work.flag_overflow
# Loading work.flag_carry
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result1'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result2'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result3'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result4'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(25): [PCDPC] - Port size (4) does not match connection size (2) for port 'ALU_Control'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/FCarry File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv
vsim work.unidad_logico_aritmetica_test
# End time: 10:13:57 on Aug 02,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 6
# vsim work.unidad_logico_aritmetica_test 
# Start time: 10:13:57 on Aug 02,2020
# Loading sv_std.std
# Loading work.unidad_logico_aritmetica_test
# Loading work.unidad_logico_aritmetica
# Loading work.sumador
# Loading work.restador
# Loading work.compuerta_xor
# Loading work.corrimiento_circular
# Loading work.mux2a4
# Loading work.flag_negativo
# Loading work.flag_cero
# Loading work.flag_overflow
# Loading work.flag_carry
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result1'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result2'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result3'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'result4'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(20): [PCDPC] - Port size (8) does not match connection size (32) for port 'out'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/Mux File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv
# ** Warning: (vsim-3015) C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv(25): [PCDPC] - Port size (4) does not match connection size (2) for port 'ALU_Control'. The port definition is at: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /unidad_logico_aritmetica_test/DUT/FCarry File: C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv
add wave -position end  sim:/unidad_logico_aritmetica_test/num1
add wave -position end  sim:/unidad_logico_aritmetica_test/num2
add wave -position end  sim:/unidad_logico_aritmetica_test/result
add wave -position end  sim:/unidad_logico_aritmetica_test/ALUControl
add wave -position end  sim:/unidad_logico_aritmetica_test/fNegativo
add wave -position end  sim:/unidad_logico_aritmetica_test/fCero
add wave -position end  sim:/unidad_logico_aritmetica_test/fOverflow
add wave -position end  sim:/unidad_logico_aritmetica_test/fCarry
run 500
# End time: 10:18:36 on Aug 02,2020, Elapsed time: 0:04:39
# Errors: 0, Warnings: 6
