{"files":[{"patch":"@@ -3029,1 +3029,1 @@\n-instruct extractI(iRegINoSp dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractI(iRegINoSp dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -3037,1 +3037,1 @@\n-            \"sve_lastb $dst, S, $pTmp, $src\\n\\t\" %}\n+            \"sve_lastb $dst, S, $pTmp, $src\\t# extract from vector(I)\" %}\n@@ -3046,1 +3046,1 @@\n-instruct extractL(iRegLNoSp dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractL(iRegLNoSp dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -3054,1 +3054,1 @@\n-            \"sve_lastb $dst, D, $pTmp, $src\\n\\t\" %}\n+            \"sve_lastb $dst, D, $pTmp, $src\\t# extract from vector(L)\" %}\n@@ -3063,1 +3063,1 @@\n-instruct extractF(vRegF dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractF(vRegF dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -3071,1 +3071,1 @@\n-            \"sve_lastb $dst, S, $pTmp, $src\\n\\t\" %}\n+            \"sve_lastb $dst, S, $pTmp, $src\\t# extract from vector(F)\" %}\n@@ -3080,1 +3080,1 @@\n-instruct extractD(vRegD dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractD(vRegD dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -3088,1 +3088,1 @@\n-            \"sve_lastb $dst, D, $pTmp, $src\\n\\t\" %}\n+            \"sve_lastb $dst, D, $pTmp, $src\\t# extract from vector(D)\" %}\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":8,"deletions":8,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -1811,1 +1811,1 @@\n-instruct extract$1`'($2 dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n+instruct extract$1`'($2 dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -1819,1 +1819,1 @@\n-            \"sve_lastb $dst, $3, $pTmp, $src\\n\\t\" %}\n+            \"sve_lastb $dst, $3, $pTmp, $src\\t# extract from vector($1)\" %}\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}