m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/my_first_fpga/simulation/modelsim
vsillyfunction
Z1 !s110 1631888518
!i10b 1
!s100 8ZQ:Yf;:=_UZnDGdF_:^`3
I0J@W;Q;JzKz8z@<:mioBR1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1587695660
8C:/intelFPGA_lite/my_first_fpga/sillyfunction.v
FC:/intelFPGA_lite/my_first_fpga/sillyfunction.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1631888518.000000
!s107 C:/intelFPGA_lite/my_first_fpga/sillyfunction.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/my_first_fpga|C:/intelFPGA_lite/my_first_fpga/sillyfunction.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/my_first_fpga
Z7 tCvgOpt 0
vtest_bench_1
R1
!i10b 1
!s100 fn_8M_LhjGmE=eBfj8i7S2
I<4;7S8Zc9;E=N8X`kU>Uf0
R2
R0
w1631888334
8C:/intelFPGA_lite/my_first_fpga/test_bench_1.v
FC:/intelFPGA_lite/my_first_fpga/test_bench_1.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/my_first_fpga/test_bench_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/my_first_fpga|C:/intelFPGA_lite/my_first_fpga/test_bench_1.v|
!i113 1
R5
R6
R7
