// Seed: 2303774257
module module_0;
  logic id_1, id_2, id_3;
  assign id_1 = -1 == id_3;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    $clog2(51);
    ;
    release id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd63,
    parameter id_5 = 32'd4,
    parameter id_6 = 32'd90
) (
    input  tri1  id_0
    , _id_5,
    output uwire id_1,
    input  tri0  _id_2,
    output uwire id_3
);
  logic [id_2 : id_2] _id_6;
  ;
  wire id_7[id_5 : id_6];
  ;
  wire [-1 'd0 ==  1 : -1  *  -1 'b0 -  -1] id_8;
  assign id_5 = id_6;
  module_0 modCall_1 ();
  always @(posedge id_6) release id_5;
endmodule
