C:/questasim64_10.2c/win64/vlib D:/fpga_projects/output_simprims_lib/simprims_ver
C:/questasim64_10.2c/win64/vmap simprims_ver D:/fpga_projects/output_simprims_lib/simprims_ver
C:/questasim64_10.2c/win64/vlog -source +define+XIL_TIMING -work simprims_ver -f D:\fpga_projects\output_simprims_lib/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf
C:/questasim64_10.2c/win64/vlog -source +define+XIL_TIMING -sv -svinputport=relaxed -work simprims_ver -f D:\fpga_projects\output_simprims_lib/simprims_ver/.cxl.systemverilog.simprim.simprims_ver.nt64.cmf
