Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 11:21:30 2019
| Host         : PTO1002 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tragaperras_control_sets_placed.rpt
| Design       : tragaperras
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              50 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           12 |
| Yes          | Yes                   | No                     |              76 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                           |                                                 |                1 |              2 |
|  clk_IBUF_BUFG | modController/E[0]                        | modController/FSM_sequential_estado_reg[0]_0[0] |                2 |              4 |
|  clk_IBUF_BUFG | modController/cuenta_medio_segundo_reg[0] | modController/SR[0]                             |                1 |              4 |
|  clk_IBUF_BUFG | modController/cuenta_display1_reg[0]      | modController/FSM_sequential_estado_reg[0]_0[0] |                1 |              4 |
|  clk_IBUF_BUFG | modDebFin/count[0]_i_1__0_n_0             | rst_IBUF                                        |                6 |             23 |
|  clk_IBUF_BUFG | modDebInicio/count[0]_i_1_n_0             | rst_IBUF                                        |                6 |             23 |
|  clk_IBUF_BUFG |                                           | rst_IBUF                                        |               17 |             58 |
|  clk_IBUF_BUFG | modDataPath/modDivisor/E[0]               | rst_IBUF                                        |               15 |             64 |
+----------------+-------------------------------------------+-------------------------------------------------+------------------+----------------+


