// Seed: 2044662095
`define pp_0 0
module module_0;
  logic id_0;
  assign id_0 = id_0;
  logic id_1, id_2;
  type_9(
      1, id_0
  );
  assign id_0 = id_1;
  assign id_0 = 1 < 1;
  type_10(
      id_0 >= {id_1{1}}, 1, 1'd0 | 1
  );
  initial id_0 = 1;
  assign id_0 = {id_2};
  logic id_3, id_4, id_5, id_6, id_7;
  assign id_4 = id_4;
endmodule
