{
    "code": "```verilog\nmodule counter (\n    input logic clk,\n    input logic reset,\n    output logic [3:0] count\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            count <= 4'b0000; // Synchronous reset\n        end else begin\n            count <= count + 1'b1; // Increment count with wrap-around\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 3
}