@ARTICLE{11014511,
  author={Liu, Jingjing and Wu, Ruihuang and Sun, Haoning and Xiong, Bingjun and Yan, Feng and Sun, Kangkang and Li, Zhipeng and Guan, Jian},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A Sub-0.9-ps Static Phase Offset 500 MHz Delay-Locked Loop With a Large Gain Phase Detector}, 
  year={2025},
  volume={},
  number={},
  pages={1-11},
  keywords={Delays;Clocks;Voltage control;Inverters;Detectors;Logic;Jitter;Power demand;Discharges (electric);Very large scale integration;Delay-locked loop (DLL);fast-locking;low jitter;low power;low static phase offset (SPO);phase detector (PD)},
  doi={10.1109/TVLSI.2025.3566739}}
