
Aula5-Pisca-Led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005520  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00405520  00405520  00015520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000874  20400000  00405528  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e0  20400874  00405d9c  00020874  2**2
                  ALLOC
  4 .stack        00002004  20400954  00405e7c  00020874  2**0
                  ALLOC
  5 .heap         00000200  20402958  00407e80  00020874  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020874  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208a2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000adcd  00000000  00000000  000208fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000194b  00000000  00000000  0002b6c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000067a4  00000000  00000000  0002d013  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b10  00000000  00000000  000337b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ac0  00000000  00000000  000342c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001db4c  00000000  00000000  00034d87  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a334  00000000  00000000  000528d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008a4d8  00000000  00000000  0005cc07  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003bb4  00000000  00000000  000e70e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402958 	.word	0x20402958
  400004:	00401691 	.word	0x00401691
  400008:	00401741 	.word	0x00401741
  40000c:	00401741 	.word	0x00401741
  400010:	00401741 	.word	0x00401741
  400014:	00401741 	.word	0x00401741
  400018:	00401741 	.word	0x00401741
	...
  40002c:	00401741 	.word	0x00401741
  400030:	00401741 	.word	0x00401741
  400034:	00000000 	.word	0x00000000
  400038:	00401741 	.word	0x00401741
  40003c:	00402045 	.word	0x00402045
  400040:	00401741 	.word	0x00401741
  400044:	00401741 	.word	0x00401741
  400048:	00401741 	.word	0x00401741
  40004c:	00401741 	.word	0x00401741
  400050:	00401741 	.word	0x00401741
  400054:	00401741 	.word	0x00401741
  400058:	00401741 	.word	0x00401741
  40005c:	00401741 	.word	0x00401741
  400060:	00401741 	.word	0x00401741
  400064:	00000000 	.word	0x00000000
  400068:	00400e75 	.word	0x00400e75
  40006c:	00400e8d 	.word	0x00400e8d
  400070:	00400ea5 	.word	0x00400ea5
  400074:	00401741 	.word	0x00401741
  400078:	00401741 	.word	0x00401741
  40007c:	00401741 	.word	0x00401741
  400080:	00400ebd 	.word	0x00400ebd
  400084:	00400ed5 	.word	0x00400ed5
  400088:	00401741 	.word	0x00401741
  40008c:	00401741 	.word	0x00401741
  400090:	00401741 	.word	0x00401741
  400094:	00401741 	.word	0x00401741
  400098:	00401741 	.word	0x00401741
  40009c:	00401741 	.word	0x00401741
  4000a0:	00401741 	.word	0x00401741
  4000a4:	00401741 	.word	0x00401741
  4000a8:	00401741 	.word	0x00401741
  4000ac:	00401741 	.word	0x00401741
  4000b0:	00401741 	.word	0x00401741
  4000b4:	00401741 	.word	0x00401741
  4000b8:	00401741 	.word	0x00401741
  4000bc:	00401741 	.word	0x00401741
  4000c0:	00401741 	.word	0x00401741
  4000c4:	00401741 	.word	0x00401741
  4000c8:	00401741 	.word	0x00401741
  4000cc:	00401741 	.word	0x00401741
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401741 	.word	0x00401741
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401741 	.word	0x00401741
  4000e0:	00401741 	.word	0x00401741
  4000e4:	00401741 	.word	0x00401741
  4000e8:	00401741 	.word	0x00401741
  4000ec:	00401741 	.word	0x00401741
  4000f0:	00401741 	.word	0x00401741
  4000f4:	00401741 	.word	0x00401741
  4000f8:	00401741 	.word	0x00401741
  4000fc:	00401741 	.word	0x00401741
  400100:	00401741 	.word	0x00401741
  400104:	00401741 	.word	0x00401741
  400108:	00401741 	.word	0x00401741
  40010c:	00401741 	.word	0x00401741
  400110:	00401741 	.word	0x00401741
	...
  400120:	00401741 	.word	0x00401741
  400124:	00401741 	.word	0x00401741
  400128:	00401741 	.word	0x00401741
  40012c:	00401741 	.word	0x00401741
  400130:	00401741 	.word	0x00401741
  400134:	00000000 	.word	0x00000000
  400138:	00401741 	.word	0x00401741
  40013c:	00401741 	.word	0x00401741

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400874 	.word	0x20400874
  40015c:	00000000 	.word	0x00000000
  400160:	00405528 	.word	0x00405528

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400878 	.word	0x20400878
  400190:	00405528 	.word	0x00405528
  400194:	00405528 	.word	0x00405528
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00401071 	.word	0x00401071
  40021c:	004010dd 	.word	0x004010dd
  400220:	0040114d 	.word	0x0040114d

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	004010a9 	.word	0x004010a9
  400290:	004011c5 	.word	0x004011c5

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	004011e1 	.word	0x004011e1
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	004011fd 	.word	0x004011fd
  400408:	00401219 	.word	0x00401219

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	004018b5 	.word	0x004018b5
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00400f71 	.word	0x00400f71
  40050c:	00400fed 	.word	0x00400fed
  400510:	00401749 	.word	0x00401749
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	20400944 	.word	0x20400944
  400568:	2040094c 	.word	0x2040094c

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	20400948 	.word	0x20400948
  4005d4:	2040094c 	.word	0x2040094c

004005d8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4005d8:	b480      	push	{r7}
  4005da:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005dc:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005e0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005e4:	4b09      	ldr	r3, [pc, #36]	; (40060c <SCB_EnableICache+0x34>)
  4005e6:	2200      	movs	r2, #0
  4005e8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005ec:	4a07      	ldr	r2, [pc, #28]	; (40060c <SCB_EnableICache+0x34>)
  4005ee:	4b07      	ldr	r3, [pc, #28]	; (40060c <SCB_EnableICache+0x34>)
  4005f0:	695b      	ldr	r3, [r3, #20]
  4005f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4005f6:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005f8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005fc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400600:	bf00      	nop
  400602:	46bd      	mov	sp, r7
  400604:	f85d 7b04 	ldr.w	r7, [sp], #4
  400608:	4770      	bx	lr
  40060a:	bf00      	nop
  40060c:	e000ed00 	.word	0xe000ed00

00400610 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400610:	b480      	push	{r7}
  400612:	b08b      	sub	sp, #44	; 0x2c
  400614:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400616:	4b26      	ldr	r3, [pc, #152]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400618:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40061c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40061e:	69fb      	ldr	r3, [r7, #28]
  400620:	0b5b      	lsrs	r3, r3, #13
  400622:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400626:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400628:	69fb      	ldr	r3, [r7, #28]
  40062a:	f003 0307 	and.w	r3, r3, #7
  40062e:	3304      	adds	r3, #4
  400630:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400632:	69fb      	ldr	r3, [r7, #28]
  400634:	08db      	lsrs	r3, r3, #3
  400636:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40063a:	617b      	str	r3, [r7, #20]
  40063c:	697b      	ldr	r3, [r7, #20]
  40063e:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	fab3 f383 	clz	r3, r3
  400646:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40064c:	f003 031f 	and.w	r3, r3, #31
  400650:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400652:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400656:	697b      	ldr	r3, [r7, #20]
  400658:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40065a:	6a3a      	ldr	r2, [r7, #32]
  40065c:	693b      	ldr	r3, [r7, #16]
  40065e:	fa02 f303 	lsl.w	r3, r2, r3
  400662:	4619      	mov	r1, r3
  400664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400666:	69bb      	ldr	r3, [r7, #24]
  400668:	fa02 f303 	lsl.w	r3, r2, r3
  40066c:	430b      	orrs	r3, r1
  40066e:	60bb      	str	r3, [r7, #8]
              SCB->DCISW = sw;
  400670:	4a0f      	ldr	r2, [pc, #60]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400672:	68bb      	ldr	r3, [r7, #8]
  400674:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400678:	6a3b      	ldr	r3, [r7, #32]
  40067a:	1e5a      	subs	r2, r3, #1
  40067c:	623a      	str	r2, [r7, #32]
  40067e:	2b00      	cmp	r3, #0
  400680:	d1eb      	bne.n	40065a <SCB_EnableDCache+0x4a>
        } while(sets--);
  400682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400684:	1e5a      	subs	r2, r3, #1
  400686:	627a      	str	r2, [r7, #36]	; 0x24
  400688:	2b00      	cmp	r3, #0
  40068a:	d1e4      	bne.n	400656 <SCB_EnableDCache+0x46>
  40068c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400690:	4a07      	ldr	r2, [pc, #28]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400692:	4b07      	ldr	r3, [pc, #28]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400694:	695b      	ldr	r3, [r3, #20]
  400696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40069a:	6153      	str	r3, [r2, #20]
  40069c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4006a0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4006a4:	bf00      	nop
  4006a6:	372c      	adds	r7, #44	; 0x2c
  4006a8:	46bd      	mov	sp, r7
  4006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ae:	4770      	bx	lr
  4006b0:	e000ed00 	.word	0xe000ed00

004006b4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006b4:	b580      	push	{r7, lr}
  4006b6:	b082      	sub	sp, #8
  4006b8:	af00      	add	r7, sp, #0
  4006ba:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006bc:	6878      	ldr	r0, [r7, #4]
  4006be:	4b03      	ldr	r3, [pc, #12]	; (4006cc <sysclk_enable_peripheral_clock+0x18>)
  4006c0:	4798      	blx	r3
}
  4006c2:	bf00      	nop
  4006c4:	3708      	adds	r7, #8
  4006c6:	46bd      	mov	sp, r7
  4006c8:	bd80      	pop	{r7, pc}
  4006ca:	bf00      	nop
  4006cc:	00401235 	.word	0x00401235

004006d0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006d0:	b580      	push	{r7, lr}
  4006d2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006d4:	200a      	movs	r0, #10
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <ioport_init+0x28>)
  4006d8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006da:	200b      	movs	r0, #11
  4006dc:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <ioport_init+0x28>)
  4006de:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006e0:	200c      	movs	r0, #12
  4006e2:	4b05      	ldr	r3, [pc, #20]	; (4006f8 <ioport_init+0x28>)
  4006e4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4006e6:	2010      	movs	r0, #16
  4006e8:	4b03      	ldr	r3, [pc, #12]	; (4006f8 <ioport_init+0x28>)
  4006ea:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4006ec:	2011      	movs	r0, #17
  4006ee:	4b02      	ldr	r3, [pc, #8]	; (4006f8 <ioport_init+0x28>)
  4006f0:	4798      	blx	r3
	arch_ioport_init();
}
  4006f2:	bf00      	nop
  4006f4:	bd80      	pop	{r7, pc}
  4006f6:	bf00      	nop
  4006f8:	004006b5 	.word	0x004006b5

004006fc <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  4006fc:	b480      	push	{r7}
  4006fe:	b089      	sub	sp, #36	; 0x24
  400700:	af00      	add	r7, sp, #0
  400702:	6078      	str	r0, [r7, #4]
  400704:	687b      	ldr	r3, [r7, #4]
  400706:	61fb      	str	r3, [r7, #28]
  400708:	69fb      	ldr	r3, [r7, #28]
  40070a:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40070c:	69bb      	ldr	r3, [r7, #24]
  40070e:	095a      	lsrs	r2, r3, #5
  400710:	69fb      	ldr	r3, [r7, #28]
  400712:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	f003 031f 	and.w	r3, r3, #31
  40071a:	2101      	movs	r1, #1
  40071c:	fa01 f303 	lsl.w	r3, r1, r3
  400720:	613a      	str	r2, [r7, #16]
  400722:	60fb      	str	r3, [r7, #12]
  400724:	693b      	ldr	r3, [r7, #16]
  400726:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400728:	68ba      	ldr	r2, [r7, #8]
  40072a:	4b06      	ldr	r3, [pc, #24]	; (400744 <ioport_disable_pin+0x48>)
  40072c:	4413      	add	r3, r2
  40072e:	025b      	lsls	r3, r3, #9
  400730:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400736:	bf00      	nop
  400738:	3724      	adds	r7, #36	; 0x24
  40073a:	46bd      	mov	sp, r7
  40073c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400740:	4770      	bx	lr
  400742:	bf00      	nop
  400744:	00200707 	.word	0x00200707

00400748 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400748:	b480      	push	{r7}
  40074a:	b08d      	sub	sp, #52	; 0x34
  40074c:	af00      	add	r7, sp, #0
  40074e:	6078      	str	r0, [r7, #4]
  400750:	6039      	str	r1, [r7, #0]
  400752:	687b      	ldr	r3, [r7, #4]
  400754:	62fb      	str	r3, [r7, #44]	; 0x2c
  400756:	683b      	ldr	r3, [r7, #0]
  400758:	62bb      	str	r3, [r7, #40]	; 0x28
  40075a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40075c:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40075e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400760:	095a      	lsrs	r2, r3, #5
  400762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400764:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400766:	6a3b      	ldr	r3, [r7, #32]
  400768:	f003 031f 	and.w	r3, r3, #31
  40076c:	2101      	movs	r1, #1
  40076e:	fa01 f303 	lsl.w	r3, r1, r3
  400772:	61fa      	str	r2, [r7, #28]
  400774:	61bb      	str	r3, [r7, #24]
  400776:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400778:	617b      	str	r3, [r7, #20]
  40077a:	69fb      	ldr	r3, [r7, #28]
  40077c:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40077e:	693a      	ldr	r2, [r7, #16]
  400780:	4b37      	ldr	r3, [pc, #220]	; (400860 <ioport_set_pin_mode+0x118>)
  400782:	4413      	add	r3, r2
  400784:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400786:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400788:	697b      	ldr	r3, [r7, #20]
  40078a:	f003 0308 	and.w	r3, r3, #8
  40078e:	2b00      	cmp	r3, #0
  400790:	d003      	beq.n	40079a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	69ba      	ldr	r2, [r7, #24]
  400796:	665a      	str	r2, [r3, #100]	; 0x64
  400798:	e002      	b.n	4007a0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  40079a:	68fb      	ldr	r3, [r7, #12]
  40079c:	69ba      	ldr	r2, [r7, #24]
  40079e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007a0:	697b      	ldr	r3, [r7, #20]
  4007a2:	f003 0310 	and.w	r3, r3, #16
  4007a6:	2b00      	cmp	r3, #0
  4007a8:	d004      	beq.n	4007b4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	69ba      	ldr	r2, [r7, #24]
  4007ae:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007b2:	e003      	b.n	4007bc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	69ba      	ldr	r2, [r7, #24]
  4007b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4007bc:	697b      	ldr	r3, [r7, #20]
  4007be:	f003 0320 	and.w	r3, r3, #32
  4007c2:	2b00      	cmp	r3, #0
  4007c4:	d003      	beq.n	4007ce <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4007c6:	68fb      	ldr	r3, [r7, #12]
  4007c8:	69ba      	ldr	r2, [r7, #24]
  4007ca:	651a      	str	r2, [r3, #80]	; 0x50
  4007cc:	e002      	b.n	4007d4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4007ce:	68fb      	ldr	r3, [r7, #12]
  4007d0:	69ba      	ldr	r2, [r7, #24]
  4007d2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4007d4:	697b      	ldr	r3, [r7, #20]
  4007d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4007da:	2b00      	cmp	r3, #0
  4007dc:	d003      	beq.n	4007e6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	69ba      	ldr	r2, [r7, #24]
  4007e2:	621a      	str	r2, [r3, #32]
  4007e4:	e002      	b.n	4007ec <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	69ba      	ldr	r2, [r7, #24]
  4007ea:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4007ec:	697b      	ldr	r3, [r7, #20]
  4007ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4007f2:	2b00      	cmp	r3, #0
  4007f4:	d004      	beq.n	400800 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	69ba      	ldr	r2, [r7, #24]
  4007fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4007fe:	e003      	b.n	400808 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	69ba      	ldr	r2, [r7, #24]
  400804:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400808:	697b      	ldr	r3, [r7, #20]
  40080a:	f003 0301 	and.w	r3, r3, #1
  40080e:	2b00      	cmp	r3, #0
  400810:	d006      	beq.n	400820 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400812:	68fb      	ldr	r3, [r7, #12]
  400814:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400816:	69bb      	ldr	r3, [r7, #24]
  400818:	431a      	orrs	r2, r3
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	671a      	str	r2, [r3, #112]	; 0x70
  40081e:	e006      	b.n	40082e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400820:	68fb      	ldr	r3, [r7, #12]
  400822:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400824:	69bb      	ldr	r3, [r7, #24]
  400826:	43db      	mvns	r3, r3
  400828:	401a      	ands	r2, r3
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40082e:	697b      	ldr	r3, [r7, #20]
  400830:	f003 0302 	and.w	r3, r3, #2
  400834:	2b00      	cmp	r3, #0
  400836:	d006      	beq.n	400846 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400838:	68fb      	ldr	r3, [r7, #12]
  40083a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40083c:	69bb      	ldr	r3, [r7, #24]
  40083e:	431a      	orrs	r2, r3
  400840:	68fb      	ldr	r3, [r7, #12]
  400842:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400844:	e006      	b.n	400854 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400846:	68fb      	ldr	r3, [r7, #12]
  400848:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40084a:	69bb      	ldr	r3, [r7, #24]
  40084c:	43db      	mvns	r3, r3
  40084e:	401a      	ands	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
  400854:	bf00      	nop
  400856:	3734      	adds	r7, #52	; 0x34
  400858:	46bd      	mov	sp, r7
  40085a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085e:	4770      	bx	lr
  400860:	00200707 	.word	0x00200707

00400864 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400864:	b480      	push	{r7}
  400866:	b08d      	sub	sp, #52	; 0x34
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	460b      	mov	r3, r1
  40086e:	70fb      	strb	r3, [r7, #3]
  400870:	687b      	ldr	r3, [r7, #4]
  400872:	62fb      	str	r3, [r7, #44]	; 0x2c
  400874:	78fb      	ldrb	r3, [r7, #3]
  400876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40087a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40087c:	627b      	str	r3, [r7, #36]	; 0x24
  40087e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400880:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400882:	6a3b      	ldr	r3, [r7, #32]
  400884:	095b      	lsrs	r3, r3, #5
  400886:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400888:	69fa      	ldr	r2, [r7, #28]
  40088a:	4b17      	ldr	r3, [pc, #92]	; (4008e8 <ioport_set_pin_dir+0x84>)
  40088c:	4413      	add	r3, r2
  40088e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400890:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400892:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400896:	2b01      	cmp	r3, #1
  400898:	d109      	bne.n	4008ae <ioport_set_pin_dir+0x4a>
  40089a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40089c:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40089e:	697b      	ldr	r3, [r7, #20]
  4008a0:	f003 031f 	and.w	r3, r3, #31
  4008a4:	2201      	movs	r2, #1
  4008a6:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008a8:	69bb      	ldr	r3, [r7, #24]
  4008aa:	611a      	str	r2, [r3, #16]
  4008ac:	e00c      	b.n	4008c8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008b2:	2b00      	cmp	r3, #0
  4008b4:	d108      	bne.n	4008c8 <ioport_set_pin_dir+0x64>
  4008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008b8:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008ba:	693b      	ldr	r3, [r7, #16]
  4008bc:	f003 031f 	and.w	r3, r3, #31
  4008c0:	2201      	movs	r2, #1
  4008c2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008c4:	69bb      	ldr	r3, [r7, #24]
  4008c6:	615a      	str	r2, [r3, #20]
  4008c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008ca:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008cc:	68fb      	ldr	r3, [r7, #12]
  4008ce:	f003 031f 	and.w	r3, r3, #31
  4008d2:	2201      	movs	r2, #1
  4008d4:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008d6:	69bb      	ldr	r3, [r7, #24]
  4008d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4008dc:	bf00      	nop
  4008de:	3734      	adds	r7, #52	; 0x34
  4008e0:	46bd      	mov	sp, r7
  4008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008e6:	4770      	bx	lr
  4008e8:	00200707 	.word	0x00200707

004008ec <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4008ec:	b480      	push	{r7}
  4008ee:	b08b      	sub	sp, #44	; 0x2c
  4008f0:	af00      	add	r7, sp, #0
  4008f2:	6078      	str	r0, [r7, #4]
  4008f4:	460b      	mov	r3, r1
  4008f6:	70fb      	strb	r3, [r7, #3]
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	627b      	str	r3, [r7, #36]	; 0x24
  4008fc:	78fb      	ldrb	r3, [r7, #3]
  4008fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400904:	61fb      	str	r3, [r7, #28]
  400906:	69fb      	ldr	r3, [r7, #28]
  400908:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40090a:	69bb      	ldr	r3, [r7, #24]
  40090c:	095b      	lsrs	r3, r3, #5
  40090e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400910:	697a      	ldr	r2, [r7, #20]
  400912:	4b10      	ldr	r3, [pc, #64]	; (400954 <ioport_set_pin_level+0x68>)
  400914:	4413      	add	r3, r2
  400916:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400918:	613b      	str	r3, [r7, #16]

	if (level) {
  40091a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40091e:	2b00      	cmp	r3, #0
  400920:	d009      	beq.n	400936 <ioport_set_pin_level+0x4a>
  400922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400924:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400926:	68fb      	ldr	r3, [r7, #12]
  400928:	f003 031f 	and.w	r3, r3, #31
  40092c:	2201      	movs	r2, #1
  40092e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400930:	693b      	ldr	r3, [r7, #16]
  400932:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400934:	e008      	b.n	400948 <ioport_set_pin_level+0x5c>
  400936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400938:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40093a:	68bb      	ldr	r3, [r7, #8]
  40093c:	f003 031f 	and.w	r3, r3, #31
  400940:	2201      	movs	r2, #1
  400942:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400944:	693b      	ldr	r3, [r7, #16]
  400946:	635a      	str	r2, [r3, #52]	; 0x34
  400948:	bf00      	nop
  40094a:	372c      	adds	r7, #44	; 0x2c
  40094c:	46bd      	mov	sp, r7
  40094e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400952:	4770      	bx	lr
  400954:	00200707 	.word	0x00200707

00400958 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400958:	b480      	push	{r7}
  40095a:	b08d      	sub	sp, #52	; 0x34
  40095c:	af00      	add	r7, sp, #0
  40095e:	6078      	str	r0, [r7, #4]
  400960:	460b      	mov	r3, r1
  400962:	70fb      	strb	r3, [r7, #3]
  400964:	687b      	ldr	r3, [r7, #4]
  400966:	62fb      	str	r3, [r7, #44]	; 0x2c
  400968:	78fb      	ldrb	r3, [r7, #3]
  40096a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40096e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400970:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400974:	095a      	lsrs	r2, r3, #5
  400976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400978:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40097a:	6a3b      	ldr	r3, [r7, #32]
  40097c:	f003 031f 	and.w	r3, r3, #31
  400980:	2101      	movs	r1, #1
  400982:	fa01 f303 	lsl.w	r3, r1, r3
  400986:	61fa      	str	r2, [r7, #28]
  400988:	61bb      	str	r3, [r7, #24]
  40098a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40098e:	75fb      	strb	r3, [r7, #23]
  400990:	69fb      	ldr	r3, [r7, #28]
  400992:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400994:	693a      	ldr	r2, [r7, #16]
  400996:	4b23      	ldr	r3, [pc, #140]	; (400a24 <ioport_set_pin_sense_mode+0xcc>)
  400998:	4413      	add	r3, r2
  40099a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  40099c:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  40099e:	7dfb      	ldrb	r3, [r7, #23]
  4009a0:	3b01      	subs	r3, #1
  4009a2:	2b03      	cmp	r3, #3
  4009a4:	d82e      	bhi.n	400a04 <ioport_set_pin_sense_mode+0xac>
  4009a6:	a201      	add	r2, pc, #4	; (adr r2, 4009ac <ioport_set_pin_sense_mode+0x54>)
  4009a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009ac:	004009e1 	.word	0x004009e1
  4009b0:	004009f3 	.word	0x004009f3
  4009b4:	004009bd 	.word	0x004009bd
  4009b8:	004009cf 	.word	0x004009cf
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4009bc:	68fb      	ldr	r3, [r7, #12]
  4009be:	69ba      	ldr	r2, [r7, #24]
  4009c0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4009c4:	68fb      	ldr	r3, [r7, #12]
  4009c6:	69ba      	ldr	r2, [r7, #24]
  4009c8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009cc:	e01f      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4009ce:	68fb      	ldr	r3, [r7, #12]
  4009d0:	69ba      	ldr	r2, [r7, #24]
  4009d2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4009d6:	68fb      	ldr	r3, [r7, #12]
  4009d8:	69ba      	ldr	r2, [r7, #24]
  4009da:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4009de:	e016      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	69ba      	ldr	r2, [r7, #24]
  4009e4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4009e8:	68fb      	ldr	r3, [r7, #12]
  4009ea:	69ba      	ldr	r2, [r7, #24]
  4009ec:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009f0:	e00d      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009f2:	68fb      	ldr	r3, [r7, #12]
  4009f4:	69ba      	ldr	r2, [r7, #24]
  4009f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009fa:	68fb      	ldr	r3, [r7, #12]
  4009fc:	69ba      	ldr	r2, [r7, #24]
  4009fe:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a02:	e004      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	69ba      	ldr	r2, [r7, #24]
  400a08:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a0c:	e003      	b.n	400a16 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a0e:	68fb      	ldr	r3, [r7, #12]
  400a10:	69ba      	ldr	r2, [r7, #24]
  400a12:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a16:	bf00      	nop
  400a18:	3734      	adds	r7, #52	; 0x34
  400a1a:	46bd      	mov	sp, r7
  400a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a20:	4770      	bx	lr
  400a22:	bf00      	nop
  400a24:	00200707 	.word	0x00200707

00400a28 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400a28:	b480      	push	{r7}
  400a2a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a2c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a30:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a34:	4a0c      	ldr	r2, [pc, #48]	; (400a68 <tcm_disable+0x40>)
  400a36:	4b0c      	ldr	r3, [pc, #48]	; (400a68 <tcm_disable+0x40>)
  400a38:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400a3c:	f023 0301 	bic.w	r3, r3, #1
  400a40:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a44:	4a08      	ldr	r2, [pc, #32]	; (400a68 <tcm_disable+0x40>)
  400a46:	4b08      	ldr	r3, [pc, #32]	; (400a68 <tcm_disable+0x40>)
  400a48:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400a4c:	f023 0301 	bic.w	r3, r3, #1
  400a50:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a54:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a58:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400a5c:	bf00      	nop
  400a5e:	46bd      	mov	sp, r7
  400a60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a64:	4770      	bx	lr
  400a66:	bf00      	nop
  400a68:	e000ed00 	.word	0xe000ed00

00400a6c <board_init>:
#endif

void board_init(void)
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a70:	4b1e      	ldr	r3, [pc, #120]	; (400aec <board_init+0x80>)
  400a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a76:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  400a78:	4b1d      	ldr	r3, [pc, #116]	; (400af0 <board_init+0x84>)
  400a7a:	4798      	blx	r3
	SCB_EnableDCache();
  400a7c:	4b1d      	ldr	r3, [pc, #116]	; (400af4 <board_init+0x88>)
  400a7e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a80:	4b1d      	ldr	r3, [pc, #116]	; (400af8 <board_init+0x8c>)
  400a82:	4a1e      	ldr	r2, [pc, #120]	; (400afc <board_init+0x90>)
  400a84:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a86:	4b1c      	ldr	r3, [pc, #112]	; (400af8 <board_init+0x8c>)
  400a88:	4a1d      	ldr	r2, [pc, #116]	; (400b00 <board_init+0x94>)
  400a8a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a8c:	4b1d      	ldr	r3, [pc, #116]	; (400b04 <board_init+0x98>)
  400a8e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a90:	4b1d      	ldr	r3, [pc, #116]	; (400b08 <board_init+0x9c>)
  400a92:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a94:	2101      	movs	r1, #1
  400a96:	2048      	movs	r0, #72	; 0x48
  400a98:	4b1c      	ldr	r3, [pc, #112]	; (400b0c <board_init+0xa0>)
  400a9a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a9c:	2101      	movs	r1, #1
  400a9e:	2048      	movs	r0, #72	; 0x48
  400aa0:	4b1b      	ldr	r3, [pc, #108]	; (400b10 <board_init+0xa4>)
  400aa2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400aa4:	2100      	movs	r1, #0
  400aa6:	200b      	movs	r0, #11
  400aa8:	4b18      	ldr	r3, [pc, #96]	; (400b0c <board_init+0xa0>)
  400aaa:	4798      	blx	r3
  400aac:	2188      	movs	r1, #136	; 0x88
  400aae:	200b      	movs	r0, #11
  400ab0:	4b18      	ldr	r3, [pc, #96]	; (400b14 <board_init+0xa8>)
  400ab2:	4798      	blx	r3
  400ab4:	2102      	movs	r1, #2
  400ab6:	200b      	movs	r0, #11
  400ab8:	4b17      	ldr	r3, [pc, #92]	; (400b18 <board_init+0xac>)
  400aba:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400abc:	2100      	movs	r1, #0
  400abe:	2015      	movs	r0, #21
  400ac0:	4b14      	ldr	r3, [pc, #80]	; (400b14 <board_init+0xa8>)
  400ac2:	4798      	blx	r3
  400ac4:	2015      	movs	r0, #21
  400ac6:	4b15      	ldr	r3, [pc, #84]	; (400b1c <board_init+0xb0>)
  400ac8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400aca:	4a15      	ldr	r2, [pc, #84]	; (400b20 <board_init+0xb4>)
  400acc:	4b14      	ldr	r3, [pc, #80]	; (400b20 <board_init+0xb4>)
  400ace:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400ad2:	f043 0310 	orr.w	r3, r3, #16
  400ad6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400ada:	2103      	movs	r1, #3
  400adc:	2024      	movs	r0, #36	; 0x24
  400ade:	4b0d      	ldr	r3, [pc, #52]	; (400b14 <board_init+0xa8>)
  400ae0:	4798      	blx	r3
  400ae2:	2024      	movs	r0, #36	; 0x24
  400ae4:	4b0d      	ldr	r3, [pc, #52]	; (400b1c <board_init+0xb0>)
  400ae6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400ae8:	bf00      	nop
  400aea:	bd80      	pop	{r7, pc}
  400aec:	400e1850 	.word	0x400e1850
  400af0:	004005d9 	.word	0x004005d9
  400af4:	00400611 	.word	0x00400611
  400af8:	400e0c00 	.word	0x400e0c00
  400afc:	5a00080c 	.word	0x5a00080c
  400b00:	5a00070c 	.word	0x5a00070c
  400b04:	00400a29 	.word	0x00400a29
  400b08:	004006d1 	.word	0x004006d1
  400b0c:	00400865 	.word	0x00400865
  400b10:	004008ed 	.word	0x004008ed
  400b14:	00400749 	.word	0x00400749
  400b18:	00400959 	.word	0x00400959
  400b1c:	004006fd 	.word	0x004006fd
  400b20:	40088000 	.word	0x40088000

00400b24 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  400b24:	b480      	push	{r7}
  400b26:	b085      	sub	sp, #20
  400b28:	af00      	add	r7, sp, #0
  400b2a:	60f8      	str	r0, [r7, #12]
  400b2c:	60b9      	str	r1, [r7, #8]
  400b2e:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b30:	68fb      	ldr	r3, [r7, #12]
  400b32:	68ba      	ldr	r2, [r7, #8]
  400b34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b38:	687b      	ldr	r3, [r7, #4]
  400b3a:	005b      	lsls	r3, r3, #1
  400b3c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b40:	fbb2 f3f3 	udiv	r3, r2, r3
  400b44:	3b01      	subs	r3, #1
  400b46:	f3c3 020d 	ubfx	r2, r3, #0, #14
  400b4a:	68fb      	ldr	r3, [r7, #12]
  400b4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  400b50:	bf00      	nop
  400b52:	3714      	adds	r7, #20
  400b54:	46bd      	mov	sp, r7
  400b56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b5a:	4770      	bx	lr

00400b5c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400b5c:	b480      	push	{r7}
  400b5e:	b085      	sub	sp, #20
  400b60:	af00      	add	r7, sp, #0
  400b62:	60f8      	str	r0, [r7, #12]
  400b64:	60b9      	str	r1, [r7, #8]
  400b66:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400b68:	687b      	ldr	r3, [r7, #4]
  400b6a:	f003 0310 	and.w	r3, r3, #16
  400b6e:	2b00      	cmp	r3, #0
  400b70:	d020      	beq.n	400bb4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400b72:	68fb      	ldr	r3, [r7, #12]
  400b74:	68ba      	ldr	r2, [r7, #8]
  400b76:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400b7a:	687b      	ldr	r3, [r7, #4]
  400b7c:	f003 0320 	and.w	r3, r3, #32
  400b80:	2b00      	cmp	r3, #0
  400b82:	d004      	beq.n	400b8e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400b84:	68fb      	ldr	r3, [r7, #12]
  400b86:	68ba      	ldr	r2, [r7, #8]
  400b88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400b8c:	e003      	b.n	400b96 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400b8e:	68fb      	ldr	r3, [r7, #12]
  400b90:	68ba      	ldr	r2, [r7, #8]
  400b92:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400b96:	687b      	ldr	r3, [r7, #4]
  400b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400b9c:	2b00      	cmp	r3, #0
  400b9e:	d004      	beq.n	400baa <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400ba0:	68fb      	ldr	r3, [r7, #12]
  400ba2:	68ba      	ldr	r2, [r7, #8]
  400ba4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400ba8:	e008      	b.n	400bbc <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400baa:	68fb      	ldr	r3, [r7, #12]
  400bac:	68ba      	ldr	r2, [r7, #8]
  400bae:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400bb2:	e003      	b.n	400bbc <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400bb4:	68fb      	ldr	r3, [r7, #12]
  400bb6:	68ba      	ldr	r2, [r7, #8]
  400bb8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  400bbc:	bf00      	nop
  400bbe:	3714      	adds	r7, #20
  400bc0:	46bd      	mov	sp, r7
  400bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bc6:	4770      	bx	lr

00400bc8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400bc8:	b480      	push	{r7}
  400bca:	b083      	sub	sp, #12
  400bcc:	af00      	add	r7, sp, #0
  400bce:	6078      	str	r0, [r7, #4]
  400bd0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400bd2:	687b      	ldr	r3, [r7, #4]
  400bd4:	683a      	ldr	r2, [r7, #0]
  400bd6:	641a      	str	r2, [r3, #64]	; 0x40
}
  400bd8:	bf00      	nop
  400bda:	370c      	adds	r7, #12
  400bdc:	46bd      	mov	sp, r7
  400bde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be2:	4770      	bx	lr

00400be4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400be4:	b480      	push	{r7}
  400be6:	b083      	sub	sp, #12
  400be8:	af00      	add	r7, sp, #0
  400bea:	6078      	str	r0, [r7, #4]
  400bec:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400bee:	687b      	ldr	r3, [r7, #4]
  400bf0:	683a      	ldr	r2, [r7, #0]
  400bf2:	645a      	str	r2, [r3, #68]	; 0x44
}
  400bf4:	bf00      	nop
  400bf6:	370c      	adds	r7, #12
  400bf8:	46bd      	mov	sp, r7
  400bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bfe:	4770      	bx	lr

00400c00 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400c00:	b480      	push	{r7}
  400c02:	b083      	sub	sp, #12
  400c04:	af00      	add	r7, sp, #0
  400c06:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400c08:	687b      	ldr	r3, [r7, #4]
  400c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400c0c:	4618      	mov	r0, r3
  400c0e:	370c      	adds	r7, #12
  400c10:	46bd      	mov	sp, r7
  400c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c16:	4770      	bx	lr

00400c18 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400c18:	b480      	push	{r7}
  400c1a:	b083      	sub	sp, #12
  400c1c:	af00      	add	r7, sp, #0
  400c1e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400c20:	687b      	ldr	r3, [r7, #4]
  400c22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400c24:	4618      	mov	r0, r3
  400c26:	370c      	adds	r7, #12
  400c28:	46bd      	mov	sp, r7
  400c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c2e:	4770      	bx	lr

00400c30 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400c30:	b480      	push	{r7}
  400c32:	b083      	sub	sp, #12
  400c34:	af00      	add	r7, sp, #0
  400c36:	4603      	mov	r3, r0
  400c38:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c3a:	4909      	ldr	r1, [pc, #36]	; (400c60 <NVIC_EnableIRQ+0x30>)
  400c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c40:	095b      	lsrs	r3, r3, #5
  400c42:	79fa      	ldrb	r2, [r7, #7]
  400c44:	f002 021f 	and.w	r2, r2, #31
  400c48:	2001      	movs	r0, #1
  400c4a:	fa00 f202 	lsl.w	r2, r0, r2
  400c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400c52:	bf00      	nop
  400c54:	370c      	adds	r7, #12
  400c56:	46bd      	mov	sp, r7
  400c58:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c5c:	4770      	bx	lr
  400c5e:	bf00      	nop
  400c60:	e000e100 	.word	0xe000e100

00400c64 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  400c64:	b480      	push	{r7}
  400c66:	b083      	sub	sp, #12
  400c68:	af00      	add	r7, sp, #0
  400c6a:	4603      	mov	r3, r0
  400c6c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400c6e:	4909      	ldr	r1, [pc, #36]	; (400c94 <NVIC_DisableIRQ+0x30>)
  400c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400c74:	095b      	lsrs	r3, r3, #5
  400c76:	79fa      	ldrb	r2, [r7, #7]
  400c78:	f002 021f 	and.w	r2, r2, #31
  400c7c:	2001      	movs	r0, #1
  400c7e:	fa00 f202 	lsl.w	r2, r0, r2
  400c82:	3320      	adds	r3, #32
  400c84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400c88:	bf00      	nop
  400c8a:	370c      	adds	r7, #12
  400c8c:	46bd      	mov	sp, r7
  400c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c92:	4770      	bx	lr
  400c94:	e000e100 	.word	0xe000e100

00400c98 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400c98:	b480      	push	{r7}
  400c9a:	b083      	sub	sp, #12
  400c9c:	af00      	add	r7, sp, #0
  400c9e:	4603      	mov	r3, r0
  400ca0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400ca2:	4909      	ldr	r1, [pc, #36]	; (400cc8 <NVIC_ClearPendingIRQ+0x30>)
  400ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ca8:	095b      	lsrs	r3, r3, #5
  400caa:	79fa      	ldrb	r2, [r7, #7]
  400cac:	f002 021f 	and.w	r2, r2, #31
  400cb0:	2001      	movs	r0, #1
  400cb2:	fa00 f202 	lsl.w	r2, r0, r2
  400cb6:	3360      	adds	r3, #96	; 0x60
  400cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  400cbc:	bf00      	nop
  400cbe:	370c      	adds	r7, #12
  400cc0:	46bd      	mov	sp, r7
  400cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc6:	4770      	bx	lr
  400cc8:	e000e100 	.word	0xe000e100

00400ccc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400ccc:	b480      	push	{r7}
  400cce:	b083      	sub	sp, #12
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	4603      	mov	r3, r0
  400cd4:	6039      	str	r1, [r7, #0]
  400cd6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400cdc:	2b00      	cmp	r3, #0
  400cde:	da0b      	bge.n	400cf8 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400ce0:	490d      	ldr	r1, [pc, #52]	; (400d18 <NVIC_SetPriority+0x4c>)
  400ce2:	79fb      	ldrb	r3, [r7, #7]
  400ce4:	f003 030f 	and.w	r3, r3, #15
  400ce8:	3b04      	subs	r3, #4
  400cea:	683a      	ldr	r2, [r7, #0]
  400cec:	b2d2      	uxtb	r2, r2
  400cee:	0152      	lsls	r2, r2, #5
  400cf0:	b2d2      	uxtb	r2, r2
  400cf2:	440b      	add	r3, r1
  400cf4:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  400cf6:	e009      	b.n	400d0c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400cf8:	4908      	ldr	r1, [pc, #32]	; (400d1c <NVIC_SetPriority+0x50>)
  400cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400cfe:	683a      	ldr	r2, [r7, #0]
  400d00:	b2d2      	uxtb	r2, r2
  400d02:	0152      	lsls	r2, r2, #5
  400d04:	b2d2      	uxtb	r2, r2
  400d06:	440b      	add	r3, r1
  400d08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400d0c:	bf00      	nop
  400d0e:	370c      	adds	r7, #12
  400d10:	46bd      	mov	sp, r7
  400d12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d16:	4770      	bx	lr
  400d18:	e000ed00 	.word	0xe000ed00
  400d1c:	e000e100 	.word	0xe000e100

00400d20 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d20:	b580      	push	{r7, lr}
  400d22:	b084      	sub	sp, #16
  400d24:	af00      	add	r7, sp, #0
  400d26:	6078      	str	r0, [r7, #4]
  400d28:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d2a:	6878      	ldr	r0, [r7, #4]
  400d2c:	4b26      	ldr	r3, [pc, #152]	; (400dc8 <pio_handler_process+0xa8>)
  400d2e:	4798      	blx	r3
  400d30:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400d32:	6878      	ldr	r0, [r7, #4]
  400d34:	4b25      	ldr	r3, [pc, #148]	; (400dcc <pio_handler_process+0xac>)
  400d36:	4798      	blx	r3
  400d38:	4602      	mov	r2, r0
  400d3a:	68fb      	ldr	r3, [r7, #12]
  400d3c:	4013      	ands	r3, r2
  400d3e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400d40:	68fb      	ldr	r3, [r7, #12]
  400d42:	2b00      	cmp	r3, #0
  400d44:	d03c      	beq.n	400dc0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400d46:	2300      	movs	r3, #0
  400d48:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400d4a:	e034      	b.n	400db6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400d4c:	4a20      	ldr	r2, [pc, #128]	; (400dd0 <pio_handler_process+0xb0>)
  400d4e:	68bb      	ldr	r3, [r7, #8]
  400d50:	011b      	lsls	r3, r3, #4
  400d52:	4413      	add	r3, r2
  400d54:	681a      	ldr	r2, [r3, #0]
  400d56:	683b      	ldr	r3, [r7, #0]
  400d58:	429a      	cmp	r2, r3
  400d5a:	d126      	bne.n	400daa <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d5c:	4a1c      	ldr	r2, [pc, #112]	; (400dd0 <pio_handler_process+0xb0>)
  400d5e:	68bb      	ldr	r3, [r7, #8]
  400d60:	011b      	lsls	r3, r3, #4
  400d62:	4413      	add	r3, r2
  400d64:	3304      	adds	r3, #4
  400d66:	681a      	ldr	r2, [r3, #0]
  400d68:	68fb      	ldr	r3, [r7, #12]
  400d6a:	4013      	ands	r3, r2
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d01c      	beq.n	400daa <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d70:	4a17      	ldr	r2, [pc, #92]	; (400dd0 <pio_handler_process+0xb0>)
  400d72:	68bb      	ldr	r3, [r7, #8]
  400d74:	011b      	lsls	r3, r3, #4
  400d76:	4413      	add	r3, r2
  400d78:	330c      	adds	r3, #12
  400d7a:	681b      	ldr	r3, [r3, #0]
  400d7c:	4914      	ldr	r1, [pc, #80]	; (400dd0 <pio_handler_process+0xb0>)
  400d7e:	68ba      	ldr	r2, [r7, #8]
  400d80:	0112      	lsls	r2, r2, #4
  400d82:	440a      	add	r2, r1
  400d84:	6810      	ldr	r0, [r2, #0]
  400d86:	4912      	ldr	r1, [pc, #72]	; (400dd0 <pio_handler_process+0xb0>)
  400d88:	68ba      	ldr	r2, [r7, #8]
  400d8a:	0112      	lsls	r2, r2, #4
  400d8c:	440a      	add	r2, r1
  400d8e:	3204      	adds	r2, #4
  400d90:	6812      	ldr	r2, [r2, #0]
  400d92:	4611      	mov	r1, r2
  400d94:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400d96:	4a0e      	ldr	r2, [pc, #56]	; (400dd0 <pio_handler_process+0xb0>)
  400d98:	68bb      	ldr	r3, [r7, #8]
  400d9a:	011b      	lsls	r3, r3, #4
  400d9c:	4413      	add	r3, r2
  400d9e:	3304      	adds	r3, #4
  400da0:	681b      	ldr	r3, [r3, #0]
  400da2:	43db      	mvns	r3, r3
  400da4:	68fa      	ldr	r2, [r7, #12]
  400da6:	4013      	ands	r3, r2
  400da8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400daa:	68bb      	ldr	r3, [r7, #8]
  400dac:	3301      	adds	r3, #1
  400dae:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400db0:	68bb      	ldr	r3, [r7, #8]
  400db2:	2b06      	cmp	r3, #6
  400db4:	d803      	bhi.n	400dbe <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400db6:	68fb      	ldr	r3, [r7, #12]
  400db8:	2b00      	cmp	r3, #0
  400dba:	d1c7      	bne.n	400d4c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400dbc:	e000      	b.n	400dc0 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400dbe:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400dc0:	bf00      	nop
  400dc2:	3710      	adds	r7, #16
  400dc4:	46bd      	mov	sp, r7
  400dc6:	bd80      	pop	{r7, pc}
  400dc8:	00400c01 	.word	0x00400c01
  400dcc:	00400c19 	.word	0x00400c19
  400dd0:	20400890 	.word	0x20400890

00400dd4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dd4:	b580      	push	{r7, lr}
  400dd6:	b086      	sub	sp, #24
  400dd8:	af00      	add	r7, sp, #0
  400dda:	60f8      	str	r0, [r7, #12]
  400ddc:	60b9      	str	r1, [r7, #8]
  400dde:	607a      	str	r2, [r7, #4]
  400de0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400de2:	4b21      	ldr	r3, [pc, #132]	; (400e68 <pio_handler_set+0x94>)
  400de4:	681b      	ldr	r3, [r3, #0]
  400de6:	2b06      	cmp	r3, #6
  400de8:	d901      	bls.n	400dee <pio_handler_set+0x1a>
		return 1;
  400dea:	2301      	movs	r3, #1
  400dec:	e038      	b.n	400e60 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400dee:	2300      	movs	r3, #0
  400df0:	75fb      	strb	r3, [r7, #23]
  400df2:	e011      	b.n	400e18 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400df4:	7dfb      	ldrb	r3, [r7, #23]
  400df6:	011b      	lsls	r3, r3, #4
  400df8:	4a1c      	ldr	r2, [pc, #112]	; (400e6c <pio_handler_set+0x98>)
  400dfa:	4413      	add	r3, r2
  400dfc:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400dfe:	693b      	ldr	r3, [r7, #16]
  400e00:	681a      	ldr	r2, [r3, #0]
  400e02:	68bb      	ldr	r3, [r7, #8]
  400e04:	429a      	cmp	r2, r3
  400e06:	d104      	bne.n	400e12 <pio_handler_set+0x3e>
  400e08:	693b      	ldr	r3, [r7, #16]
  400e0a:	685a      	ldr	r2, [r3, #4]
  400e0c:	687b      	ldr	r3, [r7, #4]
  400e0e:	429a      	cmp	r2, r3
  400e10:	d008      	beq.n	400e24 <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e12:	7dfb      	ldrb	r3, [r7, #23]
  400e14:	3301      	adds	r3, #1
  400e16:	75fb      	strb	r3, [r7, #23]
  400e18:	7dfa      	ldrb	r2, [r7, #23]
  400e1a:	4b13      	ldr	r3, [pc, #76]	; (400e68 <pio_handler_set+0x94>)
  400e1c:	681b      	ldr	r3, [r3, #0]
  400e1e:	429a      	cmp	r2, r3
  400e20:	d9e8      	bls.n	400df4 <pio_handler_set+0x20>
  400e22:	e000      	b.n	400e26 <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400e24:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e26:	693b      	ldr	r3, [r7, #16]
  400e28:	68ba      	ldr	r2, [r7, #8]
  400e2a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400e2c:	693b      	ldr	r3, [r7, #16]
  400e2e:	687a      	ldr	r2, [r7, #4]
  400e30:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400e32:	693b      	ldr	r3, [r7, #16]
  400e34:	683a      	ldr	r2, [r7, #0]
  400e36:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400e38:	693b      	ldr	r3, [r7, #16]
  400e3a:	6a3a      	ldr	r2, [r7, #32]
  400e3c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e3e:	7dfa      	ldrb	r2, [r7, #23]
  400e40:	4b09      	ldr	r3, [pc, #36]	; (400e68 <pio_handler_set+0x94>)
  400e42:	681b      	ldr	r3, [r3, #0]
  400e44:	3301      	adds	r3, #1
  400e46:	429a      	cmp	r2, r3
  400e48:	d104      	bne.n	400e54 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400e4a:	4b07      	ldr	r3, [pc, #28]	; (400e68 <pio_handler_set+0x94>)
  400e4c:	681b      	ldr	r3, [r3, #0]
  400e4e:	3301      	adds	r3, #1
  400e50:	4a05      	ldr	r2, [pc, #20]	; (400e68 <pio_handler_set+0x94>)
  400e52:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e54:	683a      	ldr	r2, [r7, #0]
  400e56:	6879      	ldr	r1, [r7, #4]
  400e58:	68f8      	ldr	r0, [r7, #12]
  400e5a:	4b05      	ldr	r3, [pc, #20]	; (400e70 <pio_handler_set+0x9c>)
  400e5c:	4798      	blx	r3

	return 0;
  400e5e:	2300      	movs	r3, #0
}
  400e60:	4618      	mov	r0, r3
  400e62:	3718      	adds	r7, #24
  400e64:	46bd      	mov	sp, r7
  400e66:	bd80      	pop	{r7, pc}
  400e68:	20400900 	.word	0x20400900
  400e6c:	20400890 	.word	0x20400890
  400e70:	00400b5d 	.word	0x00400b5d

00400e74 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e74:	b580      	push	{r7, lr}
  400e76:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400e78:	210a      	movs	r1, #10
  400e7a:	4802      	ldr	r0, [pc, #8]	; (400e84 <PIOA_Handler+0x10>)
  400e7c:	4b02      	ldr	r3, [pc, #8]	; (400e88 <PIOA_Handler+0x14>)
  400e7e:	4798      	blx	r3
}
  400e80:	bf00      	nop
  400e82:	bd80      	pop	{r7, pc}
  400e84:	400e0e00 	.word	0x400e0e00
  400e88:	00400d21 	.word	0x00400d21

00400e8c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e8c:	b580      	push	{r7, lr}
  400e8e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400e90:	210b      	movs	r1, #11
  400e92:	4802      	ldr	r0, [pc, #8]	; (400e9c <PIOB_Handler+0x10>)
  400e94:	4b02      	ldr	r3, [pc, #8]	; (400ea0 <PIOB_Handler+0x14>)
  400e96:	4798      	blx	r3
}
  400e98:	bf00      	nop
  400e9a:	bd80      	pop	{r7, pc}
  400e9c:	400e1000 	.word	0x400e1000
  400ea0:	00400d21 	.word	0x00400d21

00400ea4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ea8:	210c      	movs	r1, #12
  400eaa:	4802      	ldr	r0, [pc, #8]	; (400eb4 <PIOC_Handler+0x10>)
  400eac:	4b02      	ldr	r3, [pc, #8]	; (400eb8 <PIOC_Handler+0x14>)
  400eae:	4798      	blx	r3
}
  400eb0:	bf00      	nop
  400eb2:	bd80      	pop	{r7, pc}
  400eb4:	400e1200 	.word	0x400e1200
  400eb8:	00400d21 	.word	0x00400d21

00400ebc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ebc:	b580      	push	{r7, lr}
  400ebe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400ec0:	2110      	movs	r1, #16
  400ec2:	4802      	ldr	r0, [pc, #8]	; (400ecc <PIOD_Handler+0x10>)
  400ec4:	4b02      	ldr	r3, [pc, #8]	; (400ed0 <PIOD_Handler+0x14>)
  400ec6:	4798      	blx	r3
}
  400ec8:	bf00      	nop
  400eca:	bd80      	pop	{r7, pc}
  400ecc:	400e1400 	.word	0x400e1400
  400ed0:	00400d21 	.word	0x00400d21

00400ed4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ed4:	b580      	push	{r7, lr}
  400ed6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400ed8:	2111      	movs	r1, #17
  400eda:	4802      	ldr	r0, [pc, #8]	; (400ee4 <PIOE_Handler+0x10>)
  400edc:	4b02      	ldr	r3, [pc, #8]	; (400ee8 <PIOE_Handler+0x14>)
  400ede:	4798      	blx	r3
}
  400ee0:	bf00      	nop
  400ee2:	bd80      	pop	{r7, pc}
  400ee4:	400e1600 	.word	0x400e1600
  400ee8:	00400d21 	.word	0x00400d21

00400eec <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  400eec:	b580      	push	{r7, lr}
  400eee:	b086      	sub	sp, #24
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	60f8      	str	r0, [r7, #12]
  400ef4:	460b      	mov	r3, r1
  400ef6:	607a      	str	r2, [r7, #4]
  400ef8:	72fb      	strb	r3, [r7, #11]
	uint32_t bitmask = 0;
  400efa:	2300      	movs	r3, #0
  400efc:	617b      	str	r3, [r7, #20]

	bitmask = pio_get_interrupt_mask(p_pio);
  400efe:	68f8      	ldr	r0, [r7, #12]
  400f00:	4b13      	ldr	r3, [pc, #76]	; (400f50 <pio_handler_set_priority+0x64>)
  400f02:	4798      	blx	r3
  400f04:	6178      	str	r0, [r7, #20]
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  400f06:	f04f 31ff 	mov.w	r1, #4294967295
  400f0a:	68f8      	ldr	r0, [r7, #12]
  400f0c:	4b11      	ldr	r3, [pc, #68]	; (400f54 <pio_handler_set_priority+0x68>)
  400f0e:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400f10:	68f8      	ldr	r0, [r7, #12]
  400f12:	4b11      	ldr	r3, [pc, #68]	; (400f58 <pio_handler_set_priority+0x6c>)
  400f14:	4798      	blx	r3
	NVIC_DisableIRQ(ul_irqn);
  400f16:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400f1a:	4618      	mov	r0, r3
  400f1c:	4b0f      	ldr	r3, [pc, #60]	; (400f5c <pio_handler_set_priority+0x70>)
  400f1e:	4798      	blx	r3
	NVIC_ClearPendingIRQ(ul_irqn);
  400f20:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400f24:	4618      	mov	r0, r3
  400f26:	4b0e      	ldr	r3, [pc, #56]	; (400f60 <pio_handler_set_priority+0x74>)
  400f28:	4798      	blx	r3
	NVIC_SetPriority(ul_irqn, ul_priority);
  400f2a:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400f2e:	6879      	ldr	r1, [r7, #4]
  400f30:	4618      	mov	r0, r3
  400f32:	4b0c      	ldr	r3, [pc, #48]	; (400f64 <pio_handler_set_priority+0x78>)
  400f34:	4798      	blx	r3
	NVIC_EnableIRQ(ul_irqn);
  400f36:	f997 300b 	ldrsb.w	r3, [r7, #11]
  400f3a:	4618      	mov	r0, r3
  400f3c:	4b0a      	ldr	r3, [pc, #40]	; (400f68 <pio_handler_set_priority+0x7c>)
  400f3e:	4798      	blx	r3
	pio_enable_interrupt(p_pio, bitmask);
  400f40:	6979      	ldr	r1, [r7, #20]
  400f42:	68f8      	ldr	r0, [r7, #12]
  400f44:	4b09      	ldr	r3, [pc, #36]	; (400f6c <pio_handler_set_priority+0x80>)
  400f46:	4798      	blx	r3
}
  400f48:	bf00      	nop
  400f4a:	3718      	adds	r7, #24
  400f4c:	46bd      	mov	sp, r7
  400f4e:	bd80      	pop	{r7, pc}
  400f50:	00400c19 	.word	0x00400c19
  400f54:	00400be5 	.word	0x00400be5
  400f58:	00400c01 	.word	0x00400c01
  400f5c:	00400c65 	.word	0x00400c65
  400f60:	00400c99 	.word	0x00400c99
  400f64:	00400ccd 	.word	0x00400ccd
  400f68:	00400c31 	.word	0x00400c31
  400f6c:	00400bc9 	.word	0x00400bc9

00400f70 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400f70:	b480      	push	{r7}
  400f72:	b083      	sub	sp, #12
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400f78:	687b      	ldr	r3, [r7, #4]
  400f7a:	3b01      	subs	r3, #1
  400f7c:	2b03      	cmp	r3, #3
  400f7e:	d81a      	bhi.n	400fb6 <pmc_mck_set_division+0x46>
  400f80:	a201      	add	r2, pc, #4	; (adr r2, 400f88 <pmc_mck_set_division+0x18>)
  400f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f86:	bf00      	nop
  400f88:	00400f99 	.word	0x00400f99
  400f8c:	00400f9f 	.word	0x00400f9f
  400f90:	00400fa7 	.word	0x00400fa7
  400f94:	00400faf 	.word	0x00400faf
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f98:	2300      	movs	r3, #0
  400f9a:	607b      	str	r3, [r7, #4]
			break;
  400f9c:	e00e      	b.n	400fbc <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400fa2:	607b      	str	r3, [r7, #4]
			break;
  400fa4:	e00a      	b.n	400fbc <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fa6:	f44f 7340 	mov.w	r3, #768	; 0x300
  400faa:	607b      	str	r3, [r7, #4]
			break;
  400fac:	e006      	b.n	400fbc <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fae:	f44f 7300 	mov.w	r3, #512	; 0x200
  400fb2:	607b      	str	r3, [r7, #4]
			break;
  400fb4:	e002      	b.n	400fbc <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fb6:	2300      	movs	r3, #0
  400fb8:	607b      	str	r3, [r7, #4]
			break;
  400fba:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400fbc:	490a      	ldr	r1, [pc, #40]	; (400fe8 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400fbe:	4b0a      	ldr	r3, [pc, #40]	; (400fe8 <pmc_mck_set_division+0x78>)
  400fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fc2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400fc6:	687b      	ldr	r3, [r7, #4]
  400fc8:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400fca:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fcc:	bf00      	nop
  400fce:	4b06      	ldr	r3, [pc, #24]	; (400fe8 <pmc_mck_set_division+0x78>)
  400fd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400fd2:	f003 0308 	and.w	r3, r3, #8
  400fd6:	2b00      	cmp	r3, #0
  400fd8:	d0f9      	beq.n	400fce <pmc_mck_set_division+0x5e>
}
  400fda:	bf00      	nop
  400fdc:	370c      	adds	r7, #12
  400fde:	46bd      	mov	sp, r7
  400fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe4:	4770      	bx	lr
  400fe6:	bf00      	nop
  400fe8:	400e0600 	.word	0x400e0600

00400fec <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400fec:	b480      	push	{r7}
  400fee:	b085      	sub	sp, #20
  400ff0:	af00      	add	r7, sp, #0
  400ff2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ff4:	491d      	ldr	r1, [pc, #116]	; (40106c <pmc_switch_mck_to_pllack+0x80>)
  400ff6:	4b1d      	ldr	r3, [pc, #116]	; (40106c <pmc_switch_mck_to_pllack+0x80>)
  400ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ffa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ffe:	687b      	ldr	r3, [r7, #4]
  401000:	4313      	orrs	r3, r2
  401002:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401004:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401008:	60fb      	str	r3, [r7, #12]
  40100a:	e007      	b.n	40101c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40100c:	68fb      	ldr	r3, [r7, #12]
  40100e:	2b00      	cmp	r3, #0
  401010:	d101      	bne.n	401016 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401012:	2301      	movs	r3, #1
  401014:	e023      	b.n	40105e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401016:	68fb      	ldr	r3, [r7, #12]
  401018:	3b01      	subs	r3, #1
  40101a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40101c:	4b13      	ldr	r3, [pc, #76]	; (40106c <pmc_switch_mck_to_pllack+0x80>)
  40101e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401020:	f003 0308 	and.w	r3, r3, #8
  401024:	2b00      	cmp	r3, #0
  401026:	d0f1      	beq.n	40100c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401028:	4a10      	ldr	r2, [pc, #64]	; (40106c <pmc_switch_mck_to_pllack+0x80>)
  40102a:	4b10      	ldr	r3, [pc, #64]	; (40106c <pmc_switch_mck_to_pllack+0x80>)
  40102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40102e:	f023 0303 	bic.w	r3, r3, #3
  401032:	f043 0302 	orr.w	r3, r3, #2
  401036:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401038:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40103c:	60fb      	str	r3, [r7, #12]
  40103e:	e007      	b.n	401050 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401040:	68fb      	ldr	r3, [r7, #12]
  401042:	2b00      	cmp	r3, #0
  401044:	d101      	bne.n	40104a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401046:	2301      	movs	r3, #1
  401048:	e009      	b.n	40105e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40104a:	68fb      	ldr	r3, [r7, #12]
  40104c:	3b01      	subs	r3, #1
  40104e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401050:	4b06      	ldr	r3, [pc, #24]	; (40106c <pmc_switch_mck_to_pllack+0x80>)
  401052:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401054:	f003 0308 	and.w	r3, r3, #8
  401058:	2b00      	cmp	r3, #0
  40105a:	d0f1      	beq.n	401040 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40105c:	2300      	movs	r3, #0
}
  40105e:	4618      	mov	r0, r3
  401060:	3714      	adds	r7, #20
  401062:	46bd      	mov	sp, r7
  401064:	f85d 7b04 	ldr.w	r7, [sp], #4
  401068:	4770      	bx	lr
  40106a:	bf00      	nop
  40106c:	400e0600 	.word	0x400e0600

00401070 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401070:	b480      	push	{r7}
  401072:	b083      	sub	sp, #12
  401074:	af00      	add	r7, sp, #0
  401076:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401078:	687b      	ldr	r3, [r7, #4]
  40107a:	2b01      	cmp	r3, #1
  40107c:	d105      	bne.n	40108a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40107e:	4907      	ldr	r1, [pc, #28]	; (40109c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401080:	4b06      	ldr	r3, [pc, #24]	; (40109c <pmc_switch_sclk_to_32kxtal+0x2c>)
  401082:	689a      	ldr	r2, [r3, #8]
  401084:	4b06      	ldr	r3, [pc, #24]	; (4010a0 <pmc_switch_sclk_to_32kxtal+0x30>)
  401086:	4313      	orrs	r3, r2
  401088:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40108a:	4b04      	ldr	r3, [pc, #16]	; (40109c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40108c:	4a05      	ldr	r2, [pc, #20]	; (4010a4 <pmc_switch_sclk_to_32kxtal+0x34>)
  40108e:	601a      	str	r2, [r3, #0]
}
  401090:	bf00      	nop
  401092:	370c      	adds	r7, #12
  401094:	46bd      	mov	sp, r7
  401096:	f85d 7b04 	ldr.w	r7, [sp], #4
  40109a:	4770      	bx	lr
  40109c:	400e1810 	.word	0x400e1810
  4010a0:	a5100000 	.word	0xa5100000
  4010a4:	a5000008 	.word	0xa5000008

004010a8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4010a8:	b480      	push	{r7}
  4010aa:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4010ac:	4b09      	ldr	r3, [pc, #36]	; (4010d4 <pmc_osc_is_ready_32kxtal+0x2c>)
  4010ae:	695b      	ldr	r3, [r3, #20]
  4010b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4010b4:	2b00      	cmp	r3, #0
  4010b6:	d007      	beq.n	4010c8 <pmc_osc_is_ready_32kxtal+0x20>
  4010b8:	4b07      	ldr	r3, [pc, #28]	; (4010d8 <pmc_osc_is_ready_32kxtal+0x30>)
  4010ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4010c0:	2b00      	cmp	r3, #0
  4010c2:	d001      	beq.n	4010c8 <pmc_osc_is_ready_32kxtal+0x20>
  4010c4:	2301      	movs	r3, #1
  4010c6:	e000      	b.n	4010ca <pmc_osc_is_ready_32kxtal+0x22>
  4010c8:	2300      	movs	r3, #0
}
  4010ca:	4618      	mov	r0, r3
  4010cc:	46bd      	mov	sp, r7
  4010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010d2:	4770      	bx	lr
  4010d4:	400e1810 	.word	0x400e1810
  4010d8:	400e0600 	.word	0x400e0600

004010dc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4010dc:	b480      	push	{r7}
  4010de:	b083      	sub	sp, #12
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4010e4:	4915      	ldr	r1, [pc, #84]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  4010e6:	4b15      	ldr	r3, [pc, #84]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  4010e8:	6a1a      	ldr	r2, [r3, #32]
  4010ea:	4b15      	ldr	r3, [pc, #84]	; (401140 <pmc_switch_mainck_to_fastrc+0x64>)
  4010ec:	4313      	orrs	r3, r2
  4010ee:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4010f0:	bf00      	nop
  4010f2:	4b12      	ldr	r3, [pc, #72]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  4010f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4010fa:	2b00      	cmp	r3, #0
  4010fc:	d0f9      	beq.n	4010f2 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4010fe:	490f      	ldr	r1, [pc, #60]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  401100:	4b0e      	ldr	r3, [pc, #56]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  401102:	6a1a      	ldr	r2, [r3, #32]
  401104:	4b0f      	ldr	r3, [pc, #60]	; (401144 <pmc_switch_mainck_to_fastrc+0x68>)
  401106:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401108:	687a      	ldr	r2, [r7, #4]
  40110a:	4313      	orrs	r3, r2
  40110c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401110:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401112:	bf00      	nop
  401114:	4b09      	ldr	r3, [pc, #36]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  401116:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40111c:	2b00      	cmp	r3, #0
  40111e:	d0f9      	beq.n	401114 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401120:	4906      	ldr	r1, [pc, #24]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  401122:	4b06      	ldr	r3, [pc, #24]	; (40113c <pmc_switch_mainck_to_fastrc+0x60>)
  401124:	6a1a      	ldr	r2, [r3, #32]
  401126:	4b08      	ldr	r3, [pc, #32]	; (401148 <pmc_switch_mainck_to_fastrc+0x6c>)
  401128:	4013      	ands	r3, r2
  40112a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40112e:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401130:	bf00      	nop
  401132:	370c      	adds	r7, #12
  401134:	46bd      	mov	sp, r7
  401136:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113a:	4770      	bx	lr
  40113c:	400e0600 	.word	0x400e0600
  401140:	00370008 	.word	0x00370008
  401144:	ffc8ff8f 	.word	0xffc8ff8f
  401148:	fec8ffff 	.word	0xfec8ffff

0040114c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
  401154:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	2b00      	cmp	r3, #0
  40115a:	d008      	beq.n	40116e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40115c:	4913      	ldr	r1, [pc, #76]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  40115e:	4b13      	ldr	r3, [pc, #76]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  401160:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401162:	4a13      	ldr	r2, [pc, #76]	; (4011b0 <pmc_switch_mainck_to_xtal+0x64>)
  401164:	401a      	ands	r2, r3
  401166:	4b13      	ldr	r3, [pc, #76]	; (4011b4 <pmc_switch_mainck_to_xtal+0x68>)
  401168:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40116a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40116c:	e018      	b.n	4011a0 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40116e:	490f      	ldr	r1, [pc, #60]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  401170:	4b0e      	ldr	r3, [pc, #56]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  401172:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401174:	4b10      	ldr	r3, [pc, #64]	; (4011b8 <pmc_switch_mainck_to_xtal+0x6c>)
  401176:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401178:	683a      	ldr	r2, [r7, #0]
  40117a:	0212      	lsls	r2, r2, #8
  40117c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40117e:	431a      	orrs	r2, r3
  401180:	4b0e      	ldr	r3, [pc, #56]	; (4011bc <pmc_switch_mainck_to_xtal+0x70>)
  401182:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401184:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401186:	bf00      	nop
  401188:	4b08      	ldr	r3, [pc, #32]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  40118a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40118c:	f003 0301 	and.w	r3, r3, #1
  401190:	2b00      	cmp	r3, #0
  401192:	d0f9      	beq.n	401188 <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401194:	4905      	ldr	r1, [pc, #20]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  401196:	4b05      	ldr	r3, [pc, #20]	; (4011ac <pmc_switch_mainck_to_xtal+0x60>)
  401198:	6a1a      	ldr	r2, [r3, #32]
  40119a:	4b09      	ldr	r3, [pc, #36]	; (4011c0 <pmc_switch_mainck_to_xtal+0x74>)
  40119c:	4313      	orrs	r3, r2
  40119e:	620b      	str	r3, [r1, #32]
	}
}
  4011a0:	bf00      	nop
  4011a2:	370c      	adds	r7, #12
  4011a4:	46bd      	mov	sp, r7
  4011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011aa:	4770      	bx	lr
  4011ac:	400e0600 	.word	0x400e0600
  4011b0:	fec8fffc 	.word	0xfec8fffc
  4011b4:	01370002 	.word	0x01370002
  4011b8:	ffc8fffc 	.word	0xffc8fffc
  4011bc:	00370001 	.word	0x00370001
  4011c0:	01370000 	.word	0x01370000

004011c4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4011c4:	b480      	push	{r7}
  4011c6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4011c8:	4b04      	ldr	r3, [pc, #16]	; (4011dc <pmc_osc_is_ready_mainck+0x18>)
  4011ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4011d0:	4618      	mov	r0, r3
  4011d2:	46bd      	mov	sp, r7
  4011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d8:	4770      	bx	lr
  4011da:	bf00      	nop
  4011dc:	400e0600 	.word	0x400e0600

004011e0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4011e0:	b480      	push	{r7}
  4011e2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4011e4:	4b04      	ldr	r3, [pc, #16]	; (4011f8 <pmc_disable_pllack+0x18>)
  4011e6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4011ea:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4011ec:	bf00      	nop
  4011ee:	46bd      	mov	sp, r7
  4011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f4:	4770      	bx	lr
  4011f6:	bf00      	nop
  4011f8:	400e0600 	.word	0x400e0600

004011fc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4011fc:	b480      	push	{r7}
  4011fe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401200:	4b04      	ldr	r3, [pc, #16]	; (401214 <pmc_is_locked_pllack+0x18>)
  401202:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401204:	f003 0302 	and.w	r3, r3, #2
}
  401208:	4618      	mov	r0, r3
  40120a:	46bd      	mov	sp, r7
  40120c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401210:	4770      	bx	lr
  401212:	bf00      	nop
  401214:	400e0600 	.word	0x400e0600

00401218 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401218:	b480      	push	{r7}
  40121a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40121c:	4b04      	ldr	r3, [pc, #16]	; (401230 <pmc_is_locked_upll+0x18>)
  40121e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401220:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401224:	4618      	mov	r0, r3
  401226:	46bd      	mov	sp, r7
  401228:	f85d 7b04 	ldr.w	r7, [sp], #4
  40122c:	4770      	bx	lr
  40122e:	bf00      	nop
  401230:	400e0600 	.word	0x400e0600

00401234 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401234:	b480      	push	{r7}
  401236:	b083      	sub	sp, #12
  401238:	af00      	add	r7, sp, #0
  40123a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  40123c:	687b      	ldr	r3, [r7, #4]
  40123e:	2b3f      	cmp	r3, #63	; 0x3f
  401240:	d901      	bls.n	401246 <pmc_enable_periph_clk+0x12>
		return 1;
  401242:	2301      	movs	r3, #1
  401244:	e02f      	b.n	4012a6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401246:	687b      	ldr	r3, [r7, #4]
  401248:	2b1f      	cmp	r3, #31
  40124a:	d813      	bhi.n	401274 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40124c:	4b19      	ldr	r3, [pc, #100]	; (4012b4 <pmc_enable_periph_clk+0x80>)
  40124e:	699a      	ldr	r2, [r3, #24]
  401250:	2101      	movs	r1, #1
  401252:	687b      	ldr	r3, [r7, #4]
  401254:	fa01 f303 	lsl.w	r3, r1, r3
  401258:	401a      	ands	r2, r3
  40125a:	2101      	movs	r1, #1
  40125c:	687b      	ldr	r3, [r7, #4]
  40125e:	fa01 f303 	lsl.w	r3, r1, r3
  401262:	429a      	cmp	r2, r3
  401264:	d01e      	beq.n	4012a4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401266:	4a13      	ldr	r2, [pc, #76]	; (4012b4 <pmc_enable_periph_clk+0x80>)
  401268:	2101      	movs	r1, #1
  40126a:	687b      	ldr	r3, [r7, #4]
  40126c:	fa01 f303 	lsl.w	r3, r1, r3
  401270:	6113      	str	r3, [r2, #16]
  401272:	e017      	b.n	4012a4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401274:	687b      	ldr	r3, [r7, #4]
  401276:	3b20      	subs	r3, #32
  401278:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40127a:	4b0e      	ldr	r3, [pc, #56]	; (4012b4 <pmc_enable_periph_clk+0x80>)
  40127c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401280:	2101      	movs	r1, #1
  401282:	687b      	ldr	r3, [r7, #4]
  401284:	fa01 f303 	lsl.w	r3, r1, r3
  401288:	401a      	ands	r2, r3
  40128a:	2101      	movs	r1, #1
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	fa01 f303 	lsl.w	r3, r1, r3
  401292:	429a      	cmp	r2, r3
  401294:	d006      	beq.n	4012a4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401296:	4a07      	ldr	r2, [pc, #28]	; (4012b4 <pmc_enable_periph_clk+0x80>)
  401298:	2101      	movs	r1, #1
  40129a:	687b      	ldr	r3, [r7, #4]
  40129c:	fa01 f303 	lsl.w	r3, r1, r3
  4012a0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4012a4:	2300      	movs	r3, #0
}
  4012a6:	4618      	mov	r0, r3
  4012a8:	370c      	adds	r7, #12
  4012aa:	46bd      	mov	sp, r7
  4012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012b0:	4770      	bx	lr
  4012b2:	bf00      	nop
  4012b4:	400e0600 	.word	0x400e0600

004012b8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4012b8:	b480      	push	{r7}
  4012ba:	b085      	sub	sp, #20
  4012bc:	af00      	add	r7, sp, #0
  4012be:	6078      	str	r0, [r7, #4]
  4012c0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4012c2:	2300      	movs	r3, #0
  4012c4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4012c6:	687b      	ldr	r3, [r7, #4]
  4012c8:	22ac      	movs	r2, #172	; 0xac
  4012ca:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4012cc:	683b      	ldr	r3, [r7, #0]
  4012ce:	681a      	ldr	r2, [r3, #0]
  4012d0:	683b      	ldr	r3, [r7, #0]
  4012d2:	685b      	ldr	r3, [r3, #4]
  4012d4:	fbb2 f3f3 	udiv	r3, r2, r3
  4012d8:	091b      	lsrs	r3, r3, #4
  4012da:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4012dc:	68fb      	ldr	r3, [r7, #12]
  4012de:	2b00      	cmp	r3, #0
  4012e0:	d003      	beq.n	4012ea <uart_init+0x32>
  4012e2:	68fb      	ldr	r3, [r7, #12]
  4012e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4012e8:	d301      	bcc.n	4012ee <uart_init+0x36>
		return 1;
  4012ea:	2301      	movs	r3, #1
  4012ec:	e00a      	b.n	401304 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4012ee:	687b      	ldr	r3, [r7, #4]
  4012f0:	68fa      	ldr	r2, [r7, #12]
  4012f2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4012f4:	683b      	ldr	r3, [r7, #0]
  4012f6:	689a      	ldr	r2, [r3, #8]
  4012f8:	687b      	ldr	r3, [r7, #4]
  4012fa:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4012fc:	687b      	ldr	r3, [r7, #4]
  4012fe:	2250      	movs	r2, #80	; 0x50
  401300:	601a      	str	r2, [r3, #0]

	return 0;
  401302:	2300      	movs	r3, #0
}
  401304:	4618      	mov	r0, r3
  401306:	3714      	adds	r7, #20
  401308:	46bd      	mov	sp, r7
  40130a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40130e:	4770      	bx	lr

00401310 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401310:	b480      	push	{r7}
  401312:	b083      	sub	sp, #12
  401314:	af00      	add	r7, sp, #0
  401316:	6078      	str	r0, [r7, #4]
  401318:	460b      	mov	r3, r1
  40131a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	695b      	ldr	r3, [r3, #20]
  401320:	f003 0302 	and.w	r3, r3, #2
  401324:	2b00      	cmp	r3, #0
  401326:	d101      	bne.n	40132c <uart_write+0x1c>
		return 1;
  401328:	2301      	movs	r3, #1
  40132a:	e003      	b.n	401334 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40132c:	78fa      	ldrb	r2, [r7, #3]
  40132e:	687b      	ldr	r3, [r7, #4]
  401330:	61da      	str	r2, [r3, #28]
	return 0;
  401332:	2300      	movs	r3, #0
}
  401334:	4618      	mov	r0, r3
  401336:	370c      	adds	r7, #12
  401338:	46bd      	mov	sp, r7
  40133a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40133e:	4770      	bx	lr

00401340 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401340:	b480      	push	{r7}
  401342:	b083      	sub	sp, #12
  401344:	af00      	add	r7, sp, #0
  401346:	6078      	str	r0, [r7, #4]
  401348:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40134a:	687b      	ldr	r3, [r7, #4]
  40134c:	695b      	ldr	r3, [r3, #20]
  40134e:	f003 0301 	and.w	r3, r3, #1
  401352:	2b00      	cmp	r3, #0
  401354:	d101      	bne.n	40135a <uart_read+0x1a>
		return 1;
  401356:	2301      	movs	r3, #1
  401358:	e005      	b.n	401366 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40135a:	687b      	ldr	r3, [r7, #4]
  40135c:	699b      	ldr	r3, [r3, #24]
  40135e:	b2da      	uxtb	r2, r3
  401360:	683b      	ldr	r3, [r7, #0]
  401362:	701a      	strb	r2, [r3, #0]
	return 0;
  401364:	2300      	movs	r3, #0
}
  401366:	4618      	mov	r0, r3
  401368:	370c      	adds	r7, #12
  40136a:	46bd      	mov	sp, r7
  40136c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401370:	4770      	bx	lr
  401372:	bf00      	nop

00401374 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401374:	b480      	push	{r7}
  401376:	b089      	sub	sp, #36	; 0x24
  401378:	af00      	add	r7, sp, #0
  40137a:	60f8      	str	r0, [r7, #12]
  40137c:	60b9      	str	r1, [r7, #8]
  40137e:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401380:	68bb      	ldr	r3, [r7, #8]
  401382:	011a      	lsls	r2, r3, #4
  401384:	687b      	ldr	r3, [r7, #4]
  401386:	429a      	cmp	r2, r3
  401388:	d802      	bhi.n	401390 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40138a:	2310      	movs	r3, #16
  40138c:	61fb      	str	r3, [r7, #28]
  40138e:	e001      	b.n	401394 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401390:	2308      	movs	r3, #8
  401392:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401394:	687b      	ldr	r3, [r7, #4]
  401396:	00da      	lsls	r2, r3, #3
  401398:	69fb      	ldr	r3, [r7, #28]
  40139a:	68b9      	ldr	r1, [r7, #8]
  40139c:	fb01 f303 	mul.w	r3, r1, r3
  4013a0:	085b      	lsrs	r3, r3, #1
  4013a2:	441a      	add	r2, r3
  4013a4:	69fb      	ldr	r3, [r7, #28]
  4013a6:	68b9      	ldr	r1, [r7, #8]
  4013a8:	fb01 f303 	mul.w	r3, r1, r3
  4013ac:	fbb2 f3f3 	udiv	r3, r2, r3
  4013b0:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4013b2:	69bb      	ldr	r3, [r7, #24]
  4013b4:	08db      	lsrs	r3, r3, #3
  4013b6:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4013b8:	69bb      	ldr	r3, [r7, #24]
  4013ba:	f003 0307 	and.w	r3, r3, #7
  4013be:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4013c0:	697b      	ldr	r3, [r7, #20]
  4013c2:	2b00      	cmp	r3, #0
  4013c4:	d003      	beq.n	4013ce <usart_set_async_baudrate+0x5a>
  4013c6:	697b      	ldr	r3, [r7, #20]
  4013c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4013cc:	d301      	bcc.n	4013d2 <usart_set_async_baudrate+0x5e>
		return 1;
  4013ce:	2301      	movs	r3, #1
  4013d0:	e00f      	b.n	4013f2 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4013d2:	69fb      	ldr	r3, [r7, #28]
  4013d4:	2b08      	cmp	r3, #8
  4013d6:	d105      	bne.n	4013e4 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4013d8:	68fb      	ldr	r3, [r7, #12]
  4013da:	685b      	ldr	r3, [r3, #4]
  4013dc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4013e0:	68fb      	ldr	r3, [r7, #12]
  4013e2:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4013e4:	693b      	ldr	r3, [r7, #16]
  4013e6:	041a      	lsls	r2, r3, #16
  4013e8:	697b      	ldr	r3, [r7, #20]
  4013ea:	431a      	orrs	r2, r3
  4013ec:	68fb      	ldr	r3, [r7, #12]
  4013ee:	621a      	str	r2, [r3, #32]

	return 0;
  4013f0:	2300      	movs	r3, #0
}
  4013f2:	4618      	mov	r0, r3
  4013f4:	3724      	adds	r7, #36	; 0x24
  4013f6:	46bd      	mov	sp, r7
  4013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013fc:	4770      	bx	lr
  4013fe:	bf00      	nop

00401400 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401400:	b580      	push	{r7, lr}
  401402:	b082      	sub	sp, #8
  401404:	af00      	add	r7, sp, #0
  401406:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401408:	6878      	ldr	r0, [r7, #4]
  40140a:	4b0d      	ldr	r3, [pc, #52]	; (401440 <usart_reset+0x40>)
  40140c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40140e:	687b      	ldr	r3, [r7, #4]
  401410:	2200      	movs	r2, #0
  401412:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401414:	687b      	ldr	r3, [r7, #4]
  401416:	2200      	movs	r2, #0
  401418:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40141a:	687b      	ldr	r3, [r7, #4]
  40141c:	2200      	movs	r2, #0
  40141e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401420:	6878      	ldr	r0, [r7, #4]
  401422:	4b08      	ldr	r3, [pc, #32]	; (401444 <usart_reset+0x44>)
  401424:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401426:	6878      	ldr	r0, [r7, #4]
  401428:	4b07      	ldr	r3, [pc, #28]	; (401448 <usart_reset+0x48>)
  40142a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40142c:	6878      	ldr	r0, [r7, #4]
  40142e:	4b07      	ldr	r3, [pc, #28]	; (40144c <usart_reset+0x4c>)
  401430:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401432:	6878      	ldr	r0, [r7, #4]
  401434:	4b06      	ldr	r3, [pc, #24]	; (401450 <usart_reset+0x50>)
  401436:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401438:	bf00      	nop
  40143a:	3708      	adds	r7, #8
  40143c:	46bd      	mov	sp, r7
  40143e:	bd80      	pop	{r7, pc}
  401440:	004015e9 	.word	0x004015e9
  401444:	004014f5 	.word	0x004014f5
  401448:	0040152d 	.word	0x0040152d
  40144c:	00401549 	.word	0x00401549
  401450:	00401565 	.word	0x00401565

00401454 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401454:	b580      	push	{r7, lr}
  401456:	b084      	sub	sp, #16
  401458:	af00      	add	r7, sp, #0
  40145a:	60f8      	str	r0, [r7, #12]
  40145c:	60b9      	str	r1, [r7, #8]
  40145e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401460:	68f8      	ldr	r0, [r7, #12]
  401462:	4b1a      	ldr	r3, [pc, #104]	; (4014cc <usart_init_rs232+0x78>)
  401464:	4798      	blx	r3

	ul_reg_val = 0;
  401466:	4b1a      	ldr	r3, [pc, #104]	; (4014d0 <usart_init_rs232+0x7c>)
  401468:	2200      	movs	r2, #0
  40146a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40146c:	68bb      	ldr	r3, [r7, #8]
  40146e:	2b00      	cmp	r3, #0
  401470:	d009      	beq.n	401486 <usart_init_rs232+0x32>
  401472:	68bb      	ldr	r3, [r7, #8]
  401474:	681b      	ldr	r3, [r3, #0]
  401476:	687a      	ldr	r2, [r7, #4]
  401478:	4619      	mov	r1, r3
  40147a:	68f8      	ldr	r0, [r7, #12]
  40147c:	4b15      	ldr	r3, [pc, #84]	; (4014d4 <usart_init_rs232+0x80>)
  40147e:	4798      	blx	r3
  401480:	4603      	mov	r3, r0
  401482:	2b00      	cmp	r3, #0
  401484:	d001      	beq.n	40148a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401486:	2301      	movs	r3, #1
  401488:	e01b      	b.n	4014c2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40148a:	68bb      	ldr	r3, [r7, #8]
  40148c:	685a      	ldr	r2, [r3, #4]
  40148e:	68bb      	ldr	r3, [r7, #8]
  401490:	689b      	ldr	r3, [r3, #8]
  401492:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401494:	68bb      	ldr	r3, [r7, #8]
  401496:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401498:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40149a:	68bb      	ldr	r3, [r7, #8]
  40149c:	68db      	ldr	r3, [r3, #12]
  40149e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014a0:	4b0b      	ldr	r3, [pc, #44]	; (4014d0 <usart_init_rs232+0x7c>)
  4014a2:	681b      	ldr	r3, [r3, #0]
  4014a4:	4313      	orrs	r3, r2
  4014a6:	4a0a      	ldr	r2, [pc, #40]	; (4014d0 <usart_init_rs232+0x7c>)
  4014a8:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4014aa:	4b09      	ldr	r3, [pc, #36]	; (4014d0 <usart_init_rs232+0x7c>)
  4014ac:	681b      	ldr	r3, [r3, #0]
  4014ae:	4a08      	ldr	r2, [pc, #32]	; (4014d0 <usart_init_rs232+0x7c>)
  4014b0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4014b2:	68fb      	ldr	r3, [r7, #12]
  4014b4:	685a      	ldr	r2, [r3, #4]
  4014b6:	4b06      	ldr	r3, [pc, #24]	; (4014d0 <usart_init_rs232+0x7c>)
  4014b8:	681b      	ldr	r3, [r3, #0]
  4014ba:	431a      	orrs	r2, r3
  4014bc:	68fb      	ldr	r3, [r7, #12]
  4014be:	605a      	str	r2, [r3, #4]

	return 0;
  4014c0:	2300      	movs	r3, #0
}
  4014c2:	4618      	mov	r0, r3
  4014c4:	3710      	adds	r7, #16
  4014c6:	46bd      	mov	sp, r7
  4014c8:	bd80      	pop	{r7, pc}
  4014ca:	bf00      	nop
  4014cc:	00401401 	.word	0x00401401
  4014d0:	20400904 	.word	0x20400904
  4014d4:	00401375 	.word	0x00401375

004014d8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4014d8:	b480      	push	{r7}
  4014da:	b083      	sub	sp, #12
  4014dc:	af00      	add	r7, sp, #0
  4014de:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4014e0:	687b      	ldr	r3, [r7, #4]
  4014e2:	2240      	movs	r2, #64	; 0x40
  4014e4:	601a      	str	r2, [r3, #0]
}
  4014e6:	bf00      	nop
  4014e8:	370c      	adds	r7, #12
  4014ea:	46bd      	mov	sp, r7
  4014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014f0:	4770      	bx	lr
  4014f2:	bf00      	nop

004014f4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4014f4:	b480      	push	{r7}
  4014f6:	b083      	sub	sp, #12
  4014f8:	af00      	add	r7, sp, #0
  4014fa:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4014fc:	687b      	ldr	r3, [r7, #4]
  4014fe:	2288      	movs	r2, #136	; 0x88
  401500:	601a      	str	r2, [r3, #0]
}
  401502:	bf00      	nop
  401504:	370c      	adds	r7, #12
  401506:	46bd      	mov	sp, r7
  401508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40150c:	4770      	bx	lr
  40150e:	bf00      	nop

00401510 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401510:	b480      	push	{r7}
  401512:	b083      	sub	sp, #12
  401514:	af00      	add	r7, sp, #0
  401516:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	2210      	movs	r2, #16
  40151c:	601a      	str	r2, [r3, #0]
}
  40151e:	bf00      	nop
  401520:	370c      	adds	r7, #12
  401522:	46bd      	mov	sp, r7
  401524:	f85d 7b04 	ldr.w	r7, [sp], #4
  401528:	4770      	bx	lr
  40152a:	bf00      	nop

0040152c <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  40152c:	b480      	push	{r7}
  40152e:	b083      	sub	sp, #12
  401530:	af00      	add	r7, sp, #0
  401532:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401534:	687b      	ldr	r3, [r7, #4]
  401536:	2224      	movs	r2, #36	; 0x24
  401538:	601a      	str	r2, [r3, #0]
}
  40153a:	bf00      	nop
  40153c:	370c      	adds	r7, #12
  40153e:	46bd      	mov	sp, r7
  401540:	f85d 7b04 	ldr.w	r7, [sp], #4
  401544:	4770      	bx	lr
  401546:	bf00      	nop

00401548 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401548:	b480      	push	{r7}
  40154a:	b083      	sub	sp, #12
  40154c:	af00      	add	r7, sp, #0
  40154e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401550:	687b      	ldr	r3, [r7, #4]
  401552:	f44f 7280 	mov.w	r2, #256	; 0x100
  401556:	601a      	str	r2, [r3, #0]
}
  401558:	bf00      	nop
  40155a:	370c      	adds	r7, #12
  40155c:	46bd      	mov	sp, r7
  40155e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401562:	4770      	bx	lr

00401564 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401564:	b480      	push	{r7}
  401566:	b083      	sub	sp, #12
  401568:	af00      	add	r7, sp, #0
  40156a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40156c:	687b      	ldr	r3, [r7, #4]
  40156e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401572:	601a      	str	r2, [r3, #0]
}
  401574:	bf00      	nop
  401576:	370c      	adds	r7, #12
  401578:	46bd      	mov	sp, r7
  40157a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40157e:	4770      	bx	lr

00401580 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401580:	b480      	push	{r7}
  401582:	b083      	sub	sp, #12
  401584:	af00      	add	r7, sp, #0
  401586:	6078      	str	r0, [r7, #4]
  401588:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40158a:	687b      	ldr	r3, [r7, #4]
  40158c:	695b      	ldr	r3, [r3, #20]
  40158e:	f003 0302 	and.w	r3, r3, #2
  401592:	2b00      	cmp	r3, #0
  401594:	d101      	bne.n	40159a <usart_write+0x1a>
		return 1;
  401596:	2301      	movs	r3, #1
  401598:	e005      	b.n	4015a6 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40159a:	683b      	ldr	r3, [r7, #0]
  40159c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4015a0:	687b      	ldr	r3, [r7, #4]
  4015a2:	61da      	str	r2, [r3, #28]
	return 0;
  4015a4:	2300      	movs	r3, #0
}
  4015a6:	4618      	mov	r0, r3
  4015a8:	370c      	adds	r7, #12
  4015aa:	46bd      	mov	sp, r7
  4015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015b0:	4770      	bx	lr
  4015b2:	bf00      	nop

004015b4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4015b4:	b480      	push	{r7}
  4015b6:	b083      	sub	sp, #12
  4015b8:	af00      	add	r7, sp, #0
  4015ba:	6078      	str	r0, [r7, #4]
  4015bc:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4015be:	687b      	ldr	r3, [r7, #4]
  4015c0:	695b      	ldr	r3, [r3, #20]
  4015c2:	f003 0301 	and.w	r3, r3, #1
  4015c6:	2b00      	cmp	r3, #0
  4015c8:	d101      	bne.n	4015ce <usart_read+0x1a>
		return 1;
  4015ca:	2301      	movs	r3, #1
  4015cc:	e006      	b.n	4015dc <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4015ce:	687b      	ldr	r3, [r7, #4]
  4015d0:	699b      	ldr	r3, [r3, #24]
  4015d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4015d6:	683b      	ldr	r3, [r7, #0]
  4015d8:	601a      	str	r2, [r3, #0]

	return 0;
  4015da:	2300      	movs	r3, #0
}
  4015dc:	4618      	mov	r0, r3
  4015de:	370c      	adds	r7, #12
  4015e0:	46bd      	mov	sp, r7
  4015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e6:	4770      	bx	lr

004015e8 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4015e8:	b480      	push	{r7}
  4015ea:	b083      	sub	sp, #12
  4015ec:	af00      	add	r7, sp, #0
  4015ee:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015f0:	687b      	ldr	r3, [r7, #4]
  4015f2:	4a04      	ldr	r2, [pc, #16]	; (401604 <usart_disable_writeprotect+0x1c>)
  4015f4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4015f8:	bf00      	nop
  4015fa:	370c      	adds	r7, #12
  4015fc:	46bd      	mov	sp, r7
  4015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401602:	4770      	bx	lr
  401604:	55534100 	.word	0x55534100

00401608 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401608:	b480      	push	{r7}
  40160a:	b083      	sub	sp, #12
  40160c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40160e:	f3ef 8310 	mrs	r3, PRIMASK
  401612:	607b      	str	r3, [r7, #4]
  return(result);
  401614:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401616:	2b00      	cmp	r3, #0
  401618:	bf0c      	ite	eq
  40161a:	2301      	moveq	r3, #1
  40161c:	2300      	movne	r3, #0
  40161e:	b2db      	uxtb	r3, r3
  401620:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401622:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401624:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401628:	4b04      	ldr	r3, [pc, #16]	; (40163c <cpu_irq_save+0x34>)
  40162a:	2200      	movs	r2, #0
  40162c:	701a      	strb	r2, [r3, #0]
	return flags;
  40162e:	683b      	ldr	r3, [r7, #0]
}
  401630:	4618      	mov	r0, r3
  401632:	370c      	adds	r7, #12
  401634:	46bd      	mov	sp, r7
  401636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163a:	4770      	bx	lr
  40163c:	20400000 	.word	0x20400000

00401640 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401640:	b480      	push	{r7}
  401642:	b083      	sub	sp, #12
  401644:	af00      	add	r7, sp, #0
  401646:	6078      	str	r0, [r7, #4]
	return (flags);
  401648:	687b      	ldr	r3, [r7, #4]
  40164a:	2b00      	cmp	r3, #0
  40164c:	bf14      	ite	ne
  40164e:	2301      	movne	r3, #1
  401650:	2300      	moveq	r3, #0
  401652:	b2db      	uxtb	r3, r3
}
  401654:	4618      	mov	r0, r3
  401656:	370c      	adds	r7, #12
  401658:	46bd      	mov	sp, r7
  40165a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40165e:	4770      	bx	lr

00401660 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401660:	b580      	push	{r7, lr}
  401662:	b082      	sub	sp, #8
  401664:	af00      	add	r7, sp, #0
  401666:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401668:	6878      	ldr	r0, [r7, #4]
  40166a:	4b07      	ldr	r3, [pc, #28]	; (401688 <cpu_irq_restore+0x28>)
  40166c:	4798      	blx	r3
  40166e:	4603      	mov	r3, r0
  401670:	2b00      	cmp	r3, #0
  401672:	d005      	beq.n	401680 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401674:	4b05      	ldr	r3, [pc, #20]	; (40168c <cpu_irq_restore+0x2c>)
  401676:	2201      	movs	r2, #1
  401678:	701a      	strb	r2, [r3, #0]
  40167a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40167e:	b662      	cpsie	i
}
  401680:	bf00      	nop
  401682:	3708      	adds	r7, #8
  401684:	46bd      	mov	sp, r7
  401686:	bd80      	pop	{r7, pc}
  401688:	00401641 	.word	0x00401641
  40168c:	20400000 	.word	0x20400000

00401690 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401690:	b580      	push	{r7, lr}
  401692:	b084      	sub	sp, #16
  401694:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401696:	4b1e      	ldr	r3, [pc, #120]	; (401710 <Reset_Handler+0x80>)
  401698:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40169a:	4b1e      	ldr	r3, [pc, #120]	; (401714 <Reset_Handler+0x84>)
  40169c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40169e:	68fa      	ldr	r2, [r7, #12]
  4016a0:	68bb      	ldr	r3, [r7, #8]
  4016a2:	429a      	cmp	r2, r3
  4016a4:	d00c      	beq.n	4016c0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4016a6:	e007      	b.n	4016b8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4016a8:	68bb      	ldr	r3, [r7, #8]
  4016aa:	1d1a      	adds	r2, r3, #4
  4016ac:	60ba      	str	r2, [r7, #8]
  4016ae:	68fa      	ldr	r2, [r7, #12]
  4016b0:	1d11      	adds	r1, r2, #4
  4016b2:	60f9      	str	r1, [r7, #12]
  4016b4:	6812      	ldr	r2, [r2, #0]
  4016b6:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4016b8:	68bb      	ldr	r3, [r7, #8]
  4016ba:	4a17      	ldr	r2, [pc, #92]	; (401718 <Reset_Handler+0x88>)
  4016bc:	4293      	cmp	r3, r2
  4016be:	d3f3      	bcc.n	4016a8 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4016c0:	4b16      	ldr	r3, [pc, #88]	; (40171c <Reset_Handler+0x8c>)
  4016c2:	60bb      	str	r3, [r7, #8]
  4016c4:	e004      	b.n	4016d0 <Reset_Handler+0x40>
                *pDest++ = 0;
  4016c6:	68bb      	ldr	r3, [r7, #8]
  4016c8:	1d1a      	adds	r2, r3, #4
  4016ca:	60ba      	str	r2, [r7, #8]
  4016cc:	2200      	movs	r2, #0
  4016ce:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4016d0:	68bb      	ldr	r3, [r7, #8]
  4016d2:	4a13      	ldr	r2, [pc, #76]	; (401720 <Reset_Handler+0x90>)
  4016d4:	4293      	cmp	r3, r2
  4016d6:	d3f6      	bcc.n	4016c6 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4016d8:	4b12      	ldr	r3, [pc, #72]	; (401724 <Reset_Handler+0x94>)
  4016da:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4016dc:	4a12      	ldr	r2, [pc, #72]	; (401728 <Reset_Handler+0x98>)
  4016de:	68fb      	ldr	r3, [r7, #12]
  4016e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4016e4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4016e6:	4b11      	ldr	r3, [pc, #68]	; (40172c <Reset_Handler+0x9c>)
  4016e8:	4798      	blx	r3
  4016ea:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4016ec:	4a10      	ldr	r2, [pc, #64]	; (401730 <Reset_Handler+0xa0>)
  4016ee:	4b10      	ldr	r3, [pc, #64]	; (401730 <Reset_Handler+0xa0>)
  4016f0:	681b      	ldr	r3, [r3, #0]
  4016f2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4016f6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4016f8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4016fc:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401700:	6878      	ldr	r0, [r7, #4]
  401702:	4b0c      	ldr	r3, [pc, #48]	; (401734 <Reset_Handler+0xa4>)
  401704:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401706:	4b0c      	ldr	r3, [pc, #48]	; (401738 <Reset_Handler+0xa8>)
  401708:	4798      	blx	r3

        /* Branch to main function */
        main();
  40170a:	4b0c      	ldr	r3, [pc, #48]	; (40173c <Reset_Handler+0xac>)
  40170c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40170e:	e7fe      	b.n	40170e <Reset_Handler+0x7e>
  401710:	00405528 	.word	0x00405528
  401714:	20400000 	.word	0x20400000
  401718:	20400874 	.word	0x20400874
  40171c:	20400874 	.word	0x20400874
  401720:	20400954 	.word	0x20400954
  401724:	00400000 	.word	0x00400000
  401728:	e000ed00 	.word	0xe000ed00
  40172c:	00401609 	.word	0x00401609
  401730:	e000ed88 	.word	0xe000ed88
  401734:	00401661 	.word	0x00401661
  401738:	00402261 	.word	0x00402261
  40173c:	00402161 	.word	0x00402161

00401740 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401740:	b480      	push	{r7}
  401742:	af00      	add	r7, sp, #0
        while (1) {
        }
  401744:	e7fe      	b.n	401744 <Dummy_Handler+0x4>
  401746:	bf00      	nop

00401748 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401748:	b480      	push	{r7}
  40174a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40174c:	4b52      	ldr	r3, [pc, #328]	; (401898 <SystemCoreClockUpdate+0x150>)
  40174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401750:	f003 0303 	and.w	r3, r3, #3
  401754:	2b01      	cmp	r3, #1
  401756:	d014      	beq.n	401782 <SystemCoreClockUpdate+0x3a>
  401758:	2b01      	cmp	r3, #1
  40175a:	d302      	bcc.n	401762 <SystemCoreClockUpdate+0x1a>
  40175c:	2b02      	cmp	r3, #2
  40175e:	d038      	beq.n	4017d2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401760:	e07a      	b.n	401858 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401762:	4b4e      	ldr	r3, [pc, #312]	; (40189c <SystemCoreClockUpdate+0x154>)
  401764:	695b      	ldr	r3, [r3, #20]
  401766:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40176a:	2b00      	cmp	r3, #0
  40176c:	d004      	beq.n	401778 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40176e:	4b4c      	ldr	r3, [pc, #304]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401770:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401774:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  401776:	e06f      	b.n	401858 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401778:	4b49      	ldr	r3, [pc, #292]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  40177a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40177e:	601a      	str	r2, [r3, #0]
      }
    break;
  401780:	e06a      	b.n	401858 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401782:	4b45      	ldr	r3, [pc, #276]	; (401898 <SystemCoreClockUpdate+0x150>)
  401784:	6a1b      	ldr	r3, [r3, #32]
  401786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40178a:	2b00      	cmp	r3, #0
  40178c:	d003      	beq.n	401796 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40178e:	4b44      	ldr	r3, [pc, #272]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401790:	4a44      	ldr	r2, [pc, #272]	; (4018a4 <SystemCoreClockUpdate+0x15c>)
  401792:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401794:	e060      	b.n	401858 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401796:	4b42      	ldr	r3, [pc, #264]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401798:	4a43      	ldr	r2, [pc, #268]	; (4018a8 <SystemCoreClockUpdate+0x160>)
  40179a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40179c:	4b3e      	ldr	r3, [pc, #248]	; (401898 <SystemCoreClockUpdate+0x150>)
  40179e:	6a1b      	ldr	r3, [r3, #32]
  4017a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017a4:	2b10      	cmp	r3, #16
  4017a6:	d004      	beq.n	4017b2 <SystemCoreClockUpdate+0x6a>
  4017a8:	2b20      	cmp	r3, #32
  4017aa:	d008      	beq.n	4017be <SystemCoreClockUpdate+0x76>
  4017ac:	2b00      	cmp	r3, #0
  4017ae:	d00e      	beq.n	4017ce <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4017b0:	e00e      	b.n	4017d0 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4017b2:	4b3b      	ldr	r3, [pc, #236]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  4017b4:	681b      	ldr	r3, [r3, #0]
  4017b6:	005b      	lsls	r3, r3, #1
  4017b8:	4a39      	ldr	r2, [pc, #228]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  4017ba:	6013      	str	r3, [r2, #0]
          break;
  4017bc:	e008      	b.n	4017d0 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4017be:	4b38      	ldr	r3, [pc, #224]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  4017c0:	681a      	ldr	r2, [r3, #0]
  4017c2:	4613      	mov	r3, r2
  4017c4:	005b      	lsls	r3, r3, #1
  4017c6:	4413      	add	r3, r2
  4017c8:	4a35      	ldr	r2, [pc, #212]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  4017ca:	6013      	str	r3, [r2, #0]
          break;
  4017cc:	e000      	b.n	4017d0 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4017ce:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4017d0:	e042      	b.n	401858 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4017d2:	4b31      	ldr	r3, [pc, #196]	; (401898 <SystemCoreClockUpdate+0x150>)
  4017d4:	6a1b      	ldr	r3, [r3, #32]
  4017d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4017da:	2b00      	cmp	r3, #0
  4017dc:	d003      	beq.n	4017e6 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4017de:	4b30      	ldr	r3, [pc, #192]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  4017e0:	4a30      	ldr	r2, [pc, #192]	; (4018a4 <SystemCoreClockUpdate+0x15c>)
  4017e2:	601a      	str	r2, [r3, #0]
  4017e4:	e01c      	b.n	401820 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017e6:	4b2e      	ldr	r3, [pc, #184]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  4017e8:	4a2f      	ldr	r2, [pc, #188]	; (4018a8 <SystemCoreClockUpdate+0x160>)
  4017ea:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4017ec:	4b2a      	ldr	r3, [pc, #168]	; (401898 <SystemCoreClockUpdate+0x150>)
  4017ee:	6a1b      	ldr	r3, [r3, #32]
  4017f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017f4:	2b10      	cmp	r3, #16
  4017f6:	d004      	beq.n	401802 <SystemCoreClockUpdate+0xba>
  4017f8:	2b20      	cmp	r3, #32
  4017fa:	d008      	beq.n	40180e <SystemCoreClockUpdate+0xc6>
  4017fc:	2b00      	cmp	r3, #0
  4017fe:	d00e      	beq.n	40181e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401800:	e00e      	b.n	401820 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401802:	4b27      	ldr	r3, [pc, #156]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401804:	681b      	ldr	r3, [r3, #0]
  401806:	005b      	lsls	r3, r3, #1
  401808:	4a25      	ldr	r2, [pc, #148]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  40180a:	6013      	str	r3, [r2, #0]
          break;
  40180c:	e008      	b.n	401820 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  40180e:	4b24      	ldr	r3, [pc, #144]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401810:	681a      	ldr	r2, [r3, #0]
  401812:	4613      	mov	r3, r2
  401814:	005b      	lsls	r3, r3, #1
  401816:	4413      	add	r3, r2
  401818:	4a21      	ldr	r2, [pc, #132]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  40181a:	6013      	str	r3, [r2, #0]
          break;
  40181c:	e000      	b.n	401820 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40181e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401820:	4b1d      	ldr	r3, [pc, #116]	; (401898 <SystemCoreClockUpdate+0x150>)
  401822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401824:	f003 0303 	and.w	r3, r3, #3
  401828:	2b02      	cmp	r3, #2
  40182a:	d114      	bne.n	401856 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40182c:	4b1a      	ldr	r3, [pc, #104]	; (401898 <SystemCoreClockUpdate+0x150>)
  40182e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401830:	4b1e      	ldr	r3, [pc, #120]	; (4018ac <SystemCoreClockUpdate+0x164>)
  401832:	4013      	ands	r3, r2
  401834:	0c1b      	lsrs	r3, r3, #16
  401836:	3301      	adds	r3, #1
  401838:	4a19      	ldr	r2, [pc, #100]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  40183a:	6812      	ldr	r2, [r2, #0]
  40183c:	fb02 f303 	mul.w	r3, r2, r3
  401840:	4a17      	ldr	r2, [pc, #92]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401842:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401844:	4b14      	ldr	r3, [pc, #80]	; (401898 <SystemCoreClockUpdate+0x150>)
  401846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401848:	b2db      	uxtb	r3, r3
  40184a:	4a15      	ldr	r2, [pc, #84]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  40184c:	6812      	ldr	r2, [r2, #0]
  40184e:	fbb2 f3f3 	udiv	r3, r2, r3
  401852:	4a13      	ldr	r2, [pc, #76]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401854:	6013      	str	r3, [r2, #0]
      }
    break;
  401856:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401858:	4b0f      	ldr	r3, [pc, #60]	; (401898 <SystemCoreClockUpdate+0x150>)
  40185a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40185c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401860:	2b70      	cmp	r3, #112	; 0x70
  401862:	d108      	bne.n	401876 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401864:	4b0e      	ldr	r3, [pc, #56]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401866:	681b      	ldr	r3, [r3, #0]
  401868:	4a11      	ldr	r2, [pc, #68]	; (4018b0 <SystemCoreClockUpdate+0x168>)
  40186a:	fba2 2303 	umull	r2, r3, r2, r3
  40186e:	085b      	lsrs	r3, r3, #1
  401870:	4a0b      	ldr	r2, [pc, #44]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401872:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401874:	e00a      	b.n	40188c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401876:	4b08      	ldr	r3, [pc, #32]	; (401898 <SystemCoreClockUpdate+0x150>)
  401878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40187a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40187e:	091b      	lsrs	r3, r3, #4
  401880:	4a07      	ldr	r2, [pc, #28]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  401882:	6812      	ldr	r2, [r2, #0]
  401884:	fa22 f303 	lsr.w	r3, r2, r3
  401888:	4a05      	ldr	r2, [pc, #20]	; (4018a0 <SystemCoreClockUpdate+0x158>)
  40188a:	6013      	str	r3, [r2, #0]
  }
}
  40188c:	bf00      	nop
  40188e:	46bd      	mov	sp, r7
  401890:	f85d 7b04 	ldr.w	r7, [sp], #4
  401894:	4770      	bx	lr
  401896:	bf00      	nop
  401898:	400e0600 	.word	0x400e0600
  40189c:	400e1810 	.word	0x400e1810
  4018a0:	20400004 	.word	0x20400004
  4018a4:	00b71b00 	.word	0x00b71b00
  4018a8:	003d0900 	.word	0x003d0900
  4018ac:	07ff0000 	.word	0x07ff0000
  4018b0:	aaaaaaab 	.word	0xaaaaaaab

004018b4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4018b4:	b480      	push	{r7}
  4018b6:	b083      	sub	sp, #12
  4018b8:	af00      	add	r7, sp, #0
  4018ba:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4018bc:	687b      	ldr	r3, [r7, #4]
  4018be:	4a19      	ldr	r2, [pc, #100]	; (401924 <system_init_flash+0x70>)
  4018c0:	4293      	cmp	r3, r2
  4018c2:	d804      	bhi.n	4018ce <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4018c4:	4b18      	ldr	r3, [pc, #96]	; (401928 <system_init_flash+0x74>)
  4018c6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4018ca:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4018cc:	e023      	b.n	401916 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4018ce:	687b      	ldr	r3, [r7, #4]
  4018d0:	4a16      	ldr	r2, [pc, #88]	; (40192c <system_init_flash+0x78>)
  4018d2:	4293      	cmp	r3, r2
  4018d4:	d803      	bhi.n	4018de <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4018d6:	4b14      	ldr	r3, [pc, #80]	; (401928 <system_init_flash+0x74>)
  4018d8:	4a15      	ldr	r2, [pc, #84]	; (401930 <system_init_flash+0x7c>)
  4018da:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4018dc:	e01b      	b.n	401916 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4018de:	687b      	ldr	r3, [r7, #4]
  4018e0:	4a14      	ldr	r2, [pc, #80]	; (401934 <system_init_flash+0x80>)
  4018e2:	4293      	cmp	r3, r2
  4018e4:	d803      	bhi.n	4018ee <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4018e6:	4b10      	ldr	r3, [pc, #64]	; (401928 <system_init_flash+0x74>)
  4018e8:	4a13      	ldr	r2, [pc, #76]	; (401938 <system_init_flash+0x84>)
  4018ea:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4018ec:	e013      	b.n	401916 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4018ee:	687b      	ldr	r3, [r7, #4]
  4018f0:	4a12      	ldr	r2, [pc, #72]	; (40193c <system_init_flash+0x88>)
  4018f2:	4293      	cmp	r3, r2
  4018f4:	d803      	bhi.n	4018fe <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4018f6:	4b0c      	ldr	r3, [pc, #48]	; (401928 <system_init_flash+0x74>)
  4018f8:	4a11      	ldr	r2, [pc, #68]	; (401940 <system_init_flash+0x8c>)
  4018fa:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4018fc:	e00b      	b.n	401916 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4018fe:	687b      	ldr	r3, [r7, #4]
  401900:	4a10      	ldr	r2, [pc, #64]	; (401944 <system_init_flash+0x90>)
  401902:	4293      	cmp	r3, r2
  401904:	d804      	bhi.n	401910 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401906:	4b08      	ldr	r3, [pc, #32]	; (401928 <system_init_flash+0x74>)
  401908:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40190c:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40190e:	e002      	b.n	401916 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401910:	4b05      	ldr	r3, [pc, #20]	; (401928 <system_init_flash+0x74>)
  401912:	4a0d      	ldr	r2, [pc, #52]	; (401948 <system_init_flash+0x94>)
  401914:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401916:	bf00      	nop
  401918:	370c      	adds	r7, #12
  40191a:	46bd      	mov	sp, r7
  40191c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401920:	4770      	bx	lr
  401922:	bf00      	nop
  401924:	01312cff 	.word	0x01312cff
  401928:	400e0c00 	.word	0x400e0c00
  40192c:	026259ff 	.word	0x026259ff
  401930:	04000100 	.word	0x04000100
  401934:	039386ff 	.word	0x039386ff
  401938:	04000200 	.word	0x04000200
  40193c:	04c4b3ff 	.word	0x04c4b3ff
  401940:	04000300 	.word	0x04000300
  401944:	05f5e0ff 	.word	0x05f5e0ff
  401948:	04000500 	.word	0x04000500

0040194c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40194c:	b480      	push	{r7}
  40194e:	b085      	sub	sp, #20
  401950:	af00      	add	r7, sp, #0
  401952:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401954:	4b10      	ldr	r3, [pc, #64]	; (401998 <_sbrk+0x4c>)
  401956:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401958:	4b10      	ldr	r3, [pc, #64]	; (40199c <_sbrk+0x50>)
  40195a:	681b      	ldr	r3, [r3, #0]
  40195c:	2b00      	cmp	r3, #0
  40195e:	d102      	bne.n	401966 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401960:	4b0e      	ldr	r3, [pc, #56]	; (40199c <_sbrk+0x50>)
  401962:	4a0f      	ldr	r2, [pc, #60]	; (4019a0 <_sbrk+0x54>)
  401964:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401966:	4b0d      	ldr	r3, [pc, #52]	; (40199c <_sbrk+0x50>)
  401968:	681b      	ldr	r3, [r3, #0]
  40196a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40196c:	68ba      	ldr	r2, [r7, #8]
  40196e:	687b      	ldr	r3, [r7, #4]
  401970:	441a      	add	r2, r3
  401972:	68fb      	ldr	r3, [r7, #12]
  401974:	429a      	cmp	r2, r3
  401976:	dd02      	ble.n	40197e <_sbrk+0x32>
		return (caddr_t) -1;	
  401978:	f04f 33ff 	mov.w	r3, #4294967295
  40197c:	e006      	b.n	40198c <_sbrk+0x40>
	}

	heap += incr;
  40197e:	4b07      	ldr	r3, [pc, #28]	; (40199c <_sbrk+0x50>)
  401980:	681a      	ldr	r2, [r3, #0]
  401982:	687b      	ldr	r3, [r7, #4]
  401984:	4413      	add	r3, r2
  401986:	4a05      	ldr	r2, [pc, #20]	; (40199c <_sbrk+0x50>)
  401988:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40198a:	68bb      	ldr	r3, [r7, #8]
}
  40198c:	4618      	mov	r0, r3
  40198e:	3714      	adds	r7, #20
  401990:	46bd      	mov	sp, r7
  401992:	f85d 7b04 	ldr.w	r7, [sp], #4
  401996:	4770      	bx	lr
  401998:	2045fffc 	.word	0x2045fffc
  40199c:	20400908 	.word	0x20400908
  4019a0:	20402b58 	.word	0x20402b58

004019a4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  4019a4:	b480      	push	{r7}
  4019a6:	b083      	sub	sp, #12
  4019a8:	af00      	add	r7, sp, #0
  4019aa:	6078      	str	r0, [r7, #4]
	return -1;
  4019ac:	f04f 33ff 	mov.w	r3, #4294967295
}
  4019b0:	4618      	mov	r0, r3
  4019b2:	370c      	adds	r7, #12
  4019b4:	46bd      	mov	sp, r7
  4019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ba:	4770      	bx	lr

004019bc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4019bc:	b480      	push	{r7}
  4019be:	b083      	sub	sp, #12
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	6078      	str	r0, [r7, #4]
  4019c4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4019c6:	683b      	ldr	r3, [r7, #0]
  4019c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4019cc:	605a      	str	r2, [r3, #4]

	return 0;
  4019ce:	2300      	movs	r3, #0
}
  4019d0:	4618      	mov	r0, r3
  4019d2:	370c      	adds	r7, #12
  4019d4:	46bd      	mov	sp, r7
  4019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019da:	4770      	bx	lr

004019dc <_isatty>:

extern int _isatty(int file)
{
  4019dc:	b480      	push	{r7}
  4019de:	b083      	sub	sp, #12
  4019e0:	af00      	add	r7, sp, #0
  4019e2:	6078      	str	r0, [r7, #4]
	return 1;
  4019e4:	2301      	movs	r3, #1
}
  4019e6:	4618      	mov	r0, r3
  4019e8:	370c      	adds	r7, #12
  4019ea:	46bd      	mov	sp, r7
  4019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f0:	4770      	bx	lr
  4019f2:	bf00      	nop

004019f4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4019f4:	b480      	push	{r7}
  4019f6:	b085      	sub	sp, #20
  4019f8:	af00      	add	r7, sp, #0
  4019fa:	60f8      	str	r0, [r7, #12]
  4019fc:	60b9      	str	r1, [r7, #8]
  4019fe:	607a      	str	r2, [r7, #4]
	return 0;
  401a00:	2300      	movs	r3, #0
}
  401a02:	4618      	mov	r0, r3
  401a04:	3714      	adds	r7, #20
  401a06:	46bd      	mov	sp, r7
  401a08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0c:	4770      	bx	lr
  401a0e:	bf00      	nop

00401a10 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401a10:	b480      	push	{r7}
  401a12:	b083      	sub	sp, #12
  401a14:	af00      	add	r7, sp, #0
  401a16:	4603      	mov	r3, r0
  401a18:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a1a:	4909      	ldr	r1, [pc, #36]	; (401a40 <NVIC_EnableIRQ+0x30>)
  401a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a20:	095b      	lsrs	r3, r3, #5
  401a22:	79fa      	ldrb	r2, [r7, #7]
  401a24:	f002 021f 	and.w	r2, r2, #31
  401a28:	2001      	movs	r0, #1
  401a2a:	fa00 f202 	lsl.w	r2, r0, r2
  401a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a32:	bf00      	nop
  401a34:	370c      	adds	r7, #12
  401a36:	46bd      	mov	sp, r7
  401a38:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a3c:	4770      	bx	lr
  401a3e:	bf00      	nop
  401a40:	e000e100 	.word	0xe000e100

00401a44 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401a44:	b480      	push	{r7}
  401a46:	b083      	sub	sp, #12
  401a48:	af00      	add	r7, sp, #0
  401a4a:	4603      	mov	r3, r0
  401a4c:	6039      	str	r1, [r7, #0]
  401a4e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a54:	2b00      	cmp	r3, #0
  401a56:	da0b      	bge.n	401a70 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401a58:	490d      	ldr	r1, [pc, #52]	; (401a90 <NVIC_SetPriority+0x4c>)
  401a5a:	79fb      	ldrb	r3, [r7, #7]
  401a5c:	f003 030f 	and.w	r3, r3, #15
  401a60:	3b04      	subs	r3, #4
  401a62:	683a      	ldr	r2, [r7, #0]
  401a64:	b2d2      	uxtb	r2, r2
  401a66:	0152      	lsls	r2, r2, #5
  401a68:	b2d2      	uxtb	r2, r2
  401a6a:	440b      	add	r3, r1
  401a6c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401a6e:	e009      	b.n	401a84 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401a70:	4908      	ldr	r1, [pc, #32]	; (401a94 <NVIC_SetPriority+0x50>)
  401a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a76:	683a      	ldr	r2, [r7, #0]
  401a78:	b2d2      	uxtb	r2, r2
  401a7a:	0152      	lsls	r2, r2, #5
  401a7c:	b2d2      	uxtb	r2, r2
  401a7e:	440b      	add	r3, r1
  401a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401a84:	bf00      	nop
  401a86:	370c      	adds	r7, #12
  401a88:	46bd      	mov	sp, r7
  401a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8e:	4770      	bx	lr
  401a90:	e000ed00 	.word	0xe000ed00
  401a94:	e000e100 	.word	0xe000e100

00401a98 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	b082      	sub	sp, #8
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  401aa0:	687b      	ldr	r3, [r7, #4]
  401aa2:	3b01      	subs	r3, #1
  401aa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  401aa8:	d301      	bcc.n	401aae <SysTick_Config+0x16>
  401aaa:	2301      	movs	r3, #1
  401aac:	e00f      	b.n	401ace <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401aae:	4a0a      	ldr	r2, [pc, #40]	; (401ad8 <SysTick_Config+0x40>)
  401ab0:	687b      	ldr	r3, [r7, #4]
  401ab2:	3b01      	subs	r3, #1
  401ab4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  401ab6:	2107      	movs	r1, #7
  401ab8:	f04f 30ff 	mov.w	r0, #4294967295
  401abc:	4b07      	ldr	r3, [pc, #28]	; (401adc <SysTick_Config+0x44>)
  401abe:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401ac0:	4b05      	ldr	r3, [pc, #20]	; (401ad8 <SysTick_Config+0x40>)
  401ac2:	2200      	movs	r2, #0
  401ac4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401ac6:	4b04      	ldr	r3, [pc, #16]	; (401ad8 <SysTick_Config+0x40>)
  401ac8:	2207      	movs	r2, #7
  401aca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
  401acc:	2300      	movs	r3, #0
}
  401ace:	4618      	mov	r0, r3
  401ad0:	3708      	adds	r7, #8
  401ad2:	46bd      	mov	sp, r7
  401ad4:	bd80      	pop	{r7, pc}
  401ad6:	bf00      	nop
  401ad8:	e000e010 	.word	0xe000e010
  401adc:	00401a45 	.word	0x00401a45

00401ae0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401ae0:	b480      	push	{r7}
  401ae2:	b083      	sub	sp, #12
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401ae8:	687b      	ldr	r3, [r7, #4]
  401aea:	2b07      	cmp	r3, #7
  401aec:	d825      	bhi.n	401b3a <osc_get_rate+0x5a>
  401aee:	a201      	add	r2, pc, #4	; (adr r2, 401af4 <osc_get_rate+0x14>)
  401af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401af4:	00401b15 	.word	0x00401b15
  401af8:	00401b1b 	.word	0x00401b1b
  401afc:	00401b21 	.word	0x00401b21
  401b00:	00401b27 	.word	0x00401b27
  401b04:	00401b2b 	.word	0x00401b2b
  401b08:	00401b2f 	.word	0x00401b2f
  401b0c:	00401b33 	.word	0x00401b33
  401b10:	00401b37 	.word	0x00401b37
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401b14:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401b18:	e010      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b1e:	e00d      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401b20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401b24:	e00a      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401b26:	4b08      	ldr	r3, [pc, #32]	; (401b48 <osc_get_rate+0x68>)
  401b28:	e008      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401b2a:	4b08      	ldr	r3, [pc, #32]	; (401b4c <osc_get_rate+0x6c>)
  401b2c:	e006      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401b2e:	4b08      	ldr	r3, [pc, #32]	; (401b50 <osc_get_rate+0x70>)
  401b30:	e004      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401b32:	4b07      	ldr	r3, [pc, #28]	; (401b50 <osc_get_rate+0x70>)
  401b34:	e002      	b.n	401b3c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401b36:	4b06      	ldr	r3, [pc, #24]	; (401b50 <osc_get_rate+0x70>)
  401b38:	e000      	b.n	401b3c <osc_get_rate+0x5c>
	}

	return 0;
  401b3a:	2300      	movs	r3, #0
}
  401b3c:	4618      	mov	r0, r3
  401b3e:	370c      	adds	r7, #12
  401b40:	46bd      	mov	sp, r7
  401b42:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b46:	4770      	bx	lr
  401b48:	003d0900 	.word	0x003d0900
  401b4c:	007a1200 	.word	0x007a1200
  401b50:	00b71b00 	.word	0x00b71b00

00401b54 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401b54:	b580      	push	{r7, lr}
  401b56:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401b58:	2006      	movs	r0, #6
  401b5a:	4b05      	ldr	r3, [pc, #20]	; (401b70 <sysclk_get_main_hz+0x1c>)
  401b5c:	4798      	blx	r3
  401b5e:	4602      	mov	r2, r0
  401b60:	4613      	mov	r3, r2
  401b62:	009b      	lsls	r3, r3, #2
  401b64:	4413      	add	r3, r2
  401b66:	009a      	lsls	r2, r3, #2
  401b68:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401b6a:	4618      	mov	r0, r3
  401b6c:	bd80      	pop	{r7, pc}
  401b6e:	bf00      	nop
  401b70:	00401ae1 	.word	0x00401ae1

00401b74 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401b74:	b580      	push	{r7, lr}
  401b76:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401b78:	4b02      	ldr	r3, [pc, #8]	; (401b84 <sysclk_get_cpu_hz+0x10>)
  401b7a:	4798      	blx	r3
  401b7c:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401b7e:	4618      	mov	r0, r3
  401b80:	bd80      	pop	{r7, pc}
  401b82:	bf00      	nop
  401b84:	00401b55 	.word	0x00401b55

00401b88 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401b88:	b580      	push	{r7, lr}
  401b8a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401b8c:	4b02      	ldr	r3, [pc, #8]	; (401b98 <sysclk_get_peripheral_hz+0x10>)
  401b8e:	4798      	blx	r3
  401b90:	4603      	mov	r3, r0
  401b92:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401b94:	4618      	mov	r0, r3
  401b96:	bd80      	pop	{r7, pc}
  401b98:	00401b55 	.word	0x00401b55

00401b9c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401b9c:	b580      	push	{r7, lr}
  401b9e:	b082      	sub	sp, #8
  401ba0:	af00      	add	r7, sp, #0
  401ba2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401ba4:	6878      	ldr	r0, [r7, #4]
  401ba6:	4b03      	ldr	r3, [pc, #12]	; (401bb4 <sysclk_enable_peripheral_clock+0x18>)
  401ba8:	4798      	blx	r3
}
  401baa:	bf00      	nop
  401bac:	3708      	adds	r7, #8
  401bae:	46bd      	mov	sp, r7
  401bb0:	bd80      	pop	{r7, pc}
  401bb2:	bf00      	nop
  401bb4:	00401235 	.word	0x00401235

00401bb8 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
  401bb8:	b480      	push	{r7}
  401bba:	b08b      	sub	sp, #44	; 0x2c
  401bbc:	af00      	add	r7, sp, #0
  401bbe:	6078      	str	r0, [r7, #4]
  401bc0:	687b      	ldr	r3, [r7, #4]
  401bc2:	627b      	str	r3, [r7, #36]	; 0x24
  401bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401bc6:	623b      	str	r3, [r7, #32]
  401bc8:	6a3b      	ldr	r3, [r7, #32]
  401bca:	61fb      	str	r3, [r7, #28]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401bcc:	69fb      	ldr	r3, [r7, #28]
  401bce:	095b      	lsrs	r3, r3, #5
  401bd0:	61bb      	str	r3, [r7, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401bd2:	69ba      	ldr	r2, [r7, #24]
  401bd4:	4b13      	ldr	r3, [pc, #76]	; (401c24 <ioport_toggle_pin_level+0x6c>)
  401bd6:	4413      	add	r3, r2
  401bd8:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(port)->PIO_PDSR & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
  401bda:	617b      	str	r3, [r7, #20]
  401bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401bde:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401be0:	693b      	ldr	r3, [r7, #16]
  401be2:	f003 031f 	and.w	r3, r3, #31
  401be6:	2201      	movs	r2, #1
  401be8:	fa02 f303 	lsl.w	r3, r2, r3
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  401bec:	60fb      	str	r3, [r7, #12]

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401bee:	697b      	ldr	r3, [r7, #20]
  401bf0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  401bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401bf4:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401bf6:	68bb      	ldr	r3, [r7, #8]
  401bf8:	f003 031f 	and.w	r3, r3, #31
  401bfc:	2101      	movs	r1, #1
  401bfe:	fa01 f303 	lsl.w	r3, r1, r3
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401c02:	4013      	ands	r3, r2
  401c04:	2b00      	cmp	r3, #0
  401c06:	d003      	beq.n	401c10 <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  401c08:	697b      	ldr	r3, [r7, #20]
  401c0a:	68fa      	ldr	r2, [r7, #12]
  401c0c:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_toggle_pin_level(pin);
}
  401c0e:	e002      	b.n	401c16 <ioport_toggle_pin_level+0x5e>
	} else {
		port->PIO_SODR = mask;
  401c10:	697b      	ldr	r3, [r7, #20]
  401c12:	68fa      	ldr	r2, [r7, #12]
  401c14:	631a      	str	r2, [r3, #48]	; 0x30
  401c16:	bf00      	nop
  401c18:	372c      	adds	r7, #44	; 0x2c
  401c1a:	46bd      	mov	sp, r7
  401c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c20:	4770      	bx	lr
  401c22:	bf00      	nop
  401c24:	00200707 	.word	0x00200707

00401c28 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401c28:	b580      	push	{r7, lr}
  401c2a:	b08c      	sub	sp, #48	; 0x30
  401c2c:	af00      	add	r7, sp, #0
  401c2e:	6078      	str	r0, [r7, #4]
  401c30:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c32:	4b49      	ldr	r3, [pc, #292]	; (401d58 <usart_serial_init+0x130>)
  401c34:	4798      	blx	r3
  401c36:	4603      	mov	r3, r0
  401c38:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401c3a:	683b      	ldr	r3, [r7, #0]
  401c3c:	681b      	ldr	r3, [r3, #0]
  401c3e:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401c40:	683b      	ldr	r3, [r7, #0]
  401c42:	689b      	ldr	r3, [r3, #8]
  401c44:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401c46:	683b      	ldr	r3, [r7, #0]
  401c48:	681b      	ldr	r3, [r3, #0]
  401c4a:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401c4c:	683b      	ldr	r3, [r7, #0]
  401c4e:	685b      	ldr	r3, [r3, #4]
  401c50:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401c52:	683b      	ldr	r3, [r7, #0]
  401c54:	689b      	ldr	r3, [r3, #8]
  401c56:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401c58:	683b      	ldr	r3, [r7, #0]
  401c5a:	68db      	ldr	r3, [r3, #12]
  401c5c:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401c5e:	2300      	movs	r3, #0
  401c60:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c62:	687b      	ldr	r3, [r7, #4]
  401c64:	4a3d      	ldr	r2, [pc, #244]	; (401d5c <usart_serial_init+0x134>)
  401c66:	4293      	cmp	r3, r2
  401c68:	d108      	bne.n	401c7c <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401c6a:	2007      	movs	r0, #7
  401c6c:	4b3c      	ldr	r3, [pc, #240]	; (401d60 <usart_serial_init+0x138>)
  401c6e:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c70:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c74:	4619      	mov	r1, r3
  401c76:	6878      	ldr	r0, [r7, #4]
  401c78:	4b3a      	ldr	r3, [pc, #232]	; (401d64 <usart_serial_init+0x13c>)
  401c7a:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c7c:	687b      	ldr	r3, [r7, #4]
  401c7e:	4a3a      	ldr	r2, [pc, #232]	; (401d68 <usart_serial_init+0x140>)
  401c80:	4293      	cmp	r3, r2
  401c82:	d108      	bne.n	401c96 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401c84:	2008      	movs	r0, #8
  401c86:	4b36      	ldr	r3, [pc, #216]	; (401d60 <usart_serial_init+0x138>)
  401c88:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c8e:	4619      	mov	r1, r3
  401c90:	6878      	ldr	r0, [r7, #4]
  401c92:	4b34      	ldr	r3, [pc, #208]	; (401d64 <usart_serial_init+0x13c>)
  401c94:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401c96:	687b      	ldr	r3, [r7, #4]
  401c98:	4a34      	ldr	r2, [pc, #208]	; (401d6c <usart_serial_init+0x144>)
  401c9a:	4293      	cmp	r3, r2
  401c9c:	d108      	bne.n	401cb0 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401c9e:	202c      	movs	r0, #44	; 0x2c
  401ca0:	4b2f      	ldr	r3, [pc, #188]	; (401d60 <usart_serial_init+0x138>)
  401ca2:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401ca4:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401ca8:	4619      	mov	r1, r3
  401caa:	6878      	ldr	r0, [r7, #4]
  401cac:	4b2d      	ldr	r3, [pc, #180]	; (401d64 <usart_serial_init+0x13c>)
  401cae:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401cb0:	687b      	ldr	r3, [r7, #4]
  401cb2:	4a2f      	ldr	r2, [pc, #188]	; (401d70 <usart_serial_init+0x148>)
  401cb4:	4293      	cmp	r3, r2
  401cb6:	d108      	bne.n	401cca <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401cb8:	202d      	movs	r0, #45	; 0x2d
  401cba:	4b29      	ldr	r3, [pc, #164]	; (401d60 <usart_serial_init+0x138>)
  401cbc:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cc2:	4619      	mov	r1, r3
  401cc4:	6878      	ldr	r0, [r7, #4]
  401cc6:	4b27      	ldr	r3, [pc, #156]	; (401d64 <usart_serial_init+0x13c>)
  401cc8:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401cca:	687b      	ldr	r3, [r7, #4]
  401ccc:	4a29      	ldr	r2, [pc, #164]	; (401d74 <usart_serial_init+0x14c>)
  401cce:	4293      	cmp	r3, r2
  401cd0:	d111      	bne.n	401cf6 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401cd2:	200d      	movs	r0, #13
  401cd4:	4b22      	ldr	r3, [pc, #136]	; (401d60 <usart_serial_init+0x138>)
  401cd6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401cd8:	4b1f      	ldr	r3, [pc, #124]	; (401d58 <usart_serial_init+0x130>)
  401cda:	4798      	blx	r3
  401cdc:	4602      	mov	r2, r0
  401cde:	f107 030c 	add.w	r3, r7, #12
  401ce2:	4619      	mov	r1, r3
  401ce4:	6878      	ldr	r0, [r7, #4]
  401ce6:	4b24      	ldr	r3, [pc, #144]	; (401d78 <usart_serial_init+0x150>)
  401ce8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401cea:	6878      	ldr	r0, [r7, #4]
  401cec:	4b23      	ldr	r3, [pc, #140]	; (401d7c <usart_serial_init+0x154>)
  401cee:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401cf0:	6878      	ldr	r0, [r7, #4]
  401cf2:	4b23      	ldr	r3, [pc, #140]	; (401d80 <usart_serial_init+0x158>)
  401cf4:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401cf6:	687b      	ldr	r3, [r7, #4]
  401cf8:	4a22      	ldr	r2, [pc, #136]	; (401d84 <usart_serial_init+0x15c>)
  401cfa:	4293      	cmp	r3, r2
  401cfc:	d111      	bne.n	401d22 <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401cfe:	200e      	movs	r0, #14
  401d00:	4b17      	ldr	r3, [pc, #92]	; (401d60 <usart_serial_init+0x138>)
  401d02:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d04:	4b14      	ldr	r3, [pc, #80]	; (401d58 <usart_serial_init+0x130>)
  401d06:	4798      	blx	r3
  401d08:	4602      	mov	r2, r0
  401d0a:	f107 030c 	add.w	r3, r7, #12
  401d0e:	4619      	mov	r1, r3
  401d10:	6878      	ldr	r0, [r7, #4]
  401d12:	4b19      	ldr	r3, [pc, #100]	; (401d78 <usart_serial_init+0x150>)
  401d14:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d16:	6878      	ldr	r0, [r7, #4]
  401d18:	4b18      	ldr	r3, [pc, #96]	; (401d7c <usart_serial_init+0x154>)
  401d1a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d1c:	6878      	ldr	r0, [r7, #4]
  401d1e:	4b18      	ldr	r3, [pc, #96]	; (401d80 <usart_serial_init+0x158>)
  401d20:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d22:	687b      	ldr	r3, [r7, #4]
  401d24:	4a18      	ldr	r2, [pc, #96]	; (401d88 <usart_serial_init+0x160>)
  401d26:	4293      	cmp	r3, r2
  401d28:	d111      	bne.n	401d4e <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401d2a:	200f      	movs	r0, #15
  401d2c:	4b0c      	ldr	r3, [pc, #48]	; (401d60 <usart_serial_init+0x138>)
  401d2e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d30:	4b09      	ldr	r3, [pc, #36]	; (401d58 <usart_serial_init+0x130>)
  401d32:	4798      	blx	r3
  401d34:	4602      	mov	r2, r0
  401d36:	f107 030c 	add.w	r3, r7, #12
  401d3a:	4619      	mov	r1, r3
  401d3c:	6878      	ldr	r0, [r7, #4]
  401d3e:	4b0e      	ldr	r3, [pc, #56]	; (401d78 <usart_serial_init+0x150>)
  401d40:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d42:	6878      	ldr	r0, [r7, #4]
  401d44:	4b0d      	ldr	r3, [pc, #52]	; (401d7c <usart_serial_init+0x154>)
  401d46:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d48:	6878      	ldr	r0, [r7, #4]
  401d4a:	4b0d      	ldr	r3, [pc, #52]	; (401d80 <usart_serial_init+0x158>)
  401d4c:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401d4e:	bf00      	nop
  401d50:	3730      	adds	r7, #48	; 0x30
  401d52:	46bd      	mov	sp, r7
  401d54:	bd80      	pop	{r7, pc}
  401d56:	bf00      	nop
  401d58:	00401b89 	.word	0x00401b89
  401d5c:	400e0800 	.word	0x400e0800
  401d60:	00401b9d 	.word	0x00401b9d
  401d64:	004012b9 	.word	0x004012b9
  401d68:	400e0a00 	.word	0x400e0a00
  401d6c:	400e1a00 	.word	0x400e1a00
  401d70:	400e1c00 	.word	0x400e1c00
  401d74:	40024000 	.word	0x40024000
  401d78:	00401455 	.word	0x00401455
  401d7c:	004014d9 	.word	0x004014d9
  401d80:	00401511 	.word	0x00401511
  401d84:	40028000 	.word	0x40028000
  401d88:	4002c000 	.word	0x4002c000

00401d8c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401d8c:	b580      	push	{r7, lr}
  401d8e:	b082      	sub	sp, #8
  401d90:	af00      	add	r7, sp, #0
  401d92:	6078      	str	r0, [r7, #4]
  401d94:	460b      	mov	r3, r1
  401d96:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401d98:	687b      	ldr	r3, [r7, #4]
  401d9a:	4a36      	ldr	r2, [pc, #216]	; (401e74 <usart_serial_putchar+0xe8>)
  401d9c:	4293      	cmp	r3, r2
  401d9e:	d10a      	bne.n	401db6 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401da0:	bf00      	nop
  401da2:	78fb      	ldrb	r3, [r7, #3]
  401da4:	4619      	mov	r1, r3
  401da6:	6878      	ldr	r0, [r7, #4]
  401da8:	4b33      	ldr	r3, [pc, #204]	; (401e78 <usart_serial_putchar+0xec>)
  401daa:	4798      	blx	r3
  401dac:	4603      	mov	r3, r0
  401dae:	2b00      	cmp	r3, #0
  401db0:	d1f7      	bne.n	401da2 <usart_serial_putchar+0x16>
		return 1;
  401db2:	2301      	movs	r3, #1
  401db4:	e05a      	b.n	401e6c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401db6:	687b      	ldr	r3, [r7, #4]
  401db8:	4a30      	ldr	r2, [pc, #192]	; (401e7c <usart_serial_putchar+0xf0>)
  401dba:	4293      	cmp	r3, r2
  401dbc:	d10a      	bne.n	401dd4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dbe:	bf00      	nop
  401dc0:	78fb      	ldrb	r3, [r7, #3]
  401dc2:	4619      	mov	r1, r3
  401dc4:	6878      	ldr	r0, [r7, #4]
  401dc6:	4b2c      	ldr	r3, [pc, #176]	; (401e78 <usart_serial_putchar+0xec>)
  401dc8:	4798      	blx	r3
  401dca:	4603      	mov	r3, r0
  401dcc:	2b00      	cmp	r3, #0
  401dce:	d1f7      	bne.n	401dc0 <usart_serial_putchar+0x34>
		return 1;
  401dd0:	2301      	movs	r3, #1
  401dd2:	e04b      	b.n	401e6c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401dd4:	687b      	ldr	r3, [r7, #4]
  401dd6:	4a2a      	ldr	r2, [pc, #168]	; (401e80 <usart_serial_putchar+0xf4>)
  401dd8:	4293      	cmp	r3, r2
  401dda:	d10a      	bne.n	401df2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401ddc:	bf00      	nop
  401dde:	78fb      	ldrb	r3, [r7, #3]
  401de0:	4619      	mov	r1, r3
  401de2:	6878      	ldr	r0, [r7, #4]
  401de4:	4b24      	ldr	r3, [pc, #144]	; (401e78 <usart_serial_putchar+0xec>)
  401de6:	4798      	blx	r3
  401de8:	4603      	mov	r3, r0
  401dea:	2b00      	cmp	r3, #0
  401dec:	d1f7      	bne.n	401dde <usart_serial_putchar+0x52>
		return 1;
  401dee:	2301      	movs	r3, #1
  401df0:	e03c      	b.n	401e6c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401df2:	687b      	ldr	r3, [r7, #4]
  401df4:	4a23      	ldr	r2, [pc, #140]	; (401e84 <usart_serial_putchar+0xf8>)
  401df6:	4293      	cmp	r3, r2
  401df8:	d10a      	bne.n	401e10 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dfa:	bf00      	nop
  401dfc:	78fb      	ldrb	r3, [r7, #3]
  401dfe:	4619      	mov	r1, r3
  401e00:	6878      	ldr	r0, [r7, #4]
  401e02:	4b1d      	ldr	r3, [pc, #116]	; (401e78 <usart_serial_putchar+0xec>)
  401e04:	4798      	blx	r3
  401e06:	4603      	mov	r3, r0
  401e08:	2b00      	cmp	r3, #0
  401e0a:	d1f7      	bne.n	401dfc <usart_serial_putchar+0x70>
		return 1;
  401e0c:	2301      	movs	r3, #1
  401e0e:	e02d      	b.n	401e6c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e10:	687b      	ldr	r3, [r7, #4]
  401e12:	4a1d      	ldr	r2, [pc, #116]	; (401e88 <usart_serial_putchar+0xfc>)
  401e14:	4293      	cmp	r3, r2
  401e16:	d10a      	bne.n	401e2e <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401e18:	bf00      	nop
  401e1a:	78fb      	ldrb	r3, [r7, #3]
  401e1c:	4619      	mov	r1, r3
  401e1e:	6878      	ldr	r0, [r7, #4]
  401e20:	4b1a      	ldr	r3, [pc, #104]	; (401e8c <usart_serial_putchar+0x100>)
  401e22:	4798      	blx	r3
  401e24:	4603      	mov	r3, r0
  401e26:	2b00      	cmp	r3, #0
  401e28:	d1f7      	bne.n	401e1a <usart_serial_putchar+0x8e>
		return 1;
  401e2a:	2301      	movs	r3, #1
  401e2c:	e01e      	b.n	401e6c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e2e:	687b      	ldr	r3, [r7, #4]
  401e30:	4a17      	ldr	r2, [pc, #92]	; (401e90 <usart_serial_putchar+0x104>)
  401e32:	4293      	cmp	r3, r2
  401e34:	d10a      	bne.n	401e4c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401e36:	bf00      	nop
  401e38:	78fb      	ldrb	r3, [r7, #3]
  401e3a:	4619      	mov	r1, r3
  401e3c:	6878      	ldr	r0, [r7, #4]
  401e3e:	4b13      	ldr	r3, [pc, #76]	; (401e8c <usart_serial_putchar+0x100>)
  401e40:	4798      	blx	r3
  401e42:	4603      	mov	r3, r0
  401e44:	2b00      	cmp	r3, #0
  401e46:	d1f7      	bne.n	401e38 <usart_serial_putchar+0xac>
		return 1;
  401e48:	2301      	movs	r3, #1
  401e4a:	e00f      	b.n	401e6c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e4c:	687b      	ldr	r3, [r7, #4]
  401e4e:	4a11      	ldr	r2, [pc, #68]	; (401e94 <usart_serial_putchar+0x108>)
  401e50:	4293      	cmp	r3, r2
  401e52:	d10a      	bne.n	401e6a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401e54:	bf00      	nop
  401e56:	78fb      	ldrb	r3, [r7, #3]
  401e58:	4619      	mov	r1, r3
  401e5a:	6878      	ldr	r0, [r7, #4]
  401e5c:	4b0b      	ldr	r3, [pc, #44]	; (401e8c <usart_serial_putchar+0x100>)
  401e5e:	4798      	blx	r3
  401e60:	4603      	mov	r3, r0
  401e62:	2b00      	cmp	r3, #0
  401e64:	d1f7      	bne.n	401e56 <usart_serial_putchar+0xca>
		return 1;
  401e66:	2301      	movs	r3, #1
  401e68:	e000      	b.n	401e6c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401e6a:	2300      	movs	r3, #0
}
  401e6c:	4618      	mov	r0, r3
  401e6e:	3708      	adds	r7, #8
  401e70:	46bd      	mov	sp, r7
  401e72:	bd80      	pop	{r7, pc}
  401e74:	400e0800 	.word	0x400e0800
  401e78:	00401311 	.word	0x00401311
  401e7c:	400e0a00 	.word	0x400e0a00
  401e80:	400e1a00 	.word	0x400e1a00
  401e84:	400e1c00 	.word	0x400e1c00
  401e88:	40024000 	.word	0x40024000
  401e8c:	00401581 	.word	0x00401581
  401e90:	40028000 	.word	0x40028000
  401e94:	4002c000 	.word	0x4002c000

00401e98 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401e98:	b580      	push	{r7, lr}
  401e9a:	b084      	sub	sp, #16
  401e9c:	af00      	add	r7, sp, #0
  401e9e:	6078      	str	r0, [r7, #4]
  401ea0:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401ea2:	2300      	movs	r3, #0
  401ea4:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401ea6:	687b      	ldr	r3, [r7, #4]
  401ea8:	4a34      	ldr	r2, [pc, #208]	; (401f7c <usart_serial_getchar+0xe4>)
  401eaa:	4293      	cmp	r3, r2
  401eac:	d107      	bne.n	401ebe <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401eae:	bf00      	nop
  401eb0:	6839      	ldr	r1, [r7, #0]
  401eb2:	6878      	ldr	r0, [r7, #4]
  401eb4:	4b32      	ldr	r3, [pc, #200]	; (401f80 <usart_serial_getchar+0xe8>)
  401eb6:	4798      	blx	r3
  401eb8:	4603      	mov	r3, r0
  401eba:	2b00      	cmp	r3, #0
  401ebc:	d1f8      	bne.n	401eb0 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401ebe:	687b      	ldr	r3, [r7, #4]
  401ec0:	4a30      	ldr	r2, [pc, #192]	; (401f84 <usart_serial_getchar+0xec>)
  401ec2:	4293      	cmp	r3, r2
  401ec4:	d107      	bne.n	401ed6 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401ec6:	bf00      	nop
  401ec8:	6839      	ldr	r1, [r7, #0]
  401eca:	6878      	ldr	r0, [r7, #4]
  401ecc:	4b2c      	ldr	r3, [pc, #176]	; (401f80 <usart_serial_getchar+0xe8>)
  401ece:	4798      	blx	r3
  401ed0:	4603      	mov	r3, r0
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	d1f8      	bne.n	401ec8 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	4a2b      	ldr	r2, [pc, #172]	; (401f88 <usart_serial_getchar+0xf0>)
  401eda:	4293      	cmp	r3, r2
  401edc:	d107      	bne.n	401eee <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401ede:	bf00      	nop
  401ee0:	6839      	ldr	r1, [r7, #0]
  401ee2:	6878      	ldr	r0, [r7, #4]
  401ee4:	4b26      	ldr	r3, [pc, #152]	; (401f80 <usart_serial_getchar+0xe8>)
  401ee6:	4798      	blx	r3
  401ee8:	4603      	mov	r3, r0
  401eea:	2b00      	cmp	r3, #0
  401eec:	d1f8      	bne.n	401ee0 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401eee:	687b      	ldr	r3, [r7, #4]
  401ef0:	4a26      	ldr	r2, [pc, #152]	; (401f8c <usart_serial_getchar+0xf4>)
  401ef2:	4293      	cmp	r3, r2
  401ef4:	d107      	bne.n	401f06 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401ef6:	bf00      	nop
  401ef8:	6839      	ldr	r1, [r7, #0]
  401efa:	6878      	ldr	r0, [r7, #4]
  401efc:	4b20      	ldr	r3, [pc, #128]	; (401f80 <usart_serial_getchar+0xe8>)
  401efe:	4798      	blx	r3
  401f00:	4603      	mov	r3, r0
  401f02:	2b00      	cmp	r3, #0
  401f04:	d1f8      	bne.n	401ef8 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	4a21      	ldr	r2, [pc, #132]	; (401f90 <usart_serial_getchar+0xf8>)
  401f0a:	4293      	cmp	r3, r2
  401f0c:	d10d      	bne.n	401f2a <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401f0e:	bf00      	nop
  401f10:	f107 030c 	add.w	r3, r7, #12
  401f14:	4619      	mov	r1, r3
  401f16:	6878      	ldr	r0, [r7, #4]
  401f18:	4b1e      	ldr	r3, [pc, #120]	; (401f94 <usart_serial_getchar+0xfc>)
  401f1a:	4798      	blx	r3
  401f1c:	4603      	mov	r3, r0
  401f1e:	2b00      	cmp	r3, #0
  401f20:	d1f6      	bne.n	401f10 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401f22:	68fb      	ldr	r3, [r7, #12]
  401f24:	b2da      	uxtb	r2, r3
  401f26:	683b      	ldr	r3, [r7, #0]
  401f28:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401f2a:	687b      	ldr	r3, [r7, #4]
  401f2c:	4a1a      	ldr	r2, [pc, #104]	; (401f98 <usart_serial_getchar+0x100>)
  401f2e:	4293      	cmp	r3, r2
  401f30:	d10d      	bne.n	401f4e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401f32:	bf00      	nop
  401f34:	f107 030c 	add.w	r3, r7, #12
  401f38:	4619      	mov	r1, r3
  401f3a:	6878      	ldr	r0, [r7, #4]
  401f3c:	4b15      	ldr	r3, [pc, #84]	; (401f94 <usart_serial_getchar+0xfc>)
  401f3e:	4798      	blx	r3
  401f40:	4603      	mov	r3, r0
  401f42:	2b00      	cmp	r3, #0
  401f44:	d1f6      	bne.n	401f34 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401f46:	68fb      	ldr	r3, [r7, #12]
  401f48:	b2da      	uxtb	r2, r3
  401f4a:	683b      	ldr	r3, [r7, #0]
  401f4c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f4e:	687b      	ldr	r3, [r7, #4]
  401f50:	4a12      	ldr	r2, [pc, #72]	; (401f9c <usart_serial_getchar+0x104>)
  401f52:	4293      	cmp	r3, r2
  401f54:	d10d      	bne.n	401f72 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401f56:	bf00      	nop
  401f58:	f107 030c 	add.w	r3, r7, #12
  401f5c:	4619      	mov	r1, r3
  401f5e:	6878      	ldr	r0, [r7, #4]
  401f60:	4b0c      	ldr	r3, [pc, #48]	; (401f94 <usart_serial_getchar+0xfc>)
  401f62:	4798      	blx	r3
  401f64:	4603      	mov	r3, r0
  401f66:	2b00      	cmp	r3, #0
  401f68:	d1f6      	bne.n	401f58 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401f6a:	68fb      	ldr	r3, [r7, #12]
  401f6c:	b2da      	uxtb	r2, r3
  401f6e:	683b      	ldr	r3, [r7, #0]
  401f70:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f72:	bf00      	nop
  401f74:	3710      	adds	r7, #16
  401f76:	46bd      	mov	sp, r7
  401f78:	bd80      	pop	{r7, pc}
  401f7a:	bf00      	nop
  401f7c:	400e0800 	.word	0x400e0800
  401f80:	00401341 	.word	0x00401341
  401f84:	400e0a00 	.word	0x400e0a00
  401f88:	400e1a00 	.word	0x400e1a00
  401f8c:	400e1c00 	.word	0x400e1c00
  401f90:	40024000 	.word	0x40024000
  401f94:	004015b5 	.word	0x004015b5
  401f98:	40028000 	.word	0x40028000
  401f9c:	4002c000 	.word	0x4002c000

00401fa0 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401fa0:	b580      	push	{r7, lr}
  401fa2:	b082      	sub	sp, #8
  401fa4:	af00      	add	r7, sp, #0
  401fa6:	6078      	str	r0, [r7, #4]
  401fa8:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401faa:	4a0f      	ldr	r2, [pc, #60]	; (401fe8 <stdio_serial_init+0x48>)
  401fac:	687b      	ldr	r3, [r7, #4]
  401fae:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401fb0:	4b0e      	ldr	r3, [pc, #56]	; (401fec <stdio_serial_init+0x4c>)
  401fb2:	4a0f      	ldr	r2, [pc, #60]	; (401ff0 <stdio_serial_init+0x50>)
  401fb4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401fb6:	4b0f      	ldr	r3, [pc, #60]	; (401ff4 <stdio_serial_init+0x54>)
  401fb8:	4a0f      	ldr	r2, [pc, #60]	; (401ff8 <stdio_serial_init+0x58>)
  401fba:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401fbc:	6839      	ldr	r1, [r7, #0]
  401fbe:	6878      	ldr	r0, [r7, #4]
  401fc0:	4b0e      	ldr	r3, [pc, #56]	; (401ffc <stdio_serial_init+0x5c>)
  401fc2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401fc4:	4b0e      	ldr	r3, [pc, #56]	; (402000 <stdio_serial_init+0x60>)
  401fc6:	681b      	ldr	r3, [r3, #0]
  401fc8:	689b      	ldr	r3, [r3, #8]
  401fca:	2100      	movs	r1, #0
  401fcc:	4618      	mov	r0, r3
  401fce:	4b0d      	ldr	r3, [pc, #52]	; (402004 <stdio_serial_init+0x64>)
  401fd0:	4798      	blx	r3
	setbuf(stdin, NULL);
  401fd2:	4b0b      	ldr	r3, [pc, #44]	; (402000 <stdio_serial_init+0x60>)
  401fd4:	681b      	ldr	r3, [r3, #0]
  401fd6:	685b      	ldr	r3, [r3, #4]
  401fd8:	2100      	movs	r1, #0
  401fda:	4618      	mov	r0, r3
  401fdc:	4b09      	ldr	r3, [pc, #36]	; (402004 <stdio_serial_init+0x64>)
  401fde:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401fe0:	bf00      	nop
  401fe2:	3708      	adds	r7, #8
  401fe4:	46bd      	mov	sp, r7
  401fe6:	bd80      	pop	{r7, pc}
  401fe8:	2040094c 	.word	0x2040094c
  401fec:	20400948 	.word	0x20400948
  401ff0:	00401d8d 	.word	0x00401d8d
  401ff4:	20400944 	.word	0x20400944
  401ff8:	00401e99 	.word	0x00401e99
  401ffc:	00401c29 	.word	0x00401c29
  402000:	20400438 	.word	0x20400438
  402004:	004023ed 	.word	0x004023ed

00402008 <ProcessButtonEvt>:
 *  \brief Process Buttons Events
 *
 *  Change active states of LEDs when corresponding button events happened.
 */
static void ProcessButtonEvt(uint8_t uc_button)
{
  402008:	b480      	push	{r7}
  40200a:	b083      	sub	sp, #12
  40200c:	af00      	add	r7, sp, #0
  40200e:	4603      	mov	r3, r0
  402010:	71fb      	strb	r3, [r7, #7]
// [main_button1_evnt_process]
	if (uc_button == 0) {
  402012:	79fb      	ldrb	r3, [r7, #7]
  402014:	2b00      	cmp	r3, #0
  402016:	d10d      	bne.n	402034 <ProcessButtonEvt+0x2c>
		//g_b_led0_active = !g_b_led0_active;
		//if (!g_b_led0_active) {
		if (blink>0){
  402018:	4b09      	ldr	r3, [pc, #36]	; (402040 <ProcessButtonEvt+0x38>)
  40201a:	681b      	ldr	r3, [r3, #0]
  40201c:	2b00      	cmp	r3, #0
  40201e:	dd05      	ble.n	40202c <ProcessButtonEvt+0x24>
			blink = blink-100;
  402020:	4b07      	ldr	r3, [pc, #28]	; (402040 <ProcessButtonEvt+0x38>)
  402022:	681b      	ldr	r3, [r3, #0]
  402024:	3b64      	subs	r3, #100	; 0x64
  402026:	4a06      	ldr	r2, [pc, #24]	; (402040 <ProcessButtonEvt+0x38>)
  402028:	6013      	str	r3, [r2, #0]
		else{
			blink = BLINK_PERIOD;
		}
	}
// [main_button1_evnt_process]
}
  40202a:	e003      	b.n	402034 <ProcessButtonEvt+0x2c>
		if (blink>0){
			blink = blink-100;
			//ioport_set_pin_level(LED0_GPIO, IOPORT_PIN_LEVEL_HIGH);
		}
		else{
			blink = BLINK_PERIOD;
  40202c:	4b04      	ldr	r3, [pc, #16]	; (402040 <ProcessButtonEvt+0x38>)
  40202e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402032:	601a      	str	r2, [r3, #0]
		}
	}
// [main_button1_evnt_process]
}
  402034:	bf00      	nop
  402036:	370c      	adds	r7, #12
  402038:	46bd      	mov	sp, r7
  40203a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40203e:	4770      	bx	lr
  402040:	20400008 	.word	0x20400008

00402044 <SysTick_Handler>:
 *  Process System Tick Event
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
  402044:	b480      	push	{r7}
  402046:	af00      	add	r7, sp, #0
	g_ul_ms_ticks++;
  402048:	4b04      	ldr	r3, [pc, #16]	; (40205c <SysTick_Handler+0x18>)
  40204a:	681b      	ldr	r3, [r3, #0]
  40204c:	3301      	adds	r3, #1
  40204e:	4a03      	ldr	r2, [pc, #12]	; (40205c <SysTick_Handler+0x18>)
  402050:	6013      	str	r3, [r2, #0]
}
  402052:	bf00      	nop
  402054:	46bd      	mov	sp, r7
  402056:	f85d 7b04 	ldr.w	r7, [sp], #4
  40205a:	4770      	bx	lr
  40205c:	2040090c 	.word	0x2040090c

00402060 <Button1_Handler>:
 *
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402060:	b580      	push	{r7, lr}
  402062:	b082      	sub	sp, #8
  402064:	af00      	add	r7, sp, #0
  402066:	6078      	str	r0, [r7, #4]
  402068:	6039      	str	r1, [r7, #0]
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {
  40206a:	687b      	ldr	r3, [r7, #4]
  40206c:	2b0a      	cmp	r3, #10
  40206e:	d106      	bne.n	40207e <Button1_Handler+0x1e>
  402070:	683b      	ldr	r3, [r7, #0]
  402072:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  402076:	d102      	bne.n	40207e <Button1_Handler+0x1e>
		ProcessButtonEvt(0);
  402078:	2000      	movs	r0, #0
  40207a:	4b03      	ldr	r3, [pc, #12]	; (402088 <Button1_Handler+0x28>)
  40207c:	4798      	blx	r3
	}
}
  40207e:	bf00      	nop
  402080:	3708      	adds	r7, #8
  402082:	46bd      	mov	sp, r7
  402084:	bd80      	pop	{r7, pc}
  402086:	bf00      	nop
  402088:	00402009 	.word	0x00402009

0040208c <configure_buttons>:
 *
 *  Configure the PIO as inputs and generate corresponding interrupt when
 *  pressed or released.
 */
static void configure_buttons(void)
{
  40208c:	b590      	push	{r4, r7, lr}
  40208e:	b083      	sub	sp, #12
  402090:	af02      	add	r7, sp, #8
// [main_button1_configure]
	/* Configure Pushbutton 1 */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  402092:	200a      	movs	r0, #10
  402094:	4b10      	ldr	r3, [pc, #64]	; (4020d8 <configure_buttons+0x4c>)
  402096:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402098:	220a      	movs	r2, #10
  40209a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40209e:	480f      	ldr	r0, [pc, #60]	; (4020dc <configure_buttons+0x50>)
  4020a0:	4b0f      	ldr	r3, [pc, #60]	; (4020e0 <configure_buttons+0x54>)
  4020a2:	4798      	blx	r3
	/* Interrupt on rising edge  */
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  4020a4:	4b0f      	ldr	r3, [pc, #60]	; (4020e4 <configure_buttons+0x58>)
  4020a6:	9300      	str	r3, [sp, #0]
  4020a8:	2379      	movs	r3, #121	; 0x79
  4020aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4020ae:	210a      	movs	r1, #10
  4020b0:	480a      	ldr	r0, [pc, #40]	; (4020dc <configure_buttons+0x50>)
  4020b2:	4c0d      	ldr	r4, [pc, #52]	; (4020e8 <configure_buttons+0x5c>)
  4020b4:	47a0      	blx	r4
			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  4020b6:	200a      	movs	r0, #10
  4020b8:	4b0c      	ldr	r3, [pc, #48]	; (4020ec <configure_buttons+0x60>)
  4020ba:	4798      	blx	r3
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
  4020bc:	2200      	movs	r2, #0
  4020be:	210a      	movs	r1, #10
  4020c0:	4806      	ldr	r0, [pc, #24]	; (4020dc <configure_buttons+0x50>)
  4020c2:	4b0b      	ldr	r3, [pc, #44]	; (4020f0 <configure_buttons+0x64>)
  4020c4:	4798      	blx	r3
			(IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  4020c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020ca:	4804      	ldr	r0, [pc, #16]	; (4020dc <configure_buttons+0x50>)
  4020cc:	4b09      	ldr	r3, [pc, #36]	; (4020f4 <configure_buttons+0x68>)
  4020ce:	4798      	blx	r3
// [main_button1_configure]
}
  4020d0:	bf00      	nop
  4020d2:	3704      	adds	r7, #4
  4020d4:	46bd      	mov	sp, r7
  4020d6:	bd90      	pop	{r4, r7, pc}
  4020d8:	00401235 	.word	0x00401235
  4020dc:	400e0e00 	.word	0x400e0e00
  4020e0:	00400b25 	.word	0x00400b25
  4020e4:	00402061 	.word	0x00402061
  4020e8:	00400dd5 	.word	0x00400dd5
  4020ec:	00401a11 	.word	0x00401a11
  4020f0:	00400eed 	.word	0x00400eed
  4020f4:	00400bc9 	.word	0x00400bc9

004020f8 <configure_console>:
/**
 *  Configure UART console.
 */
// [main_console_configure]
static void configure_console(void)
{
  4020f8:	b590      	push	{r4, r7, lr}
  4020fa:	b085      	sub	sp, #20
  4020fc:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4020fe:	4b08      	ldr	r3, [pc, #32]	; (402120 <configure_console+0x28>)
  402100:	463c      	mov	r4, r7
  402102:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402104:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
#endif
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402108:	200e      	movs	r0, #14
  40210a:	4b06      	ldr	r3, [pc, #24]	; (402124 <configure_console+0x2c>)
  40210c:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  40210e:	463b      	mov	r3, r7
  402110:	4619      	mov	r1, r3
  402112:	4805      	ldr	r0, [pc, #20]	; (402128 <configure_console+0x30>)
  402114:	4b05      	ldr	r3, [pc, #20]	; (40212c <configure_console+0x34>)
  402116:	4798      	blx	r3
}
  402118:	bf00      	nop
  40211a:	3714      	adds	r7, #20
  40211c:	46bd      	mov	sp, r7
  40211e:	bd90      	pop	{r4, r7, pc}
  402120:	00405350 	.word	0x00405350
  402124:	00401b9d 	.word	0x00401b9d
  402128:	40028000 	.word	0x40028000
  40212c:	00401fa1 	.word	0x00401fa1

00402130 <mdelay>:
 *
 * \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
// [main_ms_delay]
static void mdelay(uint32_t ul_dly_ticks)
{
  402130:	b480      	push	{r7}
  402132:	b085      	sub	sp, #20
  402134:	af00      	add	r7, sp, #0
  402136:	6078      	str	r0, [r7, #4]
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  402138:	4b08      	ldr	r3, [pc, #32]	; (40215c <mdelay+0x2c>)
  40213a:	681b      	ldr	r3, [r3, #0]
  40213c:	60fb      	str	r3, [r7, #12]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  40213e:	bf00      	nop
  402140:	4b06      	ldr	r3, [pc, #24]	; (40215c <mdelay+0x2c>)
  402142:	681a      	ldr	r2, [r3, #0]
  402144:	68fb      	ldr	r3, [r7, #12]
  402146:	1ad2      	subs	r2, r2, r3
  402148:	687b      	ldr	r3, [r7, #4]
  40214a:	429a      	cmp	r2, r3
  40214c:	d3f8      	bcc.n	402140 <mdelay+0x10>
}
  40214e:	bf00      	nop
  402150:	3714      	adds	r7, #20
  402152:	46bd      	mov	sp, r7
  402154:	f85d 7b04 	ldr.w	r7, [sp], #4
  402158:	4770      	bx	lr
  40215a:	bf00      	nop
  40215c:	2040090c 	.word	0x2040090c

00402160 <main>:
 *
 *  \return Unused (ANSI-C compatibility).
 */
// [main]
int main(void)
{
  402160:	b580      	push	{r7, lr}
  402162:	b082      	sub	sp, #8
  402164:	af00      	add	r7, sp, #0
//! [main_step_sys_init]
	/* Initialize the SAM system */
	sysclk_init();
  402166:	4b27      	ldr	r3, [pc, #156]	; (402204 <main+0xa4>)
  402168:	4798      	blx	r3
	board_init();
  40216a:	4b27      	ldr	r3, [pc, #156]	; (402208 <main+0xa8>)
  40216c:	4798      	blx	r3
//! [main_step_sys_init]

//! [main_step_console_init]
	/* Initialize the console uart */
	configure_console();
  40216e:	4b27      	ldr	r3, [pc, #156]	; (40220c <main+0xac>)
  402170:	4798      	blx	r3
//! [main_step_console_init]

	/* Output example information */
	puts(STRING_HEADER);
  402172:	4827      	ldr	r0, [pc, #156]	; (402210 <main+0xb0>)
  402174:	4b27      	ldr	r3, [pc, #156]	; (402214 <main+0xb4>)
  402176:	4798      	blx	r3

	uint32_t cpuFreq;
	cpuFreq = sysclk_get_cpu_hz();
  402178:	4b27      	ldr	r3, [pc, #156]	; (402218 <main+0xb8>)
  40217a:	4798      	blx	r3
  40217c:	6078      	str	r0, [r7, #4]
	printf("Frequncia de Operao: %d \n", cpuFreq);
  40217e:	6879      	ldr	r1, [r7, #4]
  402180:	4826      	ldr	r0, [pc, #152]	; (40221c <main+0xbc>)
  402182:	4b27      	ldr	r3, [pc, #156]	; (402220 <main+0xc0>)
  402184:	4798      	blx	r3

	/* Configure systick for 1 ms */
	puts("Configure system tick to get 1ms tick period.\r");
  402186:	4827      	ldr	r0, [pc, #156]	; (402224 <main+0xc4>)
  402188:	4b22      	ldr	r3, [pc, #136]	; (402214 <main+0xb4>)
  40218a:	4798      	blx	r3
//! [main_step_systick_init]
	if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
  40218c:	4b22      	ldr	r3, [pc, #136]	; (402218 <main+0xb8>)
  40218e:	4798      	blx	r3
  402190:	4602      	mov	r2, r0
  402192:	4b25      	ldr	r3, [pc, #148]	; (402228 <main+0xc8>)
  402194:	fba3 2302 	umull	r2, r3, r3, r2
  402198:	099b      	lsrs	r3, r3, #6
  40219a:	4618      	mov	r0, r3
  40219c:	4b23      	ldr	r3, [pc, #140]	; (40222c <main+0xcc>)
  40219e:	4798      	blx	r3
  4021a0:	4603      	mov	r3, r0
  4021a2:	2b00      	cmp	r3, #0
  4021a4:	d003      	beq.n	4021ae <main+0x4e>
		puts("-F- Systick configuration error\r");
  4021a6:	4822      	ldr	r0, [pc, #136]	; (402230 <main+0xd0>)
  4021a8:	4b1a      	ldr	r3, [pc, #104]	; (402214 <main+0xb4>)
  4021aa:	4798      	blx	r3
		while (1);
  4021ac:	e7fe      	b.n	4021ac <main+0x4c>
	}
//! [main_step_systick_init]

	puts("Configure buttons with debouncing.\r");
  4021ae:	4821      	ldr	r0, [pc, #132]	; (402234 <main+0xd4>)
  4021b0:	4b18      	ldr	r3, [pc, #96]	; (402214 <main+0xb4>)
  4021b2:	4798      	blx	r3
//! [main_step_btn_init]
	configure_buttons();
  4021b4:	4b20      	ldr	r3, [pc, #128]	; (402238 <main+0xd8>)
  4021b6:	4798      	blx	r3
//! [main_step_btn_init]

	printf("Press %s to Start/Stop the %s blinking.\r\n",
  4021b8:	4a20      	ldr	r2, [pc, #128]	; (40223c <main+0xdc>)
  4021ba:	4921      	ldr	r1, [pc, #132]	; (402240 <main+0xe0>)
  4021bc:	4821      	ldr	r0, [pc, #132]	; (402244 <main+0xe4>)
  4021be:	4b18      	ldr	r3, [pc, #96]	; (402220 <main+0xc0>)
  4021c0:	4798      	blx	r3
			PUSHBUTTON_1_NAME, LED_0_NAME);
			
//! [main_step_loop]
	while (1) {
		/* Wait for LED to be active */
		while (!g_b_led0_active);
  4021c2:	bf00      	nop
  4021c4:	4b20      	ldr	r3, [pc, #128]	; (402248 <main+0xe8>)
  4021c6:	781b      	ldrb	r3, [r3, #0]
  4021c8:	b2db      	uxtb	r3, r3
  4021ca:	f083 0301 	eor.w	r3, r3, #1
  4021ce:	b2db      	uxtb	r3, r3
  4021d0:	2b00      	cmp	r3, #0
  4021d2:	d1f7      	bne.n	4021c4 <main+0x64>

		/* Toggle LED state if active */
		if (g_b_led0_active) {
  4021d4:	4b1c      	ldr	r3, [pc, #112]	; (402248 <main+0xe8>)
  4021d6:	781b      	ldrb	r3, [r3, #0]
  4021d8:	b2db      	uxtb	r3, r3
  4021da:	2b00      	cmp	r3, #0
  4021dc:	d005      	beq.n	4021ea <main+0x8a>
			ioport_toggle_pin_level(LED0_GPIO);
  4021de:	2048      	movs	r0, #72	; 0x48
  4021e0:	4b1a      	ldr	r3, [pc, #104]	; (40224c <main+0xec>)
  4021e2:	4798      	blx	r3
			printf("1 ");
  4021e4:	481a      	ldr	r0, [pc, #104]	; (402250 <main+0xf0>)
  4021e6:	4b0e      	ldr	r3, [pc, #56]	; (402220 <main+0xc0>)
  4021e8:	4798      	blx	r3
		}

		/* frequncia */
		mdelay(blink);
  4021ea:	4b1a      	ldr	r3, [pc, #104]	; (402254 <main+0xf4>)
  4021ec:	681b      	ldr	r3, [r3, #0]
  4021ee:	4618      	mov	r0, r3
  4021f0:	4b19      	ldr	r3, [pc, #100]	; (402258 <main+0xf8>)
  4021f2:	4798      	blx	r3
		printf("blink: %d\n", blink);
  4021f4:	4b17      	ldr	r3, [pc, #92]	; (402254 <main+0xf4>)
  4021f6:	681b      	ldr	r3, [r3, #0]
  4021f8:	4619      	mov	r1, r3
  4021fa:	4818      	ldr	r0, [pc, #96]	; (40225c <main+0xfc>)
  4021fc:	4b08      	ldr	r3, [pc, #32]	; (402220 <main+0xc0>)
  4021fe:	4798      	blx	r3
	}
  402200:	e7df      	b.n	4021c2 <main+0x62>
  402202:	bf00      	nop
  402204:	0040049d 	.word	0x0040049d
  402208:	00400a6d 	.word	0x00400a6d
  40220c:	004020f9 	.word	0x004020f9
  402210:	00405360 	.word	0x00405360
  402214:	004023dd 	.word	0x004023dd
  402218:	00401b75 	.word	0x00401b75
  40221c:	004053b8 	.word	0x004053b8
  402220:	004022b1 	.word	0x004022b1
  402224:	004053d8 	.word	0x004053d8
  402228:	10624dd3 	.word	0x10624dd3
  40222c:	00401a99 	.word	0x00401a99
  402230:	00405408 	.word	0x00405408
  402234:	0040542c 	.word	0x0040542c
  402238:	0040208d 	.word	0x0040208d
  40223c:	00405450 	.word	0x00405450
  402240:	00405460 	.word	0x00405460
  402244:	00405464 	.word	0x00405464
  402248:	2040000c 	.word	0x2040000c
  40224c:	00401bb9 	.word	0x00401bb9
  402250:	00405490 	.word	0x00405490
  402254:	20400008 	.word	0x20400008
  402258:	00402131 	.word	0x00402131
  40225c:	00405494 	.word	0x00405494

00402260 <__libc_init_array>:
  402260:	b570      	push	{r4, r5, r6, lr}
  402262:	4e0f      	ldr	r6, [pc, #60]	; (4022a0 <__libc_init_array+0x40>)
  402264:	4d0f      	ldr	r5, [pc, #60]	; (4022a4 <__libc_init_array+0x44>)
  402266:	1b76      	subs	r6, r6, r5
  402268:	10b6      	asrs	r6, r6, #2
  40226a:	bf18      	it	ne
  40226c:	2400      	movne	r4, #0
  40226e:	d005      	beq.n	40227c <__libc_init_array+0x1c>
  402270:	3401      	adds	r4, #1
  402272:	f855 3b04 	ldr.w	r3, [r5], #4
  402276:	4798      	blx	r3
  402278:	42a6      	cmp	r6, r4
  40227a:	d1f9      	bne.n	402270 <__libc_init_array+0x10>
  40227c:	4e0a      	ldr	r6, [pc, #40]	; (4022a8 <__libc_init_array+0x48>)
  40227e:	4d0b      	ldr	r5, [pc, #44]	; (4022ac <__libc_init_array+0x4c>)
  402280:	1b76      	subs	r6, r6, r5
  402282:	f003 f93b 	bl	4054fc <_init>
  402286:	10b6      	asrs	r6, r6, #2
  402288:	bf18      	it	ne
  40228a:	2400      	movne	r4, #0
  40228c:	d006      	beq.n	40229c <__libc_init_array+0x3c>
  40228e:	3401      	adds	r4, #1
  402290:	f855 3b04 	ldr.w	r3, [r5], #4
  402294:	4798      	blx	r3
  402296:	42a6      	cmp	r6, r4
  402298:	d1f9      	bne.n	40228e <__libc_init_array+0x2e>
  40229a:	bd70      	pop	{r4, r5, r6, pc}
  40229c:	bd70      	pop	{r4, r5, r6, pc}
  40229e:	bf00      	nop
  4022a0:	00405508 	.word	0x00405508
  4022a4:	00405508 	.word	0x00405508
  4022a8:	00405510 	.word	0x00405510
  4022ac:	00405508 	.word	0x00405508

004022b0 <iprintf>:
  4022b0:	b40f      	push	{r0, r1, r2, r3}
  4022b2:	b500      	push	{lr}
  4022b4:	4907      	ldr	r1, [pc, #28]	; (4022d4 <iprintf+0x24>)
  4022b6:	b083      	sub	sp, #12
  4022b8:	ab04      	add	r3, sp, #16
  4022ba:	6808      	ldr	r0, [r1, #0]
  4022bc:	f853 2b04 	ldr.w	r2, [r3], #4
  4022c0:	6881      	ldr	r1, [r0, #8]
  4022c2:	9301      	str	r3, [sp, #4]
  4022c4:	f000 fa06 	bl	4026d4 <_vfiprintf_r>
  4022c8:	b003      	add	sp, #12
  4022ca:	f85d eb04 	ldr.w	lr, [sp], #4
  4022ce:	b004      	add	sp, #16
  4022d0:	4770      	bx	lr
  4022d2:	bf00      	nop
  4022d4:	20400438 	.word	0x20400438

004022d8 <memset>:
  4022d8:	b470      	push	{r4, r5, r6}
  4022da:	0784      	lsls	r4, r0, #30
  4022dc:	d046      	beq.n	40236c <memset+0x94>
  4022de:	1e54      	subs	r4, r2, #1
  4022e0:	2a00      	cmp	r2, #0
  4022e2:	d041      	beq.n	402368 <memset+0x90>
  4022e4:	b2cd      	uxtb	r5, r1
  4022e6:	4603      	mov	r3, r0
  4022e8:	e002      	b.n	4022f0 <memset+0x18>
  4022ea:	1e62      	subs	r2, r4, #1
  4022ec:	b3e4      	cbz	r4, 402368 <memset+0x90>
  4022ee:	4614      	mov	r4, r2
  4022f0:	f803 5b01 	strb.w	r5, [r3], #1
  4022f4:	079a      	lsls	r2, r3, #30
  4022f6:	d1f8      	bne.n	4022ea <memset+0x12>
  4022f8:	2c03      	cmp	r4, #3
  4022fa:	d92e      	bls.n	40235a <memset+0x82>
  4022fc:	b2cd      	uxtb	r5, r1
  4022fe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402302:	2c0f      	cmp	r4, #15
  402304:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402308:	d919      	bls.n	40233e <memset+0x66>
  40230a:	f103 0210 	add.w	r2, r3, #16
  40230e:	4626      	mov	r6, r4
  402310:	3e10      	subs	r6, #16
  402312:	2e0f      	cmp	r6, #15
  402314:	f842 5c10 	str.w	r5, [r2, #-16]
  402318:	f842 5c0c 	str.w	r5, [r2, #-12]
  40231c:	f842 5c08 	str.w	r5, [r2, #-8]
  402320:	f842 5c04 	str.w	r5, [r2, #-4]
  402324:	f102 0210 	add.w	r2, r2, #16
  402328:	d8f2      	bhi.n	402310 <memset+0x38>
  40232a:	f1a4 0210 	sub.w	r2, r4, #16
  40232e:	f022 020f 	bic.w	r2, r2, #15
  402332:	f004 040f 	and.w	r4, r4, #15
  402336:	3210      	adds	r2, #16
  402338:	2c03      	cmp	r4, #3
  40233a:	4413      	add	r3, r2
  40233c:	d90d      	bls.n	40235a <memset+0x82>
  40233e:	461e      	mov	r6, r3
  402340:	4622      	mov	r2, r4
  402342:	3a04      	subs	r2, #4
  402344:	2a03      	cmp	r2, #3
  402346:	f846 5b04 	str.w	r5, [r6], #4
  40234a:	d8fa      	bhi.n	402342 <memset+0x6a>
  40234c:	1f22      	subs	r2, r4, #4
  40234e:	f022 0203 	bic.w	r2, r2, #3
  402352:	3204      	adds	r2, #4
  402354:	4413      	add	r3, r2
  402356:	f004 0403 	and.w	r4, r4, #3
  40235a:	b12c      	cbz	r4, 402368 <memset+0x90>
  40235c:	b2c9      	uxtb	r1, r1
  40235e:	441c      	add	r4, r3
  402360:	f803 1b01 	strb.w	r1, [r3], #1
  402364:	42a3      	cmp	r3, r4
  402366:	d1fb      	bne.n	402360 <memset+0x88>
  402368:	bc70      	pop	{r4, r5, r6}
  40236a:	4770      	bx	lr
  40236c:	4614      	mov	r4, r2
  40236e:	4603      	mov	r3, r0
  402370:	e7c2      	b.n	4022f8 <memset+0x20>
  402372:	bf00      	nop

00402374 <_puts_r>:
  402374:	b5f0      	push	{r4, r5, r6, r7, lr}
  402376:	4605      	mov	r5, r0
  402378:	b089      	sub	sp, #36	; 0x24
  40237a:	4608      	mov	r0, r1
  40237c:	460c      	mov	r4, r1
  40237e:	f000 f8ff 	bl	402580 <strlen>
  402382:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402384:	4f14      	ldr	r7, [pc, #80]	; (4023d8 <_puts_r+0x64>)
  402386:	9404      	str	r4, [sp, #16]
  402388:	2601      	movs	r6, #1
  40238a:	1c44      	adds	r4, r0, #1
  40238c:	a904      	add	r1, sp, #16
  40238e:	2202      	movs	r2, #2
  402390:	9403      	str	r4, [sp, #12]
  402392:	9005      	str	r0, [sp, #20]
  402394:	68ac      	ldr	r4, [r5, #8]
  402396:	9706      	str	r7, [sp, #24]
  402398:	9607      	str	r6, [sp, #28]
  40239a:	9101      	str	r1, [sp, #4]
  40239c:	9202      	str	r2, [sp, #8]
  40239e:	b1b3      	cbz	r3, 4023ce <_puts_r+0x5a>
  4023a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4023a4:	049a      	lsls	r2, r3, #18
  4023a6:	d406      	bmi.n	4023b6 <_puts_r+0x42>
  4023a8:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4023aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4023ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4023b2:	81a3      	strh	r3, [r4, #12]
  4023b4:	6662      	str	r2, [r4, #100]	; 0x64
  4023b6:	4621      	mov	r1, r4
  4023b8:	4628      	mov	r0, r5
  4023ba:	aa01      	add	r2, sp, #4
  4023bc:	f001 fc1c 	bl	403bf8 <__sfvwrite_r>
  4023c0:	2800      	cmp	r0, #0
  4023c2:	bf14      	ite	ne
  4023c4:	f04f 30ff 	movne.w	r0, #4294967295
  4023c8:	200a      	moveq	r0, #10
  4023ca:	b009      	add	sp, #36	; 0x24
  4023cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023ce:	4628      	mov	r0, r5
  4023d0:	f001 fa60 	bl	403894 <__sinit>
  4023d4:	e7e4      	b.n	4023a0 <_puts_r+0x2c>
  4023d6:	bf00      	nop
  4023d8:	004054a8 	.word	0x004054a8

004023dc <puts>:
  4023dc:	4b02      	ldr	r3, [pc, #8]	; (4023e8 <puts+0xc>)
  4023de:	4601      	mov	r1, r0
  4023e0:	6818      	ldr	r0, [r3, #0]
  4023e2:	f7ff bfc7 	b.w	402374 <_puts_r>
  4023e6:	bf00      	nop
  4023e8:	20400438 	.word	0x20400438

004023ec <setbuf>:
  4023ec:	2900      	cmp	r1, #0
  4023ee:	bf0c      	ite	eq
  4023f0:	2202      	moveq	r2, #2
  4023f2:	2200      	movne	r2, #0
  4023f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4023f8:	f000 b800 	b.w	4023fc <setvbuf>

004023fc <setvbuf>:
  4023fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402400:	4c51      	ldr	r4, [pc, #324]	; (402548 <setvbuf+0x14c>)
  402402:	6825      	ldr	r5, [r4, #0]
  402404:	b083      	sub	sp, #12
  402406:	4604      	mov	r4, r0
  402408:	460f      	mov	r7, r1
  40240a:	4690      	mov	r8, r2
  40240c:	461e      	mov	r6, r3
  40240e:	b115      	cbz	r5, 402416 <setvbuf+0x1a>
  402410:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402412:	2b00      	cmp	r3, #0
  402414:	d079      	beq.n	40250a <setvbuf+0x10e>
  402416:	f1b8 0f02 	cmp.w	r8, #2
  40241a:	d004      	beq.n	402426 <setvbuf+0x2a>
  40241c:	f1b8 0f01 	cmp.w	r8, #1
  402420:	d87f      	bhi.n	402522 <setvbuf+0x126>
  402422:	2e00      	cmp	r6, #0
  402424:	db7d      	blt.n	402522 <setvbuf+0x126>
  402426:	4621      	mov	r1, r4
  402428:	4628      	mov	r0, r5
  40242a:	f001 f99f 	bl	40376c <_fflush_r>
  40242e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402430:	b141      	cbz	r1, 402444 <setvbuf+0x48>
  402432:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402436:	4299      	cmp	r1, r3
  402438:	d002      	beq.n	402440 <setvbuf+0x44>
  40243a:	4628      	mov	r0, r5
  40243c:	f001 faf4 	bl	403a28 <_free_r>
  402440:	2300      	movs	r3, #0
  402442:	6323      	str	r3, [r4, #48]	; 0x30
  402444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402448:	2200      	movs	r2, #0
  40244a:	61a2      	str	r2, [r4, #24]
  40244c:	6062      	str	r2, [r4, #4]
  40244e:	061a      	lsls	r2, r3, #24
  402450:	d454      	bmi.n	4024fc <setvbuf+0x100>
  402452:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402456:	f023 0303 	bic.w	r3, r3, #3
  40245a:	f1b8 0f02 	cmp.w	r8, #2
  40245e:	81a3      	strh	r3, [r4, #12]
  402460:	d039      	beq.n	4024d6 <setvbuf+0xda>
  402462:	ab01      	add	r3, sp, #4
  402464:	466a      	mov	r2, sp
  402466:	4621      	mov	r1, r4
  402468:	4628      	mov	r0, r5
  40246a:	f001 fd7b 	bl	403f64 <__swhatbuf_r>
  40246e:	89a3      	ldrh	r3, [r4, #12]
  402470:	4318      	orrs	r0, r3
  402472:	81a0      	strh	r0, [r4, #12]
  402474:	b326      	cbz	r6, 4024c0 <setvbuf+0xc4>
  402476:	b327      	cbz	r7, 4024c2 <setvbuf+0xc6>
  402478:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40247a:	2b00      	cmp	r3, #0
  40247c:	d04d      	beq.n	40251a <setvbuf+0x11e>
  40247e:	9b00      	ldr	r3, [sp, #0]
  402480:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402484:	6027      	str	r7, [r4, #0]
  402486:	429e      	cmp	r6, r3
  402488:	bf1c      	itt	ne
  40248a:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  40248e:	81a0      	strhne	r0, [r4, #12]
  402490:	f1b8 0f01 	cmp.w	r8, #1
  402494:	bf08      	it	eq
  402496:	f040 0001 	orreq.w	r0, r0, #1
  40249a:	b283      	uxth	r3, r0
  40249c:	bf08      	it	eq
  40249e:	81a0      	strheq	r0, [r4, #12]
  4024a0:	f003 0008 	and.w	r0, r3, #8
  4024a4:	b280      	uxth	r0, r0
  4024a6:	6127      	str	r7, [r4, #16]
  4024a8:	6166      	str	r6, [r4, #20]
  4024aa:	b318      	cbz	r0, 4024f4 <setvbuf+0xf8>
  4024ac:	f013 0001 	ands.w	r0, r3, #1
  4024b0:	d02f      	beq.n	402512 <setvbuf+0x116>
  4024b2:	2000      	movs	r0, #0
  4024b4:	4276      	negs	r6, r6
  4024b6:	61a6      	str	r6, [r4, #24]
  4024b8:	60a0      	str	r0, [r4, #8]
  4024ba:	b003      	add	sp, #12
  4024bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4024c0:	9e00      	ldr	r6, [sp, #0]
  4024c2:	4630      	mov	r0, r6
  4024c4:	f001 fdc2 	bl	40404c <malloc>
  4024c8:	4607      	mov	r7, r0
  4024ca:	b368      	cbz	r0, 402528 <setvbuf+0x12c>
  4024cc:	89a3      	ldrh	r3, [r4, #12]
  4024ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4024d2:	81a3      	strh	r3, [r4, #12]
  4024d4:	e7d0      	b.n	402478 <setvbuf+0x7c>
  4024d6:	2000      	movs	r0, #0
  4024d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4024dc:	f043 0302 	orr.w	r3, r3, #2
  4024e0:	2500      	movs	r5, #0
  4024e2:	2101      	movs	r1, #1
  4024e4:	81a3      	strh	r3, [r4, #12]
  4024e6:	60a5      	str	r5, [r4, #8]
  4024e8:	6022      	str	r2, [r4, #0]
  4024ea:	6122      	str	r2, [r4, #16]
  4024ec:	6161      	str	r1, [r4, #20]
  4024ee:	b003      	add	sp, #12
  4024f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4024f4:	60a0      	str	r0, [r4, #8]
  4024f6:	b003      	add	sp, #12
  4024f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4024fc:	6921      	ldr	r1, [r4, #16]
  4024fe:	4628      	mov	r0, r5
  402500:	f001 fa92 	bl	403a28 <_free_r>
  402504:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402508:	e7a3      	b.n	402452 <setvbuf+0x56>
  40250a:	4628      	mov	r0, r5
  40250c:	f001 f9c2 	bl	403894 <__sinit>
  402510:	e781      	b.n	402416 <setvbuf+0x1a>
  402512:	60a6      	str	r6, [r4, #8]
  402514:	b003      	add	sp, #12
  402516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40251a:	4628      	mov	r0, r5
  40251c:	f001 f9ba 	bl	403894 <__sinit>
  402520:	e7ad      	b.n	40247e <setvbuf+0x82>
  402522:	f04f 30ff 	mov.w	r0, #4294967295
  402526:	e7e2      	b.n	4024ee <setvbuf+0xf2>
  402528:	f8dd 9000 	ldr.w	r9, [sp]
  40252c:	45b1      	cmp	r9, r6
  40252e:	d006      	beq.n	40253e <setvbuf+0x142>
  402530:	4648      	mov	r0, r9
  402532:	f001 fd8b 	bl	40404c <malloc>
  402536:	4607      	mov	r7, r0
  402538:	b108      	cbz	r0, 40253e <setvbuf+0x142>
  40253a:	464e      	mov	r6, r9
  40253c:	e7c6      	b.n	4024cc <setvbuf+0xd0>
  40253e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402542:	f04f 30ff 	mov.w	r0, #4294967295
  402546:	e7c7      	b.n	4024d8 <setvbuf+0xdc>
  402548:	20400438 	.word	0x20400438
	...

00402580 <strlen>:
  402580:	f890 f000 	pld	[r0]
  402584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402588:	f020 0107 	bic.w	r1, r0, #7
  40258c:	f06f 0c00 	mvn.w	ip, #0
  402590:	f010 0407 	ands.w	r4, r0, #7
  402594:	f891 f020 	pld	[r1, #32]
  402598:	f040 8049 	bne.w	40262e <strlen+0xae>
  40259c:	f04f 0400 	mov.w	r4, #0
  4025a0:	f06f 0007 	mvn.w	r0, #7
  4025a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4025a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4025ac:	f100 0008 	add.w	r0, r0, #8
  4025b0:	fa82 f24c 	uadd8	r2, r2, ip
  4025b4:	faa4 f28c 	sel	r2, r4, ip
  4025b8:	fa83 f34c 	uadd8	r3, r3, ip
  4025bc:	faa2 f38c 	sel	r3, r2, ip
  4025c0:	bb4b      	cbnz	r3, 402616 <strlen+0x96>
  4025c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4025c6:	fa82 f24c 	uadd8	r2, r2, ip
  4025ca:	f100 0008 	add.w	r0, r0, #8
  4025ce:	faa4 f28c 	sel	r2, r4, ip
  4025d2:	fa83 f34c 	uadd8	r3, r3, ip
  4025d6:	faa2 f38c 	sel	r3, r2, ip
  4025da:	b9e3      	cbnz	r3, 402616 <strlen+0x96>
  4025dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4025e0:	fa82 f24c 	uadd8	r2, r2, ip
  4025e4:	f100 0008 	add.w	r0, r0, #8
  4025e8:	faa4 f28c 	sel	r2, r4, ip
  4025ec:	fa83 f34c 	uadd8	r3, r3, ip
  4025f0:	faa2 f38c 	sel	r3, r2, ip
  4025f4:	b97b      	cbnz	r3, 402616 <strlen+0x96>
  4025f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4025fa:	f101 0120 	add.w	r1, r1, #32
  4025fe:	fa82 f24c 	uadd8	r2, r2, ip
  402602:	f100 0008 	add.w	r0, r0, #8
  402606:	faa4 f28c 	sel	r2, r4, ip
  40260a:	fa83 f34c 	uadd8	r3, r3, ip
  40260e:	faa2 f38c 	sel	r3, r2, ip
  402612:	2b00      	cmp	r3, #0
  402614:	d0c6      	beq.n	4025a4 <strlen+0x24>
  402616:	2a00      	cmp	r2, #0
  402618:	bf04      	itt	eq
  40261a:	3004      	addeq	r0, #4
  40261c:	461a      	moveq	r2, r3
  40261e:	ba12      	rev	r2, r2
  402620:	fab2 f282 	clz	r2, r2
  402624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40262c:	4770      	bx	lr
  40262e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402632:	f004 0503 	and.w	r5, r4, #3
  402636:	f1c4 0000 	rsb	r0, r4, #0
  40263a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40263e:	f014 0f04 	tst.w	r4, #4
  402642:	f891 f040 	pld	[r1, #64]	; 0x40
  402646:	fa0c f505 	lsl.w	r5, ip, r5
  40264a:	ea62 0205 	orn	r2, r2, r5
  40264e:	bf1c      	itt	ne
  402650:	ea63 0305 	ornne	r3, r3, r5
  402654:	4662      	movne	r2, ip
  402656:	f04f 0400 	mov.w	r4, #0
  40265a:	e7a9      	b.n	4025b0 <strlen+0x30>

0040265c <__sprint_r.part.0>:
  40265c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40265e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402662:	049c      	lsls	r4, r3, #18
  402664:	4692      	mov	sl, r2
  402666:	d52c      	bpl.n	4026c2 <__sprint_r.part.0+0x66>
  402668:	6893      	ldr	r3, [r2, #8]
  40266a:	6812      	ldr	r2, [r2, #0]
  40266c:	b33b      	cbz	r3, 4026be <__sprint_r.part.0+0x62>
  40266e:	460f      	mov	r7, r1
  402670:	4680      	mov	r8, r0
  402672:	f102 0908 	add.w	r9, r2, #8
  402676:	e919 0060 	ldmdb	r9, {r5, r6}
  40267a:	08b6      	lsrs	r6, r6, #2
  40267c:	d017      	beq.n	4026ae <__sprint_r.part.0+0x52>
  40267e:	3d04      	subs	r5, #4
  402680:	2400      	movs	r4, #0
  402682:	e001      	b.n	402688 <__sprint_r.part.0+0x2c>
  402684:	42a6      	cmp	r6, r4
  402686:	d010      	beq.n	4026aa <__sprint_r.part.0+0x4e>
  402688:	463a      	mov	r2, r7
  40268a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40268e:	4640      	mov	r0, r8
  402690:	f001 f96a 	bl	403968 <_fputwc_r>
  402694:	1c43      	adds	r3, r0, #1
  402696:	f104 0401 	add.w	r4, r4, #1
  40269a:	d1f3      	bne.n	402684 <__sprint_r.part.0+0x28>
  40269c:	2300      	movs	r3, #0
  40269e:	f8ca 3008 	str.w	r3, [sl, #8]
  4026a2:	f8ca 3004 	str.w	r3, [sl, #4]
  4026a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4026aa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4026ae:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4026b2:	f8ca 3008 	str.w	r3, [sl, #8]
  4026b6:	f109 0908 	add.w	r9, r9, #8
  4026ba:	2b00      	cmp	r3, #0
  4026bc:	d1db      	bne.n	402676 <__sprint_r.part.0+0x1a>
  4026be:	2000      	movs	r0, #0
  4026c0:	e7ec      	b.n	40269c <__sprint_r.part.0+0x40>
  4026c2:	f001 fa99 	bl	403bf8 <__sfvwrite_r>
  4026c6:	2300      	movs	r3, #0
  4026c8:	f8ca 3008 	str.w	r3, [sl, #8]
  4026cc:	f8ca 3004 	str.w	r3, [sl, #4]
  4026d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004026d4 <_vfiprintf_r>:
  4026d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4026d8:	b0ab      	sub	sp, #172	; 0xac
  4026da:	461c      	mov	r4, r3
  4026dc:	9100      	str	r1, [sp, #0]
  4026de:	4690      	mov	r8, r2
  4026e0:	9304      	str	r3, [sp, #16]
  4026e2:	9005      	str	r0, [sp, #20]
  4026e4:	b118      	cbz	r0, 4026ee <_vfiprintf_r+0x1a>
  4026e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4026e8:	2b00      	cmp	r3, #0
  4026ea:	f000 80de 	beq.w	4028aa <_vfiprintf_r+0x1d6>
  4026ee:	9800      	ldr	r0, [sp, #0]
  4026f0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  4026f4:	b28a      	uxth	r2, r1
  4026f6:	0495      	lsls	r5, r2, #18
  4026f8:	d407      	bmi.n	40270a <_vfiprintf_r+0x36>
  4026fa:	6e43      	ldr	r3, [r0, #100]	; 0x64
  4026fc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  402700:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402704:	8182      	strh	r2, [r0, #12]
  402706:	6643      	str	r3, [r0, #100]	; 0x64
  402708:	b292      	uxth	r2, r2
  40270a:	0711      	lsls	r1, r2, #28
  40270c:	f140 80b1 	bpl.w	402872 <_vfiprintf_r+0x19e>
  402710:	9b00      	ldr	r3, [sp, #0]
  402712:	691b      	ldr	r3, [r3, #16]
  402714:	2b00      	cmp	r3, #0
  402716:	f000 80ac 	beq.w	402872 <_vfiprintf_r+0x19e>
  40271a:	f002 021a 	and.w	r2, r2, #26
  40271e:	2a0a      	cmp	r2, #10
  402720:	f000 80b5 	beq.w	40288e <_vfiprintf_r+0x1ba>
  402724:	2300      	movs	r3, #0
  402726:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40272a:	9302      	str	r3, [sp, #8]
  40272c:	930f      	str	r3, [sp, #60]	; 0x3c
  40272e:	930e      	str	r3, [sp, #56]	; 0x38
  402730:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402734:	46da      	mov	sl, fp
  402736:	f898 3000 	ldrb.w	r3, [r8]
  40273a:	4644      	mov	r4, r8
  40273c:	b1fb      	cbz	r3, 40277e <_vfiprintf_r+0xaa>
  40273e:	2b25      	cmp	r3, #37	; 0x25
  402740:	d102      	bne.n	402748 <_vfiprintf_r+0x74>
  402742:	e01c      	b.n	40277e <_vfiprintf_r+0xaa>
  402744:	2b25      	cmp	r3, #37	; 0x25
  402746:	d003      	beq.n	402750 <_vfiprintf_r+0x7c>
  402748:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40274c:	2b00      	cmp	r3, #0
  40274e:	d1f9      	bne.n	402744 <_vfiprintf_r+0x70>
  402750:	ebc8 0504 	rsb	r5, r8, r4
  402754:	b19d      	cbz	r5, 40277e <_vfiprintf_r+0xaa>
  402756:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402758:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40275a:	f8ca 8000 	str.w	r8, [sl]
  40275e:	3301      	adds	r3, #1
  402760:	442a      	add	r2, r5
  402762:	2b07      	cmp	r3, #7
  402764:	f8ca 5004 	str.w	r5, [sl, #4]
  402768:	920f      	str	r2, [sp, #60]	; 0x3c
  40276a:	930e      	str	r3, [sp, #56]	; 0x38
  40276c:	dd7b      	ble.n	402866 <_vfiprintf_r+0x192>
  40276e:	2a00      	cmp	r2, #0
  402770:	f040 8528 	bne.w	4031c4 <_vfiprintf_r+0xaf0>
  402774:	9b02      	ldr	r3, [sp, #8]
  402776:	920e      	str	r2, [sp, #56]	; 0x38
  402778:	442b      	add	r3, r5
  40277a:	46da      	mov	sl, fp
  40277c:	9302      	str	r3, [sp, #8]
  40277e:	7823      	ldrb	r3, [r4, #0]
  402780:	2b00      	cmp	r3, #0
  402782:	f000 843e 	beq.w	403002 <_vfiprintf_r+0x92e>
  402786:	2100      	movs	r1, #0
  402788:	f04f 0300 	mov.w	r3, #0
  40278c:	f04f 32ff 	mov.w	r2, #4294967295
  402790:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402794:	f104 0801 	add.w	r8, r4, #1
  402798:	7863      	ldrb	r3, [r4, #1]
  40279a:	9201      	str	r2, [sp, #4]
  40279c:	4608      	mov	r0, r1
  40279e:	460e      	mov	r6, r1
  4027a0:	460c      	mov	r4, r1
  4027a2:	f108 0801 	add.w	r8, r8, #1
  4027a6:	f1a3 0220 	sub.w	r2, r3, #32
  4027aa:	2a58      	cmp	r2, #88	; 0x58
  4027ac:	f200 8393 	bhi.w	402ed6 <_vfiprintf_r+0x802>
  4027b0:	e8df f012 	tbh	[pc, r2, lsl #1]
  4027b4:	03910346 	.word	0x03910346
  4027b8:	034e0391 	.word	0x034e0391
  4027bc:	03910391 	.word	0x03910391
  4027c0:	03910391 	.word	0x03910391
  4027c4:	03910391 	.word	0x03910391
  4027c8:	02670289 	.word	0x02670289
  4027cc:	00800391 	.word	0x00800391
  4027d0:	0391026c 	.word	0x0391026c
  4027d4:	025901c6 	.word	0x025901c6
  4027d8:	02590259 	.word	0x02590259
  4027dc:	02590259 	.word	0x02590259
  4027e0:	02590259 	.word	0x02590259
  4027e4:	02590259 	.word	0x02590259
  4027e8:	03910391 	.word	0x03910391
  4027ec:	03910391 	.word	0x03910391
  4027f0:	03910391 	.word	0x03910391
  4027f4:	03910391 	.word	0x03910391
  4027f8:	03910391 	.word	0x03910391
  4027fc:	039101cb 	.word	0x039101cb
  402800:	03910391 	.word	0x03910391
  402804:	03910391 	.word	0x03910391
  402808:	03910391 	.word	0x03910391
  40280c:	03910391 	.word	0x03910391
  402810:	02140391 	.word	0x02140391
  402814:	03910391 	.word	0x03910391
  402818:	03910391 	.word	0x03910391
  40281c:	02ee0391 	.word	0x02ee0391
  402820:	03910391 	.word	0x03910391
  402824:	03910311 	.word	0x03910311
  402828:	03910391 	.word	0x03910391
  40282c:	03910391 	.word	0x03910391
  402830:	03910391 	.word	0x03910391
  402834:	03910391 	.word	0x03910391
  402838:	03340391 	.word	0x03340391
  40283c:	0391038a 	.word	0x0391038a
  402840:	03910391 	.word	0x03910391
  402844:	038a0367 	.word	0x038a0367
  402848:	03910391 	.word	0x03910391
  40284c:	0391036c 	.word	0x0391036c
  402850:	02950379 	.word	0x02950379
  402854:	02e90085 	.word	0x02e90085
  402858:	029b0391 	.word	0x029b0391
  40285c:	02ba0391 	.word	0x02ba0391
  402860:	03910391 	.word	0x03910391
  402864:	0353      	.short	0x0353
  402866:	f10a 0a08 	add.w	sl, sl, #8
  40286a:	9b02      	ldr	r3, [sp, #8]
  40286c:	442b      	add	r3, r5
  40286e:	9302      	str	r3, [sp, #8]
  402870:	e785      	b.n	40277e <_vfiprintf_r+0xaa>
  402872:	9900      	ldr	r1, [sp, #0]
  402874:	9805      	ldr	r0, [sp, #20]
  402876:	f000 fe61 	bl	40353c <__swsetup_r>
  40287a:	2800      	cmp	r0, #0
  40287c:	f040 8558 	bne.w	403330 <_vfiprintf_r+0xc5c>
  402880:	9b00      	ldr	r3, [sp, #0]
  402882:	899a      	ldrh	r2, [r3, #12]
  402884:	f002 021a 	and.w	r2, r2, #26
  402888:	2a0a      	cmp	r2, #10
  40288a:	f47f af4b 	bne.w	402724 <_vfiprintf_r+0x50>
  40288e:	9900      	ldr	r1, [sp, #0]
  402890:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402894:	2b00      	cmp	r3, #0
  402896:	f6ff af45 	blt.w	402724 <_vfiprintf_r+0x50>
  40289a:	4623      	mov	r3, r4
  40289c:	4642      	mov	r2, r8
  40289e:	9805      	ldr	r0, [sp, #20]
  4028a0:	f000 fe16 	bl	4034d0 <__sbprintf>
  4028a4:	b02b      	add	sp, #172	; 0xac
  4028a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4028aa:	f000 fff3 	bl	403894 <__sinit>
  4028ae:	e71e      	b.n	4026ee <_vfiprintf_r+0x1a>
  4028b0:	4264      	negs	r4, r4
  4028b2:	9304      	str	r3, [sp, #16]
  4028b4:	f046 0604 	orr.w	r6, r6, #4
  4028b8:	f898 3000 	ldrb.w	r3, [r8]
  4028bc:	e771      	b.n	4027a2 <_vfiprintf_r+0xce>
  4028be:	2130      	movs	r1, #48	; 0x30
  4028c0:	9804      	ldr	r0, [sp, #16]
  4028c2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  4028c6:	9901      	ldr	r1, [sp, #4]
  4028c8:	9406      	str	r4, [sp, #24]
  4028ca:	f04f 0300 	mov.w	r3, #0
  4028ce:	2278      	movs	r2, #120	; 0x78
  4028d0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4028d4:	2900      	cmp	r1, #0
  4028d6:	4603      	mov	r3, r0
  4028d8:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  4028dc:	6804      	ldr	r4, [r0, #0]
  4028de:	f103 0304 	add.w	r3, r3, #4
  4028e2:	f04f 0500 	mov.w	r5, #0
  4028e6:	f046 0202 	orr.w	r2, r6, #2
  4028ea:	f2c0 8525 	blt.w	403338 <_vfiprintf_r+0xc64>
  4028ee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4028f2:	ea54 0205 	orrs.w	r2, r4, r5
  4028f6:	f046 0602 	orr.w	r6, r6, #2
  4028fa:	9304      	str	r3, [sp, #16]
  4028fc:	f040 84bf 	bne.w	40327e <_vfiprintf_r+0xbaa>
  402900:	48b3      	ldr	r0, [pc, #716]	; (402bd0 <_vfiprintf_r+0x4fc>)
  402902:	9b01      	ldr	r3, [sp, #4]
  402904:	2b00      	cmp	r3, #0
  402906:	f040 841c 	bne.w	403142 <_vfiprintf_r+0xa6e>
  40290a:	4699      	mov	r9, r3
  40290c:	2300      	movs	r3, #0
  40290e:	9301      	str	r3, [sp, #4]
  402910:	9303      	str	r3, [sp, #12]
  402912:	465f      	mov	r7, fp
  402914:	9b01      	ldr	r3, [sp, #4]
  402916:	9a03      	ldr	r2, [sp, #12]
  402918:	4293      	cmp	r3, r2
  40291a:	bfb8      	it	lt
  40291c:	4613      	movlt	r3, r2
  40291e:	461d      	mov	r5, r3
  402920:	f1b9 0f00 	cmp.w	r9, #0
  402924:	d000      	beq.n	402928 <_vfiprintf_r+0x254>
  402926:	3501      	adds	r5, #1
  402928:	f016 0302 	ands.w	r3, r6, #2
  40292c:	9307      	str	r3, [sp, #28]
  40292e:	bf18      	it	ne
  402930:	3502      	addne	r5, #2
  402932:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  402936:	9308      	str	r3, [sp, #32]
  402938:	f040 82f1 	bne.w	402f1e <_vfiprintf_r+0x84a>
  40293c:	9b06      	ldr	r3, [sp, #24]
  40293e:	1b5c      	subs	r4, r3, r5
  402940:	2c00      	cmp	r4, #0
  402942:	f340 82ec 	ble.w	402f1e <_vfiprintf_r+0x84a>
  402946:	2c10      	cmp	r4, #16
  402948:	f340 8556 	ble.w	4033f8 <_vfiprintf_r+0xd24>
  40294c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 402bd4 <_vfiprintf_r+0x500>
  402950:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402954:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402956:	46d4      	mov	ip, sl
  402958:	2310      	movs	r3, #16
  40295a:	46c2      	mov	sl, r8
  40295c:	4670      	mov	r0, lr
  40295e:	46a8      	mov	r8, r5
  402960:	464d      	mov	r5, r9
  402962:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402966:	e007      	b.n	402978 <_vfiprintf_r+0x2a4>
  402968:	f100 0e02 	add.w	lr, r0, #2
  40296c:	f10c 0c08 	add.w	ip, ip, #8
  402970:	4608      	mov	r0, r1
  402972:	3c10      	subs	r4, #16
  402974:	2c10      	cmp	r4, #16
  402976:	dd13      	ble.n	4029a0 <_vfiprintf_r+0x2cc>
  402978:	1c41      	adds	r1, r0, #1
  40297a:	3210      	adds	r2, #16
  40297c:	2907      	cmp	r1, #7
  40297e:	920f      	str	r2, [sp, #60]	; 0x3c
  402980:	f8cc 5000 	str.w	r5, [ip]
  402984:	f8cc 3004 	str.w	r3, [ip, #4]
  402988:	910e      	str	r1, [sp, #56]	; 0x38
  40298a:	dded      	ble.n	402968 <_vfiprintf_r+0x294>
  40298c:	2a00      	cmp	r2, #0
  40298e:	f040 82b7 	bne.w	402f00 <_vfiprintf_r+0x82c>
  402992:	3c10      	subs	r4, #16
  402994:	2c10      	cmp	r4, #16
  402996:	4610      	mov	r0, r2
  402998:	f04f 0e01 	mov.w	lr, #1
  40299c:	46dc      	mov	ip, fp
  40299e:	dceb      	bgt.n	402978 <_vfiprintf_r+0x2a4>
  4029a0:	46a9      	mov	r9, r5
  4029a2:	4670      	mov	r0, lr
  4029a4:	4645      	mov	r5, r8
  4029a6:	46d0      	mov	r8, sl
  4029a8:	46e2      	mov	sl, ip
  4029aa:	4422      	add	r2, r4
  4029ac:	2807      	cmp	r0, #7
  4029ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4029b0:	f8ca 9000 	str.w	r9, [sl]
  4029b4:	f8ca 4004 	str.w	r4, [sl, #4]
  4029b8:	900e      	str	r0, [sp, #56]	; 0x38
  4029ba:	f300 8375 	bgt.w	4030a8 <_vfiprintf_r+0x9d4>
  4029be:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4029c2:	f10a 0a08 	add.w	sl, sl, #8
  4029c6:	f100 0e01 	add.w	lr, r0, #1
  4029ca:	2b00      	cmp	r3, #0
  4029cc:	f040 82b0 	bne.w	402f30 <_vfiprintf_r+0x85c>
  4029d0:	9b07      	ldr	r3, [sp, #28]
  4029d2:	2b00      	cmp	r3, #0
  4029d4:	f000 82c3 	beq.w	402f5e <_vfiprintf_r+0x88a>
  4029d8:	3202      	adds	r2, #2
  4029da:	a90c      	add	r1, sp, #48	; 0x30
  4029dc:	2302      	movs	r3, #2
  4029de:	f1be 0f07 	cmp.w	lr, #7
  4029e2:	920f      	str	r2, [sp, #60]	; 0x3c
  4029e4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4029e8:	e88a 000a 	stmia.w	sl, {r1, r3}
  4029ec:	f340 8378 	ble.w	4030e0 <_vfiprintf_r+0xa0c>
  4029f0:	2a00      	cmp	r2, #0
  4029f2:	f040 840a 	bne.w	40320a <_vfiprintf_r+0xb36>
  4029f6:	9b08      	ldr	r3, [sp, #32]
  4029f8:	2b80      	cmp	r3, #128	; 0x80
  4029fa:	f04f 0e01 	mov.w	lr, #1
  4029fe:	4610      	mov	r0, r2
  402a00:	46da      	mov	sl, fp
  402a02:	f040 82b0 	bne.w	402f66 <_vfiprintf_r+0x892>
  402a06:	9b06      	ldr	r3, [sp, #24]
  402a08:	1b5c      	subs	r4, r3, r5
  402a0a:	2c00      	cmp	r4, #0
  402a0c:	f340 82ab 	ble.w	402f66 <_vfiprintf_r+0x892>
  402a10:	2c10      	cmp	r4, #16
  402a12:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 402bd8 <_vfiprintf_r+0x504>
  402a16:	f340 850b 	ble.w	403430 <_vfiprintf_r+0xd5c>
  402a1a:	46d6      	mov	lr, sl
  402a1c:	2310      	movs	r3, #16
  402a1e:	46c2      	mov	sl, r8
  402a20:	46a8      	mov	r8, r5
  402a22:	464d      	mov	r5, r9
  402a24:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402a28:	e007      	b.n	402a3a <_vfiprintf_r+0x366>
  402a2a:	f100 0c02 	add.w	ip, r0, #2
  402a2e:	f10e 0e08 	add.w	lr, lr, #8
  402a32:	4608      	mov	r0, r1
  402a34:	3c10      	subs	r4, #16
  402a36:	2c10      	cmp	r4, #16
  402a38:	dd13      	ble.n	402a62 <_vfiprintf_r+0x38e>
  402a3a:	1c41      	adds	r1, r0, #1
  402a3c:	3210      	adds	r2, #16
  402a3e:	2907      	cmp	r1, #7
  402a40:	920f      	str	r2, [sp, #60]	; 0x3c
  402a42:	f8ce 5000 	str.w	r5, [lr]
  402a46:	f8ce 3004 	str.w	r3, [lr, #4]
  402a4a:	910e      	str	r1, [sp, #56]	; 0x38
  402a4c:	dded      	ble.n	402a2a <_vfiprintf_r+0x356>
  402a4e:	2a00      	cmp	r2, #0
  402a50:	f040 8315 	bne.w	40307e <_vfiprintf_r+0x9aa>
  402a54:	3c10      	subs	r4, #16
  402a56:	2c10      	cmp	r4, #16
  402a58:	f04f 0c01 	mov.w	ip, #1
  402a5c:	4610      	mov	r0, r2
  402a5e:	46de      	mov	lr, fp
  402a60:	dceb      	bgt.n	402a3a <_vfiprintf_r+0x366>
  402a62:	46a9      	mov	r9, r5
  402a64:	4645      	mov	r5, r8
  402a66:	46d0      	mov	r8, sl
  402a68:	46f2      	mov	sl, lr
  402a6a:	4422      	add	r2, r4
  402a6c:	f1bc 0f07 	cmp.w	ip, #7
  402a70:	920f      	str	r2, [sp, #60]	; 0x3c
  402a72:	f8ca 9000 	str.w	r9, [sl]
  402a76:	f8ca 4004 	str.w	r4, [sl, #4]
  402a7a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  402a7e:	f300 83d2 	bgt.w	403226 <_vfiprintf_r+0xb52>
  402a82:	9b01      	ldr	r3, [sp, #4]
  402a84:	9903      	ldr	r1, [sp, #12]
  402a86:	1a5c      	subs	r4, r3, r1
  402a88:	2c00      	cmp	r4, #0
  402a8a:	f10a 0a08 	add.w	sl, sl, #8
  402a8e:	f10c 0e01 	add.w	lr, ip, #1
  402a92:	4660      	mov	r0, ip
  402a94:	f300 826d 	bgt.w	402f72 <_vfiprintf_r+0x89e>
  402a98:	9903      	ldr	r1, [sp, #12]
  402a9a:	f8ca 7000 	str.w	r7, [sl]
  402a9e:	440a      	add	r2, r1
  402aa0:	f1be 0f07 	cmp.w	lr, #7
  402aa4:	920f      	str	r2, [sp, #60]	; 0x3c
  402aa6:	f8ca 1004 	str.w	r1, [sl, #4]
  402aaa:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402aae:	f340 82ce 	ble.w	40304e <_vfiprintf_r+0x97a>
  402ab2:	2a00      	cmp	r2, #0
  402ab4:	f040 833a 	bne.w	40312c <_vfiprintf_r+0xa58>
  402ab8:	0770      	lsls	r0, r6, #29
  402aba:	920e      	str	r2, [sp, #56]	; 0x38
  402abc:	d538      	bpl.n	402b30 <_vfiprintf_r+0x45c>
  402abe:	9b06      	ldr	r3, [sp, #24]
  402ac0:	1b5c      	subs	r4, r3, r5
  402ac2:	2c00      	cmp	r4, #0
  402ac4:	dd34      	ble.n	402b30 <_vfiprintf_r+0x45c>
  402ac6:	46da      	mov	sl, fp
  402ac8:	2c10      	cmp	r4, #16
  402aca:	f340 84ab 	ble.w	403424 <_vfiprintf_r+0xd50>
  402ace:	f8df 9104 	ldr.w	r9, [pc, #260]	; 402bd4 <_vfiprintf_r+0x500>
  402ad2:	990e      	ldr	r1, [sp, #56]	; 0x38
  402ad4:	464f      	mov	r7, r9
  402ad6:	2610      	movs	r6, #16
  402ad8:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402adc:	e006      	b.n	402aec <_vfiprintf_r+0x418>
  402ade:	1c88      	adds	r0, r1, #2
  402ae0:	f10a 0a08 	add.w	sl, sl, #8
  402ae4:	4619      	mov	r1, r3
  402ae6:	3c10      	subs	r4, #16
  402ae8:	2c10      	cmp	r4, #16
  402aea:	dd13      	ble.n	402b14 <_vfiprintf_r+0x440>
  402aec:	1c4b      	adds	r3, r1, #1
  402aee:	3210      	adds	r2, #16
  402af0:	2b07      	cmp	r3, #7
  402af2:	920f      	str	r2, [sp, #60]	; 0x3c
  402af4:	f8ca 7000 	str.w	r7, [sl]
  402af8:	f8ca 6004 	str.w	r6, [sl, #4]
  402afc:	930e      	str	r3, [sp, #56]	; 0x38
  402afe:	ddee      	ble.n	402ade <_vfiprintf_r+0x40a>
  402b00:	2a00      	cmp	r2, #0
  402b02:	f040 828e 	bne.w	403022 <_vfiprintf_r+0x94e>
  402b06:	3c10      	subs	r4, #16
  402b08:	2c10      	cmp	r4, #16
  402b0a:	f04f 0001 	mov.w	r0, #1
  402b0e:	4611      	mov	r1, r2
  402b10:	46da      	mov	sl, fp
  402b12:	dceb      	bgt.n	402aec <_vfiprintf_r+0x418>
  402b14:	46b9      	mov	r9, r7
  402b16:	4422      	add	r2, r4
  402b18:	2807      	cmp	r0, #7
  402b1a:	920f      	str	r2, [sp, #60]	; 0x3c
  402b1c:	f8ca 9000 	str.w	r9, [sl]
  402b20:	f8ca 4004 	str.w	r4, [sl, #4]
  402b24:	900e      	str	r0, [sp, #56]	; 0x38
  402b26:	f340 829b 	ble.w	403060 <_vfiprintf_r+0x98c>
  402b2a:	2a00      	cmp	r2, #0
  402b2c:	f040 8425 	bne.w	40337a <_vfiprintf_r+0xca6>
  402b30:	9b02      	ldr	r3, [sp, #8]
  402b32:	9a06      	ldr	r2, [sp, #24]
  402b34:	42aa      	cmp	r2, r5
  402b36:	bfac      	ite	ge
  402b38:	189b      	addge	r3, r3, r2
  402b3a:	195b      	addlt	r3, r3, r5
  402b3c:	9302      	str	r3, [sp, #8]
  402b3e:	e299      	b.n	403074 <_vfiprintf_r+0x9a0>
  402b40:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  402b44:	f898 3000 	ldrb.w	r3, [r8]
  402b48:	e62b      	b.n	4027a2 <_vfiprintf_r+0xce>
  402b4a:	9406      	str	r4, [sp, #24]
  402b4c:	2900      	cmp	r1, #0
  402b4e:	f040 84af 	bne.w	4034b0 <_vfiprintf_r+0xddc>
  402b52:	f046 0610 	orr.w	r6, r6, #16
  402b56:	06b3      	lsls	r3, r6, #26
  402b58:	f140 8312 	bpl.w	403180 <_vfiprintf_r+0xaac>
  402b5c:	9904      	ldr	r1, [sp, #16]
  402b5e:	3107      	adds	r1, #7
  402b60:	f021 0107 	bic.w	r1, r1, #7
  402b64:	e9d1 2300 	ldrd	r2, r3, [r1]
  402b68:	3108      	adds	r1, #8
  402b6a:	9104      	str	r1, [sp, #16]
  402b6c:	4614      	mov	r4, r2
  402b6e:	461d      	mov	r5, r3
  402b70:	2a00      	cmp	r2, #0
  402b72:	f173 0300 	sbcs.w	r3, r3, #0
  402b76:	f2c0 8386 	blt.w	403286 <_vfiprintf_r+0xbb2>
  402b7a:	9b01      	ldr	r3, [sp, #4]
  402b7c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402b80:	2b00      	cmp	r3, #0
  402b82:	f2c0 831a 	blt.w	4031ba <_vfiprintf_r+0xae6>
  402b86:	ea54 0305 	orrs.w	r3, r4, r5
  402b8a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402b8e:	f000 80ed 	beq.w	402d6c <_vfiprintf_r+0x698>
  402b92:	2d00      	cmp	r5, #0
  402b94:	bf08      	it	eq
  402b96:	2c0a      	cmpeq	r4, #10
  402b98:	f0c0 80ed 	bcc.w	402d76 <_vfiprintf_r+0x6a2>
  402b9c:	465f      	mov	r7, fp
  402b9e:	4620      	mov	r0, r4
  402ba0:	4629      	mov	r1, r5
  402ba2:	220a      	movs	r2, #10
  402ba4:	2300      	movs	r3, #0
  402ba6:	f002 fa47 	bl	405038 <__aeabi_uldivmod>
  402baa:	3230      	adds	r2, #48	; 0x30
  402bac:	f807 2d01 	strb.w	r2, [r7, #-1]!
  402bb0:	4620      	mov	r0, r4
  402bb2:	4629      	mov	r1, r5
  402bb4:	2300      	movs	r3, #0
  402bb6:	220a      	movs	r2, #10
  402bb8:	f002 fa3e 	bl	405038 <__aeabi_uldivmod>
  402bbc:	4604      	mov	r4, r0
  402bbe:	460d      	mov	r5, r1
  402bc0:	ea54 0305 	orrs.w	r3, r4, r5
  402bc4:	d1eb      	bne.n	402b9e <_vfiprintf_r+0x4ca>
  402bc6:	ebc7 030b 	rsb	r3, r7, fp
  402bca:	9303      	str	r3, [sp, #12]
  402bcc:	e6a2      	b.n	402914 <_vfiprintf_r+0x240>
  402bce:	bf00      	nop
  402bd0:	004054d0 	.word	0x004054d0
  402bd4:	004054ec 	.word	0x004054ec
  402bd8:	004054ac 	.word	0x004054ac
  402bdc:	9406      	str	r4, [sp, #24]
  402bde:	2900      	cmp	r1, #0
  402be0:	f040 8462 	bne.w	4034a8 <_vfiprintf_r+0xdd4>
  402be4:	f046 0610 	orr.w	r6, r6, #16
  402be8:	f016 0320 	ands.w	r3, r6, #32
  402bec:	f000 82ae 	beq.w	40314c <_vfiprintf_r+0xa78>
  402bf0:	9b04      	ldr	r3, [sp, #16]
  402bf2:	3307      	adds	r3, #7
  402bf4:	f023 0307 	bic.w	r3, r3, #7
  402bf8:	f04f 0200 	mov.w	r2, #0
  402bfc:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402c00:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c04:	f103 0208 	add.w	r2, r3, #8
  402c08:	9b01      	ldr	r3, [sp, #4]
  402c0a:	9204      	str	r2, [sp, #16]
  402c0c:	2b00      	cmp	r3, #0
  402c0e:	f2c0 8174 	blt.w	402efa <_vfiprintf_r+0x826>
  402c12:	ea54 0305 	orrs.w	r3, r4, r5
  402c16:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402c1a:	f040 816e 	bne.w	402efa <_vfiprintf_r+0x826>
  402c1e:	9b01      	ldr	r3, [sp, #4]
  402c20:	2b00      	cmp	r3, #0
  402c22:	f000 8430 	beq.w	403486 <_vfiprintf_r+0xdb2>
  402c26:	f04f 0900 	mov.w	r9, #0
  402c2a:	2400      	movs	r4, #0
  402c2c:	2500      	movs	r5, #0
  402c2e:	465f      	mov	r7, fp
  402c30:	08e2      	lsrs	r2, r4, #3
  402c32:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402c36:	08e9      	lsrs	r1, r5, #3
  402c38:	f004 0307 	and.w	r3, r4, #7
  402c3c:	460d      	mov	r5, r1
  402c3e:	4614      	mov	r4, r2
  402c40:	3330      	adds	r3, #48	; 0x30
  402c42:	ea54 0205 	orrs.w	r2, r4, r5
  402c46:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402c4a:	d1f1      	bne.n	402c30 <_vfiprintf_r+0x55c>
  402c4c:	07f4      	lsls	r4, r6, #31
  402c4e:	d5ba      	bpl.n	402bc6 <_vfiprintf_r+0x4f2>
  402c50:	2b30      	cmp	r3, #48	; 0x30
  402c52:	d0b8      	beq.n	402bc6 <_vfiprintf_r+0x4f2>
  402c54:	2230      	movs	r2, #48	; 0x30
  402c56:	1e7b      	subs	r3, r7, #1
  402c58:	f807 2c01 	strb.w	r2, [r7, #-1]
  402c5c:	ebc3 020b 	rsb	r2, r3, fp
  402c60:	9203      	str	r2, [sp, #12]
  402c62:	461f      	mov	r7, r3
  402c64:	e656      	b.n	402914 <_vfiprintf_r+0x240>
  402c66:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402c6a:	2400      	movs	r4, #0
  402c6c:	f818 3b01 	ldrb.w	r3, [r8], #1
  402c70:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402c74:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402c78:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402c7c:	2a09      	cmp	r2, #9
  402c7e:	d9f5      	bls.n	402c6c <_vfiprintf_r+0x598>
  402c80:	e591      	b.n	4027a6 <_vfiprintf_r+0xd2>
  402c82:	f898 3000 	ldrb.w	r3, [r8]
  402c86:	2101      	movs	r1, #1
  402c88:	202b      	movs	r0, #43	; 0x2b
  402c8a:	e58a      	b.n	4027a2 <_vfiprintf_r+0xce>
  402c8c:	f898 3000 	ldrb.w	r3, [r8]
  402c90:	2b2a      	cmp	r3, #42	; 0x2a
  402c92:	f108 0501 	add.w	r5, r8, #1
  402c96:	f000 83dd 	beq.w	403454 <_vfiprintf_r+0xd80>
  402c9a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402c9e:	2a09      	cmp	r2, #9
  402ca0:	46a8      	mov	r8, r5
  402ca2:	bf98      	it	ls
  402ca4:	2500      	movls	r5, #0
  402ca6:	f200 83ce 	bhi.w	403446 <_vfiprintf_r+0xd72>
  402caa:	f818 3b01 	ldrb.w	r3, [r8], #1
  402cae:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402cb2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402cb6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402cba:	2a09      	cmp	r2, #9
  402cbc:	d9f5      	bls.n	402caa <_vfiprintf_r+0x5d6>
  402cbe:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  402cc2:	9201      	str	r2, [sp, #4]
  402cc4:	e56f      	b.n	4027a6 <_vfiprintf_r+0xd2>
  402cc6:	9a04      	ldr	r2, [sp, #16]
  402cc8:	6814      	ldr	r4, [r2, #0]
  402cca:	4613      	mov	r3, r2
  402ccc:	2c00      	cmp	r4, #0
  402cce:	f103 0304 	add.w	r3, r3, #4
  402cd2:	f6ff aded 	blt.w	4028b0 <_vfiprintf_r+0x1dc>
  402cd6:	9304      	str	r3, [sp, #16]
  402cd8:	f898 3000 	ldrb.w	r3, [r8]
  402cdc:	e561      	b.n	4027a2 <_vfiprintf_r+0xce>
  402cde:	9406      	str	r4, [sp, #24]
  402ce0:	2900      	cmp	r1, #0
  402ce2:	d081      	beq.n	402be8 <_vfiprintf_r+0x514>
  402ce4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402ce8:	e77e      	b.n	402be8 <_vfiprintf_r+0x514>
  402cea:	9a04      	ldr	r2, [sp, #16]
  402cec:	9406      	str	r4, [sp, #24]
  402cee:	6817      	ldr	r7, [r2, #0]
  402cf0:	f04f 0300 	mov.w	r3, #0
  402cf4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402cf8:	1d14      	adds	r4, r2, #4
  402cfa:	9b01      	ldr	r3, [sp, #4]
  402cfc:	2f00      	cmp	r7, #0
  402cfe:	f000 8386 	beq.w	40340e <_vfiprintf_r+0xd3a>
  402d02:	2b00      	cmp	r3, #0
  402d04:	f2c0 835f 	blt.w	4033c6 <_vfiprintf_r+0xcf2>
  402d08:	461a      	mov	r2, r3
  402d0a:	2100      	movs	r1, #0
  402d0c:	4638      	mov	r0, r7
  402d0e:	f001 fc5f 	bl	4045d0 <memchr>
  402d12:	2800      	cmp	r0, #0
  402d14:	f000 838f 	beq.w	403436 <_vfiprintf_r+0xd62>
  402d18:	1bc3      	subs	r3, r0, r7
  402d1a:	9303      	str	r3, [sp, #12]
  402d1c:	2300      	movs	r3, #0
  402d1e:	9404      	str	r4, [sp, #16]
  402d20:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402d24:	9301      	str	r3, [sp, #4]
  402d26:	e5f5      	b.n	402914 <_vfiprintf_r+0x240>
  402d28:	9406      	str	r4, [sp, #24]
  402d2a:	2900      	cmp	r1, #0
  402d2c:	f040 83b9 	bne.w	4034a2 <_vfiprintf_r+0xdce>
  402d30:	f016 0920 	ands.w	r9, r6, #32
  402d34:	d135      	bne.n	402da2 <_vfiprintf_r+0x6ce>
  402d36:	f016 0310 	ands.w	r3, r6, #16
  402d3a:	d103      	bne.n	402d44 <_vfiprintf_r+0x670>
  402d3c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402d40:	f040 832a 	bne.w	403398 <_vfiprintf_r+0xcc4>
  402d44:	9a04      	ldr	r2, [sp, #16]
  402d46:	4613      	mov	r3, r2
  402d48:	6814      	ldr	r4, [r2, #0]
  402d4a:	9a01      	ldr	r2, [sp, #4]
  402d4c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402d50:	2a00      	cmp	r2, #0
  402d52:	f103 0304 	add.w	r3, r3, #4
  402d56:	f04f 0500 	mov.w	r5, #0
  402d5a:	f2c0 8332 	blt.w	4033c2 <_vfiprintf_r+0xcee>
  402d5e:	ea54 0205 	orrs.w	r2, r4, r5
  402d62:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402d66:	9304      	str	r3, [sp, #16]
  402d68:	f47f af13 	bne.w	402b92 <_vfiprintf_r+0x4be>
  402d6c:	9b01      	ldr	r3, [sp, #4]
  402d6e:	2b00      	cmp	r3, #0
  402d70:	f43f adcc 	beq.w	40290c <_vfiprintf_r+0x238>
  402d74:	2400      	movs	r4, #0
  402d76:	af2a      	add	r7, sp, #168	; 0xa8
  402d78:	3430      	adds	r4, #48	; 0x30
  402d7a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  402d7e:	ebc7 030b 	rsb	r3, r7, fp
  402d82:	9303      	str	r3, [sp, #12]
  402d84:	e5c6      	b.n	402914 <_vfiprintf_r+0x240>
  402d86:	f046 0620 	orr.w	r6, r6, #32
  402d8a:	f898 3000 	ldrb.w	r3, [r8]
  402d8e:	e508      	b.n	4027a2 <_vfiprintf_r+0xce>
  402d90:	9406      	str	r4, [sp, #24]
  402d92:	2900      	cmp	r1, #0
  402d94:	f040 836e 	bne.w	403474 <_vfiprintf_r+0xda0>
  402d98:	f046 0610 	orr.w	r6, r6, #16
  402d9c:	f016 0920 	ands.w	r9, r6, #32
  402da0:	d0c9      	beq.n	402d36 <_vfiprintf_r+0x662>
  402da2:	9b04      	ldr	r3, [sp, #16]
  402da4:	3307      	adds	r3, #7
  402da6:	f023 0307 	bic.w	r3, r3, #7
  402daa:	f04f 0200 	mov.w	r2, #0
  402dae:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402db2:	e9d3 4500 	ldrd	r4, r5, [r3]
  402db6:	f103 0208 	add.w	r2, r3, #8
  402dba:	9b01      	ldr	r3, [sp, #4]
  402dbc:	9204      	str	r2, [sp, #16]
  402dbe:	2b00      	cmp	r3, #0
  402dc0:	f2c0 81f9 	blt.w	4031b6 <_vfiprintf_r+0xae2>
  402dc4:	ea54 0305 	orrs.w	r3, r4, r5
  402dc8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402dcc:	f04f 0900 	mov.w	r9, #0
  402dd0:	f47f aedf 	bne.w	402b92 <_vfiprintf_r+0x4be>
  402dd4:	e7ca      	b.n	402d6c <_vfiprintf_r+0x698>
  402dd6:	9406      	str	r4, [sp, #24]
  402dd8:	2900      	cmp	r1, #0
  402dda:	f040 8351 	bne.w	403480 <_vfiprintf_r+0xdac>
  402dde:	06b2      	lsls	r2, r6, #26
  402de0:	48ae      	ldr	r0, [pc, #696]	; (40309c <_vfiprintf_r+0x9c8>)
  402de2:	d541      	bpl.n	402e68 <_vfiprintf_r+0x794>
  402de4:	9a04      	ldr	r2, [sp, #16]
  402de6:	3207      	adds	r2, #7
  402de8:	f022 0207 	bic.w	r2, r2, #7
  402dec:	e9d2 4500 	ldrd	r4, r5, [r2]
  402df0:	f102 0108 	add.w	r1, r2, #8
  402df4:	9104      	str	r1, [sp, #16]
  402df6:	f016 0901 	ands.w	r9, r6, #1
  402dfa:	f000 8177 	beq.w	4030ec <_vfiprintf_r+0xa18>
  402dfe:	ea54 0205 	orrs.w	r2, r4, r5
  402e02:	f040 8226 	bne.w	403252 <_vfiprintf_r+0xb7e>
  402e06:	f04f 0300 	mov.w	r3, #0
  402e0a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402e0e:	9b01      	ldr	r3, [sp, #4]
  402e10:	2b00      	cmp	r3, #0
  402e12:	f2c0 8196 	blt.w	403142 <_vfiprintf_r+0xa6e>
  402e16:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e1a:	e572      	b.n	402902 <_vfiprintf_r+0x22e>
  402e1c:	9a04      	ldr	r2, [sp, #16]
  402e1e:	9406      	str	r4, [sp, #24]
  402e20:	6813      	ldr	r3, [r2, #0]
  402e22:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402e26:	4613      	mov	r3, r2
  402e28:	f04f 0100 	mov.w	r1, #0
  402e2c:	2501      	movs	r5, #1
  402e2e:	3304      	adds	r3, #4
  402e30:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402e34:	9304      	str	r3, [sp, #16]
  402e36:	9503      	str	r5, [sp, #12]
  402e38:	af10      	add	r7, sp, #64	; 0x40
  402e3a:	2300      	movs	r3, #0
  402e3c:	9301      	str	r3, [sp, #4]
  402e3e:	e573      	b.n	402928 <_vfiprintf_r+0x254>
  402e40:	f898 3000 	ldrb.w	r3, [r8]
  402e44:	2800      	cmp	r0, #0
  402e46:	f47f acac 	bne.w	4027a2 <_vfiprintf_r+0xce>
  402e4a:	2101      	movs	r1, #1
  402e4c:	2020      	movs	r0, #32
  402e4e:	e4a8      	b.n	4027a2 <_vfiprintf_r+0xce>
  402e50:	f046 0601 	orr.w	r6, r6, #1
  402e54:	f898 3000 	ldrb.w	r3, [r8]
  402e58:	e4a3      	b.n	4027a2 <_vfiprintf_r+0xce>
  402e5a:	9406      	str	r4, [sp, #24]
  402e5c:	2900      	cmp	r1, #0
  402e5e:	f040 830c 	bne.w	40347a <_vfiprintf_r+0xda6>
  402e62:	06b2      	lsls	r2, r6, #26
  402e64:	488e      	ldr	r0, [pc, #568]	; (4030a0 <_vfiprintf_r+0x9cc>)
  402e66:	d4bd      	bmi.n	402de4 <_vfiprintf_r+0x710>
  402e68:	9904      	ldr	r1, [sp, #16]
  402e6a:	06f7      	lsls	r7, r6, #27
  402e6c:	460a      	mov	r2, r1
  402e6e:	f100 819d 	bmi.w	4031ac <_vfiprintf_r+0xad8>
  402e72:	0675      	lsls	r5, r6, #25
  402e74:	f140 819a 	bpl.w	4031ac <_vfiprintf_r+0xad8>
  402e78:	3204      	adds	r2, #4
  402e7a:	880c      	ldrh	r4, [r1, #0]
  402e7c:	9204      	str	r2, [sp, #16]
  402e7e:	2500      	movs	r5, #0
  402e80:	e7b9      	b.n	402df6 <_vfiprintf_r+0x722>
  402e82:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402e86:	f898 3000 	ldrb.w	r3, [r8]
  402e8a:	e48a      	b.n	4027a2 <_vfiprintf_r+0xce>
  402e8c:	f898 3000 	ldrb.w	r3, [r8]
  402e90:	2b6c      	cmp	r3, #108	; 0x6c
  402e92:	bf03      	ittte	eq
  402e94:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402e98:	f046 0620 	orreq.w	r6, r6, #32
  402e9c:	f108 0801 	addeq.w	r8, r8, #1
  402ea0:	f046 0610 	orrne.w	r6, r6, #16
  402ea4:	e47d      	b.n	4027a2 <_vfiprintf_r+0xce>
  402ea6:	2900      	cmp	r1, #0
  402ea8:	f040 8309 	bne.w	4034be <_vfiprintf_r+0xdea>
  402eac:	06b4      	lsls	r4, r6, #26
  402eae:	f140 821c 	bpl.w	4032ea <_vfiprintf_r+0xc16>
  402eb2:	9a04      	ldr	r2, [sp, #16]
  402eb4:	9902      	ldr	r1, [sp, #8]
  402eb6:	6813      	ldr	r3, [r2, #0]
  402eb8:	17cd      	asrs	r5, r1, #31
  402eba:	4608      	mov	r0, r1
  402ebc:	3204      	adds	r2, #4
  402ebe:	4629      	mov	r1, r5
  402ec0:	9204      	str	r2, [sp, #16]
  402ec2:	e9c3 0100 	strd	r0, r1, [r3]
  402ec6:	e436      	b.n	402736 <_vfiprintf_r+0x62>
  402ec8:	9406      	str	r4, [sp, #24]
  402eca:	2900      	cmp	r1, #0
  402ecc:	f43f ae43 	beq.w	402b56 <_vfiprintf_r+0x482>
  402ed0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402ed4:	e63f      	b.n	402b56 <_vfiprintf_r+0x482>
  402ed6:	9406      	str	r4, [sp, #24]
  402ed8:	2900      	cmp	r1, #0
  402eda:	f040 82ed 	bne.w	4034b8 <_vfiprintf_r+0xde4>
  402ede:	2b00      	cmp	r3, #0
  402ee0:	f000 808f 	beq.w	403002 <_vfiprintf_r+0x92e>
  402ee4:	2501      	movs	r5, #1
  402ee6:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402eea:	f04f 0300 	mov.w	r3, #0
  402eee:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402ef2:	9503      	str	r5, [sp, #12]
  402ef4:	af10      	add	r7, sp, #64	; 0x40
  402ef6:	e7a0      	b.n	402e3a <_vfiprintf_r+0x766>
  402ef8:	9304      	str	r3, [sp, #16]
  402efa:	f04f 0900 	mov.w	r9, #0
  402efe:	e696      	b.n	402c2e <_vfiprintf_r+0x55a>
  402f00:	aa0d      	add	r2, sp, #52	; 0x34
  402f02:	9900      	ldr	r1, [sp, #0]
  402f04:	9309      	str	r3, [sp, #36]	; 0x24
  402f06:	4648      	mov	r0, r9
  402f08:	f7ff fba8 	bl	40265c <__sprint_r.part.0>
  402f0c:	2800      	cmp	r0, #0
  402f0e:	d17f      	bne.n	403010 <_vfiprintf_r+0x93c>
  402f10:	980e      	ldr	r0, [sp, #56]	; 0x38
  402f12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402f16:	f100 0e01 	add.w	lr, r0, #1
  402f1a:	46dc      	mov	ip, fp
  402f1c:	e529      	b.n	402972 <_vfiprintf_r+0x29e>
  402f1e:	980e      	ldr	r0, [sp, #56]	; 0x38
  402f20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f22:	f100 0e01 	add.w	lr, r0, #1
  402f26:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402f2a:	2b00      	cmp	r3, #0
  402f2c:	f43f ad50 	beq.w	4029d0 <_vfiprintf_r+0x2fc>
  402f30:	3201      	adds	r2, #1
  402f32:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402f36:	2301      	movs	r3, #1
  402f38:	f1be 0f07 	cmp.w	lr, #7
  402f3c:	920f      	str	r2, [sp, #60]	; 0x3c
  402f3e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402f42:	e88a 000a 	stmia.w	sl, {r1, r3}
  402f46:	f340 80bf 	ble.w	4030c8 <_vfiprintf_r+0x9f4>
  402f4a:	2a00      	cmp	r2, #0
  402f4c:	f040 814e 	bne.w	4031ec <_vfiprintf_r+0xb18>
  402f50:	9907      	ldr	r1, [sp, #28]
  402f52:	2900      	cmp	r1, #0
  402f54:	f040 80be 	bne.w	4030d4 <_vfiprintf_r+0xa00>
  402f58:	469e      	mov	lr, r3
  402f5a:	4610      	mov	r0, r2
  402f5c:	46da      	mov	sl, fp
  402f5e:	9b08      	ldr	r3, [sp, #32]
  402f60:	2b80      	cmp	r3, #128	; 0x80
  402f62:	f43f ad50 	beq.w	402a06 <_vfiprintf_r+0x332>
  402f66:	9b01      	ldr	r3, [sp, #4]
  402f68:	9903      	ldr	r1, [sp, #12]
  402f6a:	1a5c      	subs	r4, r3, r1
  402f6c:	2c00      	cmp	r4, #0
  402f6e:	f77f ad93 	ble.w	402a98 <_vfiprintf_r+0x3c4>
  402f72:	2c10      	cmp	r4, #16
  402f74:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4030a4 <_vfiprintf_r+0x9d0>
  402f78:	dd25      	ble.n	402fc6 <_vfiprintf_r+0x8f2>
  402f7a:	46d4      	mov	ip, sl
  402f7c:	2310      	movs	r3, #16
  402f7e:	46c2      	mov	sl, r8
  402f80:	46a8      	mov	r8, r5
  402f82:	464d      	mov	r5, r9
  402f84:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402f88:	e007      	b.n	402f9a <_vfiprintf_r+0x8c6>
  402f8a:	f100 0e02 	add.w	lr, r0, #2
  402f8e:	f10c 0c08 	add.w	ip, ip, #8
  402f92:	4608      	mov	r0, r1
  402f94:	3c10      	subs	r4, #16
  402f96:	2c10      	cmp	r4, #16
  402f98:	dd11      	ble.n	402fbe <_vfiprintf_r+0x8ea>
  402f9a:	1c41      	adds	r1, r0, #1
  402f9c:	3210      	adds	r2, #16
  402f9e:	2907      	cmp	r1, #7
  402fa0:	920f      	str	r2, [sp, #60]	; 0x3c
  402fa2:	f8cc 5000 	str.w	r5, [ip]
  402fa6:	f8cc 3004 	str.w	r3, [ip, #4]
  402faa:	910e      	str	r1, [sp, #56]	; 0x38
  402fac:	dded      	ble.n	402f8a <_vfiprintf_r+0x8b6>
  402fae:	b9d2      	cbnz	r2, 402fe6 <_vfiprintf_r+0x912>
  402fb0:	3c10      	subs	r4, #16
  402fb2:	2c10      	cmp	r4, #16
  402fb4:	f04f 0e01 	mov.w	lr, #1
  402fb8:	4610      	mov	r0, r2
  402fba:	46dc      	mov	ip, fp
  402fbc:	dced      	bgt.n	402f9a <_vfiprintf_r+0x8c6>
  402fbe:	46a9      	mov	r9, r5
  402fc0:	4645      	mov	r5, r8
  402fc2:	46d0      	mov	r8, sl
  402fc4:	46e2      	mov	sl, ip
  402fc6:	4422      	add	r2, r4
  402fc8:	f1be 0f07 	cmp.w	lr, #7
  402fcc:	920f      	str	r2, [sp, #60]	; 0x3c
  402fce:	f8ca 9000 	str.w	r9, [sl]
  402fd2:	f8ca 4004 	str.w	r4, [sl, #4]
  402fd6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402fda:	dc2e      	bgt.n	40303a <_vfiprintf_r+0x966>
  402fdc:	f10a 0a08 	add.w	sl, sl, #8
  402fe0:	f10e 0e01 	add.w	lr, lr, #1
  402fe4:	e558      	b.n	402a98 <_vfiprintf_r+0x3c4>
  402fe6:	aa0d      	add	r2, sp, #52	; 0x34
  402fe8:	9900      	ldr	r1, [sp, #0]
  402fea:	9301      	str	r3, [sp, #4]
  402fec:	4648      	mov	r0, r9
  402fee:	f7ff fb35 	bl	40265c <__sprint_r.part.0>
  402ff2:	b968      	cbnz	r0, 403010 <_vfiprintf_r+0x93c>
  402ff4:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ff6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ff8:	9b01      	ldr	r3, [sp, #4]
  402ffa:	f100 0e01 	add.w	lr, r0, #1
  402ffe:	46dc      	mov	ip, fp
  403000:	e7c8      	b.n	402f94 <_vfiprintf_r+0x8c0>
  403002:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403004:	b123      	cbz	r3, 403010 <_vfiprintf_r+0x93c>
  403006:	9805      	ldr	r0, [sp, #20]
  403008:	9900      	ldr	r1, [sp, #0]
  40300a:	aa0d      	add	r2, sp, #52	; 0x34
  40300c:	f7ff fb26 	bl	40265c <__sprint_r.part.0>
  403010:	9b00      	ldr	r3, [sp, #0]
  403012:	899b      	ldrh	r3, [r3, #12]
  403014:	065a      	lsls	r2, r3, #25
  403016:	f100 818b 	bmi.w	403330 <_vfiprintf_r+0xc5c>
  40301a:	9802      	ldr	r0, [sp, #8]
  40301c:	b02b      	add	sp, #172	; 0xac
  40301e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403022:	aa0d      	add	r2, sp, #52	; 0x34
  403024:	9900      	ldr	r1, [sp, #0]
  403026:	4648      	mov	r0, r9
  403028:	f7ff fb18 	bl	40265c <__sprint_r.part.0>
  40302c:	2800      	cmp	r0, #0
  40302e:	d1ef      	bne.n	403010 <_vfiprintf_r+0x93c>
  403030:	990e      	ldr	r1, [sp, #56]	; 0x38
  403032:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403034:	1c48      	adds	r0, r1, #1
  403036:	46da      	mov	sl, fp
  403038:	e555      	b.n	402ae6 <_vfiprintf_r+0x412>
  40303a:	2a00      	cmp	r2, #0
  40303c:	f040 80fb 	bne.w	403236 <_vfiprintf_r+0xb62>
  403040:	9a03      	ldr	r2, [sp, #12]
  403042:	921b      	str	r2, [sp, #108]	; 0x6c
  403044:	2301      	movs	r3, #1
  403046:	920f      	str	r2, [sp, #60]	; 0x3c
  403048:	971a      	str	r7, [sp, #104]	; 0x68
  40304a:	930e      	str	r3, [sp, #56]	; 0x38
  40304c:	46da      	mov	sl, fp
  40304e:	f10a 0a08 	add.w	sl, sl, #8
  403052:	0771      	lsls	r1, r6, #29
  403054:	d504      	bpl.n	403060 <_vfiprintf_r+0x98c>
  403056:	9b06      	ldr	r3, [sp, #24]
  403058:	1b5c      	subs	r4, r3, r5
  40305a:	2c00      	cmp	r4, #0
  40305c:	f73f ad34 	bgt.w	402ac8 <_vfiprintf_r+0x3f4>
  403060:	9b02      	ldr	r3, [sp, #8]
  403062:	9906      	ldr	r1, [sp, #24]
  403064:	42a9      	cmp	r1, r5
  403066:	bfac      	ite	ge
  403068:	185b      	addge	r3, r3, r1
  40306a:	195b      	addlt	r3, r3, r5
  40306c:	9302      	str	r3, [sp, #8]
  40306e:	2a00      	cmp	r2, #0
  403070:	f040 80b3 	bne.w	4031da <_vfiprintf_r+0xb06>
  403074:	2300      	movs	r3, #0
  403076:	930e      	str	r3, [sp, #56]	; 0x38
  403078:	46da      	mov	sl, fp
  40307a:	f7ff bb5c 	b.w	402736 <_vfiprintf_r+0x62>
  40307e:	aa0d      	add	r2, sp, #52	; 0x34
  403080:	9900      	ldr	r1, [sp, #0]
  403082:	9307      	str	r3, [sp, #28]
  403084:	4648      	mov	r0, r9
  403086:	f7ff fae9 	bl	40265c <__sprint_r.part.0>
  40308a:	2800      	cmp	r0, #0
  40308c:	d1c0      	bne.n	403010 <_vfiprintf_r+0x93c>
  40308e:	980e      	ldr	r0, [sp, #56]	; 0x38
  403090:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403092:	9b07      	ldr	r3, [sp, #28]
  403094:	f100 0c01 	add.w	ip, r0, #1
  403098:	46de      	mov	lr, fp
  40309a:	e4cb      	b.n	402a34 <_vfiprintf_r+0x360>
  40309c:	004054bc 	.word	0x004054bc
  4030a0:	004054d0 	.word	0x004054d0
  4030a4:	004054ac 	.word	0x004054ac
  4030a8:	2a00      	cmp	r2, #0
  4030aa:	f040 8133 	bne.w	403314 <_vfiprintf_r+0xc40>
  4030ae:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4030b2:	2b00      	cmp	r3, #0
  4030b4:	f000 80f5 	beq.w	4032a2 <_vfiprintf_r+0xbce>
  4030b8:	2301      	movs	r3, #1
  4030ba:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4030be:	461a      	mov	r2, r3
  4030c0:	931b      	str	r3, [sp, #108]	; 0x6c
  4030c2:	469e      	mov	lr, r3
  4030c4:	911a      	str	r1, [sp, #104]	; 0x68
  4030c6:	46da      	mov	sl, fp
  4030c8:	4670      	mov	r0, lr
  4030ca:	f10a 0a08 	add.w	sl, sl, #8
  4030ce:	f10e 0e01 	add.w	lr, lr, #1
  4030d2:	e47d      	b.n	4029d0 <_vfiprintf_r+0x2fc>
  4030d4:	a90c      	add	r1, sp, #48	; 0x30
  4030d6:	2202      	movs	r2, #2
  4030d8:	469e      	mov	lr, r3
  4030da:	911a      	str	r1, [sp, #104]	; 0x68
  4030dc:	921b      	str	r2, [sp, #108]	; 0x6c
  4030de:	46da      	mov	sl, fp
  4030e0:	4670      	mov	r0, lr
  4030e2:	f10a 0a08 	add.w	sl, sl, #8
  4030e6:	f10e 0e01 	add.w	lr, lr, #1
  4030ea:	e738      	b.n	402f5e <_vfiprintf_r+0x88a>
  4030ec:	9b01      	ldr	r3, [sp, #4]
  4030ee:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4030f2:	2b00      	cmp	r3, #0
  4030f4:	f2c0 812a 	blt.w	40334c <_vfiprintf_r+0xc78>
  4030f8:	ea54 0305 	orrs.w	r3, r4, r5
  4030fc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403100:	f43f abff 	beq.w	402902 <_vfiprintf_r+0x22e>
  403104:	465f      	mov	r7, fp
  403106:	0923      	lsrs	r3, r4, #4
  403108:	f004 010f 	and.w	r1, r4, #15
  40310c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403110:	092a      	lsrs	r2, r5, #4
  403112:	461c      	mov	r4, r3
  403114:	4615      	mov	r5, r2
  403116:	5c43      	ldrb	r3, [r0, r1]
  403118:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40311c:	ea54 0305 	orrs.w	r3, r4, r5
  403120:	d1f1      	bne.n	403106 <_vfiprintf_r+0xa32>
  403122:	ebc7 030b 	rsb	r3, r7, fp
  403126:	9303      	str	r3, [sp, #12]
  403128:	f7ff bbf4 	b.w	402914 <_vfiprintf_r+0x240>
  40312c:	aa0d      	add	r2, sp, #52	; 0x34
  40312e:	9900      	ldr	r1, [sp, #0]
  403130:	9805      	ldr	r0, [sp, #20]
  403132:	f7ff fa93 	bl	40265c <__sprint_r.part.0>
  403136:	2800      	cmp	r0, #0
  403138:	f47f af6a 	bne.w	403010 <_vfiprintf_r+0x93c>
  40313c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40313e:	46da      	mov	sl, fp
  403140:	e787      	b.n	403052 <_vfiprintf_r+0x97e>
  403142:	f04f 0900 	mov.w	r9, #0
  403146:	2400      	movs	r4, #0
  403148:	2500      	movs	r5, #0
  40314a:	e7db      	b.n	403104 <_vfiprintf_r+0xa30>
  40314c:	f016 0210 	ands.w	r2, r6, #16
  403150:	f000 80b2 	beq.w	4032b8 <_vfiprintf_r+0xbe4>
  403154:	9904      	ldr	r1, [sp, #16]
  403156:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40315a:	460a      	mov	r2, r1
  40315c:	680c      	ldr	r4, [r1, #0]
  40315e:	9901      	ldr	r1, [sp, #4]
  403160:	2900      	cmp	r1, #0
  403162:	f102 0204 	add.w	r2, r2, #4
  403166:	f04f 0500 	mov.w	r5, #0
  40316a:	f2c0 8159 	blt.w	403420 <_vfiprintf_r+0xd4c>
  40316e:	ea54 0105 	orrs.w	r1, r4, r5
  403172:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403176:	9204      	str	r2, [sp, #16]
  403178:	f43f ad51 	beq.w	402c1e <_vfiprintf_r+0x54a>
  40317c:	4699      	mov	r9, r3
  40317e:	e556      	b.n	402c2e <_vfiprintf_r+0x55a>
  403180:	06f7      	lsls	r7, r6, #27
  403182:	d40a      	bmi.n	40319a <_vfiprintf_r+0xac6>
  403184:	0675      	lsls	r5, r6, #25
  403186:	d508      	bpl.n	40319a <_vfiprintf_r+0xac6>
  403188:	9904      	ldr	r1, [sp, #16]
  40318a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40318e:	3104      	adds	r1, #4
  403190:	17e5      	asrs	r5, r4, #31
  403192:	4622      	mov	r2, r4
  403194:	462b      	mov	r3, r5
  403196:	9104      	str	r1, [sp, #16]
  403198:	e4ea      	b.n	402b70 <_vfiprintf_r+0x49c>
  40319a:	9a04      	ldr	r2, [sp, #16]
  40319c:	6814      	ldr	r4, [r2, #0]
  40319e:	4613      	mov	r3, r2
  4031a0:	3304      	adds	r3, #4
  4031a2:	17e5      	asrs	r5, r4, #31
  4031a4:	9304      	str	r3, [sp, #16]
  4031a6:	4622      	mov	r2, r4
  4031a8:	462b      	mov	r3, r5
  4031aa:	e4e1      	b.n	402b70 <_vfiprintf_r+0x49c>
  4031ac:	6814      	ldr	r4, [r2, #0]
  4031ae:	3204      	adds	r2, #4
  4031b0:	9204      	str	r2, [sp, #16]
  4031b2:	2500      	movs	r5, #0
  4031b4:	e61f      	b.n	402df6 <_vfiprintf_r+0x722>
  4031b6:	f04f 0900 	mov.w	r9, #0
  4031ba:	ea54 0305 	orrs.w	r3, r4, r5
  4031be:	f47f ace8 	bne.w	402b92 <_vfiprintf_r+0x4be>
  4031c2:	e5d8      	b.n	402d76 <_vfiprintf_r+0x6a2>
  4031c4:	aa0d      	add	r2, sp, #52	; 0x34
  4031c6:	9900      	ldr	r1, [sp, #0]
  4031c8:	9805      	ldr	r0, [sp, #20]
  4031ca:	f7ff fa47 	bl	40265c <__sprint_r.part.0>
  4031ce:	2800      	cmp	r0, #0
  4031d0:	f47f af1e 	bne.w	403010 <_vfiprintf_r+0x93c>
  4031d4:	46da      	mov	sl, fp
  4031d6:	f7ff bb48 	b.w	40286a <_vfiprintf_r+0x196>
  4031da:	aa0d      	add	r2, sp, #52	; 0x34
  4031dc:	9900      	ldr	r1, [sp, #0]
  4031de:	9805      	ldr	r0, [sp, #20]
  4031e0:	f7ff fa3c 	bl	40265c <__sprint_r.part.0>
  4031e4:	2800      	cmp	r0, #0
  4031e6:	f43f af45 	beq.w	403074 <_vfiprintf_r+0x9a0>
  4031ea:	e711      	b.n	403010 <_vfiprintf_r+0x93c>
  4031ec:	aa0d      	add	r2, sp, #52	; 0x34
  4031ee:	9900      	ldr	r1, [sp, #0]
  4031f0:	9805      	ldr	r0, [sp, #20]
  4031f2:	f7ff fa33 	bl	40265c <__sprint_r.part.0>
  4031f6:	2800      	cmp	r0, #0
  4031f8:	f47f af0a 	bne.w	403010 <_vfiprintf_r+0x93c>
  4031fc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4031fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403200:	f100 0e01 	add.w	lr, r0, #1
  403204:	46da      	mov	sl, fp
  403206:	f7ff bbe3 	b.w	4029d0 <_vfiprintf_r+0x2fc>
  40320a:	aa0d      	add	r2, sp, #52	; 0x34
  40320c:	9900      	ldr	r1, [sp, #0]
  40320e:	9805      	ldr	r0, [sp, #20]
  403210:	f7ff fa24 	bl	40265c <__sprint_r.part.0>
  403214:	2800      	cmp	r0, #0
  403216:	f47f aefb 	bne.w	403010 <_vfiprintf_r+0x93c>
  40321a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40321c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40321e:	f100 0e01 	add.w	lr, r0, #1
  403222:	46da      	mov	sl, fp
  403224:	e69b      	b.n	402f5e <_vfiprintf_r+0x88a>
  403226:	2a00      	cmp	r2, #0
  403228:	f040 80d8 	bne.w	4033dc <_vfiprintf_r+0xd08>
  40322c:	f04f 0e01 	mov.w	lr, #1
  403230:	4610      	mov	r0, r2
  403232:	46da      	mov	sl, fp
  403234:	e697      	b.n	402f66 <_vfiprintf_r+0x892>
  403236:	aa0d      	add	r2, sp, #52	; 0x34
  403238:	9900      	ldr	r1, [sp, #0]
  40323a:	9805      	ldr	r0, [sp, #20]
  40323c:	f7ff fa0e 	bl	40265c <__sprint_r.part.0>
  403240:	2800      	cmp	r0, #0
  403242:	f47f aee5 	bne.w	403010 <_vfiprintf_r+0x93c>
  403246:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403248:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40324a:	f103 0e01 	add.w	lr, r3, #1
  40324e:	46da      	mov	sl, fp
  403250:	e422      	b.n	402a98 <_vfiprintf_r+0x3c4>
  403252:	2230      	movs	r2, #48	; 0x30
  403254:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  403258:	9a01      	ldr	r2, [sp, #4]
  40325a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40325e:	2a00      	cmp	r2, #0
  403260:	f04f 0300 	mov.w	r3, #0
  403264:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403268:	f046 0302 	orr.w	r3, r6, #2
  40326c:	f2c0 80cb 	blt.w	403406 <_vfiprintf_r+0xd32>
  403270:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403274:	f046 0602 	orr.w	r6, r6, #2
  403278:	f04f 0900 	mov.w	r9, #0
  40327c:	e742      	b.n	403104 <_vfiprintf_r+0xa30>
  40327e:	f04f 0900 	mov.w	r9, #0
  403282:	4890      	ldr	r0, [pc, #576]	; (4034c4 <_vfiprintf_r+0xdf0>)
  403284:	e73e      	b.n	403104 <_vfiprintf_r+0xa30>
  403286:	9b01      	ldr	r3, [sp, #4]
  403288:	4264      	negs	r4, r4
  40328a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  40328e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403292:	2b00      	cmp	r3, #0
  403294:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403298:	f6ff ac7b 	blt.w	402b92 <_vfiprintf_r+0x4be>
  40329c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4032a0:	e477      	b.n	402b92 <_vfiprintf_r+0x4be>
  4032a2:	9b07      	ldr	r3, [sp, #28]
  4032a4:	2b00      	cmp	r3, #0
  4032a6:	d072      	beq.n	40338e <_vfiprintf_r+0xcba>
  4032a8:	ab0c      	add	r3, sp, #48	; 0x30
  4032aa:	2202      	movs	r2, #2
  4032ac:	931a      	str	r3, [sp, #104]	; 0x68
  4032ae:	921b      	str	r2, [sp, #108]	; 0x6c
  4032b0:	f04f 0e01 	mov.w	lr, #1
  4032b4:	46da      	mov	sl, fp
  4032b6:	e713      	b.n	4030e0 <_vfiprintf_r+0xa0c>
  4032b8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4032bc:	d048      	beq.n	403350 <_vfiprintf_r+0xc7c>
  4032be:	9904      	ldr	r1, [sp, #16]
  4032c0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4032c4:	460b      	mov	r3, r1
  4032c6:	880c      	ldrh	r4, [r1, #0]
  4032c8:	9901      	ldr	r1, [sp, #4]
  4032ca:	2900      	cmp	r1, #0
  4032cc:	f103 0304 	add.w	r3, r3, #4
  4032d0:	f04f 0500 	mov.w	r5, #0
  4032d4:	f6ff ae10 	blt.w	402ef8 <_vfiprintf_r+0x824>
  4032d8:	ea54 0105 	orrs.w	r1, r4, r5
  4032dc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4032e0:	9304      	str	r3, [sp, #16]
  4032e2:	f43f ac9c 	beq.w	402c1e <_vfiprintf_r+0x54a>
  4032e6:	4691      	mov	r9, r2
  4032e8:	e4a1      	b.n	402c2e <_vfiprintf_r+0x55a>
  4032ea:	06f0      	lsls	r0, r6, #27
  4032ec:	d40a      	bmi.n	403304 <_vfiprintf_r+0xc30>
  4032ee:	0671      	lsls	r1, r6, #25
  4032f0:	d508      	bpl.n	403304 <_vfiprintf_r+0xc30>
  4032f2:	9a04      	ldr	r2, [sp, #16]
  4032f4:	6813      	ldr	r3, [r2, #0]
  4032f6:	3204      	adds	r2, #4
  4032f8:	9204      	str	r2, [sp, #16]
  4032fa:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  4032fe:	801a      	strh	r2, [r3, #0]
  403300:	f7ff ba19 	b.w	402736 <_vfiprintf_r+0x62>
  403304:	9a04      	ldr	r2, [sp, #16]
  403306:	6813      	ldr	r3, [r2, #0]
  403308:	3204      	adds	r2, #4
  40330a:	9204      	str	r2, [sp, #16]
  40330c:	9a02      	ldr	r2, [sp, #8]
  40330e:	601a      	str	r2, [r3, #0]
  403310:	f7ff ba11 	b.w	402736 <_vfiprintf_r+0x62>
  403314:	aa0d      	add	r2, sp, #52	; 0x34
  403316:	9900      	ldr	r1, [sp, #0]
  403318:	9805      	ldr	r0, [sp, #20]
  40331a:	f7ff f99f 	bl	40265c <__sprint_r.part.0>
  40331e:	2800      	cmp	r0, #0
  403320:	f47f ae76 	bne.w	403010 <_vfiprintf_r+0x93c>
  403324:	980e      	ldr	r0, [sp, #56]	; 0x38
  403326:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403328:	f100 0e01 	add.w	lr, r0, #1
  40332c:	46da      	mov	sl, fp
  40332e:	e5fa      	b.n	402f26 <_vfiprintf_r+0x852>
  403330:	f04f 30ff 	mov.w	r0, #4294967295
  403334:	f7ff bab6 	b.w	4028a4 <_vfiprintf_r+0x1d0>
  403338:	4862      	ldr	r0, [pc, #392]	; (4034c4 <_vfiprintf_r+0xdf0>)
  40333a:	4616      	mov	r6, r2
  40333c:	ea54 0205 	orrs.w	r2, r4, r5
  403340:	9304      	str	r3, [sp, #16]
  403342:	f04f 0900 	mov.w	r9, #0
  403346:	f47f aedd 	bne.w	403104 <_vfiprintf_r+0xa30>
  40334a:	e6fc      	b.n	403146 <_vfiprintf_r+0xa72>
  40334c:	9b04      	ldr	r3, [sp, #16]
  40334e:	e7f5      	b.n	40333c <_vfiprintf_r+0xc68>
  403350:	9a04      	ldr	r2, [sp, #16]
  403352:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403356:	4613      	mov	r3, r2
  403358:	6814      	ldr	r4, [r2, #0]
  40335a:	9a01      	ldr	r2, [sp, #4]
  40335c:	2a00      	cmp	r2, #0
  40335e:	f103 0304 	add.w	r3, r3, #4
  403362:	f04f 0500 	mov.w	r5, #0
  403366:	f6ff adc7 	blt.w	402ef8 <_vfiprintf_r+0x824>
  40336a:	ea54 0205 	orrs.w	r2, r4, r5
  40336e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403372:	9304      	str	r3, [sp, #16]
  403374:	f47f ac5b 	bne.w	402c2e <_vfiprintf_r+0x55a>
  403378:	e451      	b.n	402c1e <_vfiprintf_r+0x54a>
  40337a:	aa0d      	add	r2, sp, #52	; 0x34
  40337c:	9900      	ldr	r1, [sp, #0]
  40337e:	9805      	ldr	r0, [sp, #20]
  403380:	f7ff f96c 	bl	40265c <__sprint_r.part.0>
  403384:	2800      	cmp	r0, #0
  403386:	f47f ae43 	bne.w	403010 <_vfiprintf_r+0x93c>
  40338a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40338c:	e668      	b.n	403060 <_vfiprintf_r+0x98c>
  40338e:	4610      	mov	r0, r2
  403390:	f04f 0e01 	mov.w	lr, #1
  403394:	46da      	mov	sl, fp
  403396:	e5e6      	b.n	402f66 <_vfiprintf_r+0x892>
  403398:	9904      	ldr	r1, [sp, #16]
  40339a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40339e:	460a      	mov	r2, r1
  4033a0:	880c      	ldrh	r4, [r1, #0]
  4033a2:	9901      	ldr	r1, [sp, #4]
  4033a4:	2900      	cmp	r1, #0
  4033a6:	f102 0204 	add.w	r2, r2, #4
  4033aa:	f04f 0500 	mov.w	r5, #0
  4033ae:	db4e      	blt.n	40344e <_vfiprintf_r+0xd7a>
  4033b0:	ea54 0105 	orrs.w	r1, r4, r5
  4033b4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4033b8:	9204      	str	r2, [sp, #16]
  4033ba:	4699      	mov	r9, r3
  4033bc:	f47f abe9 	bne.w	402b92 <_vfiprintf_r+0x4be>
  4033c0:	e4d4      	b.n	402d6c <_vfiprintf_r+0x698>
  4033c2:	9304      	str	r3, [sp, #16]
  4033c4:	e6f9      	b.n	4031ba <_vfiprintf_r+0xae6>
  4033c6:	4638      	mov	r0, r7
  4033c8:	9404      	str	r4, [sp, #16]
  4033ca:	f7ff f8d9 	bl	402580 <strlen>
  4033ce:	2300      	movs	r3, #0
  4033d0:	9003      	str	r0, [sp, #12]
  4033d2:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4033d6:	9301      	str	r3, [sp, #4]
  4033d8:	f7ff ba9c 	b.w	402914 <_vfiprintf_r+0x240>
  4033dc:	aa0d      	add	r2, sp, #52	; 0x34
  4033de:	9900      	ldr	r1, [sp, #0]
  4033e0:	9805      	ldr	r0, [sp, #20]
  4033e2:	f7ff f93b 	bl	40265c <__sprint_r.part.0>
  4033e6:	2800      	cmp	r0, #0
  4033e8:	f47f ae12 	bne.w	403010 <_vfiprintf_r+0x93c>
  4033ec:	980e      	ldr	r0, [sp, #56]	; 0x38
  4033ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033f0:	f100 0e01 	add.w	lr, r0, #1
  4033f4:	46da      	mov	sl, fp
  4033f6:	e5b6      	b.n	402f66 <_vfiprintf_r+0x892>
  4033f8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4033fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033fc:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4034cc <_vfiprintf_r+0xdf8>
  403400:	3001      	adds	r0, #1
  403402:	f7ff bad2 	b.w	4029aa <_vfiprintf_r+0x2d6>
  403406:	461e      	mov	r6, r3
  403408:	f04f 0900 	mov.w	r9, #0
  40340c:	e67a      	b.n	403104 <_vfiprintf_r+0xa30>
  40340e:	2b06      	cmp	r3, #6
  403410:	bf28      	it	cs
  403412:	2306      	movcs	r3, #6
  403414:	9303      	str	r3, [sp, #12]
  403416:	9404      	str	r4, [sp, #16]
  403418:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40341c:	4f2a      	ldr	r7, [pc, #168]	; (4034c8 <_vfiprintf_r+0xdf4>)
  40341e:	e50c      	b.n	402e3a <_vfiprintf_r+0x766>
  403420:	9204      	str	r2, [sp, #16]
  403422:	e56a      	b.n	402efa <_vfiprintf_r+0x826>
  403424:	980e      	ldr	r0, [sp, #56]	; 0x38
  403426:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4034cc <_vfiprintf_r+0xdf8>
  40342a:	3001      	adds	r0, #1
  40342c:	f7ff bb73 	b.w	402b16 <_vfiprintf_r+0x442>
  403430:	46f4      	mov	ip, lr
  403432:	f7ff bb1a 	b.w	402a6a <_vfiprintf_r+0x396>
  403436:	9b01      	ldr	r3, [sp, #4]
  403438:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40343c:	9303      	str	r3, [sp, #12]
  40343e:	9404      	str	r4, [sp, #16]
  403440:	9001      	str	r0, [sp, #4]
  403442:	f7ff ba67 	b.w	402914 <_vfiprintf_r+0x240>
  403446:	2200      	movs	r2, #0
  403448:	9201      	str	r2, [sp, #4]
  40344a:	f7ff b9ac 	b.w	4027a6 <_vfiprintf_r+0xd2>
  40344e:	9204      	str	r2, [sp, #16]
  403450:	4699      	mov	r9, r3
  403452:	e6b2      	b.n	4031ba <_vfiprintf_r+0xae6>
  403454:	9a04      	ldr	r2, [sp, #16]
  403456:	6813      	ldr	r3, [r2, #0]
  403458:	9301      	str	r3, [sp, #4]
  40345a:	3204      	adds	r2, #4
  40345c:	2b00      	cmp	r3, #0
  40345e:	9204      	str	r2, [sp, #16]
  403460:	f898 3001 	ldrb.w	r3, [r8, #1]
  403464:	46a8      	mov	r8, r5
  403466:	f6bf a99c 	bge.w	4027a2 <_vfiprintf_r+0xce>
  40346a:	f04f 32ff 	mov.w	r2, #4294967295
  40346e:	9201      	str	r2, [sp, #4]
  403470:	f7ff b997 	b.w	4027a2 <_vfiprintf_r+0xce>
  403474:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403478:	e48e      	b.n	402d98 <_vfiprintf_r+0x6c4>
  40347a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40347e:	e4f0      	b.n	402e62 <_vfiprintf_r+0x78e>
  403480:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403484:	e4ab      	b.n	402dde <_vfiprintf_r+0x70a>
  403486:	4699      	mov	r9, r3
  403488:	07f3      	lsls	r3, r6, #31
  40348a:	d505      	bpl.n	403498 <_vfiprintf_r+0xdc4>
  40348c:	af2a      	add	r7, sp, #168	; 0xa8
  40348e:	2330      	movs	r3, #48	; 0x30
  403490:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403494:	f7ff bb97 	b.w	402bc6 <_vfiprintf_r+0x4f2>
  403498:	9b01      	ldr	r3, [sp, #4]
  40349a:	9303      	str	r3, [sp, #12]
  40349c:	465f      	mov	r7, fp
  40349e:	f7ff ba39 	b.w	402914 <_vfiprintf_r+0x240>
  4034a2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4034a6:	e443      	b.n	402d30 <_vfiprintf_r+0x65c>
  4034a8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4034ac:	f7ff bb9a 	b.w	402be4 <_vfiprintf_r+0x510>
  4034b0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4034b4:	f7ff bb4d 	b.w	402b52 <_vfiprintf_r+0x47e>
  4034b8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4034bc:	e50f      	b.n	402ede <_vfiprintf_r+0x80a>
  4034be:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4034c2:	e4f3      	b.n	402eac <_vfiprintf_r+0x7d8>
  4034c4:	004054d0 	.word	0x004054d0
  4034c8:	004054e4 	.word	0x004054e4
  4034cc:	004054ec 	.word	0x004054ec

004034d0 <__sbprintf>:
  4034d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4034d2:	460c      	mov	r4, r1
  4034d4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4034d8:	8989      	ldrh	r1, [r1, #12]
  4034da:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4034dc:	89e5      	ldrh	r5, [r4, #14]
  4034de:	9619      	str	r6, [sp, #100]	; 0x64
  4034e0:	f021 0102 	bic.w	r1, r1, #2
  4034e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4034e6:	f8ad 500e 	strh.w	r5, [sp, #14]
  4034ea:	2500      	movs	r5, #0
  4034ec:	69e7      	ldr	r7, [r4, #28]
  4034ee:	f8ad 100c 	strh.w	r1, [sp, #12]
  4034f2:	9609      	str	r6, [sp, #36]	; 0x24
  4034f4:	9506      	str	r5, [sp, #24]
  4034f6:	ae1a      	add	r6, sp, #104	; 0x68
  4034f8:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4034fc:	4669      	mov	r1, sp
  4034fe:	9600      	str	r6, [sp, #0]
  403500:	9604      	str	r6, [sp, #16]
  403502:	9502      	str	r5, [sp, #8]
  403504:	9505      	str	r5, [sp, #20]
  403506:	9707      	str	r7, [sp, #28]
  403508:	4606      	mov	r6, r0
  40350a:	f7ff f8e3 	bl	4026d4 <_vfiprintf_r>
  40350e:	1e05      	subs	r5, r0, #0
  403510:	db07      	blt.n	403522 <__sbprintf+0x52>
  403512:	4630      	mov	r0, r6
  403514:	4669      	mov	r1, sp
  403516:	f000 f929 	bl	40376c <_fflush_r>
  40351a:	2800      	cmp	r0, #0
  40351c:	bf18      	it	ne
  40351e:	f04f 35ff 	movne.w	r5, #4294967295
  403522:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403526:	065b      	lsls	r3, r3, #25
  403528:	d503      	bpl.n	403532 <__sbprintf+0x62>
  40352a:	89a3      	ldrh	r3, [r4, #12]
  40352c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403530:	81a3      	strh	r3, [r4, #12]
  403532:	4628      	mov	r0, r5
  403534:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  403538:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40353a:	bf00      	nop

0040353c <__swsetup_r>:
  40353c:	b538      	push	{r3, r4, r5, lr}
  40353e:	4b30      	ldr	r3, [pc, #192]	; (403600 <__swsetup_r+0xc4>)
  403540:	681b      	ldr	r3, [r3, #0]
  403542:	4605      	mov	r5, r0
  403544:	460c      	mov	r4, r1
  403546:	b113      	cbz	r3, 40354e <__swsetup_r+0x12>
  403548:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40354a:	2a00      	cmp	r2, #0
  40354c:	d038      	beq.n	4035c0 <__swsetup_r+0x84>
  40354e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403552:	b293      	uxth	r3, r2
  403554:	0718      	lsls	r0, r3, #28
  403556:	d50c      	bpl.n	403572 <__swsetup_r+0x36>
  403558:	6920      	ldr	r0, [r4, #16]
  40355a:	b1a8      	cbz	r0, 403588 <__swsetup_r+0x4c>
  40355c:	f013 0201 	ands.w	r2, r3, #1
  403560:	d01e      	beq.n	4035a0 <__swsetup_r+0x64>
  403562:	6963      	ldr	r3, [r4, #20]
  403564:	2200      	movs	r2, #0
  403566:	425b      	negs	r3, r3
  403568:	61a3      	str	r3, [r4, #24]
  40356a:	60a2      	str	r2, [r4, #8]
  40356c:	b1f0      	cbz	r0, 4035ac <__swsetup_r+0x70>
  40356e:	2000      	movs	r0, #0
  403570:	bd38      	pop	{r3, r4, r5, pc}
  403572:	06d9      	lsls	r1, r3, #27
  403574:	d53c      	bpl.n	4035f0 <__swsetup_r+0xb4>
  403576:	0758      	lsls	r0, r3, #29
  403578:	d426      	bmi.n	4035c8 <__swsetup_r+0x8c>
  40357a:	6920      	ldr	r0, [r4, #16]
  40357c:	f042 0308 	orr.w	r3, r2, #8
  403580:	81a3      	strh	r3, [r4, #12]
  403582:	b29b      	uxth	r3, r3
  403584:	2800      	cmp	r0, #0
  403586:	d1e9      	bne.n	40355c <__swsetup_r+0x20>
  403588:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40358c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403590:	d0e4      	beq.n	40355c <__swsetup_r+0x20>
  403592:	4628      	mov	r0, r5
  403594:	4621      	mov	r1, r4
  403596:	f000 fd15 	bl	403fc4 <__smakebuf_r>
  40359a:	89a3      	ldrh	r3, [r4, #12]
  40359c:	6920      	ldr	r0, [r4, #16]
  40359e:	e7dd      	b.n	40355c <__swsetup_r+0x20>
  4035a0:	0799      	lsls	r1, r3, #30
  4035a2:	bf58      	it	pl
  4035a4:	6962      	ldrpl	r2, [r4, #20]
  4035a6:	60a2      	str	r2, [r4, #8]
  4035a8:	2800      	cmp	r0, #0
  4035aa:	d1e0      	bne.n	40356e <__swsetup_r+0x32>
  4035ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4035b0:	061a      	lsls	r2, r3, #24
  4035b2:	d5dd      	bpl.n	403570 <__swsetup_r+0x34>
  4035b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035b8:	81a3      	strh	r3, [r4, #12]
  4035ba:	f04f 30ff 	mov.w	r0, #4294967295
  4035be:	bd38      	pop	{r3, r4, r5, pc}
  4035c0:	4618      	mov	r0, r3
  4035c2:	f000 f967 	bl	403894 <__sinit>
  4035c6:	e7c2      	b.n	40354e <__swsetup_r+0x12>
  4035c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4035ca:	b151      	cbz	r1, 4035e2 <__swsetup_r+0xa6>
  4035cc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4035d0:	4299      	cmp	r1, r3
  4035d2:	d004      	beq.n	4035de <__swsetup_r+0xa2>
  4035d4:	4628      	mov	r0, r5
  4035d6:	f000 fa27 	bl	403a28 <_free_r>
  4035da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4035de:	2300      	movs	r3, #0
  4035e0:	6323      	str	r3, [r4, #48]	; 0x30
  4035e2:	2300      	movs	r3, #0
  4035e4:	6920      	ldr	r0, [r4, #16]
  4035e6:	6063      	str	r3, [r4, #4]
  4035e8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4035ec:	6020      	str	r0, [r4, #0]
  4035ee:	e7c5      	b.n	40357c <__swsetup_r+0x40>
  4035f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4035f4:	2309      	movs	r3, #9
  4035f6:	602b      	str	r3, [r5, #0]
  4035f8:	f04f 30ff 	mov.w	r0, #4294967295
  4035fc:	81a2      	strh	r2, [r4, #12]
  4035fe:	bd38      	pop	{r3, r4, r5, pc}
  403600:	20400438 	.word	0x20400438

00403604 <register_fini>:
  403604:	4b02      	ldr	r3, [pc, #8]	; (403610 <register_fini+0xc>)
  403606:	b113      	cbz	r3, 40360e <register_fini+0xa>
  403608:	4802      	ldr	r0, [pc, #8]	; (403614 <register_fini+0x10>)
  40360a:	f000 b805 	b.w	403618 <atexit>
  40360e:	4770      	bx	lr
  403610:	00000000 	.word	0x00000000
  403614:	004038a9 	.word	0x004038a9

00403618 <atexit>:
  403618:	2300      	movs	r3, #0
  40361a:	4601      	mov	r1, r0
  40361c:	461a      	mov	r2, r3
  40361e:	4618      	mov	r0, r3
  403620:	f001 bc12 	b.w	404e48 <__register_exitproc>

00403624 <__sflush_r>:
  403624:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403628:	b29a      	uxth	r2, r3
  40362a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40362e:	460d      	mov	r5, r1
  403630:	0711      	lsls	r1, r2, #28
  403632:	4680      	mov	r8, r0
  403634:	d43c      	bmi.n	4036b0 <__sflush_r+0x8c>
  403636:	686a      	ldr	r2, [r5, #4]
  403638:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40363c:	2a00      	cmp	r2, #0
  40363e:	81ab      	strh	r3, [r5, #12]
  403640:	dd73      	ble.n	40372a <__sflush_r+0x106>
  403642:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403644:	2c00      	cmp	r4, #0
  403646:	d04b      	beq.n	4036e0 <__sflush_r+0xbc>
  403648:	b29b      	uxth	r3, r3
  40364a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40364e:	2100      	movs	r1, #0
  403650:	b292      	uxth	r2, r2
  403652:	f8d8 6000 	ldr.w	r6, [r8]
  403656:	f8c8 1000 	str.w	r1, [r8]
  40365a:	2a00      	cmp	r2, #0
  40365c:	d069      	beq.n	403732 <__sflush_r+0x10e>
  40365e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403660:	075f      	lsls	r7, r3, #29
  403662:	d505      	bpl.n	403670 <__sflush_r+0x4c>
  403664:	6869      	ldr	r1, [r5, #4]
  403666:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403668:	1a52      	subs	r2, r2, r1
  40366a:	b10b      	cbz	r3, 403670 <__sflush_r+0x4c>
  40366c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40366e:	1ad2      	subs	r2, r2, r3
  403670:	2300      	movs	r3, #0
  403672:	69e9      	ldr	r1, [r5, #28]
  403674:	4640      	mov	r0, r8
  403676:	47a0      	blx	r4
  403678:	1c44      	adds	r4, r0, #1
  40367a:	d03c      	beq.n	4036f6 <__sflush_r+0xd2>
  40367c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403680:	692a      	ldr	r2, [r5, #16]
  403682:	602a      	str	r2, [r5, #0]
  403684:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403688:	2200      	movs	r2, #0
  40368a:	81ab      	strh	r3, [r5, #12]
  40368c:	04db      	lsls	r3, r3, #19
  40368e:	606a      	str	r2, [r5, #4]
  403690:	d449      	bmi.n	403726 <__sflush_r+0x102>
  403692:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403694:	f8c8 6000 	str.w	r6, [r8]
  403698:	b311      	cbz	r1, 4036e0 <__sflush_r+0xbc>
  40369a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40369e:	4299      	cmp	r1, r3
  4036a0:	d002      	beq.n	4036a8 <__sflush_r+0x84>
  4036a2:	4640      	mov	r0, r8
  4036a4:	f000 f9c0 	bl	403a28 <_free_r>
  4036a8:	2000      	movs	r0, #0
  4036aa:	6328      	str	r0, [r5, #48]	; 0x30
  4036ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036b0:	692e      	ldr	r6, [r5, #16]
  4036b2:	b1ae      	cbz	r6, 4036e0 <__sflush_r+0xbc>
  4036b4:	682c      	ldr	r4, [r5, #0]
  4036b6:	602e      	str	r6, [r5, #0]
  4036b8:	0790      	lsls	r0, r2, #30
  4036ba:	bf0c      	ite	eq
  4036bc:	696b      	ldreq	r3, [r5, #20]
  4036be:	2300      	movne	r3, #0
  4036c0:	1ba4      	subs	r4, r4, r6
  4036c2:	60ab      	str	r3, [r5, #8]
  4036c4:	e00a      	b.n	4036dc <__sflush_r+0xb8>
  4036c6:	4623      	mov	r3, r4
  4036c8:	4632      	mov	r2, r6
  4036ca:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4036cc:	69e9      	ldr	r1, [r5, #28]
  4036ce:	4640      	mov	r0, r8
  4036d0:	47b8      	blx	r7
  4036d2:	2800      	cmp	r0, #0
  4036d4:	eba4 0400 	sub.w	r4, r4, r0
  4036d8:	4406      	add	r6, r0
  4036da:	dd04      	ble.n	4036e6 <__sflush_r+0xc2>
  4036dc:	2c00      	cmp	r4, #0
  4036de:	dcf2      	bgt.n	4036c6 <__sflush_r+0xa2>
  4036e0:	2000      	movs	r0, #0
  4036e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036e6:	89ab      	ldrh	r3, [r5, #12]
  4036e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4036ec:	81ab      	strh	r3, [r5, #12]
  4036ee:	f04f 30ff 	mov.w	r0, #4294967295
  4036f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036f6:	f8d8 2000 	ldr.w	r2, [r8]
  4036fa:	2a1d      	cmp	r2, #29
  4036fc:	d8f3      	bhi.n	4036e6 <__sflush_r+0xc2>
  4036fe:	4b1a      	ldr	r3, [pc, #104]	; (403768 <__sflush_r+0x144>)
  403700:	40d3      	lsrs	r3, r2
  403702:	f003 0301 	and.w	r3, r3, #1
  403706:	f083 0401 	eor.w	r4, r3, #1
  40370a:	2b00      	cmp	r3, #0
  40370c:	d0eb      	beq.n	4036e6 <__sflush_r+0xc2>
  40370e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403712:	6929      	ldr	r1, [r5, #16]
  403714:	6029      	str	r1, [r5, #0]
  403716:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40371a:	04d9      	lsls	r1, r3, #19
  40371c:	606c      	str	r4, [r5, #4]
  40371e:	81ab      	strh	r3, [r5, #12]
  403720:	d5b7      	bpl.n	403692 <__sflush_r+0x6e>
  403722:	2a00      	cmp	r2, #0
  403724:	d1b5      	bne.n	403692 <__sflush_r+0x6e>
  403726:	6528      	str	r0, [r5, #80]	; 0x50
  403728:	e7b3      	b.n	403692 <__sflush_r+0x6e>
  40372a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40372c:	2a00      	cmp	r2, #0
  40372e:	dc88      	bgt.n	403642 <__sflush_r+0x1e>
  403730:	e7d6      	b.n	4036e0 <__sflush_r+0xbc>
  403732:	2301      	movs	r3, #1
  403734:	69e9      	ldr	r1, [r5, #28]
  403736:	4640      	mov	r0, r8
  403738:	47a0      	blx	r4
  40373a:	1c43      	adds	r3, r0, #1
  40373c:	4602      	mov	r2, r0
  40373e:	d002      	beq.n	403746 <__sflush_r+0x122>
  403740:	89ab      	ldrh	r3, [r5, #12]
  403742:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403744:	e78c      	b.n	403660 <__sflush_r+0x3c>
  403746:	f8d8 3000 	ldr.w	r3, [r8]
  40374a:	2b00      	cmp	r3, #0
  40374c:	d0f8      	beq.n	403740 <__sflush_r+0x11c>
  40374e:	2b1d      	cmp	r3, #29
  403750:	d001      	beq.n	403756 <__sflush_r+0x132>
  403752:	2b16      	cmp	r3, #22
  403754:	d102      	bne.n	40375c <__sflush_r+0x138>
  403756:	f8c8 6000 	str.w	r6, [r8]
  40375a:	e7c1      	b.n	4036e0 <__sflush_r+0xbc>
  40375c:	89ab      	ldrh	r3, [r5, #12]
  40375e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403762:	81ab      	strh	r3, [r5, #12]
  403764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403768:	20400001 	.word	0x20400001

0040376c <_fflush_r>:
  40376c:	b510      	push	{r4, lr}
  40376e:	4604      	mov	r4, r0
  403770:	b082      	sub	sp, #8
  403772:	b108      	cbz	r0, 403778 <_fflush_r+0xc>
  403774:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403776:	b153      	cbz	r3, 40378e <_fflush_r+0x22>
  403778:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40377c:	b908      	cbnz	r0, 403782 <_fflush_r+0x16>
  40377e:	b002      	add	sp, #8
  403780:	bd10      	pop	{r4, pc}
  403782:	4620      	mov	r0, r4
  403784:	b002      	add	sp, #8
  403786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40378a:	f7ff bf4b 	b.w	403624 <__sflush_r>
  40378e:	9101      	str	r1, [sp, #4]
  403790:	f000 f880 	bl	403894 <__sinit>
  403794:	9901      	ldr	r1, [sp, #4]
  403796:	e7ef      	b.n	403778 <_fflush_r+0xc>

00403798 <_cleanup_r>:
  403798:	4901      	ldr	r1, [pc, #4]	; (4037a0 <_cleanup_r+0x8>)
  40379a:	f000 bbaf 	b.w	403efc <_fwalk_reent>
  40379e:	bf00      	nop
  4037a0:	00404f11 	.word	0x00404f11

004037a4 <__sinit.part.1>:
  4037a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037a8:	4b35      	ldr	r3, [pc, #212]	; (403880 <__sinit.part.1+0xdc>)
  4037aa:	6845      	ldr	r5, [r0, #4]
  4037ac:	63c3      	str	r3, [r0, #60]	; 0x3c
  4037ae:	2400      	movs	r4, #0
  4037b0:	4607      	mov	r7, r0
  4037b2:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4037b6:	2304      	movs	r3, #4
  4037b8:	2103      	movs	r1, #3
  4037ba:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4037be:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4037c2:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4037c6:	b083      	sub	sp, #12
  4037c8:	602c      	str	r4, [r5, #0]
  4037ca:	606c      	str	r4, [r5, #4]
  4037cc:	60ac      	str	r4, [r5, #8]
  4037ce:	666c      	str	r4, [r5, #100]	; 0x64
  4037d0:	81ec      	strh	r4, [r5, #14]
  4037d2:	612c      	str	r4, [r5, #16]
  4037d4:	616c      	str	r4, [r5, #20]
  4037d6:	61ac      	str	r4, [r5, #24]
  4037d8:	81ab      	strh	r3, [r5, #12]
  4037da:	4621      	mov	r1, r4
  4037dc:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4037e0:	2208      	movs	r2, #8
  4037e2:	f7fe fd79 	bl	4022d8 <memset>
  4037e6:	68be      	ldr	r6, [r7, #8]
  4037e8:	f8df b098 	ldr.w	fp, [pc, #152]	; 403884 <__sinit.part.1+0xe0>
  4037ec:	f8df a098 	ldr.w	sl, [pc, #152]	; 403888 <__sinit.part.1+0xe4>
  4037f0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40388c <__sinit.part.1+0xe8>
  4037f4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403890 <__sinit.part.1+0xec>
  4037f8:	f8c5 b020 	str.w	fp, [r5, #32]
  4037fc:	2301      	movs	r3, #1
  4037fe:	2209      	movs	r2, #9
  403800:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403804:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403808:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40380c:	61ed      	str	r5, [r5, #28]
  40380e:	4621      	mov	r1, r4
  403810:	81f3      	strh	r3, [r6, #14]
  403812:	81b2      	strh	r2, [r6, #12]
  403814:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403818:	6034      	str	r4, [r6, #0]
  40381a:	6074      	str	r4, [r6, #4]
  40381c:	60b4      	str	r4, [r6, #8]
  40381e:	6674      	str	r4, [r6, #100]	; 0x64
  403820:	6134      	str	r4, [r6, #16]
  403822:	6174      	str	r4, [r6, #20]
  403824:	61b4      	str	r4, [r6, #24]
  403826:	2208      	movs	r2, #8
  403828:	9301      	str	r3, [sp, #4]
  40382a:	f7fe fd55 	bl	4022d8 <memset>
  40382e:	68fd      	ldr	r5, [r7, #12]
  403830:	61f6      	str	r6, [r6, #28]
  403832:	2012      	movs	r0, #18
  403834:	2202      	movs	r2, #2
  403836:	f8c6 b020 	str.w	fp, [r6, #32]
  40383a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40383e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  403842:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403846:	4621      	mov	r1, r4
  403848:	81a8      	strh	r0, [r5, #12]
  40384a:	81ea      	strh	r2, [r5, #14]
  40384c:	602c      	str	r4, [r5, #0]
  40384e:	606c      	str	r4, [r5, #4]
  403850:	60ac      	str	r4, [r5, #8]
  403852:	666c      	str	r4, [r5, #100]	; 0x64
  403854:	612c      	str	r4, [r5, #16]
  403856:	616c      	str	r4, [r5, #20]
  403858:	61ac      	str	r4, [r5, #24]
  40385a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40385e:	2208      	movs	r2, #8
  403860:	f7fe fd3a 	bl	4022d8 <memset>
  403864:	9b01      	ldr	r3, [sp, #4]
  403866:	61ed      	str	r5, [r5, #28]
  403868:	f8c5 b020 	str.w	fp, [r5, #32]
  40386c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403870:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403874:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403878:	63bb      	str	r3, [r7, #56]	; 0x38
  40387a:	b003      	add	sp, #12
  40387c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403880:	00403799 	.word	0x00403799
  403884:	00404c79 	.word	0x00404c79
  403888:	00404c9d 	.word	0x00404c9d
  40388c:	00404cd9 	.word	0x00404cd9
  403890:	00404cf9 	.word	0x00404cf9

00403894 <__sinit>:
  403894:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403896:	b103      	cbz	r3, 40389a <__sinit+0x6>
  403898:	4770      	bx	lr
  40389a:	f7ff bf83 	b.w	4037a4 <__sinit.part.1>
  40389e:	bf00      	nop

004038a0 <__sfp_lock_acquire>:
  4038a0:	4770      	bx	lr
  4038a2:	bf00      	nop

004038a4 <__sfp_lock_release>:
  4038a4:	4770      	bx	lr
  4038a6:	bf00      	nop

004038a8 <__libc_fini_array>:
  4038a8:	b538      	push	{r3, r4, r5, lr}
  4038aa:	4d07      	ldr	r5, [pc, #28]	; (4038c8 <__libc_fini_array+0x20>)
  4038ac:	4c07      	ldr	r4, [pc, #28]	; (4038cc <__libc_fini_array+0x24>)
  4038ae:	1b2c      	subs	r4, r5, r4
  4038b0:	10a4      	asrs	r4, r4, #2
  4038b2:	d005      	beq.n	4038c0 <__libc_fini_array+0x18>
  4038b4:	3c01      	subs	r4, #1
  4038b6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4038ba:	4798      	blx	r3
  4038bc:	2c00      	cmp	r4, #0
  4038be:	d1f9      	bne.n	4038b4 <__libc_fini_array+0xc>
  4038c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4038c4:	f001 be24 	b.w	405510 <_fini>
  4038c8:	00405520 	.word	0x00405520
  4038cc:	0040551c 	.word	0x0040551c

004038d0 <__fputwc>:
  4038d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4038d4:	b082      	sub	sp, #8
  4038d6:	4680      	mov	r8, r0
  4038d8:	4689      	mov	r9, r1
  4038da:	4614      	mov	r4, r2
  4038dc:	f000 fb3c 	bl	403f58 <__locale_mb_cur_max>
  4038e0:	2801      	cmp	r0, #1
  4038e2:	d033      	beq.n	40394c <__fputwc+0x7c>
  4038e4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4038e8:	464a      	mov	r2, r9
  4038ea:	a901      	add	r1, sp, #4
  4038ec:	4640      	mov	r0, r8
  4038ee:	f001 fa5d 	bl	404dac <_wcrtomb_r>
  4038f2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4038f6:	4682      	mov	sl, r0
  4038f8:	d021      	beq.n	40393e <__fputwc+0x6e>
  4038fa:	b388      	cbz	r0, 403960 <__fputwc+0x90>
  4038fc:	f89d 6004 	ldrb.w	r6, [sp, #4]
  403900:	2500      	movs	r5, #0
  403902:	e008      	b.n	403916 <__fputwc+0x46>
  403904:	6823      	ldr	r3, [r4, #0]
  403906:	1c5a      	adds	r2, r3, #1
  403908:	6022      	str	r2, [r4, #0]
  40390a:	701e      	strb	r6, [r3, #0]
  40390c:	3501      	adds	r5, #1
  40390e:	4555      	cmp	r5, sl
  403910:	d226      	bcs.n	403960 <__fputwc+0x90>
  403912:	ab01      	add	r3, sp, #4
  403914:	5d5e      	ldrb	r6, [r3, r5]
  403916:	68a3      	ldr	r3, [r4, #8]
  403918:	3b01      	subs	r3, #1
  40391a:	2b00      	cmp	r3, #0
  40391c:	60a3      	str	r3, [r4, #8]
  40391e:	daf1      	bge.n	403904 <__fputwc+0x34>
  403920:	69a7      	ldr	r7, [r4, #24]
  403922:	42bb      	cmp	r3, r7
  403924:	4631      	mov	r1, r6
  403926:	4622      	mov	r2, r4
  403928:	4640      	mov	r0, r8
  40392a:	db01      	blt.n	403930 <__fputwc+0x60>
  40392c:	2e0a      	cmp	r6, #10
  40392e:	d1e9      	bne.n	403904 <__fputwc+0x34>
  403930:	f001 f9e6 	bl	404d00 <__swbuf_r>
  403934:	1c43      	adds	r3, r0, #1
  403936:	d1e9      	bne.n	40390c <__fputwc+0x3c>
  403938:	b002      	add	sp, #8
  40393a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40393e:	89a3      	ldrh	r3, [r4, #12]
  403940:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403944:	81a3      	strh	r3, [r4, #12]
  403946:	b002      	add	sp, #8
  403948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40394c:	f109 33ff 	add.w	r3, r9, #4294967295
  403950:	2bfe      	cmp	r3, #254	; 0xfe
  403952:	d8c7      	bhi.n	4038e4 <__fputwc+0x14>
  403954:	fa5f f689 	uxtb.w	r6, r9
  403958:	4682      	mov	sl, r0
  40395a:	f88d 6004 	strb.w	r6, [sp, #4]
  40395e:	e7cf      	b.n	403900 <__fputwc+0x30>
  403960:	4648      	mov	r0, r9
  403962:	b002      	add	sp, #8
  403964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403968 <_fputwc_r>:
  403968:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40396c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403970:	d10a      	bne.n	403988 <_fputwc_r+0x20>
  403972:	b410      	push	{r4}
  403974:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403976:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40397a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40397e:	6654      	str	r4, [r2, #100]	; 0x64
  403980:	8193      	strh	r3, [r2, #12]
  403982:	bc10      	pop	{r4}
  403984:	f7ff bfa4 	b.w	4038d0 <__fputwc>
  403988:	f7ff bfa2 	b.w	4038d0 <__fputwc>

0040398c <_malloc_trim_r>:
  40398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40398e:	4f23      	ldr	r7, [pc, #140]	; (403a1c <_malloc_trim_r+0x90>)
  403990:	460c      	mov	r4, r1
  403992:	4606      	mov	r6, r0
  403994:	f000 ff6a 	bl	40486c <__malloc_lock>
  403998:	68bb      	ldr	r3, [r7, #8]
  40399a:	685d      	ldr	r5, [r3, #4]
  40399c:	f025 0503 	bic.w	r5, r5, #3
  4039a0:	1b29      	subs	r1, r5, r4
  4039a2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4039a6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4039aa:	f021 010f 	bic.w	r1, r1, #15
  4039ae:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4039b2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4039b6:	db07      	blt.n	4039c8 <_malloc_trim_r+0x3c>
  4039b8:	2100      	movs	r1, #0
  4039ba:	4630      	mov	r0, r6
  4039bc:	f001 f94a 	bl	404c54 <_sbrk_r>
  4039c0:	68bb      	ldr	r3, [r7, #8]
  4039c2:	442b      	add	r3, r5
  4039c4:	4298      	cmp	r0, r3
  4039c6:	d004      	beq.n	4039d2 <_malloc_trim_r+0x46>
  4039c8:	4630      	mov	r0, r6
  4039ca:	f000 ff51 	bl	404870 <__malloc_unlock>
  4039ce:	2000      	movs	r0, #0
  4039d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4039d2:	4261      	negs	r1, r4
  4039d4:	4630      	mov	r0, r6
  4039d6:	f001 f93d 	bl	404c54 <_sbrk_r>
  4039da:	3001      	adds	r0, #1
  4039dc:	d00d      	beq.n	4039fa <_malloc_trim_r+0x6e>
  4039de:	4b10      	ldr	r3, [pc, #64]	; (403a20 <_malloc_trim_r+0x94>)
  4039e0:	68ba      	ldr	r2, [r7, #8]
  4039e2:	6819      	ldr	r1, [r3, #0]
  4039e4:	1b2d      	subs	r5, r5, r4
  4039e6:	f045 0501 	orr.w	r5, r5, #1
  4039ea:	4630      	mov	r0, r6
  4039ec:	1b09      	subs	r1, r1, r4
  4039ee:	6055      	str	r5, [r2, #4]
  4039f0:	6019      	str	r1, [r3, #0]
  4039f2:	f000 ff3d 	bl	404870 <__malloc_unlock>
  4039f6:	2001      	movs	r0, #1
  4039f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4039fa:	2100      	movs	r1, #0
  4039fc:	4630      	mov	r0, r6
  4039fe:	f001 f929 	bl	404c54 <_sbrk_r>
  403a02:	68ba      	ldr	r2, [r7, #8]
  403a04:	1a83      	subs	r3, r0, r2
  403a06:	2b0f      	cmp	r3, #15
  403a08:	ddde      	ble.n	4039c8 <_malloc_trim_r+0x3c>
  403a0a:	4c06      	ldr	r4, [pc, #24]	; (403a24 <_malloc_trim_r+0x98>)
  403a0c:	4904      	ldr	r1, [pc, #16]	; (403a20 <_malloc_trim_r+0x94>)
  403a0e:	6824      	ldr	r4, [r4, #0]
  403a10:	f043 0301 	orr.w	r3, r3, #1
  403a14:	1b00      	subs	r0, r0, r4
  403a16:	6053      	str	r3, [r2, #4]
  403a18:	6008      	str	r0, [r1, #0]
  403a1a:	e7d5      	b.n	4039c8 <_malloc_trim_r+0x3c>
  403a1c:	20400460 	.word	0x20400460
  403a20:	2040091c 	.word	0x2040091c
  403a24:	2040086c 	.word	0x2040086c

00403a28 <_free_r>:
  403a28:	2900      	cmp	r1, #0
  403a2a:	d045      	beq.n	403ab8 <_free_r+0x90>
  403a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a30:	460d      	mov	r5, r1
  403a32:	4680      	mov	r8, r0
  403a34:	f000 ff1a 	bl	40486c <__malloc_lock>
  403a38:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403a3c:	496a      	ldr	r1, [pc, #424]	; (403be8 <_free_r+0x1c0>)
  403a3e:	f027 0301 	bic.w	r3, r7, #1
  403a42:	f1a5 0408 	sub.w	r4, r5, #8
  403a46:	18e2      	adds	r2, r4, r3
  403a48:	688e      	ldr	r6, [r1, #8]
  403a4a:	6850      	ldr	r0, [r2, #4]
  403a4c:	42b2      	cmp	r2, r6
  403a4e:	f020 0003 	bic.w	r0, r0, #3
  403a52:	d062      	beq.n	403b1a <_free_r+0xf2>
  403a54:	07fe      	lsls	r6, r7, #31
  403a56:	6050      	str	r0, [r2, #4]
  403a58:	d40b      	bmi.n	403a72 <_free_r+0x4a>
  403a5a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403a5e:	1be4      	subs	r4, r4, r7
  403a60:	f101 0e08 	add.w	lr, r1, #8
  403a64:	68a5      	ldr	r5, [r4, #8]
  403a66:	4575      	cmp	r5, lr
  403a68:	443b      	add	r3, r7
  403a6a:	d06f      	beq.n	403b4c <_free_r+0x124>
  403a6c:	68e7      	ldr	r7, [r4, #12]
  403a6e:	60ef      	str	r7, [r5, #12]
  403a70:	60bd      	str	r5, [r7, #8]
  403a72:	1815      	adds	r5, r2, r0
  403a74:	686d      	ldr	r5, [r5, #4]
  403a76:	07ed      	lsls	r5, r5, #31
  403a78:	d542      	bpl.n	403b00 <_free_r+0xd8>
  403a7a:	f043 0201 	orr.w	r2, r3, #1
  403a7e:	6062      	str	r2, [r4, #4]
  403a80:	50e3      	str	r3, [r4, r3]
  403a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403a86:	d218      	bcs.n	403aba <_free_r+0x92>
  403a88:	08db      	lsrs	r3, r3, #3
  403a8a:	1c5a      	adds	r2, r3, #1
  403a8c:	684d      	ldr	r5, [r1, #4]
  403a8e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  403a92:	60a7      	str	r7, [r4, #8]
  403a94:	2001      	movs	r0, #1
  403a96:	109b      	asrs	r3, r3, #2
  403a98:	fa00 f303 	lsl.w	r3, r0, r3
  403a9c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  403aa0:	431d      	orrs	r5, r3
  403aa2:	3808      	subs	r0, #8
  403aa4:	60e0      	str	r0, [r4, #12]
  403aa6:	604d      	str	r5, [r1, #4]
  403aa8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  403aac:	60fc      	str	r4, [r7, #12]
  403aae:	4640      	mov	r0, r8
  403ab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ab4:	f000 bedc 	b.w	404870 <__malloc_unlock>
  403ab8:	4770      	bx	lr
  403aba:	0a5a      	lsrs	r2, r3, #9
  403abc:	2a04      	cmp	r2, #4
  403abe:	d853      	bhi.n	403b68 <_free_r+0x140>
  403ac0:	099a      	lsrs	r2, r3, #6
  403ac2:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403ac6:	007f      	lsls	r7, r7, #1
  403ac8:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403acc:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  403ad0:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  403ad4:	4944      	ldr	r1, [pc, #272]	; (403be8 <_free_r+0x1c0>)
  403ad6:	3808      	subs	r0, #8
  403ad8:	4290      	cmp	r0, r2
  403ada:	d04d      	beq.n	403b78 <_free_r+0x150>
  403adc:	6851      	ldr	r1, [r2, #4]
  403ade:	f021 0103 	bic.w	r1, r1, #3
  403ae2:	428b      	cmp	r3, r1
  403ae4:	d202      	bcs.n	403aec <_free_r+0xc4>
  403ae6:	6892      	ldr	r2, [r2, #8]
  403ae8:	4290      	cmp	r0, r2
  403aea:	d1f7      	bne.n	403adc <_free_r+0xb4>
  403aec:	68d0      	ldr	r0, [r2, #12]
  403aee:	60e0      	str	r0, [r4, #12]
  403af0:	60a2      	str	r2, [r4, #8]
  403af2:	6084      	str	r4, [r0, #8]
  403af4:	60d4      	str	r4, [r2, #12]
  403af6:	4640      	mov	r0, r8
  403af8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403afc:	f000 beb8 	b.w	404870 <__malloc_unlock>
  403b00:	6895      	ldr	r5, [r2, #8]
  403b02:	4f3a      	ldr	r7, [pc, #232]	; (403bec <_free_r+0x1c4>)
  403b04:	42bd      	cmp	r5, r7
  403b06:	4403      	add	r3, r0
  403b08:	d03f      	beq.n	403b8a <_free_r+0x162>
  403b0a:	68d0      	ldr	r0, [r2, #12]
  403b0c:	60e8      	str	r0, [r5, #12]
  403b0e:	f043 0201 	orr.w	r2, r3, #1
  403b12:	6085      	str	r5, [r0, #8]
  403b14:	6062      	str	r2, [r4, #4]
  403b16:	50e3      	str	r3, [r4, r3]
  403b18:	e7b3      	b.n	403a82 <_free_r+0x5a>
  403b1a:	07ff      	lsls	r7, r7, #31
  403b1c:	4403      	add	r3, r0
  403b1e:	d407      	bmi.n	403b30 <_free_r+0x108>
  403b20:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403b24:	1aa4      	subs	r4, r4, r2
  403b26:	4413      	add	r3, r2
  403b28:	68a0      	ldr	r0, [r4, #8]
  403b2a:	68e2      	ldr	r2, [r4, #12]
  403b2c:	60c2      	str	r2, [r0, #12]
  403b2e:	6090      	str	r0, [r2, #8]
  403b30:	4a2f      	ldr	r2, [pc, #188]	; (403bf0 <_free_r+0x1c8>)
  403b32:	6812      	ldr	r2, [r2, #0]
  403b34:	f043 0001 	orr.w	r0, r3, #1
  403b38:	4293      	cmp	r3, r2
  403b3a:	6060      	str	r0, [r4, #4]
  403b3c:	608c      	str	r4, [r1, #8]
  403b3e:	d3b6      	bcc.n	403aae <_free_r+0x86>
  403b40:	4b2c      	ldr	r3, [pc, #176]	; (403bf4 <_free_r+0x1cc>)
  403b42:	4640      	mov	r0, r8
  403b44:	6819      	ldr	r1, [r3, #0]
  403b46:	f7ff ff21 	bl	40398c <_malloc_trim_r>
  403b4a:	e7b0      	b.n	403aae <_free_r+0x86>
  403b4c:	1811      	adds	r1, r2, r0
  403b4e:	6849      	ldr	r1, [r1, #4]
  403b50:	07c9      	lsls	r1, r1, #31
  403b52:	d444      	bmi.n	403bde <_free_r+0x1b6>
  403b54:	6891      	ldr	r1, [r2, #8]
  403b56:	68d2      	ldr	r2, [r2, #12]
  403b58:	60ca      	str	r2, [r1, #12]
  403b5a:	4403      	add	r3, r0
  403b5c:	f043 0001 	orr.w	r0, r3, #1
  403b60:	6091      	str	r1, [r2, #8]
  403b62:	6060      	str	r0, [r4, #4]
  403b64:	50e3      	str	r3, [r4, r3]
  403b66:	e7a2      	b.n	403aae <_free_r+0x86>
  403b68:	2a14      	cmp	r2, #20
  403b6a:	d817      	bhi.n	403b9c <_free_r+0x174>
  403b6c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403b70:	007f      	lsls	r7, r7, #1
  403b72:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403b76:	e7a9      	b.n	403acc <_free_r+0xa4>
  403b78:	10aa      	asrs	r2, r5, #2
  403b7a:	684b      	ldr	r3, [r1, #4]
  403b7c:	2501      	movs	r5, #1
  403b7e:	fa05 f202 	lsl.w	r2, r5, r2
  403b82:	4313      	orrs	r3, r2
  403b84:	604b      	str	r3, [r1, #4]
  403b86:	4602      	mov	r2, r0
  403b88:	e7b1      	b.n	403aee <_free_r+0xc6>
  403b8a:	f043 0201 	orr.w	r2, r3, #1
  403b8e:	614c      	str	r4, [r1, #20]
  403b90:	610c      	str	r4, [r1, #16]
  403b92:	60e5      	str	r5, [r4, #12]
  403b94:	60a5      	str	r5, [r4, #8]
  403b96:	6062      	str	r2, [r4, #4]
  403b98:	50e3      	str	r3, [r4, r3]
  403b9a:	e788      	b.n	403aae <_free_r+0x86>
  403b9c:	2a54      	cmp	r2, #84	; 0x54
  403b9e:	d806      	bhi.n	403bae <_free_r+0x186>
  403ba0:	0b1a      	lsrs	r2, r3, #12
  403ba2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403ba6:	007f      	lsls	r7, r7, #1
  403ba8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403bac:	e78e      	b.n	403acc <_free_r+0xa4>
  403bae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403bb2:	d806      	bhi.n	403bc2 <_free_r+0x19a>
  403bb4:	0bda      	lsrs	r2, r3, #15
  403bb6:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403bba:	007f      	lsls	r7, r7, #1
  403bbc:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403bc0:	e784      	b.n	403acc <_free_r+0xa4>
  403bc2:	f240 5054 	movw	r0, #1364	; 0x554
  403bc6:	4282      	cmp	r2, r0
  403bc8:	d806      	bhi.n	403bd8 <_free_r+0x1b0>
  403bca:	0c9a      	lsrs	r2, r3, #18
  403bcc:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403bd0:	007f      	lsls	r7, r7, #1
  403bd2:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403bd6:	e779      	b.n	403acc <_free_r+0xa4>
  403bd8:	27fe      	movs	r7, #254	; 0xfe
  403bda:	257e      	movs	r5, #126	; 0x7e
  403bdc:	e776      	b.n	403acc <_free_r+0xa4>
  403bde:	f043 0201 	orr.w	r2, r3, #1
  403be2:	6062      	str	r2, [r4, #4]
  403be4:	50e3      	str	r3, [r4, r3]
  403be6:	e762      	b.n	403aae <_free_r+0x86>
  403be8:	20400460 	.word	0x20400460
  403bec:	20400468 	.word	0x20400468
  403bf0:	20400868 	.word	0x20400868
  403bf4:	20400918 	.word	0x20400918

00403bf8 <__sfvwrite_r>:
  403bf8:	6893      	ldr	r3, [r2, #8]
  403bfa:	2b00      	cmp	r3, #0
  403bfc:	d076      	beq.n	403cec <__sfvwrite_r+0xf4>
  403bfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c02:	898b      	ldrh	r3, [r1, #12]
  403c04:	b085      	sub	sp, #20
  403c06:	460c      	mov	r4, r1
  403c08:	0719      	lsls	r1, r3, #28
  403c0a:	9001      	str	r0, [sp, #4]
  403c0c:	4616      	mov	r6, r2
  403c0e:	d529      	bpl.n	403c64 <__sfvwrite_r+0x6c>
  403c10:	6922      	ldr	r2, [r4, #16]
  403c12:	b33a      	cbz	r2, 403c64 <__sfvwrite_r+0x6c>
  403c14:	f003 0802 	and.w	r8, r3, #2
  403c18:	fa1f f088 	uxth.w	r0, r8
  403c1c:	6835      	ldr	r5, [r6, #0]
  403c1e:	2800      	cmp	r0, #0
  403c20:	d02f      	beq.n	403c82 <__sfvwrite_r+0x8a>
  403c22:	f04f 0900 	mov.w	r9, #0
  403c26:	4fb4      	ldr	r7, [pc, #720]	; (403ef8 <__sfvwrite_r+0x300>)
  403c28:	46c8      	mov	r8, r9
  403c2a:	46b2      	mov	sl, r6
  403c2c:	45b8      	cmp	r8, r7
  403c2e:	4643      	mov	r3, r8
  403c30:	464a      	mov	r2, r9
  403c32:	bf28      	it	cs
  403c34:	463b      	movcs	r3, r7
  403c36:	9801      	ldr	r0, [sp, #4]
  403c38:	f1b8 0f00 	cmp.w	r8, #0
  403c3c:	d050      	beq.n	403ce0 <__sfvwrite_r+0xe8>
  403c3e:	69e1      	ldr	r1, [r4, #28]
  403c40:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403c42:	47b0      	blx	r6
  403c44:	2800      	cmp	r0, #0
  403c46:	dd71      	ble.n	403d2c <__sfvwrite_r+0x134>
  403c48:	f8da 3008 	ldr.w	r3, [sl, #8]
  403c4c:	1a1b      	subs	r3, r3, r0
  403c4e:	4481      	add	r9, r0
  403c50:	ebc0 0808 	rsb	r8, r0, r8
  403c54:	f8ca 3008 	str.w	r3, [sl, #8]
  403c58:	2b00      	cmp	r3, #0
  403c5a:	d1e7      	bne.n	403c2c <__sfvwrite_r+0x34>
  403c5c:	2000      	movs	r0, #0
  403c5e:	b005      	add	sp, #20
  403c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c64:	4621      	mov	r1, r4
  403c66:	9801      	ldr	r0, [sp, #4]
  403c68:	f7ff fc68 	bl	40353c <__swsetup_r>
  403c6c:	2800      	cmp	r0, #0
  403c6e:	f040 813a 	bne.w	403ee6 <__sfvwrite_r+0x2ee>
  403c72:	89a3      	ldrh	r3, [r4, #12]
  403c74:	6835      	ldr	r5, [r6, #0]
  403c76:	f003 0802 	and.w	r8, r3, #2
  403c7a:	fa1f f088 	uxth.w	r0, r8
  403c7e:	2800      	cmp	r0, #0
  403c80:	d1cf      	bne.n	403c22 <__sfvwrite_r+0x2a>
  403c82:	f013 0901 	ands.w	r9, r3, #1
  403c86:	d15b      	bne.n	403d40 <__sfvwrite_r+0x148>
  403c88:	464f      	mov	r7, r9
  403c8a:	9602      	str	r6, [sp, #8]
  403c8c:	b31f      	cbz	r7, 403cd6 <__sfvwrite_r+0xde>
  403c8e:	059a      	lsls	r2, r3, #22
  403c90:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403c94:	d52c      	bpl.n	403cf0 <__sfvwrite_r+0xf8>
  403c96:	4547      	cmp	r7, r8
  403c98:	46c2      	mov	sl, r8
  403c9a:	f0c0 80a4 	bcc.w	403de6 <__sfvwrite_r+0x1ee>
  403c9e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403ca2:	f040 80b1 	bne.w	403e08 <__sfvwrite_r+0x210>
  403ca6:	6820      	ldr	r0, [r4, #0]
  403ca8:	4652      	mov	r2, sl
  403caa:	4649      	mov	r1, r9
  403cac:	f000 fd7a 	bl	4047a4 <memmove>
  403cb0:	68a0      	ldr	r0, [r4, #8]
  403cb2:	6823      	ldr	r3, [r4, #0]
  403cb4:	ebc8 0000 	rsb	r0, r8, r0
  403cb8:	4453      	add	r3, sl
  403cba:	60a0      	str	r0, [r4, #8]
  403cbc:	6023      	str	r3, [r4, #0]
  403cbe:	4638      	mov	r0, r7
  403cc0:	9a02      	ldr	r2, [sp, #8]
  403cc2:	6893      	ldr	r3, [r2, #8]
  403cc4:	1a1b      	subs	r3, r3, r0
  403cc6:	4481      	add	r9, r0
  403cc8:	1a3f      	subs	r7, r7, r0
  403cca:	6093      	str	r3, [r2, #8]
  403ccc:	2b00      	cmp	r3, #0
  403cce:	d0c5      	beq.n	403c5c <__sfvwrite_r+0x64>
  403cd0:	89a3      	ldrh	r3, [r4, #12]
  403cd2:	2f00      	cmp	r7, #0
  403cd4:	d1db      	bne.n	403c8e <__sfvwrite_r+0x96>
  403cd6:	f8d5 9000 	ldr.w	r9, [r5]
  403cda:	686f      	ldr	r7, [r5, #4]
  403cdc:	3508      	adds	r5, #8
  403cde:	e7d5      	b.n	403c8c <__sfvwrite_r+0x94>
  403ce0:	f8d5 9000 	ldr.w	r9, [r5]
  403ce4:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403ce8:	3508      	adds	r5, #8
  403cea:	e79f      	b.n	403c2c <__sfvwrite_r+0x34>
  403cec:	2000      	movs	r0, #0
  403cee:	4770      	bx	lr
  403cf0:	6820      	ldr	r0, [r4, #0]
  403cf2:	6923      	ldr	r3, [r4, #16]
  403cf4:	4298      	cmp	r0, r3
  403cf6:	d803      	bhi.n	403d00 <__sfvwrite_r+0x108>
  403cf8:	6961      	ldr	r1, [r4, #20]
  403cfa:	428f      	cmp	r7, r1
  403cfc:	f080 80b7 	bcs.w	403e6e <__sfvwrite_r+0x276>
  403d00:	45b8      	cmp	r8, r7
  403d02:	bf28      	it	cs
  403d04:	46b8      	movcs	r8, r7
  403d06:	4642      	mov	r2, r8
  403d08:	4649      	mov	r1, r9
  403d0a:	f000 fd4b 	bl	4047a4 <memmove>
  403d0e:	68a3      	ldr	r3, [r4, #8]
  403d10:	6822      	ldr	r2, [r4, #0]
  403d12:	ebc8 0303 	rsb	r3, r8, r3
  403d16:	4442      	add	r2, r8
  403d18:	60a3      	str	r3, [r4, #8]
  403d1a:	6022      	str	r2, [r4, #0]
  403d1c:	2b00      	cmp	r3, #0
  403d1e:	d149      	bne.n	403db4 <__sfvwrite_r+0x1bc>
  403d20:	4621      	mov	r1, r4
  403d22:	9801      	ldr	r0, [sp, #4]
  403d24:	f7ff fd22 	bl	40376c <_fflush_r>
  403d28:	2800      	cmp	r0, #0
  403d2a:	d043      	beq.n	403db4 <__sfvwrite_r+0x1bc>
  403d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d34:	f04f 30ff 	mov.w	r0, #4294967295
  403d38:	81a3      	strh	r3, [r4, #12]
  403d3a:	b005      	add	sp, #20
  403d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d40:	4680      	mov	r8, r0
  403d42:	9002      	str	r0, [sp, #8]
  403d44:	4682      	mov	sl, r0
  403d46:	4681      	mov	r9, r0
  403d48:	f1b9 0f00 	cmp.w	r9, #0
  403d4c:	d02a      	beq.n	403da4 <__sfvwrite_r+0x1ac>
  403d4e:	9b02      	ldr	r3, [sp, #8]
  403d50:	2b00      	cmp	r3, #0
  403d52:	d04c      	beq.n	403dee <__sfvwrite_r+0x1f6>
  403d54:	6820      	ldr	r0, [r4, #0]
  403d56:	6923      	ldr	r3, [r4, #16]
  403d58:	6962      	ldr	r2, [r4, #20]
  403d5a:	45c8      	cmp	r8, r9
  403d5c:	46c3      	mov	fp, r8
  403d5e:	bf28      	it	cs
  403d60:	46cb      	movcs	fp, r9
  403d62:	4298      	cmp	r0, r3
  403d64:	465f      	mov	r7, fp
  403d66:	d904      	bls.n	403d72 <__sfvwrite_r+0x17a>
  403d68:	68a3      	ldr	r3, [r4, #8]
  403d6a:	4413      	add	r3, r2
  403d6c:	459b      	cmp	fp, r3
  403d6e:	f300 8090 	bgt.w	403e92 <__sfvwrite_r+0x29a>
  403d72:	4593      	cmp	fp, r2
  403d74:	db20      	blt.n	403db8 <__sfvwrite_r+0x1c0>
  403d76:	4613      	mov	r3, r2
  403d78:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403d7a:	69e1      	ldr	r1, [r4, #28]
  403d7c:	9801      	ldr	r0, [sp, #4]
  403d7e:	4652      	mov	r2, sl
  403d80:	47b8      	blx	r7
  403d82:	1e07      	subs	r7, r0, #0
  403d84:	ddd2      	ble.n	403d2c <__sfvwrite_r+0x134>
  403d86:	ebb8 0807 	subs.w	r8, r8, r7
  403d8a:	d023      	beq.n	403dd4 <__sfvwrite_r+0x1dc>
  403d8c:	68b3      	ldr	r3, [r6, #8]
  403d8e:	1bdb      	subs	r3, r3, r7
  403d90:	44ba      	add	sl, r7
  403d92:	ebc7 0909 	rsb	r9, r7, r9
  403d96:	60b3      	str	r3, [r6, #8]
  403d98:	2b00      	cmp	r3, #0
  403d9a:	f43f af5f 	beq.w	403c5c <__sfvwrite_r+0x64>
  403d9e:	f1b9 0f00 	cmp.w	r9, #0
  403da2:	d1d4      	bne.n	403d4e <__sfvwrite_r+0x156>
  403da4:	2300      	movs	r3, #0
  403da6:	f8d5 a000 	ldr.w	sl, [r5]
  403daa:	f8d5 9004 	ldr.w	r9, [r5, #4]
  403dae:	9302      	str	r3, [sp, #8]
  403db0:	3508      	adds	r5, #8
  403db2:	e7c9      	b.n	403d48 <__sfvwrite_r+0x150>
  403db4:	4640      	mov	r0, r8
  403db6:	e783      	b.n	403cc0 <__sfvwrite_r+0xc8>
  403db8:	465a      	mov	r2, fp
  403dba:	4651      	mov	r1, sl
  403dbc:	f000 fcf2 	bl	4047a4 <memmove>
  403dc0:	68a2      	ldr	r2, [r4, #8]
  403dc2:	6823      	ldr	r3, [r4, #0]
  403dc4:	ebcb 0202 	rsb	r2, fp, r2
  403dc8:	445b      	add	r3, fp
  403dca:	ebb8 0807 	subs.w	r8, r8, r7
  403dce:	60a2      	str	r2, [r4, #8]
  403dd0:	6023      	str	r3, [r4, #0]
  403dd2:	d1db      	bne.n	403d8c <__sfvwrite_r+0x194>
  403dd4:	4621      	mov	r1, r4
  403dd6:	9801      	ldr	r0, [sp, #4]
  403dd8:	f7ff fcc8 	bl	40376c <_fflush_r>
  403ddc:	2800      	cmp	r0, #0
  403dde:	d1a5      	bne.n	403d2c <__sfvwrite_r+0x134>
  403de0:	f8cd 8008 	str.w	r8, [sp, #8]
  403de4:	e7d2      	b.n	403d8c <__sfvwrite_r+0x194>
  403de6:	6820      	ldr	r0, [r4, #0]
  403de8:	46b8      	mov	r8, r7
  403dea:	46ba      	mov	sl, r7
  403dec:	e75c      	b.n	403ca8 <__sfvwrite_r+0xb0>
  403dee:	464a      	mov	r2, r9
  403df0:	210a      	movs	r1, #10
  403df2:	4650      	mov	r0, sl
  403df4:	f000 fbec 	bl	4045d0 <memchr>
  403df8:	2800      	cmp	r0, #0
  403dfa:	d06f      	beq.n	403edc <__sfvwrite_r+0x2e4>
  403dfc:	3001      	adds	r0, #1
  403dfe:	2301      	movs	r3, #1
  403e00:	ebca 0800 	rsb	r8, sl, r0
  403e04:	9302      	str	r3, [sp, #8]
  403e06:	e7a5      	b.n	403d54 <__sfvwrite_r+0x15c>
  403e08:	6962      	ldr	r2, [r4, #20]
  403e0a:	6820      	ldr	r0, [r4, #0]
  403e0c:	6921      	ldr	r1, [r4, #16]
  403e0e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403e12:	ebc1 0a00 	rsb	sl, r1, r0
  403e16:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403e1a:	f10a 0001 	add.w	r0, sl, #1
  403e1e:	ea4f 0868 	mov.w	r8, r8, asr #1
  403e22:	4438      	add	r0, r7
  403e24:	4540      	cmp	r0, r8
  403e26:	4642      	mov	r2, r8
  403e28:	bf84      	itt	hi
  403e2a:	4680      	movhi	r8, r0
  403e2c:	4642      	movhi	r2, r8
  403e2e:	055b      	lsls	r3, r3, #21
  403e30:	d542      	bpl.n	403eb8 <__sfvwrite_r+0x2c0>
  403e32:	4611      	mov	r1, r2
  403e34:	9801      	ldr	r0, [sp, #4]
  403e36:	f000 f911 	bl	40405c <_malloc_r>
  403e3a:	4683      	mov	fp, r0
  403e3c:	2800      	cmp	r0, #0
  403e3e:	d055      	beq.n	403eec <__sfvwrite_r+0x2f4>
  403e40:	4652      	mov	r2, sl
  403e42:	6921      	ldr	r1, [r4, #16]
  403e44:	f000 fc14 	bl	404670 <memcpy>
  403e48:	89a3      	ldrh	r3, [r4, #12]
  403e4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403e52:	81a3      	strh	r3, [r4, #12]
  403e54:	ebca 0308 	rsb	r3, sl, r8
  403e58:	eb0b 000a 	add.w	r0, fp, sl
  403e5c:	f8c4 8014 	str.w	r8, [r4, #20]
  403e60:	f8c4 b010 	str.w	fp, [r4, #16]
  403e64:	6020      	str	r0, [r4, #0]
  403e66:	60a3      	str	r3, [r4, #8]
  403e68:	46b8      	mov	r8, r7
  403e6a:	46ba      	mov	sl, r7
  403e6c:	e71c      	b.n	403ca8 <__sfvwrite_r+0xb0>
  403e6e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403e72:	42bb      	cmp	r3, r7
  403e74:	bf28      	it	cs
  403e76:	463b      	movcs	r3, r7
  403e78:	464a      	mov	r2, r9
  403e7a:	fb93 f3f1 	sdiv	r3, r3, r1
  403e7e:	9801      	ldr	r0, [sp, #4]
  403e80:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403e82:	fb01 f303 	mul.w	r3, r1, r3
  403e86:	69e1      	ldr	r1, [r4, #28]
  403e88:	47b0      	blx	r6
  403e8a:	2800      	cmp	r0, #0
  403e8c:	f73f af18 	bgt.w	403cc0 <__sfvwrite_r+0xc8>
  403e90:	e74c      	b.n	403d2c <__sfvwrite_r+0x134>
  403e92:	461a      	mov	r2, r3
  403e94:	4651      	mov	r1, sl
  403e96:	9303      	str	r3, [sp, #12]
  403e98:	f000 fc84 	bl	4047a4 <memmove>
  403e9c:	6822      	ldr	r2, [r4, #0]
  403e9e:	9b03      	ldr	r3, [sp, #12]
  403ea0:	9801      	ldr	r0, [sp, #4]
  403ea2:	441a      	add	r2, r3
  403ea4:	6022      	str	r2, [r4, #0]
  403ea6:	4621      	mov	r1, r4
  403ea8:	f7ff fc60 	bl	40376c <_fflush_r>
  403eac:	9b03      	ldr	r3, [sp, #12]
  403eae:	2800      	cmp	r0, #0
  403eb0:	f47f af3c 	bne.w	403d2c <__sfvwrite_r+0x134>
  403eb4:	461f      	mov	r7, r3
  403eb6:	e766      	b.n	403d86 <__sfvwrite_r+0x18e>
  403eb8:	9801      	ldr	r0, [sp, #4]
  403eba:	f000 fcdb 	bl	404874 <_realloc_r>
  403ebe:	4683      	mov	fp, r0
  403ec0:	2800      	cmp	r0, #0
  403ec2:	d1c7      	bne.n	403e54 <__sfvwrite_r+0x25c>
  403ec4:	9d01      	ldr	r5, [sp, #4]
  403ec6:	6921      	ldr	r1, [r4, #16]
  403ec8:	4628      	mov	r0, r5
  403eca:	f7ff fdad 	bl	403a28 <_free_r>
  403ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ed2:	220c      	movs	r2, #12
  403ed4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403ed8:	602a      	str	r2, [r5, #0]
  403eda:	e729      	b.n	403d30 <__sfvwrite_r+0x138>
  403edc:	2301      	movs	r3, #1
  403ede:	f109 0801 	add.w	r8, r9, #1
  403ee2:	9302      	str	r3, [sp, #8]
  403ee4:	e736      	b.n	403d54 <__sfvwrite_r+0x15c>
  403ee6:	f04f 30ff 	mov.w	r0, #4294967295
  403eea:	e6b8      	b.n	403c5e <__sfvwrite_r+0x66>
  403eec:	9a01      	ldr	r2, [sp, #4]
  403eee:	230c      	movs	r3, #12
  403ef0:	6013      	str	r3, [r2, #0]
  403ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ef6:	e71b      	b.n	403d30 <__sfvwrite_r+0x138>
  403ef8:	7ffffc00 	.word	0x7ffffc00

00403efc <_fwalk_reent>:
  403efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403f00:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403f04:	d01f      	beq.n	403f46 <_fwalk_reent+0x4a>
  403f06:	4688      	mov	r8, r1
  403f08:	4606      	mov	r6, r0
  403f0a:	f04f 0900 	mov.w	r9, #0
  403f0e:	687d      	ldr	r5, [r7, #4]
  403f10:	68bc      	ldr	r4, [r7, #8]
  403f12:	3d01      	subs	r5, #1
  403f14:	d411      	bmi.n	403f3a <_fwalk_reent+0x3e>
  403f16:	89a3      	ldrh	r3, [r4, #12]
  403f18:	2b01      	cmp	r3, #1
  403f1a:	f105 35ff 	add.w	r5, r5, #4294967295
  403f1e:	d908      	bls.n	403f32 <_fwalk_reent+0x36>
  403f20:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403f24:	3301      	adds	r3, #1
  403f26:	4621      	mov	r1, r4
  403f28:	4630      	mov	r0, r6
  403f2a:	d002      	beq.n	403f32 <_fwalk_reent+0x36>
  403f2c:	47c0      	blx	r8
  403f2e:	ea49 0900 	orr.w	r9, r9, r0
  403f32:	1c6b      	adds	r3, r5, #1
  403f34:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403f38:	d1ed      	bne.n	403f16 <_fwalk_reent+0x1a>
  403f3a:	683f      	ldr	r7, [r7, #0]
  403f3c:	2f00      	cmp	r7, #0
  403f3e:	d1e6      	bne.n	403f0e <_fwalk_reent+0x12>
  403f40:	4648      	mov	r0, r9
  403f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f46:	46b9      	mov	r9, r7
  403f48:	4648      	mov	r0, r9
  403f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403f4e:	bf00      	nop

00403f50 <__locale_charset>:
  403f50:	4800      	ldr	r0, [pc, #0]	; (403f54 <__locale_charset+0x4>)
  403f52:	4770      	bx	lr
  403f54:	2040043c 	.word	0x2040043c

00403f58 <__locale_mb_cur_max>:
  403f58:	4b01      	ldr	r3, [pc, #4]	; (403f60 <__locale_mb_cur_max+0x8>)
  403f5a:	6818      	ldr	r0, [r3, #0]
  403f5c:	4770      	bx	lr
  403f5e:	bf00      	nop
  403f60:	2040045c 	.word	0x2040045c

00403f64 <__swhatbuf_r>:
  403f64:	b570      	push	{r4, r5, r6, lr}
  403f66:	460d      	mov	r5, r1
  403f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403f6c:	2900      	cmp	r1, #0
  403f6e:	b090      	sub	sp, #64	; 0x40
  403f70:	4614      	mov	r4, r2
  403f72:	461e      	mov	r6, r3
  403f74:	db14      	blt.n	403fa0 <__swhatbuf_r+0x3c>
  403f76:	aa01      	add	r2, sp, #4
  403f78:	f001 f80c 	bl	404f94 <_fstat_r>
  403f7c:	2800      	cmp	r0, #0
  403f7e:	db0f      	blt.n	403fa0 <__swhatbuf_r+0x3c>
  403f80:	9a02      	ldr	r2, [sp, #8]
  403f82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403f86:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403f8a:	fab2 f282 	clz	r2, r2
  403f8e:	0952      	lsrs	r2, r2, #5
  403f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403f94:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403f98:	6032      	str	r2, [r6, #0]
  403f9a:	6023      	str	r3, [r4, #0]
  403f9c:	b010      	add	sp, #64	; 0x40
  403f9e:	bd70      	pop	{r4, r5, r6, pc}
  403fa0:	89a8      	ldrh	r0, [r5, #12]
  403fa2:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403fa6:	b282      	uxth	r2, r0
  403fa8:	2000      	movs	r0, #0
  403faa:	6030      	str	r0, [r6, #0]
  403fac:	b11a      	cbz	r2, 403fb6 <__swhatbuf_r+0x52>
  403fae:	2340      	movs	r3, #64	; 0x40
  403fb0:	6023      	str	r3, [r4, #0]
  403fb2:	b010      	add	sp, #64	; 0x40
  403fb4:	bd70      	pop	{r4, r5, r6, pc}
  403fb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403fba:	4610      	mov	r0, r2
  403fbc:	6023      	str	r3, [r4, #0]
  403fbe:	b010      	add	sp, #64	; 0x40
  403fc0:	bd70      	pop	{r4, r5, r6, pc}
  403fc2:	bf00      	nop

00403fc4 <__smakebuf_r>:
  403fc4:	898a      	ldrh	r2, [r1, #12]
  403fc6:	0792      	lsls	r2, r2, #30
  403fc8:	460b      	mov	r3, r1
  403fca:	d506      	bpl.n	403fda <__smakebuf_r+0x16>
  403fcc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403fd0:	2101      	movs	r1, #1
  403fd2:	601a      	str	r2, [r3, #0]
  403fd4:	611a      	str	r2, [r3, #16]
  403fd6:	6159      	str	r1, [r3, #20]
  403fd8:	4770      	bx	lr
  403fda:	b5f0      	push	{r4, r5, r6, r7, lr}
  403fdc:	b083      	sub	sp, #12
  403fde:	ab01      	add	r3, sp, #4
  403fe0:	466a      	mov	r2, sp
  403fe2:	460c      	mov	r4, r1
  403fe4:	4605      	mov	r5, r0
  403fe6:	f7ff ffbd 	bl	403f64 <__swhatbuf_r>
  403fea:	9900      	ldr	r1, [sp, #0]
  403fec:	4606      	mov	r6, r0
  403fee:	4628      	mov	r0, r5
  403ff0:	f000 f834 	bl	40405c <_malloc_r>
  403ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ff8:	b1d0      	cbz	r0, 404030 <__smakebuf_r+0x6c>
  403ffa:	9a01      	ldr	r2, [sp, #4]
  403ffc:	4f12      	ldr	r7, [pc, #72]	; (404048 <__smakebuf_r+0x84>)
  403ffe:	9900      	ldr	r1, [sp, #0]
  404000:	63ef      	str	r7, [r5, #60]	; 0x3c
  404002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404006:	81a3      	strh	r3, [r4, #12]
  404008:	6020      	str	r0, [r4, #0]
  40400a:	6120      	str	r0, [r4, #16]
  40400c:	6161      	str	r1, [r4, #20]
  40400e:	b91a      	cbnz	r2, 404018 <__smakebuf_r+0x54>
  404010:	4333      	orrs	r3, r6
  404012:	81a3      	strh	r3, [r4, #12]
  404014:	b003      	add	sp, #12
  404016:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404018:	4628      	mov	r0, r5
  40401a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40401e:	f000 ffcd 	bl	404fbc <_isatty_r>
  404022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404026:	2800      	cmp	r0, #0
  404028:	d0f2      	beq.n	404010 <__smakebuf_r+0x4c>
  40402a:	f043 0301 	orr.w	r3, r3, #1
  40402e:	e7ef      	b.n	404010 <__smakebuf_r+0x4c>
  404030:	059a      	lsls	r2, r3, #22
  404032:	d4ef      	bmi.n	404014 <__smakebuf_r+0x50>
  404034:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404038:	f043 0302 	orr.w	r3, r3, #2
  40403c:	2101      	movs	r1, #1
  40403e:	81a3      	strh	r3, [r4, #12]
  404040:	6022      	str	r2, [r4, #0]
  404042:	6122      	str	r2, [r4, #16]
  404044:	6161      	str	r1, [r4, #20]
  404046:	e7e5      	b.n	404014 <__smakebuf_r+0x50>
  404048:	00403799 	.word	0x00403799

0040404c <malloc>:
  40404c:	4b02      	ldr	r3, [pc, #8]	; (404058 <malloc+0xc>)
  40404e:	4601      	mov	r1, r0
  404050:	6818      	ldr	r0, [r3, #0]
  404052:	f000 b803 	b.w	40405c <_malloc_r>
  404056:	bf00      	nop
  404058:	20400438 	.word	0x20400438

0040405c <_malloc_r>:
  40405c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404060:	f101 050b 	add.w	r5, r1, #11
  404064:	2d16      	cmp	r5, #22
  404066:	b083      	sub	sp, #12
  404068:	4606      	mov	r6, r0
  40406a:	f240 809f 	bls.w	4041ac <_malloc_r+0x150>
  40406e:	f035 0507 	bics.w	r5, r5, #7
  404072:	f100 80bf 	bmi.w	4041f4 <_malloc_r+0x198>
  404076:	42a9      	cmp	r1, r5
  404078:	f200 80bc 	bhi.w	4041f4 <_malloc_r+0x198>
  40407c:	f000 fbf6 	bl	40486c <__malloc_lock>
  404080:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404084:	f0c0 829c 	bcc.w	4045c0 <_malloc_r+0x564>
  404088:	0a6b      	lsrs	r3, r5, #9
  40408a:	f000 80ba 	beq.w	404202 <_malloc_r+0x1a6>
  40408e:	2b04      	cmp	r3, #4
  404090:	f200 8183 	bhi.w	40439a <_malloc_r+0x33e>
  404094:	09a8      	lsrs	r0, r5, #6
  404096:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  40409a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40409e:	3038      	adds	r0, #56	; 0x38
  4040a0:	4fc4      	ldr	r7, [pc, #784]	; (4043b4 <_malloc_r+0x358>)
  4040a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4040a6:	f1a3 0108 	sub.w	r1, r3, #8
  4040aa:	685c      	ldr	r4, [r3, #4]
  4040ac:	42a1      	cmp	r1, r4
  4040ae:	d107      	bne.n	4040c0 <_malloc_r+0x64>
  4040b0:	e0ac      	b.n	40420c <_malloc_r+0x1b0>
  4040b2:	2a00      	cmp	r2, #0
  4040b4:	f280 80ac 	bge.w	404210 <_malloc_r+0x1b4>
  4040b8:	68e4      	ldr	r4, [r4, #12]
  4040ba:	42a1      	cmp	r1, r4
  4040bc:	f000 80a6 	beq.w	40420c <_malloc_r+0x1b0>
  4040c0:	6863      	ldr	r3, [r4, #4]
  4040c2:	f023 0303 	bic.w	r3, r3, #3
  4040c6:	1b5a      	subs	r2, r3, r5
  4040c8:	2a0f      	cmp	r2, #15
  4040ca:	ddf2      	ble.n	4040b2 <_malloc_r+0x56>
  4040cc:	49b9      	ldr	r1, [pc, #740]	; (4043b4 <_malloc_r+0x358>)
  4040ce:	693c      	ldr	r4, [r7, #16]
  4040d0:	f101 0e08 	add.w	lr, r1, #8
  4040d4:	4574      	cmp	r4, lr
  4040d6:	f000 81b3 	beq.w	404440 <_malloc_r+0x3e4>
  4040da:	6863      	ldr	r3, [r4, #4]
  4040dc:	f023 0303 	bic.w	r3, r3, #3
  4040e0:	1b5a      	subs	r2, r3, r5
  4040e2:	2a0f      	cmp	r2, #15
  4040e4:	f300 8199 	bgt.w	40441a <_malloc_r+0x3be>
  4040e8:	2a00      	cmp	r2, #0
  4040ea:	f8c1 e014 	str.w	lr, [r1, #20]
  4040ee:	f8c1 e010 	str.w	lr, [r1, #16]
  4040f2:	f280 809e 	bge.w	404232 <_malloc_r+0x1d6>
  4040f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4040fa:	f080 8167 	bcs.w	4043cc <_malloc_r+0x370>
  4040fe:	08db      	lsrs	r3, r3, #3
  404100:	f103 0c01 	add.w	ip, r3, #1
  404104:	2201      	movs	r2, #1
  404106:	109b      	asrs	r3, r3, #2
  404108:	fa02 f303 	lsl.w	r3, r2, r3
  40410c:	684a      	ldr	r2, [r1, #4]
  40410e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  404112:	f8c4 8008 	str.w	r8, [r4, #8]
  404116:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  40411a:	431a      	orrs	r2, r3
  40411c:	f1a9 0308 	sub.w	r3, r9, #8
  404120:	60e3      	str	r3, [r4, #12]
  404122:	604a      	str	r2, [r1, #4]
  404124:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  404128:	f8c8 400c 	str.w	r4, [r8, #12]
  40412c:	1083      	asrs	r3, r0, #2
  40412e:	2401      	movs	r4, #1
  404130:	409c      	lsls	r4, r3
  404132:	4294      	cmp	r4, r2
  404134:	f200 808a 	bhi.w	40424c <_malloc_r+0x1f0>
  404138:	4214      	tst	r4, r2
  40413a:	d106      	bne.n	40414a <_malloc_r+0xee>
  40413c:	f020 0003 	bic.w	r0, r0, #3
  404140:	0064      	lsls	r4, r4, #1
  404142:	4214      	tst	r4, r2
  404144:	f100 0004 	add.w	r0, r0, #4
  404148:	d0fa      	beq.n	404140 <_malloc_r+0xe4>
  40414a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40414e:	46cc      	mov	ip, r9
  404150:	4680      	mov	r8, r0
  404152:	f8dc 100c 	ldr.w	r1, [ip, #12]
  404156:	458c      	cmp	ip, r1
  404158:	d107      	bne.n	40416a <_malloc_r+0x10e>
  40415a:	e173      	b.n	404444 <_malloc_r+0x3e8>
  40415c:	2a00      	cmp	r2, #0
  40415e:	f280 8181 	bge.w	404464 <_malloc_r+0x408>
  404162:	68c9      	ldr	r1, [r1, #12]
  404164:	458c      	cmp	ip, r1
  404166:	f000 816d 	beq.w	404444 <_malloc_r+0x3e8>
  40416a:	684b      	ldr	r3, [r1, #4]
  40416c:	f023 0303 	bic.w	r3, r3, #3
  404170:	1b5a      	subs	r2, r3, r5
  404172:	2a0f      	cmp	r2, #15
  404174:	ddf2      	ble.n	40415c <_malloc_r+0x100>
  404176:	460c      	mov	r4, r1
  404178:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40417c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  404180:	194b      	adds	r3, r1, r5
  404182:	f045 0501 	orr.w	r5, r5, #1
  404186:	604d      	str	r5, [r1, #4]
  404188:	f042 0101 	orr.w	r1, r2, #1
  40418c:	f8c8 c00c 	str.w	ip, [r8, #12]
  404190:	4630      	mov	r0, r6
  404192:	f8cc 8008 	str.w	r8, [ip, #8]
  404196:	617b      	str	r3, [r7, #20]
  404198:	613b      	str	r3, [r7, #16]
  40419a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40419e:	f8c3 e008 	str.w	lr, [r3, #8]
  4041a2:	6059      	str	r1, [r3, #4]
  4041a4:	509a      	str	r2, [r3, r2]
  4041a6:	f000 fb63 	bl	404870 <__malloc_unlock>
  4041aa:	e01f      	b.n	4041ec <_malloc_r+0x190>
  4041ac:	2910      	cmp	r1, #16
  4041ae:	d821      	bhi.n	4041f4 <_malloc_r+0x198>
  4041b0:	f000 fb5c 	bl	40486c <__malloc_lock>
  4041b4:	2510      	movs	r5, #16
  4041b6:	2306      	movs	r3, #6
  4041b8:	2002      	movs	r0, #2
  4041ba:	4f7e      	ldr	r7, [pc, #504]	; (4043b4 <_malloc_r+0x358>)
  4041bc:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  4041c0:	f1a3 0208 	sub.w	r2, r3, #8
  4041c4:	685c      	ldr	r4, [r3, #4]
  4041c6:	4294      	cmp	r4, r2
  4041c8:	f000 8145 	beq.w	404456 <_malloc_r+0x3fa>
  4041cc:	6863      	ldr	r3, [r4, #4]
  4041ce:	68e1      	ldr	r1, [r4, #12]
  4041d0:	68a5      	ldr	r5, [r4, #8]
  4041d2:	f023 0303 	bic.w	r3, r3, #3
  4041d6:	4423      	add	r3, r4
  4041d8:	4630      	mov	r0, r6
  4041da:	685a      	ldr	r2, [r3, #4]
  4041dc:	60e9      	str	r1, [r5, #12]
  4041de:	f042 0201 	orr.w	r2, r2, #1
  4041e2:	608d      	str	r5, [r1, #8]
  4041e4:	605a      	str	r2, [r3, #4]
  4041e6:	f000 fb43 	bl	404870 <__malloc_unlock>
  4041ea:	3408      	adds	r4, #8
  4041ec:	4620      	mov	r0, r4
  4041ee:	b003      	add	sp, #12
  4041f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041f4:	2400      	movs	r4, #0
  4041f6:	230c      	movs	r3, #12
  4041f8:	4620      	mov	r0, r4
  4041fa:	6033      	str	r3, [r6, #0]
  4041fc:	b003      	add	sp, #12
  4041fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404202:	2380      	movs	r3, #128	; 0x80
  404204:	f04f 0e40 	mov.w	lr, #64	; 0x40
  404208:	203f      	movs	r0, #63	; 0x3f
  40420a:	e749      	b.n	4040a0 <_malloc_r+0x44>
  40420c:	4670      	mov	r0, lr
  40420e:	e75d      	b.n	4040cc <_malloc_r+0x70>
  404210:	4423      	add	r3, r4
  404212:	68e1      	ldr	r1, [r4, #12]
  404214:	685a      	ldr	r2, [r3, #4]
  404216:	68a5      	ldr	r5, [r4, #8]
  404218:	f042 0201 	orr.w	r2, r2, #1
  40421c:	60e9      	str	r1, [r5, #12]
  40421e:	4630      	mov	r0, r6
  404220:	608d      	str	r5, [r1, #8]
  404222:	605a      	str	r2, [r3, #4]
  404224:	f000 fb24 	bl	404870 <__malloc_unlock>
  404228:	3408      	adds	r4, #8
  40422a:	4620      	mov	r0, r4
  40422c:	b003      	add	sp, #12
  40422e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404232:	4423      	add	r3, r4
  404234:	4630      	mov	r0, r6
  404236:	685a      	ldr	r2, [r3, #4]
  404238:	f042 0201 	orr.w	r2, r2, #1
  40423c:	605a      	str	r2, [r3, #4]
  40423e:	f000 fb17 	bl	404870 <__malloc_unlock>
  404242:	3408      	adds	r4, #8
  404244:	4620      	mov	r0, r4
  404246:	b003      	add	sp, #12
  404248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40424c:	68bc      	ldr	r4, [r7, #8]
  40424e:	6863      	ldr	r3, [r4, #4]
  404250:	f023 0803 	bic.w	r8, r3, #3
  404254:	45a8      	cmp	r8, r5
  404256:	d304      	bcc.n	404262 <_malloc_r+0x206>
  404258:	ebc5 0308 	rsb	r3, r5, r8
  40425c:	2b0f      	cmp	r3, #15
  40425e:	f300 808c 	bgt.w	40437a <_malloc_r+0x31e>
  404262:	4b55      	ldr	r3, [pc, #340]	; (4043b8 <_malloc_r+0x35c>)
  404264:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4043c8 <_malloc_r+0x36c>
  404268:	681a      	ldr	r2, [r3, #0]
  40426a:	f8d9 3000 	ldr.w	r3, [r9]
  40426e:	3301      	adds	r3, #1
  404270:	442a      	add	r2, r5
  404272:	eb04 0a08 	add.w	sl, r4, r8
  404276:	f000 8160 	beq.w	40453a <_malloc_r+0x4de>
  40427a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40427e:	320f      	adds	r2, #15
  404280:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404284:	f022 020f 	bic.w	r2, r2, #15
  404288:	4611      	mov	r1, r2
  40428a:	4630      	mov	r0, r6
  40428c:	9201      	str	r2, [sp, #4]
  40428e:	f000 fce1 	bl	404c54 <_sbrk_r>
  404292:	f1b0 3fff 	cmp.w	r0, #4294967295
  404296:	4683      	mov	fp, r0
  404298:	9a01      	ldr	r2, [sp, #4]
  40429a:	f000 8158 	beq.w	40454e <_malloc_r+0x4f2>
  40429e:	4582      	cmp	sl, r0
  4042a0:	f200 80fc 	bhi.w	40449c <_malloc_r+0x440>
  4042a4:	4b45      	ldr	r3, [pc, #276]	; (4043bc <_malloc_r+0x360>)
  4042a6:	6819      	ldr	r1, [r3, #0]
  4042a8:	45da      	cmp	sl, fp
  4042aa:	4411      	add	r1, r2
  4042ac:	6019      	str	r1, [r3, #0]
  4042ae:	f000 8153 	beq.w	404558 <_malloc_r+0x4fc>
  4042b2:	f8d9 0000 	ldr.w	r0, [r9]
  4042b6:	f8df e110 	ldr.w	lr, [pc, #272]	; 4043c8 <_malloc_r+0x36c>
  4042ba:	3001      	adds	r0, #1
  4042bc:	bf1b      	ittet	ne
  4042be:	ebca 0a0b 	rsbne	sl, sl, fp
  4042c2:	4451      	addne	r1, sl
  4042c4:	f8ce b000 	streq.w	fp, [lr]
  4042c8:	6019      	strne	r1, [r3, #0]
  4042ca:	f01b 0107 	ands.w	r1, fp, #7
  4042ce:	f000 8117 	beq.w	404500 <_malloc_r+0x4a4>
  4042d2:	f1c1 0008 	rsb	r0, r1, #8
  4042d6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4042da:	4483      	add	fp, r0
  4042dc:	3108      	adds	r1, #8
  4042de:	445a      	add	r2, fp
  4042e0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4042e4:	ebc2 0901 	rsb	r9, r2, r1
  4042e8:	4649      	mov	r1, r9
  4042ea:	4630      	mov	r0, r6
  4042ec:	9301      	str	r3, [sp, #4]
  4042ee:	f000 fcb1 	bl	404c54 <_sbrk_r>
  4042f2:	1c43      	adds	r3, r0, #1
  4042f4:	9b01      	ldr	r3, [sp, #4]
  4042f6:	f000 813f 	beq.w	404578 <_malloc_r+0x51c>
  4042fa:	ebcb 0200 	rsb	r2, fp, r0
  4042fe:	444a      	add	r2, r9
  404300:	f042 0201 	orr.w	r2, r2, #1
  404304:	6819      	ldr	r1, [r3, #0]
  404306:	f8c7 b008 	str.w	fp, [r7, #8]
  40430a:	4449      	add	r1, r9
  40430c:	42bc      	cmp	r4, r7
  40430e:	f8cb 2004 	str.w	r2, [fp, #4]
  404312:	6019      	str	r1, [r3, #0]
  404314:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4043bc <_malloc_r+0x360>
  404318:	d016      	beq.n	404348 <_malloc_r+0x2ec>
  40431a:	f1b8 0f0f 	cmp.w	r8, #15
  40431e:	f240 80fd 	bls.w	40451c <_malloc_r+0x4c0>
  404322:	6862      	ldr	r2, [r4, #4]
  404324:	f1a8 030c 	sub.w	r3, r8, #12
  404328:	f023 0307 	bic.w	r3, r3, #7
  40432c:	18e0      	adds	r0, r4, r3
  40432e:	f002 0201 	and.w	r2, r2, #1
  404332:	f04f 0e05 	mov.w	lr, #5
  404336:	431a      	orrs	r2, r3
  404338:	2b0f      	cmp	r3, #15
  40433a:	6062      	str	r2, [r4, #4]
  40433c:	f8c0 e004 	str.w	lr, [r0, #4]
  404340:	f8c0 e008 	str.w	lr, [r0, #8]
  404344:	f200 811c 	bhi.w	404580 <_malloc_r+0x524>
  404348:	4b1d      	ldr	r3, [pc, #116]	; (4043c0 <_malloc_r+0x364>)
  40434a:	68bc      	ldr	r4, [r7, #8]
  40434c:	681a      	ldr	r2, [r3, #0]
  40434e:	4291      	cmp	r1, r2
  404350:	bf88      	it	hi
  404352:	6019      	strhi	r1, [r3, #0]
  404354:	4b1b      	ldr	r3, [pc, #108]	; (4043c4 <_malloc_r+0x368>)
  404356:	681a      	ldr	r2, [r3, #0]
  404358:	4291      	cmp	r1, r2
  40435a:	6862      	ldr	r2, [r4, #4]
  40435c:	bf88      	it	hi
  40435e:	6019      	strhi	r1, [r3, #0]
  404360:	f022 0203 	bic.w	r2, r2, #3
  404364:	4295      	cmp	r5, r2
  404366:	eba2 0305 	sub.w	r3, r2, r5
  40436a:	d801      	bhi.n	404370 <_malloc_r+0x314>
  40436c:	2b0f      	cmp	r3, #15
  40436e:	dc04      	bgt.n	40437a <_malloc_r+0x31e>
  404370:	4630      	mov	r0, r6
  404372:	f000 fa7d 	bl	404870 <__malloc_unlock>
  404376:	2400      	movs	r4, #0
  404378:	e738      	b.n	4041ec <_malloc_r+0x190>
  40437a:	1962      	adds	r2, r4, r5
  40437c:	f043 0301 	orr.w	r3, r3, #1
  404380:	f045 0501 	orr.w	r5, r5, #1
  404384:	6065      	str	r5, [r4, #4]
  404386:	4630      	mov	r0, r6
  404388:	60ba      	str	r2, [r7, #8]
  40438a:	6053      	str	r3, [r2, #4]
  40438c:	f000 fa70 	bl	404870 <__malloc_unlock>
  404390:	3408      	adds	r4, #8
  404392:	4620      	mov	r0, r4
  404394:	b003      	add	sp, #12
  404396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40439a:	2b14      	cmp	r3, #20
  40439c:	d971      	bls.n	404482 <_malloc_r+0x426>
  40439e:	2b54      	cmp	r3, #84	; 0x54
  4043a0:	f200 80a4 	bhi.w	4044ec <_malloc_r+0x490>
  4043a4:	0b28      	lsrs	r0, r5, #12
  4043a6:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  4043aa:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4043ae:	306e      	adds	r0, #110	; 0x6e
  4043b0:	e676      	b.n	4040a0 <_malloc_r+0x44>
  4043b2:	bf00      	nop
  4043b4:	20400460 	.word	0x20400460
  4043b8:	20400918 	.word	0x20400918
  4043bc:	2040091c 	.word	0x2040091c
  4043c0:	20400914 	.word	0x20400914
  4043c4:	20400910 	.word	0x20400910
  4043c8:	2040086c 	.word	0x2040086c
  4043cc:	0a5a      	lsrs	r2, r3, #9
  4043ce:	2a04      	cmp	r2, #4
  4043d0:	d95e      	bls.n	404490 <_malloc_r+0x434>
  4043d2:	2a14      	cmp	r2, #20
  4043d4:	f200 80b3 	bhi.w	40453e <_malloc_r+0x4e2>
  4043d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4043dc:	0049      	lsls	r1, r1, #1
  4043de:	325b      	adds	r2, #91	; 0x5b
  4043e0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4043e4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4043e8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4045c8 <_malloc_r+0x56c>
  4043ec:	f1ac 0c08 	sub.w	ip, ip, #8
  4043f0:	458c      	cmp	ip, r1
  4043f2:	f000 8088 	beq.w	404506 <_malloc_r+0x4aa>
  4043f6:	684a      	ldr	r2, [r1, #4]
  4043f8:	f022 0203 	bic.w	r2, r2, #3
  4043fc:	4293      	cmp	r3, r2
  4043fe:	d202      	bcs.n	404406 <_malloc_r+0x3aa>
  404400:	6889      	ldr	r1, [r1, #8]
  404402:	458c      	cmp	ip, r1
  404404:	d1f7      	bne.n	4043f6 <_malloc_r+0x39a>
  404406:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40440a:	687a      	ldr	r2, [r7, #4]
  40440c:	f8c4 c00c 	str.w	ip, [r4, #12]
  404410:	60a1      	str	r1, [r4, #8]
  404412:	f8cc 4008 	str.w	r4, [ip, #8]
  404416:	60cc      	str	r4, [r1, #12]
  404418:	e688      	b.n	40412c <_malloc_r+0xd0>
  40441a:	1963      	adds	r3, r4, r5
  40441c:	f042 0701 	orr.w	r7, r2, #1
  404420:	f045 0501 	orr.w	r5, r5, #1
  404424:	6065      	str	r5, [r4, #4]
  404426:	4630      	mov	r0, r6
  404428:	614b      	str	r3, [r1, #20]
  40442a:	610b      	str	r3, [r1, #16]
  40442c:	f8c3 e00c 	str.w	lr, [r3, #12]
  404430:	f8c3 e008 	str.w	lr, [r3, #8]
  404434:	605f      	str	r7, [r3, #4]
  404436:	509a      	str	r2, [r3, r2]
  404438:	3408      	adds	r4, #8
  40443a:	f000 fa19 	bl	404870 <__malloc_unlock>
  40443e:	e6d5      	b.n	4041ec <_malloc_r+0x190>
  404440:	684a      	ldr	r2, [r1, #4]
  404442:	e673      	b.n	40412c <_malloc_r+0xd0>
  404444:	f108 0801 	add.w	r8, r8, #1
  404448:	f018 0f03 	tst.w	r8, #3
  40444c:	f10c 0c08 	add.w	ip, ip, #8
  404450:	f47f ae7f 	bne.w	404152 <_malloc_r+0xf6>
  404454:	e030      	b.n	4044b8 <_malloc_r+0x45c>
  404456:	68dc      	ldr	r4, [r3, #12]
  404458:	42a3      	cmp	r3, r4
  40445a:	bf08      	it	eq
  40445c:	3002      	addeq	r0, #2
  40445e:	f43f ae35 	beq.w	4040cc <_malloc_r+0x70>
  404462:	e6b3      	b.n	4041cc <_malloc_r+0x170>
  404464:	440b      	add	r3, r1
  404466:	460c      	mov	r4, r1
  404468:	685a      	ldr	r2, [r3, #4]
  40446a:	68c9      	ldr	r1, [r1, #12]
  40446c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404470:	f042 0201 	orr.w	r2, r2, #1
  404474:	605a      	str	r2, [r3, #4]
  404476:	4630      	mov	r0, r6
  404478:	60e9      	str	r1, [r5, #12]
  40447a:	608d      	str	r5, [r1, #8]
  40447c:	f000 f9f8 	bl	404870 <__malloc_unlock>
  404480:	e6b4      	b.n	4041ec <_malloc_r+0x190>
  404482:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404486:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40448a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40448e:	e607      	b.n	4040a0 <_malloc_r+0x44>
  404490:	099a      	lsrs	r2, r3, #6
  404492:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404496:	0049      	lsls	r1, r1, #1
  404498:	3238      	adds	r2, #56	; 0x38
  40449a:	e7a1      	b.n	4043e0 <_malloc_r+0x384>
  40449c:	42bc      	cmp	r4, r7
  40449e:	4b4a      	ldr	r3, [pc, #296]	; (4045c8 <_malloc_r+0x56c>)
  4044a0:	f43f af00 	beq.w	4042a4 <_malloc_r+0x248>
  4044a4:	689c      	ldr	r4, [r3, #8]
  4044a6:	6862      	ldr	r2, [r4, #4]
  4044a8:	f022 0203 	bic.w	r2, r2, #3
  4044ac:	e75a      	b.n	404364 <_malloc_r+0x308>
  4044ae:	f859 3908 	ldr.w	r3, [r9], #-8
  4044b2:	4599      	cmp	r9, r3
  4044b4:	f040 8082 	bne.w	4045bc <_malloc_r+0x560>
  4044b8:	f010 0f03 	tst.w	r0, #3
  4044bc:	f100 30ff 	add.w	r0, r0, #4294967295
  4044c0:	d1f5      	bne.n	4044ae <_malloc_r+0x452>
  4044c2:	687b      	ldr	r3, [r7, #4]
  4044c4:	ea23 0304 	bic.w	r3, r3, r4
  4044c8:	607b      	str	r3, [r7, #4]
  4044ca:	0064      	lsls	r4, r4, #1
  4044cc:	429c      	cmp	r4, r3
  4044ce:	f63f aebd 	bhi.w	40424c <_malloc_r+0x1f0>
  4044d2:	2c00      	cmp	r4, #0
  4044d4:	f43f aeba 	beq.w	40424c <_malloc_r+0x1f0>
  4044d8:	421c      	tst	r4, r3
  4044da:	4640      	mov	r0, r8
  4044dc:	f47f ae35 	bne.w	40414a <_malloc_r+0xee>
  4044e0:	0064      	lsls	r4, r4, #1
  4044e2:	421c      	tst	r4, r3
  4044e4:	f100 0004 	add.w	r0, r0, #4
  4044e8:	d0fa      	beq.n	4044e0 <_malloc_r+0x484>
  4044ea:	e62e      	b.n	40414a <_malloc_r+0xee>
  4044ec:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4044f0:	d818      	bhi.n	404524 <_malloc_r+0x4c8>
  4044f2:	0be8      	lsrs	r0, r5, #15
  4044f4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4044f8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4044fc:	3077      	adds	r0, #119	; 0x77
  4044fe:	e5cf      	b.n	4040a0 <_malloc_r+0x44>
  404500:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404504:	e6eb      	b.n	4042de <_malloc_r+0x282>
  404506:	2101      	movs	r1, #1
  404508:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40450c:	1092      	asrs	r2, r2, #2
  40450e:	fa01 f202 	lsl.w	r2, r1, r2
  404512:	431a      	orrs	r2, r3
  404514:	f8c8 2004 	str.w	r2, [r8, #4]
  404518:	4661      	mov	r1, ip
  40451a:	e777      	b.n	40440c <_malloc_r+0x3b0>
  40451c:	2301      	movs	r3, #1
  40451e:	f8cb 3004 	str.w	r3, [fp, #4]
  404522:	e725      	b.n	404370 <_malloc_r+0x314>
  404524:	f240 5254 	movw	r2, #1364	; 0x554
  404528:	4293      	cmp	r3, r2
  40452a:	d820      	bhi.n	40456e <_malloc_r+0x512>
  40452c:	0ca8      	lsrs	r0, r5, #18
  40452e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  404532:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404536:	307c      	adds	r0, #124	; 0x7c
  404538:	e5b2      	b.n	4040a0 <_malloc_r+0x44>
  40453a:	3210      	adds	r2, #16
  40453c:	e6a4      	b.n	404288 <_malloc_r+0x22c>
  40453e:	2a54      	cmp	r2, #84	; 0x54
  404540:	d826      	bhi.n	404590 <_malloc_r+0x534>
  404542:	0b1a      	lsrs	r2, r3, #12
  404544:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404548:	0049      	lsls	r1, r1, #1
  40454a:	326e      	adds	r2, #110	; 0x6e
  40454c:	e748      	b.n	4043e0 <_malloc_r+0x384>
  40454e:	68bc      	ldr	r4, [r7, #8]
  404550:	6862      	ldr	r2, [r4, #4]
  404552:	f022 0203 	bic.w	r2, r2, #3
  404556:	e705      	b.n	404364 <_malloc_r+0x308>
  404558:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40455c:	2800      	cmp	r0, #0
  40455e:	f47f aea8 	bne.w	4042b2 <_malloc_r+0x256>
  404562:	4442      	add	r2, r8
  404564:	68bb      	ldr	r3, [r7, #8]
  404566:	f042 0201 	orr.w	r2, r2, #1
  40456a:	605a      	str	r2, [r3, #4]
  40456c:	e6ec      	b.n	404348 <_malloc_r+0x2ec>
  40456e:	23fe      	movs	r3, #254	; 0xfe
  404570:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404574:	207e      	movs	r0, #126	; 0x7e
  404576:	e593      	b.n	4040a0 <_malloc_r+0x44>
  404578:	2201      	movs	r2, #1
  40457a:	f04f 0900 	mov.w	r9, #0
  40457e:	e6c1      	b.n	404304 <_malloc_r+0x2a8>
  404580:	f104 0108 	add.w	r1, r4, #8
  404584:	4630      	mov	r0, r6
  404586:	f7ff fa4f 	bl	403a28 <_free_r>
  40458a:	f8d9 1000 	ldr.w	r1, [r9]
  40458e:	e6db      	b.n	404348 <_malloc_r+0x2ec>
  404590:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404594:	d805      	bhi.n	4045a2 <_malloc_r+0x546>
  404596:	0bda      	lsrs	r2, r3, #15
  404598:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40459c:	0049      	lsls	r1, r1, #1
  40459e:	3277      	adds	r2, #119	; 0x77
  4045a0:	e71e      	b.n	4043e0 <_malloc_r+0x384>
  4045a2:	f240 5154 	movw	r1, #1364	; 0x554
  4045a6:	428a      	cmp	r2, r1
  4045a8:	d805      	bhi.n	4045b6 <_malloc_r+0x55a>
  4045aa:	0c9a      	lsrs	r2, r3, #18
  4045ac:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4045b0:	0049      	lsls	r1, r1, #1
  4045b2:	327c      	adds	r2, #124	; 0x7c
  4045b4:	e714      	b.n	4043e0 <_malloc_r+0x384>
  4045b6:	21fe      	movs	r1, #254	; 0xfe
  4045b8:	227e      	movs	r2, #126	; 0x7e
  4045ba:	e711      	b.n	4043e0 <_malloc_r+0x384>
  4045bc:	687b      	ldr	r3, [r7, #4]
  4045be:	e784      	b.n	4044ca <_malloc_r+0x46e>
  4045c0:	08e8      	lsrs	r0, r5, #3
  4045c2:	1c43      	adds	r3, r0, #1
  4045c4:	005b      	lsls	r3, r3, #1
  4045c6:	e5f8      	b.n	4041ba <_malloc_r+0x15e>
  4045c8:	20400460 	.word	0x20400460
  4045cc:	00000000 	.word	0x00000000

004045d0 <memchr>:
  4045d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4045d4:	2a10      	cmp	r2, #16
  4045d6:	db2b      	blt.n	404630 <memchr+0x60>
  4045d8:	f010 0f07 	tst.w	r0, #7
  4045dc:	d008      	beq.n	4045f0 <memchr+0x20>
  4045de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4045e2:	3a01      	subs	r2, #1
  4045e4:	428b      	cmp	r3, r1
  4045e6:	d02d      	beq.n	404644 <memchr+0x74>
  4045e8:	f010 0f07 	tst.w	r0, #7
  4045ec:	b342      	cbz	r2, 404640 <memchr+0x70>
  4045ee:	d1f6      	bne.n	4045de <memchr+0xe>
  4045f0:	b4f0      	push	{r4, r5, r6, r7}
  4045f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4045f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4045fa:	f022 0407 	bic.w	r4, r2, #7
  4045fe:	f07f 0700 	mvns.w	r7, #0
  404602:	2300      	movs	r3, #0
  404604:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404608:	3c08      	subs	r4, #8
  40460a:	ea85 0501 	eor.w	r5, r5, r1
  40460e:	ea86 0601 	eor.w	r6, r6, r1
  404612:	fa85 f547 	uadd8	r5, r5, r7
  404616:	faa3 f587 	sel	r5, r3, r7
  40461a:	fa86 f647 	uadd8	r6, r6, r7
  40461e:	faa5 f687 	sel	r6, r5, r7
  404622:	b98e      	cbnz	r6, 404648 <memchr+0x78>
  404624:	d1ee      	bne.n	404604 <memchr+0x34>
  404626:	bcf0      	pop	{r4, r5, r6, r7}
  404628:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40462c:	f002 0207 	and.w	r2, r2, #7
  404630:	b132      	cbz	r2, 404640 <memchr+0x70>
  404632:	f810 3b01 	ldrb.w	r3, [r0], #1
  404636:	3a01      	subs	r2, #1
  404638:	ea83 0301 	eor.w	r3, r3, r1
  40463c:	b113      	cbz	r3, 404644 <memchr+0x74>
  40463e:	d1f8      	bne.n	404632 <memchr+0x62>
  404640:	2000      	movs	r0, #0
  404642:	4770      	bx	lr
  404644:	3801      	subs	r0, #1
  404646:	4770      	bx	lr
  404648:	2d00      	cmp	r5, #0
  40464a:	bf06      	itte	eq
  40464c:	4635      	moveq	r5, r6
  40464e:	3803      	subeq	r0, #3
  404650:	3807      	subne	r0, #7
  404652:	f015 0f01 	tst.w	r5, #1
  404656:	d107      	bne.n	404668 <memchr+0x98>
  404658:	3001      	adds	r0, #1
  40465a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40465e:	bf02      	ittt	eq
  404660:	3001      	addeq	r0, #1
  404662:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404666:	3001      	addeq	r0, #1
  404668:	bcf0      	pop	{r4, r5, r6, r7}
  40466a:	3801      	subs	r0, #1
  40466c:	4770      	bx	lr
  40466e:	bf00      	nop

00404670 <memcpy>:
  404670:	4684      	mov	ip, r0
  404672:	ea41 0300 	orr.w	r3, r1, r0
  404676:	f013 0303 	ands.w	r3, r3, #3
  40467a:	d16d      	bne.n	404758 <memcpy+0xe8>
  40467c:	3a40      	subs	r2, #64	; 0x40
  40467e:	d341      	bcc.n	404704 <memcpy+0x94>
  404680:	f851 3b04 	ldr.w	r3, [r1], #4
  404684:	f840 3b04 	str.w	r3, [r0], #4
  404688:	f851 3b04 	ldr.w	r3, [r1], #4
  40468c:	f840 3b04 	str.w	r3, [r0], #4
  404690:	f851 3b04 	ldr.w	r3, [r1], #4
  404694:	f840 3b04 	str.w	r3, [r0], #4
  404698:	f851 3b04 	ldr.w	r3, [r1], #4
  40469c:	f840 3b04 	str.w	r3, [r0], #4
  4046a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046a4:	f840 3b04 	str.w	r3, [r0], #4
  4046a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046ac:	f840 3b04 	str.w	r3, [r0], #4
  4046b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046b4:	f840 3b04 	str.w	r3, [r0], #4
  4046b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046bc:	f840 3b04 	str.w	r3, [r0], #4
  4046c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046c4:	f840 3b04 	str.w	r3, [r0], #4
  4046c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046cc:	f840 3b04 	str.w	r3, [r0], #4
  4046d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046d4:	f840 3b04 	str.w	r3, [r0], #4
  4046d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046dc:	f840 3b04 	str.w	r3, [r0], #4
  4046e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046e4:	f840 3b04 	str.w	r3, [r0], #4
  4046e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046ec:	f840 3b04 	str.w	r3, [r0], #4
  4046f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4046f4:	f840 3b04 	str.w	r3, [r0], #4
  4046f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4046fc:	f840 3b04 	str.w	r3, [r0], #4
  404700:	3a40      	subs	r2, #64	; 0x40
  404702:	d2bd      	bcs.n	404680 <memcpy+0x10>
  404704:	3230      	adds	r2, #48	; 0x30
  404706:	d311      	bcc.n	40472c <memcpy+0xbc>
  404708:	f851 3b04 	ldr.w	r3, [r1], #4
  40470c:	f840 3b04 	str.w	r3, [r0], #4
  404710:	f851 3b04 	ldr.w	r3, [r1], #4
  404714:	f840 3b04 	str.w	r3, [r0], #4
  404718:	f851 3b04 	ldr.w	r3, [r1], #4
  40471c:	f840 3b04 	str.w	r3, [r0], #4
  404720:	f851 3b04 	ldr.w	r3, [r1], #4
  404724:	f840 3b04 	str.w	r3, [r0], #4
  404728:	3a10      	subs	r2, #16
  40472a:	d2ed      	bcs.n	404708 <memcpy+0x98>
  40472c:	320c      	adds	r2, #12
  40472e:	d305      	bcc.n	40473c <memcpy+0xcc>
  404730:	f851 3b04 	ldr.w	r3, [r1], #4
  404734:	f840 3b04 	str.w	r3, [r0], #4
  404738:	3a04      	subs	r2, #4
  40473a:	d2f9      	bcs.n	404730 <memcpy+0xc0>
  40473c:	3204      	adds	r2, #4
  40473e:	d008      	beq.n	404752 <memcpy+0xe2>
  404740:	07d2      	lsls	r2, r2, #31
  404742:	bf1c      	itt	ne
  404744:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404748:	f800 3b01 	strbne.w	r3, [r0], #1
  40474c:	d301      	bcc.n	404752 <memcpy+0xe2>
  40474e:	880b      	ldrh	r3, [r1, #0]
  404750:	8003      	strh	r3, [r0, #0]
  404752:	4660      	mov	r0, ip
  404754:	4770      	bx	lr
  404756:	bf00      	nop
  404758:	2a08      	cmp	r2, #8
  40475a:	d313      	bcc.n	404784 <memcpy+0x114>
  40475c:	078b      	lsls	r3, r1, #30
  40475e:	d08d      	beq.n	40467c <memcpy+0xc>
  404760:	f010 0303 	ands.w	r3, r0, #3
  404764:	d08a      	beq.n	40467c <memcpy+0xc>
  404766:	f1c3 0304 	rsb	r3, r3, #4
  40476a:	1ad2      	subs	r2, r2, r3
  40476c:	07db      	lsls	r3, r3, #31
  40476e:	bf1c      	itt	ne
  404770:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404774:	f800 3b01 	strbne.w	r3, [r0], #1
  404778:	d380      	bcc.n	40467c <memcpy+0xc>
  40477a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40477e:	f820 3b02 	strh.w	r3, [r0], #2
  404782:	e77b      	b.n	40467c <memcpy+0xc>
  404784:	3a04      	subs	r2, #4
  404786:	d3d9      	bcc.n	40473c <memcpy+0xcc>
  404788:	3a01      	subs	r2, #1
  40478a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40478e:	f800 3b01 	strb.w	r3, [r0], #1
  404792:	d2f9      	bcs.n	404788 <memcpy+0x118>
  404794:	780b      	ldrb	r3, [r1, #0]
  404796:	7003      	strb	r3, [r0, #0]
  404798:	784b      	ldrb	r3, [r1, #1]
  40479a:	7043      	strb	r3, [r0, #1]
  40479c:	788b      	ldrb	r3, [r1, #2]
  40479e:	7083      	strb	r3, [r0, #2]
  4047a0:	4660      	mov	r0, ip
  4047a2:	4770      	bx	lr

004047a4 <memmove>:
  4047a4:	4288      	cmp	r0, r1
  4047a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4047a8:	d90d      	bls.n	4047c6 <memmove+0x22>
  4047aa:	188b      	adds	r3, r1, r2
  4047ac:	4298      	cmp	r0, r3
  4047ae:	d20a      	bcs.n	4047c6 <memmove+0x22>
  4047b0:	1881      	adds	r1, r0, r2
  4047b2:	2a00      	cmp	r2, #0
  4047b4:	d051      	beq.n	40485a <memmove+0xb6>
  4047b6:	1a9a      	subs	r2, r3, r2
  4047b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4047bc:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4047c0:	4293      	cmp	r3, r2
  4047c2:	d1f9      	bne.n	4047b8 <memmove+0x14>
  4047c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4047c6:	2a0f      	cmp	r2, #15
  4047c8:	d948      	bls.n	40485c <memmove+0xb8>
  4047ca:	ea41 0300 	orr.w	r3, r1, r0
  4047ce:	079b      	lsls	r3, r3, #30
  4047d0:	d146      	bne.n	404860 <memmove+0xbc>
  4047d2:	f100 0410 	add.w	r4, r0, #16
  4047d6:	f101 0310 	add.w	r3, r1, #16
  4047da:	4615      	mov	r5, r2
  4047dc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4047e0:	f844 6c10 	str.w	r6, [r4, #-16]
  4047e4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4047e8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4047ec:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4047f0:	f844 6c08 	str.w	r6, [r4, #-8]
  4047f4:	3d10      	subs	r5, #16
  4047f6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4047fa:	f844 6c04 	str.w	r6, [r4, #-4]
  4047fe:	2d0f      	cmp	r5, #15
  404800:	f103 0310 	add.w	r3, r3, #16
  404804:	f104 0410 	add.w	r4, r4, #16
  404808:	d8e8      	bhi.n	4047dc <memmove+0x38>
  40480a:	f1a2 0310 	sub.w	r3, r2, #16
  40480e:	f023 030f 	bic.w	r3, r3, #15
  404812:	f002 0e0f 	and.w	lr, r2, #15
  404816:	3310      	adds	r3, #16
  404818:	f1be 0f03 	cmp.w	lr, #3
  40481c:	4419      	add	r1, r3
  40481e:	4403      	add	r3, r0
  404820:	d921      	bls.n	404866 <memmove+0xc2>
  404822:	1f1e      	subs	r6, r3, #4
  404824:	460d      	mov	r5, r1
  404826:	4674      	mov	r4, lr
  404828:	3c04      	subs	r4, #4
  40482a:	f855 7b04 	ldr.w	r7, [r5], #4
  40482e:	f846 7f04 	str.w	r7, [r6, #4]!
  404832:	2c03      	cmp	r4, #3
  404834:	d8f8      	bhi.n	404828 <memmove+0x84>
  404836:	f1ae 0404 	sub.w	r4, lr, #4
  40483a:	f024 0403 	bic.w	r4, r4, #3
  40483e:	3404      	adds	r4, #4
  404840:	4423      	add	r3, r4
  404842:	4421      	add	r1, r4
  404844:	f002 0203 	and.w	r2, r2, #3
  404848:	b162      	cbz	r2, 404864 <memmove+0xc0>
  40484a:	3b01      	subs	r3, #1
  40484c:	440a      	add	r2, r1
  40484e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404852:	f803 4f01 	strb.w	r4, [r3, #1]!
  404856:	428a      	cmp	r2, r1
  404858:	d1f9      	bne.n	40484e <memmove+0xaa>
  40485a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40485c:	4603      	mov	r3, r0
  40485e:	e7f3      	b.n	404848 <memmove+0xa4>
  404860:	4603      	mov	r3, r0
  404862:	e7f2      	b.n	40484a <memmove+0xa6>
  404864:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404866:	4672      	mov	r2, lr
  404868:	e7ee      	b.n	404848 <memmove+0xa4>
  40486a:	bf00      	nop

0040486c <__malloc_lock>:
  40486c:	4770      	bx	lr
  40486e:	bf00      	nop

00404870 <__malloc_unlock>:
  404870:	4770      	bx	lr
  404872:	bf00      	nop

00404874 <_realloc_r>:
  404874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404878:	4617      	mov	r7, r2
  40487a:	b083      	sub	sp, #12
  40487c:	2900      	cmp	r1, #0
  40487e:	f000 80c1 	beq.w	404a04 <_realloc_r+0x190>
  404882:	460e      	mov	r6, r1
  404884:	4681      	mov	r9, r0
  404886:	f107 050b 	add.w	r5, r7, #11
  40488a:	f7ff ffef 	bl	40486c <__malloc_lock>
  40488e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  404892:	2d16      	cmp	r5, #22
  404894:	f02e 0403 	bic.w	r4, lr, #3
  404898:	f1a6 0808 	sub.w	r8, r6, #8
  40489c:	d840      	bhi.n	404920 <_realloc_r+0xac>
  40489e:	2210      	movs	r2, #16
  4048a0:	4615      	mov	r5, r2
  4048a2:	42af      	cmp	r7, r5
  4048a4:	d841      	bhi.n	40492a <_realloc_r+0xb6>
  4048a6:	4294      	cmp	r4, r2
  4048a8:	da75      	bge.n	404996 <_realloc_r+0x122>
  4048aa:	4bc9      	ldr	r3, [pc, #804]	; (404bd0 <_realloc_r+0x35c>)
  4048ac:	6899      	ldr	r1, [r3, #8]
  4048ae:	eb08 0004 	add.w	r0, r8, r4
  4048b2:	4288      	cmp	r0, r1
  4048b4:	6841      	ldr	r1, [r0, #4]
  4048b6:	f000 80d9 	beq.w	404a6c <_realloc_r+0x1f8>
  4048ba:	f021 0301 	bic.w	r3, r1, #1
  4048be:	4403      	add	r3, r0
  4048c0:	685b      	ldr	r3, [r3, #4]
  4048c2:	07db      	lsls	r3, r3, #31
  4048c4:	d57d      	bpl.n	4049c2 <_realloc_r+0x14e>
  4048c6:	f01e 0f01 	tst.w	lr, #1
  4048ca:	d035      	beq.n	404938 <_realloc_r+0xc4>
  4048cc:	4639      	mov	r1, r7
  4048ce:	4648      	mov	r0, r9
  4048d0:	f7ff fbc4 	bl	40405c <_malloc_r>
  4048d4:	4607      	mov	r7, r0
  4048d6:	b1e0      	cbz	r0, 404912 <_realloc_r+0x9e>
  4048d8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4048dc:	f023 0301 	bic.w	r3, r3, #1
  4048e0:	4443      	add	r3, r8
  4048e2:	f1a0 0208 	sub.w	r2, r0, #8
  4048e6:	429a      	cmp	r2, r3
  4048e8:	f000 8144 	beq.w	404b74 <_realloc_r+0x300>
  4048ec:	1f22      	subs	r2, r4, #4
  4048ee:	2a24      	cmp	r2, #36	; 0x24
  4048f0:	f200 8131 	bhi.w	404b56 <_realloc_r+0x2e2>
  4048f4:	2a13      	cmp	r2, #19
  4048f6:	f200 8104 	bhi.w	404b02 <_realloc_r+0x28e>
  4048fa:	4603      	mov	r3, r0
  4048fc:	4632      	mov	r2, r6
  4048fe:	6811      	ldr	r1, [r2, #0]
  404900:	6019      	str	r1, [r3, #0]
  404902:	6851      	ldr	r1, [r2, #4]
  404904:	6059      	str	r1, [r3, #4]
  404906:	6892      	ldr	r2, [r2, #8]
  404908:	609a      	str	r2, [r3, #8]
  40490a:	4631      	mov	r1, r6
  40490c:	4648      	mov	r0, r9
  40490e:	f7ff f88b 	bl	403a28 <_free_r>
  404912:	4648      	mov	r0, r9
  404914:	f7ff ffac 	bl	404870 <__malloc_unlock>
  404918:	4638      	mov	r0, r7
  40491a:	b003      	add	sp, #12
  40491c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404920:	f025 0507 	bic.w	r5, r5, #7
  404924:	2d00      	cmp	r5, #0
  404926:	462a      	mov	r2, r5
  404928:	dabb      	bge.n	4048a2 <_realloc_r+0x2e>
  40492a:	230c      	movs	r3, #12
  40492c:	2000      	movs	r0, #0
  40492e:	f8c9 3000 	str.w	r3, [r9]
  404932:	b003      	add	sp, #12
  404934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404938:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40493c:	ebc3 0a08 	rsb	sl, r3, r8
  404940:	f8da 3004 	ldr.w	r3, [sl, #4]
  404944:	f023 0c03 	bic.w	ip, r3, #3
  404948:	eb04 030c 	add.w	r3, r4, ip
  40494c:	4293      	cmp	r3, r2
  40494e:	dbbd      	blt.n	4048cc <_realloc_r+0x58>
  404950:	4657      	mov	r7, sl
  404952:	f8da 100c 	ldr.w	r1, [sl, #12]
  404956:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40495a:	1f22      	subs	r2, r4, #4
  40495c:	2a24      	cmp	r2, #36	; 0x24
  40495e:	60c1      	str	r1, [r0, #12]
  404960:	6088      	str	r0, [r1, #8]
  404962:	f200 8117 	bhi.w	404b94 <_realloc_r+0x320>
  404966:	2a13      	cmp	r2, #19
  404968:	f240 8112 	bls.w	404b90 <_realloc_r+0x31c>
  40496c:	6831      	ldr	r1, [r6, #0]
  40496e:	f8ca 1008 	str.w	r1, [sl, #8]
  404972:	6871      	ldr	r1, [r6, #4]
  404974:	f8ca 100c 	str.w	r1, [sl, #12]
  404978:	2a1b      	cmp	r2, #27
  40497a:	f200 812b 	bhi.w	404bd4 <_realloc_r+0x360>
  40497e:	3608      	adds	r6, #8
  404980:	f10a 0210 	add.w	r2, sl, #16
  404984:	6831      	ldr	r1, [r6, #0]
  404986:	6011      	str	r1, [r2, #0]
  404988:	6871      	ldr	r1, [r6, #4]
  40498a:	6051      	str	r1, [r2, #4]
  40498c:	68b1      	ldr	r1, [r6, #8]
  40498e:	6091      	str	r1, [r2, #8]
  404990:	463e      	mov	r6, r7
  404992:	461c      	mov	r4, r3
  404994:	46d0      	mov	r8, sl
  404996:	1b63      	subs	r3, r4, r5
  404998:	2b0f      	cmp	r3, #15
  40499a:	d81d      	bhi.n	4049d8 <_realloc_r+0x164>
  40499c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4049a0:	f003 0301 	and.w	r3, r3, #1
  4049a4:	4323      	orrs	r3, r4
  4049a6:	4444      	add	r4, r8
  4049a8:	f8c8 3004 	str.w	r3, [r8, #4]
  4049ac:	6863      	ldr	r3, [r4, #4]
  4049ae:	f043 0301 	orr.w	r3, r3, #1
  4049b2:	6063      	str	r3, [r4, #4]
  4049b4:	4648      	mov	r0, r9
  4049b6:	f7ff ff5b 	bl	404870 <__malloc_unlock>
  4049ba:	4630      	mov	r0, r6
  4049bc:	b003      	add	sp, #12
  4049be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049c2:	f021 0103 	bic.w	r1, r1, #3
  4049c6:	4421      	add	r1, r4
  4049c8:	4291      	cmp	r1, r2
  4049ca:	db21      	blt.n	404a10 <_realloc_r+0x19c>
  4049cc:	68c3      	ldr	r3, [r0, #12]
  4049ce:	6882      	ldr	r2, [r0, #8]
  4049d0:	460c      	mov	r4, r1
  4049d2:	60d3      	str	r3, [r2, #12]
  4049d4:	609a      	str	r2, [r3, #8]
  4049d6:	e7de      	b.n	404996 <_realloc_r+0x122>
  4049d8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4049dc:	eb08 0105 	add.w	r1, r8, r5
  4049e0:	f002 0201 	and.w	r2, r2, #1
  4049e4:	4315      	orrs	r5, r2
  4049e6:	f043 0201 	orr.w	r2, r3, #1
  4049ea:	440b      	add	r3, r1
  4049ec:	f8c8 5004 	str.w	r5, [r8, #4]
  4049f0:	604a      	str	r2, [r1, #4]
  4049f2:	685a      	ldr	r2, [r3, #4]
  4049f4:	f042 0201 	orr.w	r2, r2, #1
  4049f8:	3108      	adds	r1, #8
  4049fa:	605a      	str	r2, [r3, #4]
  4049fc:	4648      	mov	r0, r9
  4049fe:	f7ff f813 	bl	403a28 <_free_r>
  404a02:	e7d7      	b.n	4049b4 <_realloc_r+0x140>
  404a04:	4611      	mov	r1, r2
  404a06:	b003      	add	sp, #12
  404a08:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a0c:	f7ff bb26 	b.w	40405c <_malloc_r>
  404a10:	f01e 0f01 	tst.w	lr, #1
  404a14:	f47f af5a 	bne.w	4048cc <_realloc_r+0x58>
  404a18:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404a1c:	ebc3 0a08 	rsb	sl, r3, r8
  404a20:	f8da 3004 	ldr.w	r3, [sl, #4]
  404a24:	f023 0c03 	bic.w	ip, r3, #3
  404a28:	eb01 0e0c 	add.w	lr, r1, ip
  404a2c:	4596      	cmp	lr, r2
  404a2e:	db8b      	blt.n	404948 <_realloc_r+0xd4>
  404a30:	68c3      	ldr	r3, [r0, #12]
  404a32:	6882      	ldr	r2, [r0, #8]
  404a34:	4657      	mov	r7, sl
  404a36:	60d3      	str	r3, [r2, #12]
  404a38:	609a      	str	r2, [r3, #8]
  404a3a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  404a3e:	f8da 300c 	ldr.w	r3, [sl, #12]
  404a42:	60cb      	str	r3, [r1, #12]
  404a44:	1f22      	subs	r2, r4, #4
  404a46:	2a24      	cmp	r2, #36	; 0x24
  404a48:	6099      	str	r1, [r3, #8]
  404a4a:	f200 8099 	bhi.w	404b80 <_realloc_r+0x30c>
  404a4e:	2a13      	cmp	r2, #19
  404a50:	d962      	bls.n	404b18 <_realloc_r+0x2a4>
  404a52:	6833      	ldr	r3, [r6, #0]
  404a54:	f8ca 3008 	str.w	r3, [sl, #8]
  404a58:	6873      	ldr	r3, [r6, #4]
  404a5a:	f8ca 300c 	str.w	r3, [sl, #12]
  404a5e:	2a1b      	cmp	r2, #27
  404a60:	f200 80a0 	bhi.w	404ba4 <_realloc_r+0x330>
  404a64:	3608      	adds	r6, #8
  404a66:	f10a 0310 	add.w	r3, sl, #16
  404a6a:	e056      	b.n	404b1a <_realloc_r+0x2a6>
  404a6c:	f021 0b03 	bic.w	fp, r1, #3
  404a70:	44a3      	add	fp, r4
  404a72:	f105 0010 	add.w	r0, r5, #16
  404a76:	4583      	cmp	fp, r0
  404a78:	da59      	bge.n	404b2e <_realloc_r+0x2ba>
  404a7a:	f01e 0f01 	tst.w	lr, #1
  404a7e:	f47f af25 	bne.w	4048cc <_realloc_r+0x58>
  404a82:	f856 1c08 	ldr.w	r1, [r6, #-8]
  404a86:	ebc1 0a08 	rsb	sl, r1, r8
  404a8a:	f8da 1004 	ldr.w	r1, [sl, #4]
  404a8e:	f021 0c03 	bic.w	ip, r1, #3
  404a92:	44e3      	add	fp, ip
  404a94:	4558      	cmp	r0, fp
  404a96:	f73f af57 	bgt.w	404948 <_realloc_r+0xd4>
  404a9a:	4657      	mov	r7, sl
  404a9c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404aa0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404aa4:	1f22      	subs	r2, r4, #4
  404aa6:	2a24      	cmp	r2, #36	; 0x24
  404aa8:	60c1      	str	r1, [r0, #12]
  404aaa:	6088      	str	r0, [r1, #8]
  404aac:	f200 80b4 	bhi.w	404c18 <_realloc_r+0x3a4>
  404ab0:	2a13      	cmp	r2, #19
  404ab2:	f240 80a5 	bls.w	404c00 <_realloc_r+0x38c>
  404ab6:	6831      	ldr	r1, [r6, #0]
  404ab8:	f8ca 1008 	str.w	r1, [sl, #8]
  404abc:	6871      	ldr	r1, [r6, #4]
  404abe:	f8ca 100c 	str.w	r1, [sl, #12]
  404ac2:	2a1b      	cmp	r2, #27
  404ac4:	f200 80af 	bhi.w	404c26 <_realloc_r+0x3b2>
  404ac8:	3608      	adds	r6, #8
  404aca:	f10a 0210 	add.w	r2, sl, #16
  404ace:	6831      	ldr	r1, [r6, #0]
  404ad0:	6011      	str	r1, [r2, #0]
  404ad2:	6871      	ldr	r1, [r6, #4]
  404ad4:	6051      	str	r1, [r2, #4]
  404ad6:	68b1      	ldr	r1, [r6, #8]
  404ad8:	6091      	str	r1, [r2, #8]
  404ada:	eb0a 0105 	add.w	r1, sl, r5
  404ade:	ebc5 020b 	rsb	r2, r5, fp
  404ae2:	f042 0201 	orr.w	r2, r2, #1
  404ae6:	6099      	str	r1, [r3, #8]
  404ae8:	604a      	str	r2, [r1, #4]
  404aea:	f8da 3004 	ldr.w	r3, [sl, #4]
  404aee:	f003 0301 	and.w	r3, r3, #1
  404af2:	431d      	orrs	r5, r3
  404af4:	4648      	mov	r0, r9
  404af6:	f8ca 5004 	str.w	r5, [sl, #4]
  404afa:	f7ff feb9 	bl	404870 <__malloc_unlock>
  404afe:	4638      	mov	r0, r7
  404b00:	e75c      	b.n	4049bc <_realloc_r+0x148>
  404b02:	6833      	ldr	r3, [r6, #0]
  404b04:	6003      	str	r3, [r0, #0]
  404b06:	6873      	ldr	r3, [r6, #4]
  404b08:	6043      	str	r3, [r0, #4]
  404b0a:	2a1b      	cmp	r2, #27
  404b0c:	d827      	bhi.n	404b5e <_realloc_r+0x2ea>
  404b0e:	f100 0308 	add.w	r3, r0, #8
  404b12:	f106 0208 	add.w	r2, r6, #8
  404b16:	e6f2      	b.n	4048fe <_realloc_r+0x8a>
  404b18:	463b      	mov	r3, r7
  404b1a:	6832      	ldr	r2, [r6, #0]
  404b1c:	601a      	str	r2, [r3, #0]
  404b1e:	6872      	ldr	r2, [r6, #4]
  404b20:	605a      	str	r2, [r3, #4]
  404b22:	68b2      	ldr	r2, [r6, #8]
  404b24:	609a      	str	r2, [r3, #8]
  404b26:	463e      	mov	r6, r7
  404b28:	4674      	mov	r4, lr
  404b2a:	46d0      	mov	r8, sl
  404b2c:	e733      	b.n	404996 <_realloc_r+0x122>
  404b2e:	eb08 0105 	add.w	r1, r8, r5
  404b32:	ebc5 0b0b 	rsb	fp, r5, fp
  404b36:	f04b 0201 	orr.w	r2, fp, #1
  404b3a:	6099      	str	r1, [r3, #8]
  404b3c:	604a      	str	r2, [r1, #4]
  404b3e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404b42:	f003 0301 	and.w	r3, r3, #1
  404b46:	431d      	orrs	r5, r3
  404b48:	4648      	mov	r0, r9
  404b4a:	f846 5c04 	str.w	r5, [r6, #-4]
  404b4e:	f7ff fe8f 	bl	404870 <__malloc_unlock>
  404b52:	4630      	mov	r0, r6
  404b54:	e732      	b.n	4049bc <_realloc_r+0x148>
  404b56:	4631      	mov	r1, r6
  404b58:	f7ff fe24 	bl	4047a4 <memmove>
  404b5c:	e6d5      	b.n	40490a <_realloc_r+0x96>
  404b5e:	68b3      	ldr	r3, [r6, #8]
  404b60:	6083      	str	r3, [r0, #8]
  404b62:	68f3      	ldr	r3, [r6, #12]
  404b64:	60c3      	str	r3, [r0, #12]
  404b66:	2a24      	cmp	r2, #36	; 0x24
  404b68:	d028      	beq.n	404bbc <_realloc_r+0x348>
  404b6a:	f100 0310 	add.w	r3, r0, #16
  404b6e:	f106 0210 	add.w	r2, r6, #16
  404b72:	e6c4      	b.n	4048fe <_realloc_r+0x8a>
  404b74:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404b78:	f023 0303 	bic.w	r3, r3, #3
  404b7c:	441c      	add	r4, r3
  404b7e:	e70a      	b.n	404996 <_realloc_r+0x122>
  404b80:	4631      	mov	r1, r6
  404b82:	4638      	mov	r0, r7
  404b84:	4674      	mov	r4, lr
  404b86:	46d0      	mov	r8, sl
  404b88:	f7ff fe0c 	bl	4047a4 <memmove>
  404b8c:	463e      	mov	r6, r7
  404b8e:	e702      	b.n	404996 <_realloc_r+0x122>
  404b90:	463a      	mov	r2, r7
  404b92:	e6f7      	b.n	404984 <_realloc_r+0x110>
  404b94:	4631      	mov	r1, r6
  404b96:	4638      	mov	r0, r7
  404b98:	461c      	mov	r4, r3
  404b9a:	46d0      	mov	r8, sl
  404b9c:	f7ff fe02 	bl	4047a4 <memmove>
  404ba0:	463e      	mov	r6, r7
  404ba2:	e6f8      	b.n	404996 <_realloc_r+0x122>
  404ba4:	68b3      	ldr	r3, [r6, #8]
  404ba6:	f8ca 3010 	str.w	r3, [sl, #16]
  404baa:	68f3      	ldr	r3, [r6, #12]
  404bac:	f8ca 3014 	str.w	r3, [sl, #20]
  404bb0:	2a24      	cmp	r2, #36	; 0x24
  404bb2:	d01b      	beq.n	404bec <_realloc_r+0x378>
  404bb4:	3610      	adds	r6, #16
  404bb6:	f10a 0318 	add.w	r3, sl, #24
  404bba:	e7ae      	b.n	404b1a <_realloc_r+0x2a6>
  404bbc:	6933      	ldr	r3, [r6, #16]
  404bbe:	6103      	str	r3, [r0, #16]
  404bc0:	6973      	ldr	r3, [r6, #20]
  404bc2:	6143      	str	r3, [r0, #20]
  404bc4:	f106 0218 	add.w	r2, r6, #24
  404bc8:	f100 0318 	add.w	r3, r0, #24
  404bcc:	e697      	b.n	4048fe <_realloc_r+0x8a>
  404bce:	bf00      	nop
  404bd0:	20400460 	.word	0x20400460
  404bd4:	68b1      	ldr	r1, [r6, #8]
  404bd6:	f8ca 1010 	str.w	r1, [sl, #16]
  404bda:	68f1      	ldr	r1, [r6, #12]
  404bdc:	f8ca 1014 	str.w	r1, [sl, #20]
  404be0:	2a24      	cmp	r2, #36	; 0x24
  404be2:	d00f      	beq.n	404c04 <_realloc_r+0x390>
  404be4:	3610      	adds	r6, #16
  404be6:	f10a 0218 	add.w	r2, sl, #24
  404bea:	e6cb      	b.n	404984 <_realloc_r+0x110>
  404bec:	6933      	ldr	r3, [r6, #16]
  404bee:	f8ca 3018 	str.w	r3, [sl, #24]
  404bf2:	6973      	ldr	r3, [r6, #20]
  404bf4:	f8ca 301c 	str.w	r3, [sl, #28]
  404bf8:	3618      	adds	r6, #24
  404bfa:	f10a 0320 	add.w	r3, sl, #32
  404bfe:	e78c      	b.n	404b1a <_realloc_r+0x2a6>
  404c00:	463a      	mov	r2, r7
  404c02:	e764      	b.n	404ace <_realloc_r+0x25a>
  404c04:	6932      	ldr	r2, [r6, #16]
  404c06:	f8ca 2018 	str.w	r2, [sl, #24]
  404c0a:	6972      	ldr	r2, [r6, #20]
  404c0c:	f8ca 201c 	str.w	r2, [sl, #28]
  404c10:	3618      	adds	r6, #24
  404c12:	f10a 0220 	add.w	r2, sl, #32
  404c16:	e6b5      	b.n	404984 <_realloc_r+0x110>
  404c18:	4631      	mov	r1, r6
  404c1a:	4638      	mov	r0, r7
  404c1c:	9301      	str	r3, [sp, #4]
  404c1e:	f7ff fdc1 	bl	4047a4 <memmove>
  404c22:	9b01      	ldr	r3, [sp, #4]
  404c24:	e759      	b.n	404ada <_realloc_r+0x266>
  404c26:	68b1      	ldr	r1, [r6, #8]
  404c28:	f8ca 1010 	str.w	r1, [sl, #16]
  404c2c:	68f1      	ldr	r1, [r6, #12]
  404c2e:	f8ca 1014 	str.w	r1, [sl, #20]
  404c32:	2a24      	cmp	r2, #36	; 0x24
  404c34:	d003      	beq.n	404c3e <_realloc_r+0x3ca>
  404c36:	3610      	adds	r6, #16
  404c38:	f10a 0218 	add.w	r2, sl, #24
  404c3c:	e747      	b.n	404ace <_realloc_r+0x25a>
  404c3e:	6932      	ldr	r2, [r6, #16]
  404c40:	f8ca 2018 	str.w	r2, [sl, #24]
  404c44:	6972      	ldr	r2, [r6, #20]
  404c46:	f8ca 201c 	str.w	r2, [sl, #28]
  404c4a:	3618      	adds	r6, #24
  404c4c:	f10a 0220 	add.w	r2, sl, #32
  404c50:	e73d      	b.n	404ace <_realloc_r+0x25a>
  404c52:	bf00      	nop

00404c54 <_sbrk_r>:
  404c54:	b538      	push	{r3, r4, r5, lr}
  404c56:	4c07      	ldr	r4, [pc, #28]	; (404c74 <_sbrk_r+0x20>)
  404c58:	2300      	movs	r3, #0
  404c5a:	4605      	mov	r5, r0
  404c5c:	4608      	mov	r0, r1
  404c5e:	6023      	str	r3, [r4, #0]
  404c60:	f7fc fe74 	bl	40194c <_sbrk>
  404c64:	1c43      	adds	r3, r0, #1
  404c66:	d000      	beq.n	404c6a <_sbrk_r+0x16>
  404c68:	bd38      	pop	{r3, r4, r5, pc}
  404c6a:	6823      	ldr	r3, [r4, #0]
  404c6c:	2b00      	cmp	r3, #0
  404c6e:	d0fb      	beq.n	404c68 <_sbrk_r+0x14>
  404c70:	602b      	str	r3, [r5, #0]
  404c72:	bd38      	pop	{r3, r4, r5, pc}
  404c74:	20400950 	.word	0x20400950

00404c78 <__sread>:
  404c78:	b510      	push	{r4, lr}
  404c7a:	460c      	mov	r4, r1
  404c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404c80:	f000 f9c4 	bl	40500c <_read_r>
  404c84:	2800      	cmp	r0, #0
  404c86:	db03      	blt.n	404c90 <__sread+0x18>
  404c88:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404c8a:	4403      	add	r3, r0
  404c8c:	6523      	str	r3, [r4, #80]	; 0x50
  404c8e:	bd10      	pop	{r4, pc}
  404c90:	89a3      	ldrh	r3, [r4, #12]
  404c92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404c96:	81a3      	strh	r3, [r4, #12]
  404c98:	bd10      	pop	{r4, pc}
  404c9a:	bf00      	nop

00404c9c <__swrite>:
  404c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ca0:	4616      	mov	r6, r2
  404ca2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404ca6:	461f      	mov	r7, r3
  404ca8:	05d3      	lsls	r3, r2, #23
  404caa:	460c      	mov	r4, r1
  404cac:	4605      	mov	r5, r0
  404cae:	d507      	bpl.n	404cc0 <__swrite+0x24>
  404cb0:	2200      	movs	r2, #0
  404cb2:	2302      	movs	r3, #2
  404cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404cb8:	f000 f992 	bl	404fe0 <_lseek_r>
  404cbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404cc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404cc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404cc8:	81a2      	strh	r2, [r4, #12]
  404cca:	463b      	mov	r3, r7
  404ccc:	4632      	mov	r2, r6
  404cce:	4628      	mov	r0, r5
  404cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404cd4:	f000 b8a2 	b.w	404e1c <_write_r>

00404cd8 <__sseek>:
  404cd8:	b510      	push	{r4, lr}
  404cda:	460c      	mov	r4, r1
  404cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ce0:	f000 f97e 	bl	404fe0 <_lseek_r>
  404ce4:	89a3      	ldrh	r3, [r4, #12]
  404ce6:	1c42      	adds	r2, r0, #1
  404ce8:	bf0e      	itee	eq
  404cea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404cee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  404cf2:	6520      	strne	r0, [r4, #80]	; 0x50
  404cf4:	81a3      	strh	r3, [r4, #12]
  404cf6:	bd10      	pop	{r4, pc}

00404cf8 <__sclose>:
  404cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404cfc:	f000 b8f6 	b.w	404eec <_close_r>

00404d00 <__swbuf_r>:
  404d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404d02:	460e      	mov	r6, r1
  404d04:	4614      	mov	r4, r2
  404d06:	4607      	mov	r7, r0
  404d08:	b110      	cbz	r0, 404d10 <__swbuf_r+0x10>
  404d0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404d0c:	2b00      	cmp	r3, #0
  404d0e:	d04a      	beq.n	404da6 <__swbuf_r+0xa6>
  404d10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404d14:	69a3      	ldr	r3, [r4, #24]
  404d16:	60a3      	str	r3, [r4, #8]
  404d18:	b291      	uxth	r1, r2
  404d1a:	0708      	lsls	r0, r1, #28
  404d1c:	d538      	bpl.n	404d90 <__swbuf_r+0x90>
  404d1e:	6923      	ldr	r3, [r4, #16]
  404d20:	2b00      	cmp	r3, #0
  404d22:	d035      	beq.n	404d90 <__swbuf_r+0x90>
  404d24:	0489      	lsls	r1, r1, #18
  404d26:	b2f5      	uxtb	r5, r6
  404d28:	d515      	bpl.n	404d56 <__swbuf_r+0x56>
  404d2a:	6822      	ldr	r2, [r4, #0]
  404d2c:	6961      	ldr	r1, [r4, #20]
  404d2e:	1ad3      	subs	r3, r2, r3
  404d30:	428b      	cmp	r3, r1
  404d32:	da1c      	bge.n	404d6e <__swbuf_r+0x6e>
  404d34:	3301      	adds	r3, #1
  404d36:	68a1      	ldr	r1, [r4, #8]
  404d38:	1c50      	adds	r0, r2, #1
  404d3a:	3901      	subs	r1, #1
  404d3c:	60a1      	str	r1, [r4, #8]
  404d3e:	6020      	str	r0, [r4, #0]
  404d40:	7016      	strb	r6, [r2, #0]
  404d42:	6962      	ldr	r2, [r4, #20]
  404d44:	429a      	cmp	r2, r3
  404d46:	d01a      	beq.n	404d7e <__swbuf_r+0x7e>
  404d48:	89a3      	ldrh	r3, [r4, #12]
  404d4a:	07db      	lsls	r3, r3, #31
  404d4c:	d501      	bpl.n	404d52 <__swbuf_r+0x52>
  404d4e:	2d0a      	cmp	r5, #10
  404d50:	d015      	beq.n	404d7e <__swbuf_r+0x7e>
  404d52:	4628      	mov	r0, r5
  404d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d56:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404d58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404d5c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404d60:	81a2      	strh	r2, [r4, #12]
  404d62:	6822      	ldr	r2, [r4, #0]
  404d64:	6661      	str	r1, [r4, #100]	; 0x64
  404d66:	6961      	ldr	r1, [r4, #20]
  404d68:	1ad3      	subs	r3, r2, r3
  404d6a:	428b      	cmp	r3, r1
  404d6c:	dbe2      	blt.n	404d34 <__swbuf_r+0x34>
  404d6e:	4621      	mov	r1, r4
  404d70:	4638      	mov	r0, r7
  404d72:	f7fe fcfb 	bl	40376c <_fflush_r>
  404d76:	b940      	cbnz	r0, 404d8a <__swbuf_r+0x8a>
  404d78:	6822      	ldr	r2, [r4, #0]
  404d7a:	2301      	movs	r3, #1
  404d7c:	e7db      	b.n	404d36 <__swbuf_r+0x36>
  404d7e:	4621      	mov	r1, r4
  404d80:	4638      	mov	r0, r7
  404d82:	f7fe fcf3 	bl	40376c <_fflush_r>
  404d86:	2800      	cmp	r0, #0
  404d88:	d0e3      	beq.n	404d52 <__swbuf_r+0x52>
  404d8a:	f04f 30ff 	mov.w	r0, #4294967295
  404d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404d90:	4621      	mov	r1, r4
  404d92:	4638      	mov	r0, r7
  404d94:	f7fe fbd2 	bl	40353c <__swsetup_r>
  404d98:	2800      	cmp	r0, #0
  404d9a:	d1f6      	bne.n	404d8a <__swbuf_r+0x8a>
  404d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404da0:	6923      	ldr	r3, [r4, #16]
  404da2:	b291      	uxth	r1, r2
  404da4:	e7be      	b.n	404d24 <__swbuf_r+0x24>
  404da6:	f7fe fd75 	bl	403894 <__sinit>
  404daa:	e7b1      	b.n	404d10 <__swbuf_r+0x10>

00404dac <_wcrtomb_r>:
  404dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404db0:	4605      	mov	r5, r0
  404db2:	b086      	sub	sp, #24
  404db4:	461e      	mov	r6, r3
  404db6:	460c      	mov	r4, r1
  404db8:	b1a1      	cbz	r1, 404de4 <_wcrtomb_r+0x38>
  404dba:	4b10      	ldr	r3, [pc, #64]	; (404dfc <_wcrtomb_r+0x50>)
  404dbc:	4617      	mov	r7, r2
  404dbe:	f8d3 8000 	ldr.w	r8, [r3]
  404dc2:	f7ff f8c5 	bl	403f50 <__locale_charset>
  404dc6:	9600      	str	r6, [sp, #0]
  404dc8:	4603      	mov	r3, r0
  404dca:	463a      	mov	r2, r7
  404dcc:	4621      	mov	r1, r4
  404dce:	4628      	mov	r0, r5
  404dd0:	47c0      	blx	r8
  404dd2:	1c43      	adds	r3, r0, #1
  404dd4:	d103      	bne.n	404dde <_wcrtomb_r+0x32>
  404dd6:	2200      	movs	r2, #0
  404dd8:	238a      	movs	r3, #138	; 0x8a
  404dda:	6032      	str	r2, [r6, #0]
  404ddc:	602b      	str	r3, [r5, #0]
  404dde:	b006      	add	sp, #24
  404de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404de4:	4b05      	ldr	r3, [pc, #20]	; (404dfc <_wcrtomb_r+0x50>)
  404de6:	681f      	ldr	r7, [r3, #0]
  404de8:	f7ff f8b2 	bl	403f50 <__locale_charset>
  404dec:	9600      	str	r6, [sp, #0]
  404dee:	4603      	mov	r3, r0
  404df0:	4622      	mov	r2, r4
  404df2:	a903      	add	r1, sp, #12
  404df4:	4628      	mov	r0, r5
  404df6:	47b8      	blx	r7
  404df8:	e7eb      	b.n	404dd2 <_wcrtomb_r+0x26>
  404dfa:	bf00      	nop
  404dfc:	20400870 	.word	0x20400870

00404e00 <__ascii_wctomb>:
  404e00:	b121      	cbz	r1, 404e0c <__ascii_wctomb+0xc>
  404e02:	2aff      	cmp	r2, #255	; 0xff
  404e04:	d804      	bhi.n	404e10 <__ascii_wctomb+0x10>
  404e06:	700a      	strb	r2, [r1, #0]
  404e08:	2001      	movs	r0, #1
  404e0a:	4770      	bx	lr
  404e0c:	4608      	mov	r0, r1
  404e0e:	4770      	bx	lr
  404e10:	238a      	movs	r3, #138	; 0x8a
  404e12:	6003      	str	r3, [r0, #0]
  404e14:	f04f 30ff 	mov.w	r0, #4294967295
  404e18:	4770      	bx	lr
  404e1a:	bf00      	nop

00404e1c <_write_r>:
  404e1c:	b570      	push	{r4, r5, r6, lr}
  404e1e:	460d      	mov	r5, r1
  404e20:	4c08      	ldr	r4, [pc, #32]	; (404e44 <_write_r+0x28>)
  404e22:	4611      	mov	r1, r2
  404e24:	4606      	mov	r6, r0
  404e26:	461a      	mov	r2, r3
  404e28:	4628      	mov	r0, r5
  404e2a:	2300      	movs	r3, #0
  404e2c:	6023      	str	r3, [r4, #0]
  404e2e:	f7fb fb9d 	bl	40056c <_write>
  404e32:	1c43      	adds	r3, r0, #1
  404e34:	d000      	beq.n	404e38 <_write_r+0x1c>
  404e36:	bd70      	pop	{r4, r5, r6, pc}
  404e38:	6823      	ldr	r3, [r4, #0]
  404e3a:	2b00      	cmp	r3, #0
  404e3c:	d0fb      	beq.n	404e36 <_write_r+0x1a>
  404e3e:	6033      	str	r3, [r6, #0]
  404e40:	bd70      	pop	{r4, r5, r6, pc}
  404e42:	bf00      	nop
  404e44:	20400950 	.word	0x20400950

00404e48 <__register_exitproc>:
  404e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e4c:	4c25      	ldr	r4, [pc, #148]	; (404ee4 <__register_exitproc+0x9c>)
  404e4e:	6825      	ldr	r5, [r4, #0]
  404e50:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404e54:	4606      	mov	r6, r0
  404e56:	4688      	mov	r8, r1
  404e58:	4692      	mov	sl, r2
  404e5a:	4699      	mov	r9, r3
  404e5c:	b3c4      	cbz	r4, 404ed0 <__register_exitproc+0x88>
  404e5e:	6860      	ldr	r0, [r4, #4]
  404e60:	281f      	cmp	r0, #31
  404e62:	dc17      	bgt.n	404e94 <__register_exitproc+0x4c>
  404e64:	1c43      	adds	r3, r0, #1
  404e66:	b176      	cbz	r6, 404e86 <__register_exitproc+0x3e>
  404e68:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404e6c:	2201      	movs	r2, #1
  404e6e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404e72:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404e76:	4082      	lsls	r2, r0
  404e78:	4311      	orrs	r1, r2
  404e7a:	2e02      	cmp	r6, #2
  404e7c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404e80:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404e84:	d01e      	beq.n	404ec4 <__register_exitproc+0x7c>
  404e86:	3002      	adds	r0, #2
  404e88:	6063      	str	r3, [r4, #4]
  404e8a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404e8e:	2000      	movs	r0, #0
  404e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e94:	4b14      	ldr	r3, [pc, #80]	; (404ee8 <__register_exitproc+0xa0>)
  404e96:	b303      	cbz	r3, 404eda <__register_exitproc+0x92>
  404e98:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404e9c:	f7ff f8d6 	bl	40404c <malloc>
  404ea0:	4604      	mov	r4, r0
  404ea2:	b1d0      	cbz	r0, 404eda <__register_exitproc+0x92>
  404ea4:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404ea8:	2700      	movs	r7, #0
  404eaa:	e880 0088 	stmia.w	r0, {r3, r7}
  404eae:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404eb2:	4638      	mov	r0, r7
  404eb4:	2301      	movs	r3, #1
  404eb6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404eba:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404ebe:	2e00      	cmp	r6, #0
  404ec0:	d0e1      	beq.n	404e86 <__register_exitproc+0x3e>
  404ec2:	e7d1      	b.n	404e68 <__register_exitproc+0x20>
  404ec4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404ec8:	430a      	orrs	r2, r1
  404eca:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404ece:	e7da      	b.n	404e86 <__register_exitproc+0x3e>
  404ed0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404ed4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404ed8:	e7c1      	b.n	404e5e <__register_exitproc+0x16>
  404eda:	f04f 30ff 	mov.w	r0, #4294967295
  404ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404ee2:	bf00      	nop
  404ee4:	004054a4 	.word	0x004054a4
  404ee8:	0040404d 	.word	0x0040404d

00404eec <_close_r>:
  404eec:	b538      	push	{r3, r4, r5, lr}
  404eee:	4c07      	ldr	r4, [pc, #28]	; (404f0c <_close_r+0x20>)
  404ef0:	2300      	movs	r3, #0
  404ef2:	4605      	mov	r5, r0
  404ef4:	4608      	mov	r0, r1
  404ef6:	6023      	str	r3, [r4, #0]
  404ef8:	f7fc fd54 	bl	4019a4 <_close>
  404efc:	1c43      	adds	r3, r0, #1
  404efe:	d000      	beq.n	404f02 <_close_r+0x16>
  404f00:	bd38      	pop	{r3, r4, r5, pc}
  404f02:	6823      	ldr	r3, [r4, #0]
  404f04:	2b00      	cmp	r3, #0
  404f06:	d0fb      	beq.n	404f00 <_close_r+0x14>
  404f08:	602b      	str	r3, [r5, #0]
  404f0a:	bd38      	pop	{r3, r4, r5, pc}
  404f0c:	20400950 	.word	0x20400950

00404f10 <_fclose_r>:
  404f10:	2900      	cmp	r1, #0
  404f12:	d03d      	beq.n	404f90 <_fclose_r+0x80>
  404f14:	b570      	push	{r4, r5, r6, lr}
  404f16:	4605      	mov	r5, r0
  404f18:	460c      	mov	r4, r1
  404f1a:	b108      	cbz	r0, 404f20 <_fclose_r+0x10>
  404f1c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404f1e:	b37b      	cbz	r3, 404f80 <_fclose_r+0x70>
  404f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f24:	b90b      	cbnz	r3, 404f2a <_fclose_r+0x1a>
  404f26:	2000      	movs	r0, #0
  404f28:	bd70      	pop	{r4, r5, r6, pc}
  404f2a:	4621      	mov	r1, r4
  404f2c:	4628      	mov	r0, r5
  404f2e:	f7fe fb79 	bl	403624 <__sflush_r>
  404f32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404f34:	4606      	mov	r6, r0
  404f36:	b133      	cbz	r3, 404f46 <_fclose_r+0x36>
  404f38:	69e1      	ldr	r1, [r4, #28]
  404f3a:	4628      	mov	r0, r5
  404f3c:	4798      	blx	r3
  404f3e:	2800      	cmp	r0, #0
  404f40:	bfb8      	it	lt
  404f42:	f04f 36ff 	movlt.w	r6, #4294967295
  404f46:	89a3      	ldrh	r3, [r4, #12]
  404f48:	061b      	lsls	r3, r3, #24
  404f4a:	d41c      	bmi.n	404f86 <_fclose_r+0x76>
  404f4c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404f4e:	b141      	cbz	r1, 404f62 <_fclose_r+0x52>
  404f50:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404f54:	4299      	cmp	r1, r3
  404f56:	d002      	beq.n	404f5e <_fclose_r+0x4e>
  404f58:	4628      	mov	r0, r5
  404f5a:	f7fe fd65 	bl	403a28 <_free_r>
  404f5e:	2300      	movs	r3, #0
  404f60:	6323      	str	r3, [r4, #48]	; 0x30
  404f62:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404f64:	b121      	cbz	r1, 404f70 <_fclose_r+0x60>
  404f66:	4628      	mov	r0, r5
  404f68:	f7fe fd5e 	bl	403a28 <_free_r>
  404f6c:	2300      	movs	r3, #0
  404f6e:	6463      	str	r3, [r4, #68]	; 0x44
  404f70:	f7fe fc96 	bl	4038a0 <__sfp_lock_acquire>
  404f74:	2300      	movs	r3, #0
  404f76:	81a3      	strh	r3, [r4, #12]
  404f78:	f7fe fc94 	bl	4038a4 <__sfp_lock_release>
  404f7c:	4630      	mov	r0, r6
  404f7e:	bd70      	pop	{r4, r5, r6, pc}
  404f80:	f7fe fc88 	bl	403894 <__sinit>
  404f84:	e7cc      	b.n	404f20 <_fclose_r+0x10>
  404f86:	6921      	ldr	r1, [r4, #16]
  404f88:	4628      	mov	r0, r5
  404f8a:	f7fe fd4d 	bl	403a28 <_free_r>
  404f8e:	e7dd      	b.n	404f4c <_fclose_r+0x3c>
  404f90:	2000      	movs	r0, #0
  404f92:	4770      	bx	lr

00404f94 <_fstat_r>:
  404f94:	b538      	push	{r3, r4, r5, lr}
  404f96:	460b      	mov	r3, r1
  404f98:	4c07      	ldr	r4, [pc, #28]	; (404fb8 <_fstat_r+0x24>)
  404f9a:	4605      	mov	r5, r0
  404f9c:	4611      	mov	r1, r2
  404f9e:	4618      	mov	r0, r3
  404fa0:	2300      	movs	r3, #0
  404fa2:	6023      	str	r3, [r4, #0]
  404fa4:	f7fc fd0a 	bl	4019bc <_fstat>
  404fa8:	1c43      	adds	r3, r0, #1
  404faa:	d000      	beq.n	404fae <_fstat_r+0x1a>
  404fac:	bd38      	pop	{r3, r4, r5, pc}
  404fae:	6823      	ldr	r3, [r4, #0]
  404fb0:	2b00      	cmp	r3, #0
  404fb2:	d0fb      	beq.n	404fac <_fstat_r+0x18>
  404fb4:	602b      	str	r3, [r5, #0]
  404fb6:	bd38      	pop	{r3, r4, r5, pc}
  404fb8:	20400950 	.word	0x20400950

00404fbc <_isatty_r>:
  404fbc:	b538      	push	{r3, r4, r5, lr}
  404fbe:	4c07      	ldr	r4, [pc, #28]	; (404fdc <_isatty_r+0x20>)
  404fc0:	2300      	movs	r3, #0
  404fc2:	4605      	mov	r5, r0
  404fc4:	4608      	mov	r0, r1
  404fc6:	6023      	str	r3, [r4, #0]
  404fc8:	f7fc fd08 	bl	4019dc <_isatty>
  404fcc:	1c43      	adds	r3, r0, #1
  404fce:	d000      	beq.n	404fd2 <_isatty_r+0x16>
  404fd0:	bd38      	pop	{r3, r4, r5, pc}
  404fd2:	6823      	ldr	r3, [r4, #0]
  404fd4:	2b00      	cmp	r3, #0
  404fd6:	d0fb      	beq.n	404fd0 <_isatty_r+0x14>
  404fd8:	602b      	str	r3, [r5, #0]
  404fda:	bd38      	pop	{r3, r4, r5, pc}
  404fdc:	20400950 	.word	0x20400950

00404fe0 <_lseek_r>:
  404fe0:	b570      	push	{r4, r5, r6, lr}
  404fe2:	460d      	mov	r5, r1
  404fe4:	4c08      	ldr	r4, [pc, #32]	; (405008 <_lseek_r+0x28>)
  404fe6:	4611      	mov	r1, r2
  404fe8:	4606      	mov	r6, r0
  404fea:	461a      	mov	r2, r3
  404fec:	4628      	mov	r0, r5
  404fee:	2300      	movs	r3, #0
  404ff0:	6023      	str	r3, [r4, #0]
  404ff2:	f7fc fcff 	bl	4019f4 <_lseek>
  404ff6:	1c43      	adds	r3, r0, #1
  404ff8:	d000      	beq.n	404ffc <_lseek_r+0x1c>
  404ffa:	bd70      	pop	{r4, r5, r6, pc}
  404ffc:	6823      	ldr	r3, [r4, #0]
  404ffe:	2b00      	cmp	r3, #0
  405000:	d0fb      	beq.n	404ffa <_lseek_r+0x1a>
  405002:	6033      	str	r3, [r6, #0]
  405004:	bd70      	pop	{r4, r5, r6, pc}
  405006:	bf00      	nop
  405008:	20400950 	.word	0x20400950

0040500c <_read_r>:
  40500c:	b570      	push	{r4, r5, r6, lr}
  40500e:	460d      	mov	r5, r1
  405010:	4c08      	ldr	r4, [pc, #32]	; (405034 <_read_r+0x28>)
  405012:	4611      	mov	r1, r2
  405014:	4606      	mov	r6, r0
  405016:	461a      	mov	r2, r3
  405018:	4628      	mov	r0, r5
  40501a:	2300      	movs	r3, #0
  40501c:	6023      	str	r3, [r4, #0]
  40501e:	f7fb fa7b 	bl	400518 <_read>
  405022:	1c43      	adds	r3, r0, #1
  405024:	d000      	beq.n	405028 <_read_r+0x1c>
  405026:	bd70      	pop	{r4, r5, r6, pc}
  405028:	6823      	ldr	r3, [r4, #0]
  40502a:	2b00      	cmp	r3, #0
  40502c:	d0fb      	beq.n	405026 <_read_r+0x1a>
  40502e:	6033      	str	r3, [r6, #0]
  405030:	bd70      	pop	{r4, r5, r6, pc}
  405032:	bf00      	nop
  405034:	20400950 	.word	0x20400950

00405038 <__aeabi_uldivmod>:
  405038:	b953      	cbnz	r3, 405050 <__aeabi_uldivmod+0x18>
  40503a:	b94a      	cbnz	r2, 405050 <__aeabi_uldivmod+0x18>
  40503c:	2900      	cmp	r1, #0
  40503e:	bf08      	it	eq
  405040:	2800      	cmpeq	r0, #0
  405042:	bf1c      	itt	ne
  405044:	f04f 31ff 	movne.w	r1, #4294967295
  405048:	f04f 30ff 	movne.w	r0, #4294967295
  40504c:	f000 b97e 	b.w	40534c <__aeabi_idiv0>
  405050:	f1ad 0c08 	sub.w	ip, sp, #8
  405054:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405058:	f000 f806 	bl	405068 <__udivmoddi4>
  40505c:	f8dd e004 	ldr.w	lr, [sp, #4]
  405060:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405064:	b004      	add	sp, #16
  405066:	4770      	bx	lr

00405068 <__udivmoddi4>:
  405068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40506c:	468c      	mov	ip, r1
  40506e:	460e      	mov	r6, r1
  405070:	4604      	mov	r4, r0
  405072:	9d08      	ldr	r5, [sp, #32]
  405074:	2b00      	cmp	r3, #0
  405076:	d150      	bne.n	40511a <__udivmoddi4+0xb2>
  405078:	428a      	cmp	r2, r1
  40507a:	4617      	mov	r7, r2
  40507c:	d96c      	bls.n	405158 <__udivmoddi4+0xf0>
  40507e:	fab2 fe82 	clz	lr, r2
  405082:	f1be 0f00 	cmp.w	lr, #0
  405086:	d00b      	beq.n	4050a0 <__udivmoddi4+0x38>
  405088:	f1ce 0420 	rsb	r4, lr, #32
  40508c:	fa20 f404 	lsr.w	r4, r0, r4
  405090:	fa01 f60e 	lsl.w	r6, r1, lr
  405094:	ea44 0c06 	orr.w	ip, r4, r6
  405098:	fa02 f70e 	lsl.w	r7, r2, lr
  40509c:	fa00 f40e 	lsl.w	r4, r0, lr
  4050a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4050a4:	0c22      	lsrs	r2, r4, #16
  4050a6:	fbbc f0f9 	udiv	r0, ip, r9
  4050aa:	fa1f f887 	uxth.w	r8, r7
  4050ae:	fb09 c610 	mls	r6, r9, r0, ip
  4050b2:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4050b6:	fb00 f308 	mul.w	r3, r0, r8
  4050ba:	42b3      	cmp	r3, r6
  4050bc:	d909      	bls.n	4050d2 <__udivmoddi4+0x6a>
  4050be:	19f6      	adds	r6, r6, r7
  4050c0:	f100 32ff 	add.w	r2, r0, #4294967295
  4050c4:	f080 8122 	bcs.w	40530c <__udivmoddi4+0x2a4>
  4050c8:	42b3      	cmp	r3, r6
  4050ca:	f240 811f 	bls.w	40530c <__udivmoddi4+0x2a4>
  4050ce:	3802      	subs	r0, #2
  4050d0:	443e      	add	r6, r7
  4050d2:	1af6      	subs	r6, r6, r3
  4050d4:	b2a2      	uxth	r2, r4
  4050d6:	fbb6 f3f9 	udiv	r3, r6, r9
  4050da:	fb09 6613 	mls	r6, r9, r3, r6
  4050de:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4050e2:	fb03 f808 	mul.w	r8, r3, r8
  4050e6:	45a0      	cmp	r8, r4
  4050e8:	d909      	bls.n	4050fe <__udivmoddi4+0x96>
  4050ea:	19e4      	adds	r4, r4, r7
  4050ec:	f103 32ff 	add.w	r2, r3, #4294967295
  4050f0:	f080 810a 	bcs.w	405308 <__udivmoddi4+0x2a0>
  4050f4:	45a0      	cmp	r8, r4
  4050f6:	f240 8107 	bls.w	405308 <__udivmoddi4+0x2a0>
  4050fa:	3b02      	subs	r3, #2
  4050fc:	443c      	add	r4, r7
  4050fe:	ebc8 0404 	rsb	r4, r8, r4
  405102:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  405106:	2100      	movs	r1, #0
  405108:	2d00      	cmp	r5, #0
  40510a:	d062      	beq.n	4051d2 <__udivmoddi4+0x16a>
  40510c:	fa24 f40e 	lsr.w	r4, r4, lr
  405110:	2300      	movs	r3, #0
  405112:	602c      	str	r4, [r5, #0]
  405114:	606b      	str	r3, [r5, #4]
  405116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40511a:	428b      	cmp	r3, r1
  40511c:	d907      	bls.n	40512e <__udivmoddi4+0xc6>
  40511e:	2d00      	cmp	r5, #0
  405120:	d055      	beq.n	4051ce <__udivmoddi4+0x166>
  405122:	2100      	movs	r1, #0
  405124:	e885 0041 	stmia.w	r5, {r0, r6}
  405128:	4608      	mov	r0, r1
  40512a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40512e:	fab3 f183 	clz	r1, r3
  405132:	2900      	cmp	r1, #0
  405134:	f040 8090 	bne.w	405258 <__udivmoddi4+0x1f0>
  405138:	42b3      	cmp	r3, r6
  40513a:	d302      	bcc.n	405142 <__udivmoddi4+0xda>
  40513c:	4282      	cmp	r2, r0
  40513e:	f200 80f8 	bhi.w	405332 <__udivmoddi4+0x2ca>
  405142:	1a84      	subs	r4, r0, r2
  405144:	eb66 0603 	sbc.w	r6, r6, r3
  405148:	2001      	movs	r0, #1
  40514a:	46b4      	mov	ip, r6
  40514c:	2d00      	cmp	r5, #0
  40514e:	d040      	beq.n	4051d2 <__udivmoddi4+0x16a>
  405150:	e885 1010 	stmia.w	r5, {r4, ip}
  405154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405158:	b912      	cbnz	r2, 405160 <__udivmoddi4+0xf8>
  40515a:	2701      	movs	r7, #1
  40515c:	fbb7 f7f2 	udiv	r7, r7, r2
  405160:	fab7 fe87 	clz	lr, r7
  405164:	f1be 0f00 	cmp.w	lr, #0
  405168:	d135      	bne.n	4051d6 <__udivmoddi4+0x16e>
  40516a:	1bf3      	subs	r3, r6, r7
  40516c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  405170:	fa1f fc87 	uxth.w	ip, r7
  405174:	2101      	movs	r1, #1
  405176:	fbb3 f0f8 	udiv	r0, r3, r8
  40517a:	0c22      	lsrs	r2, r4, #16
  40517c:	fb08 3610 	mls	r6, r8, r0, r3
  405180:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  405184:	fb0c f300 	mul.w	r3, ip, r0
  405188:	42b3      	cmp	r3, r6
  40518a:	d907      	bls.n	40519c <__udivmoddi4+0x134>
  40518c:	19f6      	adds	r6, r6, r7
  40518e:	f100 32ff 	add.w	r2, r0, #4294967295
  405192:	d202      	bcs.n	40519a <__udivmoddi4+0x132>
  405194:	42b3      	cmp	r3, r6
  405196:	f200 80ce 	bhi.w	405336 <__udivmoddi4+0x2ce>
  40519a:	4610      	mov	r0, r2
  40519c:	1af6      	subs	r6, r6, r3
  40519e:	b2a2      	uxth	r2, r4
  4051a0:	fbb6 f3f8 	udiv	r3, r6, r8
  4051a4:	fb08 6613 	mls	r6, r8, r3, r6
  4051a8:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4051ac:	fb0c fc03 	mul.w	ip, ip, r3
  4051b0:	45a4      	cmp	ip, r4
  4051b2:	d907      	bls.n	4051c4 <__udivmoddi4+0x15c>
  4051b4:	19e4      	adds	r4, r4, r7
  4051b6:	f103 32ff 	add.w	r2, r3, #4294967295
  4051ba:	d202      	bcs.n	4051c2 <__udivmoddi4+0x15a>
  4051bc:	45a4      	cmp	ip, r4
  4051be:	f200 80b5 	bhi.w	40532c <__udivmoddi4+0x2c4>
  4051c2:	4613      	mov	r3, r2
  4051c4:	ebcc 0404 	rsb	r4, ip, r4
  4051c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4051cc:	e79c      	b.n	405108 <__udivmoddi4+0xa0>
  4051ce:	4629      	mov	r1, r5
  4051d0:	4628      	mov	r0, r5
  4051d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4051d6:	f1ce 0120 	rsb	r1, lr, #32
  4051da:	fa06 f30e 	lsl.w	r3, r6, lr
  4051de:	fa07 f70e 	lsl.w	r7, r7, lr
  4051e2:	fa20 f901 	lsr.w	r9, r0, r1
  4051e6:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4051ea:	40ce      	lsrs	r6, r1
  4051ec:	ea49 0903 	orr.w	r9, r9, r3
  4051f0:	fbb6 faf8 	udiv	sl, r6, r8
  4051f4:	ea4f 4419 	mov.w	r4, r9, lsr #16
  4051f8:	fb08 661a 	mls	r6, r8, sl, r6
  4051fc:	fa1f fc87 	uxth.w	ip, r7
  405200:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  405204:	fb0a f20c 	mul.w	r2, sl, ip
  405208:	429a      	cmp	r2, r3
  40520a:	fa00 f40e 	lsl.w	r4, r0, lr
  40520e:	d90a      	bls.n	405226 <__udivmoddi4+0x1be>
  405210:	19db      	adds	r3, r3, r7
  405212:	f10a 31ff 	add.w	r1, sl, #4294967295
  405216:	f080 8087 	bcs.w	405328 <__udivmoddi4+0x2c0>
  40521a:	429a      	cmp	r2, r3
  40521c:	f240 8084 	bls.w	405328 <__udivmoddi4+0x2c0>
  405220:	f1aa 0a02 	sub.w	sl, sl, #2
  405224:	443b      	add	r3, r7
  405226:	1a9b      	subs	r3, r3, r2
  405228:	fa1f f989 	uxth.w	r9, r9
  40522c:	fbb3 f1f8 	udiv	r1, r3, r8
  405230:	fb08 3311 	mls	r3, r8, r1, r3
  405234:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  405238:	fb01 f60c 	mul.w	r6, r1, ip
  40523c:	429e      	cmp	r6, r3
  40523e:	d907      	bls.n	405250 <__udivmoddi4+0x1e8>
  405240:	19db      	adds	r3, r3, r7
  405242:	f101 32ff 	add.w	r2, r1, #4294967295
  405246:	d26b      	bcs.n	405320 <__udivmoddi4+0x2b8>
  405248:	429e      	cmp	r6, r3
  40524a:	d969      	bls.n	405320 <__udivmoddi4+0x2b8>
  40524c:	3902      	subs	r1, #2
  40524e:	443b      	add	r3, r7
  405250:	1b9b      	subs	r3, r3, r6
  405252:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  405256:	e78e      	b.n	405176 <__udivmoddi4+0x10e>
  405258:	f1c1 0e20 	rsb	lr, r1, #32
  40525c:	fa22 f40e 	lsr.w	r4, r2, lr
  405260:	408b      	lsls	r3, r1
  405262:	4323      	orrs	r3, r4
  405264:	fa20 f70e 	lsr.w	r7, r0, lr
  405268:	fa06 f401 	lsl.w	r4, r6, r1
  40526c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  405270:	fa26 f60e 	lsr.w	r6, r6, lr
  405274:	433c      	orrs	r4, r7
  405276:	fbb6 f9fc 	udiv	r9, r6, ip
  40527a:	0c27      	lsrs	r7, r4, #16
  40527c:	fb0c 6619 	mls	r6, ip, r9, r6
  405280:	fa1f f883 	uxth.w	r8, r3
  405284:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  405288:	fb09 f708 	mul.w	r7, r9, r8
  40528c:	42b7      	cmp	r7, r6
  40528e:	fa02 f201 	lsl.w	r2, r2, r1
  405292:	fa00 fa01 	lsl.w	sl, r0, r1
  405296:	d908      	bls.n	4052aa <__udivmoddi4+0x242>
  405298:	18f6      	adds	r6, r6, r3
  40529a:	f109 30ff 	add.w	r0, r9, #4294967295
  40529e:	d241      	bcs.n	405324 <__udivmoddi4+0x2bc>
  4052a0:	42b7      	cmp	r7, r6
  4052a2:	d93f      	bls.n	405324 <__udivmoddi4+0x2bc>
  4052a4:	f1a9 0902 	sub.w	r9, r9, #2
  4052a8:	441e      	add	r6, r3
  4052aa:	1bf6      	subs	r6, r6, r7
  4052ac:	b2a0      	uxth	r0, r4
  4052ae:	fbb6 f4fc 	udiv	r4, r6, ip
  4052b2:	fb0c 6614 	mls	r6, ip, r4, r6
  4052b6:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4052ba:	fb04 f808 	mul.w	r8, r4, r8
  4052be:	45b8      	cmp	r8, r7
  4052c0:	d907      	bls.n	4052d2 <__udivmoddi4+0x26a>
  4052c2:	18ff      	adds	r7, r7, r3
  4052c4:	f104 30ff 	add.w	r0, r4, #4294967295
  4052c8:	d228      	bcs.n	40531c <__udivmoddi4+0x2b4>
  4052ca:	45b8      	cmp	r8, r7
  4052cc:	d926      	bls.n	40531c <__udivmoddi4+0x2b4>
  4052ce:	3c02      	subs	r4, #2
  4052d0:	441f      	add	r7, r3
  4052d2:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  4052d6:	ebc8 0707 	rsb	r7, r8, r7
  4052da:	fba0 8902 	umull	r8, r9, r0, r2
  4052de:	454f      	cmp	r7, r9
  4052e0:	4644      	mov	r4, r8
  4052e2:	464e      	mov	r6, r9
  4052e4:	d314      	bcc.n	405310 <__udivmoddi4+0x2a8>
  4052e6:	d029      	beq.n	40533c <__udivmoddi4+0x2d4>
  4052e8:	b365      	cbz	r5, 405344 <__udivmoddi4+0x2dc>
  4052ea:	ebba 0304 	subs.w	r3, sl, r4
  4052ee:	eb67 0706 	sbc.w	r7, r7, r6
  4052f2:	fa07 fe0e 	lsl.w	lr, r7, lr
  4052f6:	40cb      	lsrs	r3, r1
  4052f8:	40cf      	lsrs	r7, r1
  4052fa:	ea4e 0303 	orr.w	r3, lr, r3
  4052fe:	e885 0088 	stmia.w	r5, {r3, r7}
  405302:	2100      	movs	r1, #0
  405304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405308:	4613      	mov	r3, r2
  40530a:	e6f8      	b.n	4050fe <__udivmoddi4+0x96>
  40530c:	4610      	mov	r0, r2
  40530e:	e6e0      	b.n	4050d2 <__udivmoddi4+0x6a>
  405310:	ebb8 0402 	subs.w	r4, r8, r2
  405314:	eb69 0603 	sbc.w	r6, r9, r3
  405318:	3801      	subs	r0, #1
  40531a:	e7e5      	b.n	4052e8 <__udivmoddi4+0x280>
  40531c:	4604      	mov	r4, r0
  40531e:	e7d8      	b.n	4052d2 <__udivmoddi4+0x26a>
  405320:	4611      	mov	r1, r2
  405322:	e795      	b.n	405250 <__udivmoddi4+0x1e8>
  405324:	4681      	mov	r9, r0
  405326:	e7c0      	b.n	4052aa <__udivmoddi4+0x242>
  405328:	468a      	mov	sl, r1
  40532a:	e77c      	b.n	405226 <__udivmoddi4+0x1be>
  40532c:	3b02      	subs	r3, #2
  40532e:	443c      	add	r4, r7
  405330:	e748      	b.n	4051c4 <__udivmoddi4+0x15c>
  405332:	4608      	mov	r0, r1
  405334:	e70a      	b.n	40514c <__udivmoddi4+0xe4>
  405336:	3802      	subs	r0, #2
  405338:	443e      	add	r6, r7
  40533a:	e72f      	b.n	40519c <__udivmoddi4+0x134>
  40533c:	45c2      	cmp	sl, r8
  40533e:	d3e7      	bcc.n	405310 <__udivmoddi4+0x2a8>
  405340:	463e      	mov	r6, r7
  405342:	e7d1      	b.n	4052e8 <__udivmoddi4+0x280>
  405344:	4629      	mov	r1, r5
  405346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40534a:	bf00      	nop

0040534c <__aeabi_idiv0>:
  40534c:	4770      	bx	lr
  40534e:	bf00      	nop
  405350:	0001c200 	.word	0x0001c200
  405354:	000000c0 	.word	0x000000c0
  405358:	00000800 	.word	0x00000800
  40535c:	00000000 	.word	0x00000000
  405360:	47202d2d 	.word	0x47202d2d
  405364:	69747465 	.word	0x69747465
  405368:	5320676e 	.word	0x5320676e
  40536c:	74726174 	.word	0x74726174
  405370:	45206465 	.word	0x45206465
  405374:	706d6178 	.word	0x706d6178
  405378:	2d20656c 	.word	0x2d20656c
  40537c:	2d0a0d2d 	.word	0x2d0a0d2d
  405380:	4153202d 	.word	0x4153202d
  405384:	3037454d 	.word	0x3037454d
  405388:	4c50582d 	.word	0x4c50582d
  40538c:	2d2d2044 	.word	0x2d2d2044
  405390:	2d2d0a0d 	.word	0x2d2d0a0d
  405394:	6d6f4320 	.word	0x6d6f4320
  405398:	656c6970 	.word	0x656c6970
  40539c:	4d203a64 	.word	0x4d203a64
  4053a0:	20207961 	.word	0x20207961
  4053a4:	30322036 	.word	0x30322036
  4053a8:	30203731 	.word	0x30203731
  4053ac:	30353a39 	.word	0x30353a39
  4053b0:	2038313a 	.word	0x2038313a
  4053b4:	000d2d2d 	.word	0x000d2d2d
  4053b8:	71657246 	.word	0x71657246
  4053bc:	636eea75 	.word	0x636eea75
  4053c0:	64206169 	.word	0x64206169
  4053c4:	704f2065 	.word	0x704f2065
  4053c8:	e7617265 	.word	0xe7617265
  4053cc:	203a6fe3 	.word	0x203a6fe3
  4053d0:	0a206425 	.word	0x0a206425
  4053d4:	00000000 	.word	0x00000000
  4053d8:	666e6f43 	.word	0x666e6f43
  4053dc:	72756769 	.word	0x72756769
  4053e0:	79732065 	.word	0x79732065
  4053e4:	6d657473 	.word	0x6d657473
  4053e8:	63697420 	.word	0x63697420
  4053ec:	6f74206b 	.word	0x6f74206b
  4053f0:	74656720 	.word	0x74656720
  4053f4:	736d3120 	.word	0x736d3120
  4053f8:	63697420 	.word	0x63697420
  4053fc:	6570206b 	.word	0x6570206b
  405400:	646f6972 	.word	0x646f6972
  405404:	00000d2e 	.word	0x00000d2e
  405408:	202d462d 	.word	0x202d462d
  40540c:	74737953 	.word	0x74737953
  405410:	206b6369 	.word	0x206b6369
  405414:	666e6f63 	.word	0x666e6f63
  405418:	72756769 	.word	0x72756769
  40541c:	6f697461 	.word	0x6f697461
  405420:	7265206e 	.word	0x7265206e
  405424:	0d726f72 	.word	0x0d726f72
  405428:	00000000 	.word	0x00000000
  40542c:	666e6f43 	.word	0x666e6f43
  405430:	72756769 	.word	0x72756769
  405434:	75622065 	.word	0x75622065
  405438:	6e6f7474 	.word	0x6e6f7474
  40543c:	69772073 	.word	0x69772073
  405440:	64206874 	.word	0x64206874
  405444:	756f6265 	.word	0x756f6265
  405448:	6e69636e 	.word	0x6e69636e
  40544c:	000d2e67 	.word	0x000d2e67
  405450:	3044454c 	.word	0x3044454c
  405454:	65792820 	.word	0x65792820
  405458:	776f6c6c 	.word	0x776f6c6c
  40545c:	00000029 	.word	0x00000029
  405460:	00305753 	.word	0x00305753
  405464:	73657250 	.word	0x73657250
  405468:	73252073 	.word	0x73252073
  40546c:	206f7420 	.word	0x206f7420
  405470:	72617453 	.word	0x72617453
  405474:	74532f74 	.word	0x74532f74
  405478:	7420706f 	.word	0x7420706f
  40547c:	25206568 	.word	0x25206568
  405480:	6c622073 	.word	0x6c622073
  405484:	696b6e69 	.word	0x696b6e69
  405488:	0d2e676e 	.word	0x0d2e676e
  40548c:	0000000a 	.word	0x0000000a
  405490:	00002031 	.word	0x00002031
  405494:	6e696c62 	.word	0x6e696c62
  405498:	25203a6b 	.word	0x25203a6b
  40549c:	00000a64 	.word	0x00000a64
  4054a0:	00000043 	.word	0x00000043

004054a4 <_global_impure_ptr>:
  4054a4:	20400010 0000000a                       ..@ ....

004054ac <zeroes.6993>:
  4054ac:	30303030 30303030 30303030 30303030     0000000000000000
  4054bc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4054cc:	00000000 33323130 37363534 62613938     ....0123456789ab
  4054dc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

004054ec <blanks.6992>:
  4054ec:	20202020 20202020 20202020 20202020                     

004054fc <_init>:
  4054fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054fe:	bf00      	nop
  405500:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405502:	bc08      	pop	{r3}
  405504:	469e      	mov	lr, r3
  405506:	4770      	bx	lr

00405508 <__init_array_start>:
  405508:	00403605 	.word	0x00403605

0040550c <__frame_dummy_init_array_entry>:
  40550c:	00400165                                e.@.

00405510 <_fini>:
  405510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405512:	bf00      	nop
  405514:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405516:	bc08      	pop	{r3}
  405518:	469e      	mov	lr, r3
  40551a:	4770      	bx	lr

0040551c <__fini_array_start>:
  40551c:	00400141 	.word	0x00400141
