#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  5 11:11:01 2020
# Process ID: 4047
# Current directory: /home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.runs/synth_1
# Command line: vivado -log decode_instr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decode_instr.tcl
# Log file: /home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.runs/synth_1/decode_instr.vds
# Journal file: /home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/ahish/.Xilinx/Vivado/2019.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source decode_instr.tcl -notrace
Command: synth_design -top decode_instr -part xc7z100ffg1156-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4068 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1754.777 ; gain = 215.625 ; free physical = 460 ; free virtual = 3697
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'decode_instr' [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr.v:87]
WARNING: [Synth 8-3848] Net alu_src_reg in module/entity decode_instr does not have driver. [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr.v:50]
INFO: [Synth 8-6155] done synthesizing module 'decode_instr' (1#1) [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr.v:21]
WARNING: [Synth 8-3331] design decode_instr has unconnected port alu_src
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[25]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[24]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[23]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[22]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[21]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[20]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[19]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[18]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[17]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1816.527 ; gain = 277.375 ; free physical = 495 ; free virtual = 3733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1816.527 ; gain = 277.375 ; free physical = 490 ; free virtual = 3728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg1156-1
INFO: [Device 21-403] Loading part xc7z100ffg1156-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1824.531 ; gain = 285.379 ; free physical = 490 ; free virtual = 3727
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alu_ctr_reg_reg' [/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1841.445 ; gain = 302.293 ; free physical = 478 ; free virtual = 3716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decode_instr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design decode_instr has unconnected port alu_src
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[25]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[24]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[23]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[22]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[21]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[20]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[19]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[18]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[17]
WARNING: [Synth 8-3331] design decode_instr has unconnected port instr[16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 185 ; free virtual = 3424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT3  |     1|
|2     |LUT4  |     2|
|3     |LUT5  |     5|
|4     |LUT6  |    10|
|5     |LD    |     4|
|6     |IBUF  |    22|
|7     |OBUF  |    27|
|8     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    72|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 183 ; free virtual = 3423
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.539 ; gain = 517.387 ; free physical = 185 ; free virtual = 3425
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2056.547 ; gain = 517.387 ; free physical = 185 ; free virtual = 3425
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.477 ; gain = 0.000 ; free physical = 250 ; free virtual = 3490
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2164.141 ; gain = 0.000 ; free physical = 157 ; free virtual = 3397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2164.141 ; gain = 655.805 ; free physical = 290 ; free virtual = 3529
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2164.141 ; gain = 0.000 ; free physical = 290 ; free virtual = 3529
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ahish/Sem-4/proc/decode-instr/decode_instr_vivado/decode_instr_vivado.runs/synth_1/decode_instr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file decode_instr_utilization_synth.rpt -pb decode_instr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 11:11:34 2020...
