Analysis & Synthesis report for GPP
Thu Nov 28 23:10:37 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 28 23:10:37 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; GPP                                         ;
; Top-level Entity Name              ; GPP                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; GPP                ; GPP                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 28 23:10:26 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GPP -c GPP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file gpp.v
    Info (12023): Found entity 1: GPP File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 1
    Info (12023): Found entity 2: hex7seg File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 41
    Info (12023): Found entity 3: Control_GPP File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 82
    Info (12023): Found entity 4: Datapath_GPP File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 173
    Info (12023): Found entity 5: memory_GPP File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 261
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(16): created implicit net for "clk" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(17): created implicit net for "clk1" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "dir" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "clr_pc" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "incr_pc" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "ld_pc" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "sel_ma" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "Mwe" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "RFr1a" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "RFr1e" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "RFr2a" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "RFr2e" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "RFr3a" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "RFr3e" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "set_RF3" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "clr_RF3" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "sel_rf" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "sel_ALU" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "Mre" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "MAresult" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "rfn_eq_rfm" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "rfn_lt_rfm" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(35): created implicit net for "r_data1" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(36): created implicit net for "ld_IR" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(37): created implicit net for "w_addr" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(37): created implicit net for "r_addr" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(37): created implicit net for "w_data" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(191): created implicit net for "rn" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 191
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(191): created implicit net for "rm" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 191
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(191): created implicit net for "ro" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 191
Warning (10236): Verilog HDL Implicit Net warning at GPP.v(285): created implicit net for "r_data" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 285
Critical Warning (10846): Verilog HDL Instantiation warning at GPP.v(35): instance has no name File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at GPP.v(36): instance has no name File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 36
Critical Warning (10846): Verilog HDL Instantiation warning at GPP.v(37): instance has no name File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 37
Info (12127): Elaborating entity "GPP" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at GPP.v(24): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 24
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:digit0" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 30
Info (12128): Elaborating entity "Control_GPP" for hierarchy "Control_GPP:comb_60" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 35
Warning (10230): Verilog HDL assignment warning at GPP.v(106): truncated value with size 4 to match size of target (2) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 106
Info (10264): Verilog HDL Case Statement information at GPP.v(113): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 113
Warning (10230): Verilog HDL assignment warning at GPP.v(149): truncated value with size 32 to match size of target (2) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 149
Warning (10270): Verilog HDL Case Statement warning at GPP.v(164): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 164
Warning (10240): Verilog HDL Always Construct warning at GPP.v(163): inferring latch(es) for variable "MAresult", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[0]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[1]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[2]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[3]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[4]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[5]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[6]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[7]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[8]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[9]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[10]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[11]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[12]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[13]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[14]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (10041): Inferred latch for "MAresult[15]" at GPP.v(163) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 163
Info (12128): Elaborating entity "Datapath_GPP" for hierarchy "Datapath_GPP:comb_61" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 36
Warning (10858): Verilog HDL warning at GPP.v(184): object IR used but never assigned File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at GPP.v(185): object "RFr1a" assigned a value but never read File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at GPP.v(185): object "RFr2a" assigned a value but never read File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at GPP.v(185): object "RFr3a" assigned a value but never read File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at GPP.v(187): object "RFresult" assigned a value but never read File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 187
Warning (10230): Verilog HDL assignment warning at GPP.v(191): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 191
Warning (10230): Verilog HDL assignment warning at GPP.v(196): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 196
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(198): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 198
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(199): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 199
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(200): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 200
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(207): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 207
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(208): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 208
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(217): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at GPP.v(220): variable "rn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 220
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(220): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at GPP.v(220): variable "rm" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 220
Warning (10235): Verilog HDL Always Construct warning at GPP.v(221): variable "rn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 221
Warning (10027): Verilog HDL or VHDL warning at the GPP.v(221): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at GPP.v(221): variable "rm" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 221
Warning (10199): Verilog HDL Case Statement warning at GPP.v(222): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 222
Warning (10199): Verilog HDL Case Statement warning at GPP.v(223): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 223
Warning (10199): Verilog HDL Case Statement warning at GPP.v(232): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 232
Warning (10230): Verilog HDL assignment warning at GPP.v(238): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at GPP.v(254): variable "r_data1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 254
Warning (10240): Verilog HDL Always Construct warning at GPP.v(243): inferring latch(es) for variable "addr", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 243
Warning (10030): Net "IR.0000" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0001" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0010" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0011" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0100" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0101" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0110" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.0111" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.1000" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.1001" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Warning (10030): Net "IR.1010" at GPP.v(184) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 184
Info (10041): Inferred latch for "R[1]" at GPP.v(243) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 243
Info (10041): Inferred latch for "R[0]" at GPP.v(243) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 243
Error (10028): Can't resolve multiple constant drivers for net "R[0]" at GPP.v(193) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 193
Error (10029): Constant driver at GPP.v(243) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 243
Error (10028): Can't resolve multiple constant drivers for net "R[1]" at GPP.v(193) File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 193
Error (12152): Can't elaborate user hierarchy "Datapath_GPP:comb_61" File: C:/intelFPGA_lite/18.1/GPP/GPP.v Line: 36
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/GPP/output_files/GPP.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 76 warnings
    Error: Peak virtual memory: 4715 megabytes
    Error: Processing ended: Thu Nov 28 23:10:38 2019
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/GPP/output_files/GPP.map.smsg.


