<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_ssc.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_ssc.h,v $
 * Revision 1.4  2007/02/15 16:20:38  haraldkipp
 * Wrong SSC clock naming broke external clock feeding. Fixed.
 *
 * Revision 1.3  2006/09/29 12:44:17  haraldkipp
 * Just sorted lines a bit.
 *
 * Revision 1.2  2006/08/31 19:12:13  haraldkipp
 * Frame sync definitions added.
 *
 * Revision 1.1  2006/08/05 11:58:54  haraldkipp
 * First release.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>SSC Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91_ssc.h::SSC_CR_OFF" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a0">SSC_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="at91_ssc.h::SSC_CR" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a1">SSC_CR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="at91_ssc.h::SSC_RXEN" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a2">SSC_RXEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91_ssc.h::SSC_RXDIS" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a3">SSC_RXDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91_ssc.h::SSC_TXEN" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a4">SSC_TXEN</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91_ssc.h::SSC_TXDIS" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a5">SSC_TXDIS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91_ssc.h::SSC_SWRST" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a6">SSC_SWRST</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Clock Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91_ssc.h::SSC_CMR_OFF" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a7">SSC_CMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91_ssc.h::SSC_CMR" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a8">SSC_CMR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_CMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="at91_ssc.h::SSC_DIV_LSB" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a9">SSC_DIV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of clock divider. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91_ssc.h::SSC_DIV" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a10">SSC_DIV</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Receive/Transmit Clock Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91_ssc.h::SSC_RCMR_OFF" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a11">SSC_RCMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91_ssc.h::SSC_RCMR" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a12">SSC_RCMR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_RCMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91_ssc.h::SSC_TCMR_OFF" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a13">SSC_TCMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91_ssc.h::SSC_TCMR" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a14">SSC_TCMR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_TCMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit clock mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a15">SSC_CKS</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_DIV" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a16">SSC_CKS_DIV</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Divided clock. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_RK" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a17">SSC_CKS_RK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RK clock signal. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_TK" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a18">SSC_CKS_TK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TK pin. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a19">SSC_CKO</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock output mode selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_NONE" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a20">SSC_CKO_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_CONT" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a21">SSC_CKO_CONT</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Continous receive clock. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_TRAN" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a22">SSC_CKO_TRAN</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock only during data transfers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23"></a><!-- doxytag: member="at91_ssc.h::SSC_CKI" ref="a23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a23">SSC_CKI</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock inversion. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG" ref="a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a24">SSC_CKG</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock gating selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_NONE" ref="a25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a25">SSC_CKG_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">None, continous clock. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_RFL" ref="a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a26">SSC_CKG_RFL</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Continous receive clock. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_RFH" ref="a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a27">SSC_CKG_RFH</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive clock only during data transfers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28"></a><!-- doxytag: member="at91_ssc.h::SSC_START" ref="a28" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a28">SSC_START</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29"></a><!-- doxytag: member="at91_ssc.h::SSC_START_CONT" ref="a29" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a29">SSC_START_CONT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start as soon as enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30"></a><!-- doxytag: member="at91_ssc.h::SSC_START_TX" ref="a30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a30">SSC_START_TX</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on transmit start. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31"></a><!-- doxytag: member="at91_ssc.h::SSC_START_LOW_RF" ref="a31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a31">SSC_START_LOW_RF</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on low level RF. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32"></a><!-- doxytag: member="at91_ssc.h::SSC_START_HIGH_RF" ref="a32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a32">SSC_START_HIGH_RF</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on high level RF. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33"></a><!-- doxytag: member="at91_ssc.h::SSC_START_FALL_RF" ref="a33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a33">SSC_START_FALL_RF</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on falling edge RF. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34"></a><!-- doxytag: member="at91_ssc.h::SSC_START_RISE_RF" ref="a34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a34">SSC_START_RISE_RF</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on rising edge RF. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35"></a><!-- doxytag: member="at91_ssc.h::SSC_START_LEVEL_RF" ref="a35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a35">SSC_START_LEVEL_RF</a>&nbsp;&nbsp;&nbsp;0x00000600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on any RF level change. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36"></a><!-- doxytag: member="at91_ssc.h::SSC_START_EDGE_RF" ref="a36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a36">SSC_START_EDGE_RF</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start on any RF edge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37"></a><!-- doxytag: member="at91_ssc.h::SSC_START_COMP0" ref="a37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a37">SSC_START_COMP0</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive on compare 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38"></a><!-- doxytag: member="at91_ssc.h::SSC_STOP" ref="a38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a38">SSC_STOP</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive stop selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39"></a><!-- doxytag: member="at91_ssc.h::SSC_STTDLY" ref="a39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a39">SSC_STTDLY</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive start delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40"></a><!-- doxytag: member="at91_ssc.h::SSC_STTDLY_LSB" ref="a40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a40">SSC_STTDLY_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of receive start delay. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41"></a><!-- doxytag: member="at91_ssc.h::SSC_PERIOD" ref="a41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a41">SSC_PERIOD</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive period divider selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42"></a><!-- doxytag: member="at91_ssc.h::SSC_PERIOD_LSB" ref="a42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a42">SSC_PERIOD_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of receive period divider selection. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Receive/Transmit Frame Mode Registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43"></a><!-- doxytag: member="at91_ssc.h::SSC_RFMR_OFF" ref="a43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a43">SSC_RFMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44"></a><!-- doxytag: member="at91_ssc.h::SSC_RFMR" ref="a44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a44">SSC_RFMR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_RFMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45"></a><!-- doxytag: member="at91_ssc.h::SSC_TFMR_OFF" ref="a45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a45">SSC_TFMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit frame mode register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46"></a><!-- doxytag: member="at91_ssc.h::SSC_TFMR" ref="a46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a46">SSC_TFMR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_TFMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit frame mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47"></a><!-- doxytag: member="at91_ssc.h::SSC_DATLEN" ref="a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a47">SSC_DATLEN</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48"></a><!-- doxytag: member="at91_ssc.h::SSC_DATLEN_LSB" ref="a48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a48">SSC_DATLEN_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of data length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49"></a><!-- doxytag: member="at91_ssc.h::SSC_LOOP" ref="a49" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a49">SSC_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Loop mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50"></a><!-- doxytag: member="at91_ssc.h::SSC_MSBF" ref="a50" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a50">SSC_MSBF</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Most significant bit first. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51"></a><!-- doxytag: member="at91_ssc.h::SSC_DATNB" ref="a51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a51">SSC_DATNB</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data number per frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52"></a><!-- doxytag: member="at91_ssc.h::SSC_DATNB_LSB" ref="a52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a52">SSC_DATNB_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of data number per frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53"></a><!-- doxytag: member="at91_ssc.h::SSC_FSLEN" ref="a53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a53">SSC_FSLEN</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame sync. length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54"></a><!-- doxytag: member="at91_ssc.h::SSC_FSLEN_LSB" ref="a54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a54">SSC_FSLEN_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of receive frame sync. length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS" ref="a55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a55">SSC_FSOS</a>&nbsp;&nbsp;&nbsp;0x00700000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive frame sync. output selection. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_NONE" ref="a56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a56">SSC_FSOS_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No frame sync. Line set to input. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_NEGATIVE" ref="a57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a57">SSC_FSOS_NEGATIVE</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Negative pulse. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_POSITIVE" ref="a58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a58">SSC_FSOS_POSITIVE</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Positive pulse. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_LOW" ref="a59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a59">SSC_FSOS_LOW</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low during transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_HIGH" ref="a60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a60">SSC_FSOS_HIGH</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">High during transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_TOGGLE" ref="a61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a61">SSC_FSOS_TOGGLE</a>&nbsp;&nbsp;&nbsp;0x00500000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Toggling at each start. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62"></a><!-- doxytag: member="at91_ssc.h::SSC_FSEDGE" ref="a62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a62">SSC_FSEDGE</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame sync. edge detection. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Receive Holding Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63"></a><!-- doxytag: member="at91_ssc.h::SSC_RHR_OFF" ref="a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a63">SSC_RHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64"></a><!-- doxytag: member="at91_ssc.h::SSC_RHR" ref="a64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a64">SSC_RHR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive holding register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Transmit Holding Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65"></a><!-- doxytag: member="at91_ssc.h::SSC_THR_OFF" ref="a65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a65">SSC_THR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66"></a><!-- doxytag: member="at91_ssc.h::SSC_THR" ref="a66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a66">SSC_THR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit holding register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Receive Sync. Holding Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67"></a><!-- doxytag: member="at91_ssc.h::SSC_RSHR_OFF" ref="a67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a67">SSC_RSHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive sync. holding register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68"></a><!-- doxytag: member="at91_ssc.h::SSC_RSHR" ref="a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a68">SSC_RSHR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_RSHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive sync. holding register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Transmit Sync. Holding Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69"></a><!-- doxytag: member="at91_ssc.h::SSC_TSHR_OFF" ref="a69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a69">SSC_TSHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit sync. holding register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70"></a><!-- doxytag: member="at91_ssc.h::SSC_TSHR" ref="a70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a70">SSC_TSHR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_TSHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit sync. holding register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Receive Compare 0 Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71"></a><!-- doxytag: member="at91_ssc.h::SSC_RC0R_OFF" ref="a71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a71">SSC_RC0R_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive compare 0 register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72"></a><!-- doxytag: member="at91_ssc.h::SSC_RC0R" ref="a72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a72">SSC_RC0R</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_RC0R_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive compare 0 register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Receive Compare 1 Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73"></a><!-- doxytag: member="at91_ssc.h::SSC_RC1R_OFF" ref="a73" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a73">SSC_RC1R_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive compare 1 register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74"></a><!-- doxytag: member="at91_ssc.h::SSC_RC1R" ref="a74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a74">SSC_RC1R</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_RC1R_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive compare 1 register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75"></a><!-- doxytag: member="at91_ssc.h::SSC_SR_OFF" ref="a75" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a75">SSC_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76"></a><!-- doxytag: member="at91_ssc.h::SSC_SR" ref="a76" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a76">SSC_SR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77"></a><!-- doxytag: member="at91_ssc.h::SSC_TXRDY" ref="a77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a77">SSC_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78"></a><!-- doxytag: member="at91_ssc.h::SSC_TXEMPTY" ref="a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a78">SSC_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit empty. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79"></a><!-- doxytag: member="at91_ssc.h::SSC_ENDTX" ref="a79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a79">SSC_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of transmission. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a80"></a><!-- doxytag: member="at91_ssc.h::SSC_TXBUFE" ref="a80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a80">SSC_TXBUFE</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer empty. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81"></a><!-- doxytag: member="at91_ssc.h::SSC_RXRDY" ref="a81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a81">SSC_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive ready. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a82"></a><!-- doxytag: member="at91_ssc.h::SSC_OVRUN" ref="a82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a82">SSC_OVRUN</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83"></a><!-- doxytag: member="at91_ssc.h::SSC_ENDRX" ref="a83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a83">SSC_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of receiption. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a84"></a><!-- doxytag: member="at91_ssc.h::SSC_RXBUFF" ref="a84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a84">SSC_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer full. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85"></a><!-- doxytag: member="at91_ssc.h::SSC_CP0" ref="a85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a85">SSC_CP0</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86"></a><!-- doxytag: member="at91_ssc.h::SSC_CP1" ref="a86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a86">SSC_CP1</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Compare 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87"></a><!-- doxytag: member="at91_ssc.h::SSC_TXSYN" ref="a87" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a87">SSC_TXSYN</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit sync. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a88"></a><!-- doxytag: member="at91_ssc.h::SSC_RXSYN" ref="a88" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a88">SSC_RXSYN</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive sync. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89"></a><!-- doxytag: member="at91_ssc.h::SSC_TXENA" ref="a89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a89">SSC_TXENA</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a90"></a><!-- doxytag: member="at91_ssc.h::SSC_RXENA" ref="a90" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a90">SSC_RXENA</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive enable. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Interrupt Enable Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91"></a><!-- doxytag: member="at91_ssc.h::SSC_IER_OFF" ref="a91" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a91">SSC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a92"></a><!-- doxytag: member="at91_ssc.h::SSC_IER" ref="a92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a92">SSC_IER</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Interrupt Disable Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93"></a><!-- doxytag: member="at91_ssc.h::SSC_IDR_OFF" ref="a93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a93">SSC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a94"></a><!-- doxytag: member="at91_ssc.h::SSC_IDR" ref="a94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a94">SSC_IDR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register address. <br></td></tr>
<tr><td colspan="2"><br><h2>SSC Interrupt Mask Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95"></a><!-- doxytag: member="at91_ssc.h::SSC_IMR_OFF" ref="a95" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a95">SSC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a96"></a><!-- doxytag: member="at91_ssc.h::SSC_IMR" ref="a96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__ssc_8h.html#a96">SSC_IMR</a>&nbsp;&nbsp;&nbsp;(SSC_BASE + SSC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register address. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
