{"vcs1":{"timestamp_begin":1732261695.068344331, "rt":1.75, "ut":0.60, "st":0.30}}
{"vcselab":{"timestamp_begin":1732261696.905293724, "rt":1.39, "ut":0.34, "st":0.20}}
{"link":{"timestamp_begin":1732261698.382637803, "rt":0.41, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732261694.365620980}
{"VCS_COMP_START_TIME": 1732261694.365620980}
{"VCS_COMP_END_TIME": 1732261700.808331130}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223336}}
