<!doctype html>
<head>
<meta charset=utf-8>
<link rel="stylesheet" href="simics.css">
<title>DEC21140A-dml</title>
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head><body>
<div class=chain>
<a href="__rm_class_dec21140a.html" class="previous">DEC21140A</a>
<a href="__rm_class_dec21143.html" class="next">DEC21143</a>
</div>
<div class=path>
<a href="index.html">Simics Reference Manual</a>&nbsp;/&nbsp;
<a href="classes.html">5 Classes</a>&nbsp;/&nbsp;
</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_DEC21140A-dml">DEC21140A-dml</a></h1>
<p>

<a name="DEC21140A-dml"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_DEC21140A-dml">DEC21140A-dml</a>
</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">DEC21140A Ethernet controller.
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem">conf_object, ieee_802_3_mac, ieee_802_3_mac_v3, io_memory, log_object, pci_device</dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.csr</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)<br><b>bank.pci_config</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (probe) : Port for generic device access count</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:config_registers"><b><i>config_registers</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_config_registers"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <code>[i*]</code>.
The PCI configuration registers, each 32 bits in size.</dd></dl><p></p><dl><dt id="dt:expansion_rom_size"><b><i>expansion_rom_size</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_expansion_rom_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
The size of the expansion ROM mapping.</dd></dl><p></p><dl><dt id="dt:mii_bus"><b><i>mii_bus</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_mii_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
MII Management Bus
<p>
Required interfaces: <code>mii_management</code>.</p></dd></dl><p></p><dl><dt id="dt:pci_bus"><b><i>pci_bus</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
The PCI bus this device is connected to, implementing the <code>pci-bus</code> interface.
<p>
Required interfaces: <code>io_memory</code>, <code>pci_bus</code>.</p></dd></dl><p></p><dl><dt id="dt:bank-pci_config-bist"><b><i>bank.pci_config.bist</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.bist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Build-in Self Test</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cache_line_size"><b><i>bank.pci_config.cache_line_size</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.cache_line_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
CacheLine Size</dd></dl><p></p><dl><dt id="dt:bank-pci_config-capabilities_ptr"><b><i>bank.pci_config.capabilities_ptr</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.capabilities_ptr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Capabilities Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cardbus_cis_ptr"><b><i>bank.pci_config.cardbus_cis_ptr</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.cardbus_cis_ptr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Cardbus CIS Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-class_code"><b><i>bank.pci_config.class_code</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.class_code"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Class Code</dd></dl><p></p><dl><dt id="dt:bank-pci_config-command"><b><i>bank.pci_config.command</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.command"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Command Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-device_id"><b><i>bank.pci_config.device_id</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.device_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Device ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-header_type"><b><i>bank.pci_config.header_type</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.header_type"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Header Type</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_line"><b><i>bank.pci_config.interrupt_line</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.interrupt_line"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Line</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_pin"><b><i>bank.pci_config.interrupt_pin</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.interrupt_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Interrupt Pin</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupts"><b><i>bank.pci_config.interrupts</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.interrupts"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Raised _internal_ interrupts</dd></dl><p></p><dl><dt id="dt:bank-pci_config-latency_timer"><b><i>bank.pci_config.latency_timer</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.latency_timer"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Latency Timer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-max_lat"><b><i>bank.pci_config.max_lat</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.max_lat"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
MAX_LAT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-min_gnt"><b><i>bank.pci_config.min_gnt</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.min_gnt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
MIN_GNT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-revision_id"><b><i>bank.pci_config.revision_id</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.revision_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Revision ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-status"><b><i>bank.pci_config.status</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_id"><b><i>bank.pci_config.subsystem_id</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.subsystem_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subsystem ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_vendor_id"><b><i>bank.pci_config.subsystem_vendor_id</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.subsystem_vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Subsystem Vendor ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-vendor_id"><b><i>bank.pci_config.vendor_id</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_pci_config.vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <code>integer</code>.
Vendor ID</dd></dl><p></p><dl><dt id="dt:phy"><b><i>phy</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_phy"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
Phy object
<p>
Required interfaces: <code>ieee_802_3_phy_v2</code>.</p></dd></dl><p></p><dl><dt id="dt:serial_eeprom"><b><i>serial_eeprom</i></b></dt><p><a name="__rm_attribute_DEC21140A-dml_serial_eeprom"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <code>[os]</code> or <code>object</code>.
Serial EEPROM
<p>
Required interfaces: <code>microwire</code>.</p></dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands defined by interface conf_object</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.break-hap">break-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.get-attribute-list">get-attribute-list</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.get-interface-list">get-interface-list</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.get-interface-port-list">get-interface-port-list</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.list-attributes">list-attributes</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.list-interfaces">list-interfaces</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log">log</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-group">log-group</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-level">log-level</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-setup">log-setup</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-size">log-size</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.log-type">log-type</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.trace-hap">trace-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.unbreak-hap">unbreak-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.untrace-hap">untrace-hap</a>, <a class="jdocu" href="namespace-commands-by-interface.html#__rm_command__lt_conf_object_gt_.wait-for-log">wait-for-log</a></dd>
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_DEC21140A-dml_gt_.print-pci-config-regs">print-pci-config-regs</a></b></td><td class="jdocu_noborder">print PCI configuration registers</td></tr>

</tbody></table>
</dd>
</dl><p>
</p><div class=chain>
<a href="__rm_class_dec21140a.html" class="previous">DEC21140A</a>
<a href="__rm_class_dec21143.html" class="next">DEC21143</a>
</div>
