## 5.5. 构建处理器：将所有内容整合在一起

The **central processing unit** (CPU) implements the processing and control units of the von Neumann architecture, the parts that drive the execution of program instructions on program data (see [Figure 1](https://diveintosystems.org/book/C5-Arch/cpu.html#FigCPUVonNeumann)).
中央处理单元（CPU）实现了冯·诺依曼体系结构的处理和控制单元，这些部分驱动程序指令对程序数据的执行（参见[图 1](https://diveintosystems.org/book/C5-Arch/cpu.html#FigCPUVonNeumann)）。


![von Neumann architecture is the 5 units connected by buses](https://diveintosystems.org/book/C5-Arch/_images/vonneumann.png)

Figure 1. The CPU implements the processing and control unit parts of the von Neumann architecture.
图 1. CPU 实现了冯·诺依曼架构的处理和控制单元部分。

The CPU is constructed from basic arithmetic/logic, storage, and control circuit building blocks. Its main functional components are the **arithmetic logic unit** (ALU), which performs arithmetic and logic operations; a set of general-purpose **registers** for storing program data; some control circuitry and special-purpose registers that are used in the implementation of instruction execution; and a **clock** that drives the circuitry of the CPU to execute program instructions.
CPU 由基本的算术/逻辑、存储和控制电路构建模块构成，其主要功能部件包括：执行算术和逻辑运算的**算术逻辑单元**（ALU）；一组用于存储程序数据的通用**寄存器**；一些用于实现指令执行的控制电路和专用寄存器；以及驱动 CPU 电路执行程序指令的**时钟**。

In this section, we present the main parts of the CPU, including the ALU and register file, and show how they are combined to implement a CPU. In the next section, we discuss how the CPU executes program instructions and how the clock is used to drive the execution of program instructions.
本节介绍 CPU 的主要部件，包括 ALU 和寄存器文件，并说明如何将它们组合起来实现 CPU。下一节将讨论 CPU 如何执行程序指令以及如何使用时钟来驱动程序指令的执行。
### [](https://diveintosystems.org/book/C5-Arch/cpu.html#_the_alu)5.5.1. ALU

The ALU is a complex circuit that implements all arithmetic and logic operations on signed and unsigned integers. A separate floating-point unit performs arithmetic operations on floating-point values. The ALU takes integer operand values and an **opcode** value that specifies the operation to perform (e.g. addition). The ALU outputs the resulting value of performing the specified operation on the operand inputs and **condition code** values that encode information about the result of the operation. Common condition codes specify whether the ALU result is negative, zero, or if there is a carry-out bit from the operation. For example, given the C statement

ALU 是一个复杂的电路，可实现有符号和无符号整数的所有算术和逻辑运算。单独的浮点单元对浮点值执行算术运算。ALU 采用整数操作数值和 **opcode** 值，该值指定要执行的操作（例如加法）。ALU 输出对操作数输入执行指定操作的结果值和 **条件码** 值，该值对操作结果的信息进行编码。常见的条件码指定 ALU 结果是负数、零还是操作中是否有进位位。例如，给定 C 语句

```c
x = 6 + 8;
```

the CPU begins executing the addition by feeding the operand values (6 and 8) and the bits that encode an ADD operation to the ALU circuit. The ALU computes the result and outputs it along with condition codes to indicate that the result is nonnegative, is nonzero, and causes no carry-out. Each condition code is encoded in a single bit. A bit value of 1 indicates that the condition holds, and a bit value of 0 indicates that it does not hold for the ALU result. In our example, the bit pattern 000 specifies the set of three conditions associated with executing 6+8: the result is not negative (0), is not zero (0), and the carry-out value is zero (0).
CPU 通过将操作数值（6 和 8）和编码 ADD 运算的位馈送到 ALU 电路来开始执行加法。ALU 计算结果并将其与条件代码一起输出，以指示结果为非负、非零且不会导致进位。每个条件代码都编码在一个位中。位值为 1 表示条件成立，位值为 0 表示它不适用于 ALU 结果。在我们的示例中，位模式 000 指定与执行 6+8 相关的三个条件集：结果不为负（0）、不为零（0）并且进位值为零（0）。

Condition codes, set by the ALU as part of its execution of an operation, are sometimes used by subsequent instructions that choose an action based on a particular condition. For example, an ADD instruction can compute the (x + 8) part of the following `if` statement:

条件代码由 ALU 在执行操作时设置，有时会被后续指令使用，这些指令会根据特定条件选择操作。例如，ADD 指令可以计算以下`if`语句的 (x + 8) 部分：

```c
if( (x + 8) != 0 ) {
    x++;
}
```

The ALU’s execution of the ADD instruction sets condition codes based on the result of adding `(x + 8)`. A conditional jump instruction executed after the ADD instruction tests the condition code bits set by the ADD instruction and either jumps (skips over executing the instructions in the `if` body) or not based on their value. For example, if the ADD instruction sets the zero condition code to 0, the conditional jump instruction will not jump past the instructions associated with the `if` body (0 for the zero condition code means that the result of the ADD was not zero). If the zero condition code is 1, it will jump past the `if` body instructions. To implement a jump past a set of instructions, the CPU writes the memory address of the first instruction after the `if` body instructions into the **program counter** (PC), which contains the address of the next instruction to execute.
ALU 执行 ADD 指令时会根据`(x + 8)`相加的结果设置条件码。在 ADD 指令之后执行的条件跳转指令会测试 ADD 指令设置的条件码位，并根据其值进行跳转（跳过执行`if`主体中的指令）或不跳转。例如，如果 ADD 指令将零条件码设置为 0，则条件跳转指令将不会跳转与`if`主体相关的指令（零条件码为 0 表示 ADD 的结果不为零）。如果零条件码为 1，它将跳转跳过`if`主体指令。为了实现跳过一组指令，CPU 将`if`主体指令后的第一条指令的内存地址写入**程序计数器**（PC），其中包含下一条要执行的指令的地址。

An ALU circuit combines several arithmetic and logic circuits (for implementing its set of operations) with a multiplexer circuit to pick the ALU’s output. Rather than trying to selectively activate only the arithmetic circuit associated with the specific operation, a simple ALU sends its operand input values to all of its internal arithmetic and logic circuits. The output from all of the ALU’s internal arithmetic and logic circuits are input to its multiplexer circuit, which chooses the ALU’s output. The opcode input to the ALU is used as the signal input to the multiplexer to select which arithmetic/logic operation to select as the ALU’s output. Condition code output is based on the MUX output combined with circuitry to test the output’s value to determine each condition code bit.
ALU 电路将多个算术和逻辑电路（用于实现其一组操作）与多路复用器电路相结合，以选择 ALU 的输出。简单的 ALU 不会尝试选择性地仅激活与特定操作相关的算术电路，而是将其操作数输入值发送到其所有内部算术和逻辑电路。ALU 的所有内部算术和逻辑电路的输出都输入到其多路复用器电路，该电路选择 ALU 的输出。ALU 的操作码输入用作多路复用器的信号输入，以选择将哪个算术/逻辑操作选为 ALU 的输出。条件代码输出基于 MUX 输出，并结合电路来测试输出的值以确定每个条件代码位。

[Figure 2](https://diveintosystems.org/book/C5-Arch/cpu.html#Fig4opALU) shows an example ALU circuit that performs four different operations (ADD, OR, AND, and EQUALS) on two 32-bit operands. It also produces a single condition code output that indicates whether the result of the operation is zero. Notice that the ALU directs the opcode to a multiplexer that selects which of the ALU’s four arithmetic results it outputs.
[图 2](https://diveintosystems.org/book/C5-Arch/cpu.html#Fig4opALU) 显示了一个示例 ALU 电路，该电路对两个 32 位操作数执行四种不同的运算（ADD、OR、AND 和 EQUALS）。它还会产生一个条件码输出，指示运算结果是否为零。请注意，ALU 将操作码定向到多路复用器，该多路复用器选择输出 ALU 的四个算术结果中的哪一个。

![the 4 operations alu with single condition code for zero](https://diveintosystems.org/book/C5-Arch/_images/alu.png)

Figure 2. A four-function ALU that performs ADD, OR, AND, and EQUALS on two 32-bit operands. It has one condition code output bit that specifies whether the result is 0.
图 2. 四功能 ALU，对两个 32 位操作数执行 ADD、OR、AND 和 EQUALS 运算。它有一个条件代码输出位，用于指定结果是否为 0。

The opcode input to the ALU comes from bits in the instruction that the CPU is executing. For example, the binary encoding for an ADD instruction might consist of four parts:

ALU 的操作码输入来自 CPU 正在执行的指令中的位。例如，ADD 指令的二进制编码可能由四部分组成：

 >  | OPCODE BITS | OPERAND A SOURCE | OPERAND B SOURCE | RESULT DESTINATION |


Depending on the CPU architecture, operand source bits might encode a CPU register, the memory address storing the operand value, or literal operand values. For example, in an instruction to perform 6 + 8, the literal values 6 and 8 could be encoded directly into the operand specifier bits of the instruction.
根据 CPU 架构，操作数源位可能编码 CPU 寄存器、存储操作数值的内存地址或文字操作数值。例如，在执行 6 + 8 的指令中，文字值 6 和 8 可以直接编码到指令的操作数说明符位中。

For our ALU, the opcode requires two bits because the ALU supports four operations, and two bits can encode four distinct values (00, 01, 10, 11), one for each operation. In general, an ALU that performs _N_ distinct operations, needs log2(_N_) opcode bits to specify which operation result to output from the ALU.
对于我们的 ALU，操作码需要两位，因为 ALU 支持四种操作，两位可以编码四个不同的值 (00、01、10、11)，每个操作一个值。通常，执行 _N_ 个不同操作的 ALU 需要 log2(_N_) 个操作码位来指定从 ALU 输出哪个操作结果。

[Figure 3](https://diveintosystems.org/book/C5-Arch/cpu.html#Fig4opcodebits) shows an example of how the opcode and operand bits of an ADD instruction are used as input into our ALU.
[图 3](https://diveintosystems.org/book/C5-Arch/cpu.html#Fig4opcodebits) 展示了如何将 ADD 指令的操作码和操作数位用作 ALU 的输入。

![instruction and opcode bits sent as three input values into ALU](https://diveintosystems.org/book/C5-Arch/_images/aluadd.png)

Figure 3. Opcode bits from an instruction are used by the ALU to choose which operation to output. In this example, different bits from an ADD instruction are fed into the ALU operand and opcode inputs to perform addition of 6 and 8.
图 3. ALU 使用指令中的操作码位来选择输出哪个操作。在此示例中，ADD 指令中的不同位被输入到 ALU 操作数和操作码输入中，以执行 6 和 8 的加法。
### [](https://diveintosystems.org/book/C5-Arch/cpu.html#_the_register_file)5.5.2. 寄存器文件

At the top of the memory hierarchy, the CPU’s set of general-purpose registers store temporary values. CPUs provide a very small number of registers, commonly 8-32 (e.g., the IA32 architecture provides 8, MIPS provides 16, and ARM provides 13). Instructions often get their operand values from, or store their results to, general-purpose registers. For example, an ADD instruction may be encoded as _"add the value from Register 1 to the value from Register 2 and store the result in Register 3"_.
在内存层次结构的顶部，CPU 的通用寄存器组存储临时值。CPU 提供的寄存器数量非常少，通常为 8-32 个（例如，IA32 架构提供 8 个，MIPS 提供 16 个，ARM 提供 13 个）。指令通常从通用寄存器获取操作数值或将结果存储到通用寄存器。例如，ADD 指令可以编码为“将寄存器 1 中的值添加到寄存器 2 中的值，并将结果存储在寄存器 3 中”。

The CPU’s set of general-purpose registers is organized into a **register file** circuit. A register file consists of a set of [register circuits](https://diveintosystems.org/book/C5-Arch/storagecircs.html#_cpu_register) for storing data values and some [control circuits](https://diveintosystems.org/book/C5-Arch/controlcircs.html#_control_circuits) for controlling reads and writes to its registers. The circuit typically has a single data input line for the value to write into one of its registers, and two data output lines for simultaneously reading two values from its registers.
CPU 的通用寄存器集被组织成一个 **寄存器文件** 电路。寄存器文件由一组 [寄存器电路](https://diveintosystems.org/book/C5-Arch/storagecircs.html#_cpu_register) 用于存储数据值和一些 [控制电路](https://diveintosystems.org/book/C5-Arch/controlcircs.html#_control_circuits) 用于控制对其寄存器的读写组成。该电路通常具有一条数据输入线，用于将值写入其一个寄存器，以及两条数据输出线，用于同时从其寄存器读取两个值。

[Figure 4](https://diveintosystems.org/book/C5-Arch/cpu.html#Figregfile) shows an example of a register file circuit with four registers. Its two output values (Data out0 and Data out1) are controlled by two multiplexer circuits. Each of its read selection inputs (Sr0 and Sr1) is fed into one of the MUXs to pick the register value for the corresponding output. The data input to the register file (the Data in line) is sent to every register circuit, and its write enable (WE) input is fed through a demultiplexer (DMUX) circuit first before being sent to each register circuit. A DMUX circuit takes one input value and chooses which of _N_ outputs to send the value to, sending the remaining _N-1_ outputs 0. The write selection input (Sw) to the register file is sent to the DMUX circuit to choose the WE value’s destination register. When the register file’s WE input value is 0, no value is written into a register because each register’s WE bit also gets 0 (thus, Data in has no effect on the values stored in the registers). When the WE bit is 1, the DMUX outputs a WE bit value of 1 to only the register specified by the write selection input (Sw), resulting in the Data in value being written to the selected register only.
[图 4](https://diveintosystems.org/book/C5-Arch/cpu.html#Figregfile) 显示了具有四个寄存器的寄存器文件电路的示例。 它的两个输出值（Data out0 和 Data out1）由两个多路复用器电路控制。 它的每个读取选择输入（Sr0 和 Sr1）都被馈送到其中一个 MUX，以选择相应输出的寄存器值。 寄存器文件的数据输入（Data in line）被发送到每个寄存器电路，它的写使能（WE）输入首先通过解复用器（DMUX）电路，然后再发送到每个寄存器电路。 DMUX 电路接受一个输入值并选择将该值发送到 N 个输出中的哪一个，将剩余的 N-1 个输出发送 0。 寄存器文件的写选择输入（Sw）被发送到 DMUX 电路以选择 WE 值的目标寄存器。当寄存器文件的 WE 输入值为 0 时，不会将任何值写入寄存器，因为每个寄存器的 WE 位也为 0（因此，Data in 对存储在寄存器中的值没有影响）。当 WE 位为 1 时，DMUX 仅向写选择输入 (Sw) 指定的寄存器输出 WE 位值 1，从而导致 Data in 值仅写入选定的寄存器。

![register file](https://diveintosystems.org/book/C5-Arch/_images/regfile.png)

Figure 4. The register file: the set of CPU general-purpose registers used to store instruction operand and result values.
图 4. 寄存器文件：用于存储指令操作数和结果值的一组 CPU 通用寄存器。
#### [](https://diveintosystems.org/book/C5-Arch/cpu.html#_special_purpose_registers)特殊用途寄存器

In addition to the set of general-purpose registers in the register file, a CPU contains special-purpose registers that store the address and content of instructions. The **program counter** (PC) stores the memory address of the next instruction to execute, and the **instruction register** (IR) stores the bits of the current instruction being executed by the CPU. The bits of the instruction stored in the IR are used as input into different parts of the CPU during the instruction’s execution. We discuss these registers in more detail in the next section on [instruction execution](https://diveintosystems.org/book/C5-Arch/instrexec.html#_the_processors_execution_of_program_instructions).
除了寄存器文件中的一组通用寄存器之外，CPU 还包含专用寄存器，用于存储指令的地址和内容。**程序计数器** (PC) 存储下一条要执行的指令的内存地址，**指令寄存器** (IR) 存储 CPU 正在执行的当前指令的位。存储在 IR 中的指令位在指令执行期间用作 CPU 不同部分的输入。我们将在下一节[指令执行](https://diveintosystems.org/book/C5-Arch/instrexec.html#_the_processors_execution_of_program_instructions) 中更详细地讨论这些寄存器。

### [](https://diveintosystems.org/book/C5-Arch/cpu.html#_the_cpu)5.5.3. CPU

With the ALU and register file circuits, we can build the main parts of the CPU, as shown in [Figure 5](https://diveintosystems.org/book/C5-Arch/cpu.html#Figcpu). Because instruction operands often come from values stored in general-purpose registers, the register file’s outputs send data to the ALU’s inputs. Similarly, because instruction results are often stored in registers, the ALU’s result output is sent as input to the register file. The CPU has additional circuitry to move data between the ALU, register file, and other components (e.g., main memory).
利用 ALU 和寄存器文件电路，我们可以构建 CPU 的主要部分，如 [图 5](https://diveintosystems.org/book/C5-Arch/cpu.html#Figcpu) 所示。由于指令操作数通常来自存储在通用寄存器中的值，因此寄存器文件的输出会将数据发送到 ALU 的输入。同样，由于指令结果通常存储在寄存器中，因此 ALU 的结果输出会作为输入发送到寄存器文件。CPU 具有额外的电路来在 ALU、寄存器文件和其他组件（例如主存储器）之间移动数据。

![the cpu is built from register file and ALU circuits](https://diveintosystems.org/book/C5-Arch/_images/cpu.png)

Figure 5. The ALU and register file make up the main parts of the CPU. The ALU performs operations, and the register file stores operand and result values. Additional special-purpose registers store instruction addresses (PC) and contents (IR). Note that instructions might retrieve operands from or store results to locations other than the register file (e.g., main memory).
图 5. ALU 和寄存器文件构成了 CPU 的主要部分。ALU 执行操作，寄存器文件存储操作数和结果值。其他专用寄存器存储指令地址 (PC) 和内容 (IR)。请注意，指令可能会从寄存器文件以外的位置（例如主存储器）检索操作数或将结果存储到其他位置。

These main parts of the CPU make up its **data path**. The data path consists of the parts of the CPU that perform arithmetic and logic operations (the ALU) and store data (registers), and the buses that connect these parts. The CPU also implements a **control path** that drives the execution of program instructions by the ALU on operands stored in the register file. Additionally, the control path issues commands to I/O devices and coordinates memory accesses as needed by instructions. For example, some instructions may get their operand values directly from (or store their results directly to) memory locations rather than general-purpose registers. In the next section, we focus our discussion of CPU instruction execution on instructions that get operand values and store results to the register file. The CPU requires additional control circuitry to read operand values or to write instruction results to other locations, but the main instruction execution steps behave the same regardless of the source and destination locations.
CPU 的这些主要部分构成了它的**数据路径**。数据路径由执行算术和逻辑运算（ALU）和存储数据（寄存器）的 CPU 部分以及连接这些部分的总线组成。CPU 还实现了一条**控制路径**，该路径驱动 ALU 对存储在寄存器文件中的操作数执行程序指令。此外，控制路径向 I/O 设备发出命令并根据指令的需要协调内存访问。例如，某些指令可能直接从内存位置而不是通用寄存器获取其操作数值（或将其结果直接存储到内存位置）。在下一节中，我们将重点讨论获取操作数值并将结果存储到寄存器文件的指令上的 CPU 指令执行。CPU 需要额外的控制电路来读取操作数值或将指令结果写入其他位置，但无论源位置和目标位置如何，主要指令执行步骤的行为都相同。