{"Source Block": ["oh/src/mio/hdl/mrx_io.v@99:112@HdlStmAssign", "\n   //########################################\n   //# HANDL DDR/SDR\n   //########################################\n   \n   assign io_packet[2*NMIO-1:0] =  ~ddr_mode             ? sdr_data[2*NMIO-1:0] :\n\t\t\t  \t    ddr_mode & ~lsbfirst ? {ddr_data[NMIO-1:0],\n\t\t\t\t   \t\t           ddr_data[2*NMIO-1:NMIO]} :\n\t\t\t                                   ddr_data[2*NMIO-1:0];\n   \nendmodule // mrx_io\n\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[104, "   assign io_packet[2*NMIO-1:0] =  ~ddr_mode             ? sdr_data[2*NMIO-1:0] :\n"], [105, "\t\t\t  \t    ddr_mode & ~lsbfirst ? {ddr_data[NMIO-1:0],\n"], [106, "\t\t\t\t   \t\t           ddr_data[2*NMIO-1:NMIO]} :\n"], [107, "\t\t\t                                   ddr_data[2*NMIO-1:0];\n"]], "Add": [[107, "   integer \t      i;   \n"], [107, "   always @ (posedge rx_clk)\n"], [107, "     for (i=0;i<8;i=i+1)\n"], [107, "       shiftreg[i*8+:8] <= data_select[i] ? mux_data[i*8+:8] : shiftreg[i*8+:8];\n"], [107, "   assign io_packet[63:0] = shiftreg[63:0];\n"], [107, "   oh_rsync oh_rsync(.nrst_out\t(io_nreset),\n"], [107, "\t\t     .clk\t(rx_clk),\n"], [107, "\t\t     .nrst_in\t(nreset));\n"]]}}