<stg><name>fp2_decode.2</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:0 %x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %temp = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %temp_71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_71"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64">
<![CDATA[
entry:6 %call_ln0 = call void @fp2_decode.2_Pipeline_VITIS_LOOP_51_1, i9 %x_read, i64 %PKB

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:8 %call_ln0 = call void @fp2_decode.2_Pipeline_3, i64 %temp_71

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:11 %call_ln0 = call void @fp2_decode.2_Pipeline_4, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64">
<![CDATA[
entry:6 %call_ln0 = call void @fp2_decode.2_Pipeline_VITIS_LOOP_51_1, i9 %x_read, i64 %PKB

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:8 %call_ln0 = call void @fp2_decode.2_Pipeline_3, i64 %temp_71

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:11 %call_ln0 = call void @fp2_decode.2_Pipeline_4, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %enc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %enc

]]></Node>
<StgValue><ssdm name="enc_read"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="9" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @fp2_decode.2_Pipeline_VITIS_LOOP_53_2, i32 %enc_read, i8 %gmem2, i9 %x_read, i64 %PKB

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="9" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @fp2_decode.2_Pipeline_VITIS_LOOP_53_2, i32 %enc_read, i8 %gmem2, i9 %x_read, i64 %PKB

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:9 %call_ln62 = call void @mp_mul.862, i64 %PKB, i9 %x_read, i64 %Montgomery_R2_1, i64 %temp_71

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:9 %call_ln62 = call void @mp_mul.862, i64 %PKB, i9 %x_read, i64 %Montgomery_R2_1, i64 %temp_71

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="27" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:10 %call_ln63 = call void @rdc_mont.2, i64 %temp_71, i64 %PKB, i9 %x_read, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="28" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:10 %call_ln63 = call void @rdc_mont.2, i64 %temp_71, i64 %PKB, i9 %x_read, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="29" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:12 %add_ln62 = add i9 %x_read, i9 64

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:13 %call_ln62 = call void @mp_mul.862, i64 %PKB, i9 %add_ln62, i64 %Montgomery_R2_1, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="31" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:13 %call_ln62 = call void @mp_mul.862, i64 %PKB, i9 %add_ln62, i64 %Montgomery_R2_1, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="32" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:14 %call_ln63 = call void @rdc_mont.2, i64 %temp, i64 %PKB, i9 %add_ln62, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="33" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_73, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="35" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:14 %call_ln63 = call void @rdc_mont.2, i64 %temp, i64 %PKB, i9 %add_ln62, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>

<operation id="36" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
entry:15 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
