#include <linux/init.h>#include <linux/interrupt.h>#include <linux/irq.h>#include <linux/kthread.h>#include <linux/slab.h>#include <linux/i2c/twl.h>#define REG_PIH_ISR_P1			0x01#define REG_PIH_ISR_P2			0x02#define REG_PIH_SIR			0x03	static int irq_line;struct sih {	char	name[8];	u8	module;				u8	control_offset;			bool	set_cor;	u8	bits;				u8	bytes_ixr;			u8	edr_offset;	u8	bytes_edr;			u8	irq_lines;			struct irq_data {		u8	isr_offset;		u8	imr_offset;	} mask[2];	};static const struct sih *sih_modules;static int nr_sih_modules;#define SIH_INITIALIZER(modname, nbits) \	.module		= TWL4030_MODULE_ ## modname, \	.control_offset = TWL4030_ ## modname ## _SIH_CTRL, \	.bits		= nbits, \	.bytes_ixr	= DIV_ROUND_UP(nbits, 8), \	.edr_offset	= TWL4030_ ## modname ## _EDR, \	.bytes_edr	= DIV_ROUND_UP((2*(nbits)), 8), \	.irq_lines	= 2, \	.mask = { { \		.isr_offset	= TWL4030_ ## modname ## _ISR1, \		.imr_offset	= TWL4030_ ## modname ## _IMR1, \	}, \	{ \		.isr_offset	= TWL4030_ ## modname ## _ISR2, \		.imr_offset	= TWL4030_ ## modname ## _IMR2, \	}, },#define TWL4030_INT_PWR_EDR		TWL4030_INT_PWR_EDR1#define TWL4030_MODULE_KEYPAD_KEYP	TWL4030_MODULE_KEYPAD#define TWL4030_MODULE_INT_PWR		TWL4030_MODULE_INTstatic const struct sih sih_modules_twl4030[6] = {	[0] = {		.name		= "gpio",		.module		= TWL4030_MODULE_GPIO,		.control_offset	= REG_GPIO_SIH_CTRL,		.set_cor	= true,		.bits		= TWL4030_GPIO_MAX,		.bytes_ixr	= 3,				.edr_offset	= REG_GPIO_EDR1,		.bytes_edr	= 5,		.irq_lines	= 2,		.mask = { {			.isr_offset	= REG_GPIO_ISR1A,			.imr_offset	= REG_GPIO_IMR1A,		}, {			.isr_offset	= REG_GPIO_ISR1B,			.imr_offset	= REG_GPIO_IMR1B,		}, },	},	[1] = {		.name		= "keypad",		.set_cor	= true,		SIH_INITIALIZER(KEYPAD_KEYP, 4)	},	[2] = {		.name		= "bci",		.module		= TWL4030_MODULE_INTERRUPTS,		.control_offset	= TWL4030_INTERRUPTS_BCISIHCTRL,		.bits		= 12,		.bytes_ixr	= 2,		.edr_offset	= TWL4030_INTERRUPTS_BCIEDR1,				.bytes_edr	= 3,		.irq_lines	= 2,		.mask = { {			.isr_offset	= TWL4030_INTERRUPTS_BCIISR1A,			.imr_offset	= TWL4030_INTERRUPTS_BCIIMR1A,		}, {			.isr_offset	= TWL4030_INTERRUPTS_BCIISR1B,			.imr_offset	= TWL4030_INTERRUPTS_BCIIMR1B,		}, },	},	[3] = {		.name		= "madc",		SIH_INITIALIZER(MADC, 4)	},	[4] = {				.name		= "usb",	},	[5] = {		.name		= "power",		.set_cor	= true,		SIH_INITIALIZER(INT_PWR, 8)	},		};static const struct sih sih_modules_twl5031[8] = {	[0] = {		.name		= "gpio",		.module		= TWL4030_MODULE_GPIO,		.control_offset	= REG_GPIO_SIH_CTRL,		.set_cor	= true,		.bits		= TWL4030_GPIO_MAX,		.bytes_ixr	= 3,				.edr_offset	= REG_GPIO_EDR1,		.bytes_edr	= 5,		.irq_lines	= 2,		.mask = { {			.isr_offset	= REG_GPIO_ISR1A,			.imr_offset	= REG_GPIO_IMR1A,		}, {			.isr_offset	= REG_GPIO_ISR1B,			.imr_offset	= REG_GPIO_IMR1B,		}, },	},	[1] = {		.name		= "keypad",		.set_cor	= true,		SIH_INITIALIZER(KEYPAD_KEYP, 4)	},	[2] = {		.name		= "bci",		.module		= TWL5031_MODULE_INTERRUPTS,		.control_offset	= TWL5031_INTERRUPTS_BCISIHCTRL,		.bits		= 7,		.bytes_ixr	= 1,		.edr_offset	= TWL5031_INTERRUPTS_BCIEDR1,				.bytes_edr	= 2,		.irq_lines	= 2,		.mask = { {			.isr_offset	= TWL5031_INTERRUPTS_BCIISR1,			.imr_offset	= TWL5031_INTERRUPTS_BCIIMR1,		}, {			.isr_offset	= TWL5031_INTERRUPTS_BCIISR2,			.imr_offset	= TWL5031_INTERRUPTS_BCIIMR2,		}, },	},	[3] = {		.name		= "madc",		SIH_INITIALIZER(MADC, 4)	},	[4] = {				.name		= "usb",	},	[5] = {		.name		= "power",		.set_cor	= true,		SIH_INITIALIZER(INT_PWR, 8)	},	[6] = {		.name		= "eci_dbi",		.module		= TWL5031_MODULE_ACCESSORY,		.bits		= 9,		.bytes_ixr	= 2,		.irq_lines	= 1,		.mask = { {			.isr_offset	= TWL5031_ACIIDR_LSB,			.imr_offset	= TWL5031_ACIIMR_LSB,		}, },	},	[7] = {				.name		= "audio",		.module		= TWL5031_MODULE_ACCESSORY,		.control_offset	= TWL5031_ACCSIHCTRL,		.bits		= 2,		.bytes_ixr	= 1,		.edr_offset	= TWL5031_ACCEDR1,				.bytes_edr	= 1,		.irq_lines	= 2,		.mask = { {			.isr_offset	= TWL5031_ACCISR1,			.imr_offset	= TWL5031_ACCIMR1,		}, {			.isr_offset	= TWL5031_ACCISR2,			.imr_offset	= TWL5031_ACCIMR2,		}, },	},};#undef TWL4030_MODULE_KEYPAD_KEYP#undef TWL4030_MODULE_INT_PWR#undef TWL4030_INT_PWR_EDRstatic unsigned twl4030_irq_base;static struct completion irq_event;static int twl4030_irq_thread(void *data){	long irq = (long)data;	static unsigned i2c_errors;	static const unsigned max_i2c_errors = 100;	current->flags |= PF_NOFREEZE;	while (!kthread_should_stop()) {		int ret = 0;		int module_irq = 0;		u8 pih_isr = 0;		wait_for_completion_interruptible(&irq_event);		ret = twl_i2c_read_u8(TWL4030_MODULE_PIH, &pih_isr,					  REG_PIH_ISR_P1);		if (ret) {			pr_warning("twl4030: I2C error %d reading PIH ISR\n",					ret);			if (++i2c_errors >= max_i2c_errors) {				printk(KERN_ERR "Maximum I2C error count"						" exceeded.  Terminating %s.\n",						__func__);				break;			}			complete(&irq_event);			continue;		}		local_irq_disable();		for (module_irq = twl4030_irq_base;				pih_isr;				pih_isr >>= 1, module_irq++) {			if (pih_isr & 0x1) {				struct irq_desc *d = irq_to_desc(module_irq);				if (!d) {					pr_err("twl4030: Invalid SIH IRQ: %d\n",					       module_irq);					return -EINVAL;				}				if (d->status & IRQ_DISABLED)					note_interrupt(module_irq, d,							IRQ_NONE);				else					d->handle_irq(module_irq, d);			}		}		local_irq_enable();		enable_irq(irq);	}	return 0;}static irqreturn_t handle_twl4030_pih(int irq, void *devid){		disable_irq_nosync(irq);	complete(devid);	return IRQ_HANDLED;}static int twl4030_init_sih_modules(unsigned line){	const struct sih *sih;	u8 buf[4];	int i;	int status;	if (line > 1)		return -EINVAL;	irq_line = line;	memset(buf, 0xff, sizeof buf);	sih = sih_modules;	for (i = 0; i < nr_sih_modules; i++, sih++) {		if (!sih->bytes_ixr)			continue;		if (sih->irq_lines <= line)			continue;		status = twl_i2c_write(sih->module, buf,				sih->mask[line].imr_offset, sih->bytes_ixr);		if (status < 0)			pr_err("twl4030: err %d initializing %s %s\n",					status, sih->name, "IMR");		if (sih->set_cor) {			status = twl_i2c_write_u8(sih->module,					TWL4030_SIH_CTRL_COR_MASK,					sih->control_offset);			if (status < 0)				pr_err("twl4030: err %d initializing %s %s\n",						status, sih->name, "SIH_CTRL");		}	}	sih = sih_modules;	for (i = 0; i < nr_sih_modules; i++, sih++) {		u8 rxbuf[4];		int j;		if (!sih->bytes_ixr)			continue;		if (sih->irq_lines <= line)			continue;		for (j = 0; j < 2; j++) {			status = twl_i2c_read(sih->module, rxbuf,				sih->mask[line].isr_offset, sih->bytes_ixr);			if (status < 0)				pr_err("twl4030: err %d initializing %s %s\n",					status, sih->name, "ISR");			if (!sih->set_cor)				status = twl_i2c_write(sih->module, buf,					sih->mask[line].isr_offset,					sih->bytes_ixr);		}	}	return 0;}static inline void activate_irq(int irq){#ifdef CONFIG_ARM	set_irq_flags(irq, IRQF_VALID);#else		set_irq_noprobe(irq);#endif}static DEFINE_SPINLOCK(sih_agent_lock);static struct workqueue_struct *wq;struct sih_agent {	int			irq_base;	const struct sih	*sih;	u32			imr;	bool			imr_change_pending;	struct work_struct	mask_work;	u32			edge_change;	struct work_struct	edge_work;};static void twl4030_sih_do_mask(struct work_struct *work){	struct sih_agent	*agent;	const struct sih	*sih;	union {		u8	bytes[4];		u32	word;	}			imr;	int			status;	agent = container_of(work, struct sih_agent, mask_work);	spin_lock_irq(&sih_agent_lock);	if (agent->imr_change_pending) {		sih = agent->sih;				imr.word = cpu_to_le32(agent->imr << 8);		agent->imr_change_pending = false;	} else		sih = NULL;	spin_unlock_irq(&sih_agent_lock);	if (!sih)		return;	status = twl_i2c_write(sih->module, imr.bytes,			sih->mask[irq_line].imr_offset, sih->bytes_ixr);	if (status)		pr_err("twl4030: %s, %s --> %d\n", __func__,				"write", status);}static void twl4030_sih_do_edge(struct work_struct *work){	struct sih_agent	*agent;	const struct sih	*sih;	u8			bytes[6] = {0};	u32			edge_change = 0;	int			status = 0;	agent = container_of(work, struct sih_agent, edge_work);	spin_lock_irq(&sih_agent_lock);	edge_change = agent->edge_change;	agent->edge_change = 0;	sih = edge_change ? agent->sih : NULL;	spin_unlock_irq(&sih_agent_lock);	if (!sih)		return;	status = twl_i2c_read(sih->module, bytes + 1,			sih->edr_offset, sih->bytes_edr);	if (status) {		pr_err("twl4030: %s, %s --> %d\n", __func__,				"read", status);		return;	}	while (edge_change) {		int		i = fls(edge_change) - 1;		struct irq_desc	*d = irq_to_desc(i + agent->irq_base);		int		byte = 1 + (i >> 2);		int		off = (i & 0x3) * 2;		if (!d) {			pr_err("twl4030: Invalid IRQ: %d\n",			       i + agent->irq_base);			return;		}		bytes[byte] &= ~(0x03 << off);		raw_spin_lock_irq(&d->lock);		if (d->status & IRQ_TYPE_EDGE_RISING)			bytes[byte] |= BIT(off + 1);		if (d->status & IRQ_TYPE_EDGE_FALLING)			bytes[byte] |= BIT(off + 0);		raw_spin_unlock_irq(&d->lock);		edge_change &= ~BIT(i);	}	status = twl_i2c_write(sih->module, bytes,			sih->edr_offset, sih->bytes_edr);	if (status)		pr_err("twl4030: %s, %s --> %d\n", __func__,				"write", status);}static void twl4030_sih_mask(unsigned irq){	struct sih_agent *sih = get_irq_chip_data(irq);	unsigned long flags;	spin_lock_irqsave(&sih_agent_lock, flags);	sih->imr |= BIT(irq - sih->irq_base);	sih->imr_change_pending = true;	queue_work(wq, &sih->mask_work);	spin_unlock_irqrestore(&sih_agent_lock, flags);}static void twl4030_sih_unmask(unsigned irq){	struct sih_agent *sih = get_irq_chip_data(irq);	unsigned long flags;	spin_lock_irqsave(&sih_agent_lock, flags);	sih->imr &= ~BIT(irq - sih->irq_base);	sih->imr_change_pending = true;	queue_work(wq, &sih->mask_work);	spin_unlock_irqrestore(&sih_agent_lock, flags);}static int twl4030_sih_set_type(unsigned irq, unsigned trigger){	struct sih_agent *sih = get_irq_chip_data(irq);	struct irq_desc *desc = irq_to_desc(irq);	unsigned long flags;	if (!desc) {		pr_err("twl4030: Invalid IRQ: %d\n", irq);		return -EINVAL;	}	if (trigger & ~(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))		return -EINVAL;	spin_lock_irqsave(&sih_agent_lock, flags);	if ((desc->status & IRQ_TYPE_SENSE_MASK) != trigger) {		desc->status &= ~IRQ_TYPE_SENSE_MASK;		desc->status |= trigger;		sih->edge_change |= BIT(irq - sih->irq_base);		queue_work(wq, &sih->edge_work);	}	spin_unlock_irqrestore(&sih_agent_lock, flags);	return 0;}static struct irq_chip twl4030_sih_irq_chip = {	.name		= "twl4030",	.mask		= twl4030_sih_mask,	.unmask		= twl4030_sih_unmask,	.set_type	= twl4030_sih_set_type,};static inline int sih_read_isr(const struct sih *sih){	int status;	union {		u8 bytes[4];		u32 word;	} isr;	isr.word = 0;	status = twl_i2c_read(sih->module, isr.bytes,			sih->mask[irq_line].isr_offset, sih->bytes_ixr);	return (status < 0) ? status : le32_to_cpu(isr.word);}static void handle_twl4030_sih(unsigned irq, struct irq_desc *desc){	struct sih_agent *agent = get_irq_data(irq);	const struct sih *sih = agent->sih;	int isr;	local_irq_enable();	isr = sih_read_isr(sih);	local_irq_disable();	if (isr < 0) {		pr_err("twl4030: %s SIH, read ISR error %d\n",			sih->name, isr);				return;	}	while (isr) {		irq = fls(isr);		irq--;		isr &= ~BIT(irq);		if (irq < sih->bits)			generic_handle_irq(agent->irq_base + irq);		else			pr_err("twl4030: %s SIH, invalid ISR bit %d\n",				sih->name, irq);	}}static unsigned twl4030_irq_next;int twl4030_sih_setup(int module){	int			sih_mod;	const struct sih	*sih = NULL;	struct sih_agent	*agent;	int			i, irq;	int			status = -EINVAL;	unsigned		irq_base = twl4030_irq_next;	for (sih_mod = 0, sih = sih_modules;			sih_mod < nr_sih_modules;			sih_mod++, sih++) {		if (sih->module == module && sih->set_cor) {			if (!WARN((irq_base + sih->bits) > NR_IRQS,					"irq %d for %s too big\n",					irq_base + sih->bits,					sih->name))				status = 0;			break;		}	}	if (status < 0)		return status;	agent = kzalloc(sizeof *agent, GFP_KERNEL);	if (!agent)		return -ENOMEM;	status = 0;	agent->irq_base = irq_base;	agent->sih = sih;	agent->imr = ~0;	INIT_WORK(&agent->mask_work, twl4030_sih_do_mask);	INIT_WORK(&agent->edge_work, twl4030_sih_do_edge);	for (i = 0; i < sih->bits; i++) {		irq = irq_base + i;		set_irq_chip_and_handler(irq, &twl4030_sih_irq_chip,				handle_edge_irq);		set_irq_chip_data(irq, agent);		activate_irq(irq);	}	status = irq_base;	twl4030_irq_next += i;	irq = sih_mod + twl4030_irq_base;	set_irq_data(irq, agent);	set_irq_chained_handler(irq, handle_twl4030_sih);	pr_info("twl4030: %s (irq %d) chaining IRQs %d..%d\n", sih->name,			irq, irq_base, twl4030_irq_next - 1);	return status;}#define twl_irq_line	0int twl4030_init_irq(int irq_num, unsigned irq_base, unsigned irq_end){	static struct irq_chip	twl4030_irq_chip;	int			status;	int			i;	struct task_struct	*task;	status = twl4030_init_sih_modules(twl_irq_line);	if (status < 0)		return status;	wq = create_singlethread_workqueue("twl4030-irqchip");	if (!wq) {		pr_err("twl4030: workqueue FAIL\n");		return -ESRCH;	}	twl4030_irq_base = irq_base;	twl4030_irq_chip = dummy_irq_chip;	twl4030_irq_chip.name = "twl4030";	twl4030_sih_irq_chip.ack = dummy_irq_chip.ack;	for (i = irq_base; i < irq_end; i++) {		set_irq_chip_and_handler(i, &twl4030_irq_chip,				handle_simple_irq);		activate_irq(i);	}	twl4030_irq_next = i;	pr_info("twl4030: %s (irq %d) chaining IRQs %d..%d\n", "PIH",			irq_num, irq_base, twl4030_irq_next - 1);	status = twl4030_sih_setup(TWL4030_MODULE_INT);	if (status < 0) {		pr_err("twl4030: sih_setup PWR INT --> %d\n", status);		goto fail;	}	init_completion(&irq_event);	status = request_irq(irq_num, handle_twl4030_pih, IRQF_DISABLED,				"TWL4030-PIH", &irq_event);	if (status < 0) {		pr_err("twl4030: could not claim irq%d: %d\n", irq_num, status);		goto fail_rqirq;	}	task = kthread_run(twl4030_irq_thread, (void *)(long)irq_num,								"twl4030-irq");	if (IS_ERR(task)) {		pr_err("twl4030: could not create irq %d thread!\n", irq_num);		status = PTR_ERR(task);		goto fail_kthread;	}	return status;fail_kthread:	free_irq(irq_num, &irq_event);fail_rqirq:	fail:	for (i = irq_base; i < irq_end; i++)		set_irq_chip_and_handler(i, NULL, NULL);	destroy_workqueue(wq);	wq = NULL;	return status;}int twl4030_exit_irq(void){		if (twl4030_irq_base) {		pr_err("twl4030: can't yet clean up IRQs?\n");		return -ENOSYS;	}	return 0;}int twl4030_init_chip_irq(const char *chip){	if (!strcmp(chip, "twl5031")) {		sih_modules = sih_modules_twl5031;		nr_sih_modules = ARRAY_SIZE(sih_modules_twl5031);	} else {		sih_modules = sih_modules_twl4030;		nr_sih_modules = ARRAY_SIZE(sih_modules_twl4030);	}	return 0;}