GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
68d67566bc7e58def1a76b61a58ee0dc  /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/transpose
Extracting PTX file and ptxas options    1: transpose.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/transpose
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/transpose
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/transpose
Running md5sum using "md5sum /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/transpose "
self exe links to: /benchrun/accelsim-ptx/cuda6-transpose/sm6_gtx1080/input-repeat1-dimx64-dimy64/transpose
Extracting specific PTX file named transpose.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z22transposeCoarseGrainedPfS_ii : hostFun 0x0x558f3aa038b2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing transpose.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4copyPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ13copySharedMemPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13copySharedMemPfS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14transposeNaivePfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18transposeCoalescedPfS_iiE4tile" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18transposeCoalescedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24transposeNoBankConflictsPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24transposeNoBankConflictsPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17transposeDiagonalPfS_iiE4tile" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17transposeDiagonalPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20transposeFineGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20transposeFineGrainedPfS_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ22transposeCoarseGrainedPfS_iiE5block" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22transposeCoarseGrainedPfS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file transpose.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from transpose.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z22transposeCoarseGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z20transposeFineGrainedPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z17transposeDiagonalPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z24transposeNoBankConflictsPfS_ii' : regs=10, lmem=0, smem=1088, cmem=344
GPGPU-Sim PTX: Kernel '_Z18transposeCoalescedPfS_ii' : regs=10, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z14transposeNaivePfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z13copySharedMemPfS_ii' : regs=9, lmem=0, smem=1024, cmem=344
GPGPU-Sim PTX: Kernel '_Z4copyPfS_ii' : regs=6, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: __cudaRegisterFunction _Z20transposeFineGrainedPfS_ii : hostFun 0x0x558f3aa03718, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17transposeDiagonalPfS_ii : hostFun 0x0x558f3aa0357e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24transposeNoBankConflictsPfS_ii : hostFun 0x0x558f3aa033e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18transposeCoalescedPfS_ii : hostFun 0x0x558f3aa0324a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14transposeNaivePfS_ii : hostFun 0x0x558f3aa030b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13copySharedMemPfS_ii : hostFun 0x0x558f3aa02f16, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4copyPfS_ii : hostFun 0x0x558f3aa02d7c, fat_cubin_handle = 1
Transpose Starting...

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
GPU Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 " with compute capability 7.0

MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> Device 0: "GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 "
> SM Capability 7.0 detected:
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
MapSMtoCores for SM 7.0 is undefined.  Default to use 192 Cores/SM
> [GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 ] has 20 MP(s) x 192 (Cores/MP) = 3840 (Cores)
> Compute performance scaling factor = 1.00
> MatrixSize X = 64
> MatrixSize Y = 64

Matrix size: 64x64 (4x4 tiles), tile size: 16x16, block size: 16x16

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa02d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4copyPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4copyPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4copyPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4copyPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1471
gpu_sim_insn = 81920
gpu_ipc =      55.6900
gpu_tot_sim_cycle = 1471
gpu_tot_sim_insn = 81920
gpu_tot_ipc =      55.6900
gpu_tot_issued_cta = 16
gpu_occupancy = 12.0951% 
gpu_tot_occupancy = 12.0951% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 728
partiton_level_parallism =       0.3807
partiton_level_parallism_total  =       0.3807
partiton_level_parallism_util =       2.9630
partiton_level_parallism_util_total  =       2.9630
L2_BW  =      36.0836 GB/Sec
L2_BW_total  =      36.0836 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1280
	L1I_total_cache_misses = 256
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 384
	L1C_total_cache_misses = 384
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 384
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 368
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 224
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 81920
gpgpu_n_tot_w_icount = 2560
gpgpu_n_stall_shd_mem = 268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 16
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240	W0_Idle:29207	W0_Scoreboard:12769	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2560
single_issue_nums: WS0:896	WS1:896	
dual_issue_nums: WS0:192	WS1:192	
traffic_breakdown_coretomem[CONST_ACC_R] = 128 {8:16,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1152 {72:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18432 {72:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmflatency = 431 
max_icnt2mem_latency = 20 
maxmrqlatency = 181 
max_icnt2sh_latency = 34 
averagemflatency = 152 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 36 
mrq_lat_table:19 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	288 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	413 	141 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	300 	96 	130 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 387/19 = 20.368422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 524
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        162       117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        121       120    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        119       116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        118       112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        125       115    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        125       116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        115       122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        115       122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2368 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1113
n_activity=587 dram_eff=0.477
bk0: 40a 2090i bk1: 36a 2087i bk2: 0a 2513i bk3: 0a 2516i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2516i bk15: 0a 2517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.111288 
total_CMD = 2516 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 1998 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2516 
n_nop = 2368 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.003180 
CoL_Bus_Util = 0.055644 
Either_Row_CoL_Bus_Util = 0.058824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.744833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=2.74483
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=432 dram_eff=0.5926
bk0: 32a 2122i bk1: 32a 2130i bk2: 0a 2515i bk3: 0a 2516i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2516i bk15: 0a 2516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.962085
Bank_Level_Parallism_Col = 1.961995
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.516627
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 2093 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.483704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.4837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=426 dram_eff=0.6009
bk0: 32a 2128i bk1: 32a 2130i bk2: 0a 2516i bk3: 0a 2516i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2516i bk15: 0a 2516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.975962
Bank_Level_Parallism_Col = 1.975904
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525301
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 2099 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.492051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=2.49205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=428 dram_eff=0.5981
bk0: 32a 2126i bk1: 32a 2129i bk2: 0a 2516i bk3: 0a 2516i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2516i bk15: 0a 2516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.973684
Bank_Level_Parallism_Col = 1.971223
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 2097 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.527425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.52742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=444 dram_eff=0.5766
bk0: 32a 2128i bk1: 32a 2137i bk2: 0a 2514i bk3: 0a 2515i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2517i bk15: 0a 2517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 2081 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.613672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.61367
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=444 dram_eff=0.5766
bk0: 32a 2130i bk1: 32a 2137i bk2: 0a 2514i bk3: 0a 2515i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2517i bk15: 0a 2517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 2081 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.592210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=2.59221
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=443 dram_eff=0.5779
bk0: 32a 2150i bk1: 32a 2121i bk2: 0a 2515i bk3: 0a 2516i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2516i bk15: 0a 2516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 2082 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.855326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.85533
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2516 n_nop=2386 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.1017
n_activity=443 dram_eff=0.5779
bk0: 32a 2150i bk1: 32a 2120i bk2: 0a 2515i bk3: 0a 2516i bk4: 0a 2516i bk5: 0a 2516i bk6: 0a 2516i bk7: 0a 2516i bk8: 0a 2516i bk9: 0a 2516i bk10: 0a 2516i bk11: 0a 2516i bk12: 0a 2516i bk13: 0a 2516i bk14: 0a 2516i bk15: 0a 2516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.101749 
total_CMD = 2516 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 2082 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 2516 
n_nop = 2386 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000795 
CoL_Bus_Util = 0.050874 
Either_Row_CoL_Bus_Util = 0.051669 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.866455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=2.86645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 10, Miss_rate = 0.156, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 48, Miss = 9, Miss_rate = 0.188, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 560
L2_total_cache_misses = 131
L2_total_cache_miss_rate = 0.2339
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=1232
icnt_total_pkts_simt_to_mem=1072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.1438
	minimum = 6
	maximum = 62
Network latency average = 11.9018
	minimum = 6
	maximum = 54
Slowest packet = 387
Flit latency average = 12.1246
	minimum = 6
	maximum = 52
Slowest flit = 617
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00826568
	minimum = 0 (at node 16)
	maximum = 0.0236162 (at node 20)
Accepted packet rate average = 0.00826568
	minimum = 0 (at node 16)
	maximum = 0.0236162 (at node 20)
Injected flit rate average = 0.0170037
	minimum = 0 (at node 16)
	maximum = 0.0708487 (at node 20)
Accepted flit rate average= 0.0170037
	minimum = 0 (at node 16)
	maximum = 0.0354244 (at node 20)
Injected packet length average = 2.05714
Accepted packet length average = 2.05714
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1438 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 11.9018 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Flit latency average = 12.1246 (1 samples)
	minimum = 6 (1 samples)
	maximum = 52 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00826568 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0236162 (1 samples)
Accepted packet rate average = 0.00826568 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0236162 (1 samples)
Injected flit rate average = 0.0170037 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0708487 (1 samples)
Accepted flit rate average = 0.0170037 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0354244 (1 samples)
Injected packet size average = 2.05714 (1 samples)
Accepted packet size average = 2.05714 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 1471 (cycle/sec)
gpgpu_silicon_slowdown = 1092454x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa02d7c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4copyPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z4copyPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 767
gpu_sim_insn = 81920
gpu_ipc =     106.8057
gpu_tot_sim_cycle = 2238
gpu_tot_sim_insn = 163840
gpu_tot_ipc =      73.2082
gpu_tot_issued_cta = 32
gpu_occupancy = 12.0254% 
gpu_tot_occupancy = 12.0769% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 760
partiton_level_parallism =       0.6832
partiton_level_parallism_total  =       0.4844
partiton_level_parallism_util =       3.6389
partiton_level_parallism_util_total  =       3.2553
L2_BW  =      64.7546 GB/Sec
L2_BW_total  =      45.9097 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2560
	L1I_total_cache_misses = 320
	L1I_total_cache_miss_rate = 0.1250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 768
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.6250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 280
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
46, 46, 46, 46, 46, 46, 46, 46, 
gpgpu_n_tot_thrd_icount = 163840
gpgpu_n_tot_w_icount = 5120
gpgpu_n_stall_shd_mem = 524
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 8192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:526	W0_Idle:35996	W0_Scoreboard:19328	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5120
single_issue_nums: WS0:1792	WS1:1792	
dual_issue_nums: WS0:384	WS1:384	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36864 {72:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36864 {72:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmflatency = 431 
max_icnt2mem_latency = 20 
maxmrqlatency = 181 
max_icnt2sh_latency = 34 
averagemflatency = 195 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 9 
mrq_lat_table:19 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	804 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	835 	243 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658 	215 	169 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 387/19 = 20.368422
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 524
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        230       182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        189       187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        188       186    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        185       181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        194       184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        193       184    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        182       190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        183       190    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3679 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.07316
n_activity=587 dram_eff=0.477
bk0: 40a 3401i bk1: 36a 3398i bk2: 0a 3824i bk3: 0a 3827i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3827i bk15: 0a 3828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.073164 
total_CMD = 3827 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 3309 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3827 
n_nop = 3679 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.002090 
CoL_Bus_Util = 0.036582 
Either_Row_CoL_Bus_Util = 0.038673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.804547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.80455
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=432 dram_eff=0.5926
bk0: 32a 3433i bk1: 32a 3441i bk2: 0a 3826i bk3: 0a 3827i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3827i bk15: 0a 3827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.962085
Bank_Level_Parallism_Col = 1.961995
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.516627
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 3404 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.632872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.63287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=426 dram_eff=0.6009
bk0: 32a 3439i bk1: 32a 3441i bk2: 0a 3827i bk3: 0a 3827i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3827i bk15: 0a 3827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.975962
Bank_Level_Parallism_Col = 1.975904
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525301
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 3410 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.638359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.63836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=428 dram_eff=0.5981
bk0: 32a 3437i bk1: 32a 3440i bk2: 0a 3827i bk3: 0a 3827i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3827i bk15: 0a 3827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.973684
Bank_Level_Parallism_Col = 1.971223
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 3408 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.661615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.66161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=444 dram_eff=0.5766
bk0: 32a 3439i bk1: 32a 3448i bk2: 0a 3825i bk3: 0a 3826i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3828i bk15: 0a 3828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 3392 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.718317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.71832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=444 dram_eff=0.5766
bk0: 32a 3441i bk1: 32a 3448i bk2: 0a 3825i bk3: 0a 3826i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3828i bk15: 0a 3828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 3392 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.704207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.70421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=443 dram_eff=0.5779
bk0: 32a 3461i bk1: 32a 3432i bk2: 0a 3826i bk3: 0a 3827i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3827i bk15: 0a 3827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3393 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.877188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.87719
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3827 n_nop=3697 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.06689
n_activity=443 dram_eff=0.5779
bk0: 32a 3461i bk1: 32a 3431i bk2: 0a 3826i bk3: 0a 3827i bk4: 0a 3827i bk5: 0a 3827i bk6: 0a 3827i bk7: 0a 3827i bk8: 0a 3827i bk9: 0a 3827i bk10: 0a 3827i bk11: 0a 3827i bk12: 0a 3827i bk13: 0a 3827i bk14: 0a 3827i bk15: 0a 3827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.066893 
total_CMD = 3827 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 3393 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 3827 
n_nop = 3697 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.033447 
Either_Row_CoL_Bus_Util = 0.033969 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.884505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.8845

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104, Miss = 10, Miss_rate = 0.096, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 84, Miss = 9, Miss_rate = 0.107, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1084
L2_total_cache_misses = 131
L2_total_cache_miss_rate = 0.1208
L2_total_cache_pending_hits = 173
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=2308
icnt_total_pkts_simt_to_mem=2108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0095
	minimum = 6
	maximum = 51
Network latency average = 10.3359
	minimum = 6
	maximum = 47
Slowest packet = 1999
Flit latency average = 9.99337
	minimum = 6
	maximum = 45
Slowest flit = 4142
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0148442
	minimum = 0 (at node 12)
	maximum = 0.0283286 (at node 20)
Accepted packet rate average = 0.0148442
	minimum = 0 (at node 12)
	maximum = 0.0283286 (at node 20)
Injected flit rate average = 0.029915
	minimum = 0 (at node 12)
	maximum = 0.0679887 (at node 20)
Accepted flit rate average= 0.029915
	minimum = 0 (at node 12)
	maximum = 0.0545326 (at node 16)
Injected packet length average = 2.01527
Accepted packet length average = 2.01527
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5766 (2 samples)
	minimum = 6 (2 samples)
	maximum = 56.5 (2 samples)
Network latency average = 11.1188 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50.5 (2 samples)
Flit latency average = 11.059 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0115549 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0259724 (2 samples)
Accepted packet rate average = 0.0115549 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0259724 (2 samples)
Injected flit rate average = 0.0234594 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0694187 (2 samples)
Accepted flit rate average = 0.0234594 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0449785 (2 samples)
Injected packet size average = 2.03024 (2 samples)
Accepted packet size average = 2.03024 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 1119 (cycle/sec)
gpgpu_silicon_slowdown = 1436103x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose simple copy       , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa02f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13copySharedMemPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13copySharedMemPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (transpose.1.sm_30.ptx:94) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (transpose.1.sm_30.ptx:100) cvta.to.global.u64 %rd2, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a8 (transpose.1.sm_30.ptx:106) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (transpose.1.sm_30.ptx:112) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13copySharedMemPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13copySharedMemPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1026
gpu_sim_insn = 143360
gpu_ipc =     139.7271
gpu_tot_sim_cycle = 3264
gpu_tot_sim_insn = 307200
gpu_tot_ipc =      94.1176
gpu_tot_issued_cta = 48
gpu_occupancy = 12.2921% 
gpu_tot_occupancy = 12.1516% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1215
partiton_level_parallism =       0.5302
partiton_level_parallism_total  =       0.4988
partiton_level_parallism_util =       3.1628
partiton_level_parallism_util_total  =       3.2238
L2_BW  =      50.2558 GB/Sec
L2_BW_total  =      47.2758 GB/Sec
gpu_total_sim_rate=153600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4992
	L1I_total_cache_misses = 576
	L1I_total_cache_miss_rate = 0.1154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1280
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3750
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 800
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 576
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 504
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4992

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
85, 85, 85, 85, 85, 85, 85, 85, 
gpgpu_n_tot_thrd_icount = 315392
gpgpu_n_tot_w_icount = 9856
gpgpu_n_stall_shd_mem = 952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 12288
gpgpu_n_store_insn = 12288
gpgpu_n_shmem_insn = 8192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:744	W0_Idle:56843	W0_Scoreboard:25801	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9856
single_issue_nums: WS0:3910	WS1:3910	
dual_issue_nums: WS0:509	WS1:509	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55296 {72:768,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55296 {72:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
traffic_breakdown_memtocore[INST_ACC_R] = 9792 {136:72,}
maxmflatency = 431 
max_icnt2mem_latency = 20 
maxmrqlatency = 181 
max_icnt2sh_latency = 36 
averagemflatency = 173 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 9 
mrq_lat_table:21 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1316 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1155 	451 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	949 	322 	278 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 389/21 = 18.523809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 532
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        290       250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        242       239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        257       255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        255       250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        263       253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        264       254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        255       261    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        256       262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5434 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.05016
n_activity=587 dram_eff=0.477
bk0: 40a 5156i bk1: 36a 5153i bk2: 0a 5579i bk3: 0a 5582i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5582i bk15: 0a 5583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.050161 
total_CMD = 5582 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 5064 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5582 
n_nop = 5434 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.001433 
CoL_Bus_Util = 0.025081 
Either_Row_CoL_Bus_Util = 0.026514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.237191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.23719
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5440 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04873
n_activity=536 dram_eff=0.5075
bk0: 36a 5158i bk1: 36a 5165i bk2: 0a 5581i bk3: 0a 5582i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5582i bk15: 0a 5582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.048728 
total_CMD = 5582 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 5095 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 5582 
n_nop = 5440 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.001075 
CoL_Bus_Util = 0.024364 
Either_Row_CoL_Bus_Util = 0.025439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.119491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.11949
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04586
n_activity=426 dram_eff=0.6009
bk0: 32a 5194i bk1: 32a 5196i bk2: 0a 5582i bk3: 0a 5582i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5582i bk15: 0a 5582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.975962
Bank_Level_Parallism_Col = 1.975904
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525301
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045862 
total_CMD = 5582 
util_bw = 256 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 5165 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 5582 
n_nop = 5452 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.022931 
Either_Row_CoL_Bus_Util = 0.023289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.123253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.12325
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04586
n_activity=428 dram_eff=0.5981
bk0: 32a 5192i bk1: 32a 5195i bk2: 0a 5582i bk3: 0a 5582i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5582i bk15: 0a 5582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.973684
Bank_Level_Parallism_Col = 1.971223
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045862 
total_CMD = 5582 
util_bw = 256 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 5163 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 5582 
n_nop = 5452 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.022931 
Either_Row_CoL_Bus_Util = 0.023289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.139197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.1392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04586
n_activity=444 dram_eff=0.5766
bk0: 32a 5194i bk1: 32a 5203i bk2: 0a 5580i bk3: 0a 5581i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5583i bk15: 0a 5583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045862 
total_CMD = 5582 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 5147 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 5582 
n_nop = 5452 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.022931 
Either_Row_CoL_Bus_Util = 0.023289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.178072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.17807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04586
n_activity=444 dram_eff=0.5766
bk0: 32a 5196i bk1: 32a 5203i bk2: 0a 5580i bk3: 0a 5581i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5583i bk15: 0a 5583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045862 
total_CMD = 5582 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 5147 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 5582 
n_nop = 5452 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.022931 
Either_Row_CoL_Bus_Util = 0.023289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.168398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.1684
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04586
n_activity=443 dram_eff=0.5779
bk0: 32a 5216i bk1: 32a 5187i bk2: 0a 5581i bk3: 0a 5582i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5582i bk15: 0a 5582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045862 
total_CMD = 5582 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5148 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5582 
n_nop = 5452 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.022931 
Either_Row_CoL_Bus_Util = 0.023289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.286994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.28699
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5582 n_nop=5452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04586
n_activity=443 dram_eff=0.5779
bk0: 32a 5216i bk1: 32a 5186i bk2: 0a 5581i bk3: 0a 5582i bk4: 0a 5582i bk5: 0a 5582i bk6: 0a 5582i bk7: 0a 5582i bk8: 0a 5582i bk9: 0a 5582i bk10: 0a 5582i bk11: 0a 5582i bk12: 0a 5582i bk13: 0a 5582i bk14: 0a 5582i bk15: 0a 5582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045862 
total_CMD = 5582 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 5148 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 5582 
n_nop = 5452 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000358 
CoL_Bus_Util = 0.022931 
Either_Row_CoL_Bus_Util = 0.023289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.292010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.29201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136, Miss = 10, Miss_rate = 0.074, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 116, Miss = 9, Miss_rate = 0.078, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 9, Miss_rate = 0.080, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 112, Miss = 9, Miss_rate = 0.080, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 8, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 1628
L2_total_cache_misses = 133
L2_total_cache_miss_rate = 0.0817
L2_total_cache_pending_hits = 203
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 72
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3492
icnt_total_pkts_simt_to_mem=3164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.5653
	minimum = 6
	maximum = 64
Network latency average = 11.8143
	minimum = 6
	maximum = 52
Slowest packet = 2558
Flit latency average = 12.254
	minimum = 6
	maximum = 50
Slowest flit = 5064
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115132
	minimum = 0 (at node 8)
	maximum = 0.0253968 (at node 22)
Accepted packet rate average = 0.0115132
	minimum = 0 (at node 8)
	maximum = 0.0253968 (at node 22)
Injected flit rate average = 0.0237037
	minimum = 0 (at node 8)
	maximum = 0.0761905 (at node 22)
Accepted flit rate average= 0.0237037
	minimum = 0 (at node 8)
	maximum = 0.042328 (at node 22)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.2395 (3 samples)
	minimum = 6 (3 samples)
	maximum = 59 (3 samples)
Network latency average = 11.3507 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51 (3 samples)
Flit latency average = 11.4573 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.011541 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0257806 (3 samples)
Accepted packet rate average = 0.011541 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0257806 (3 samples)
Injected flit rate average = 0.0235408 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.071676 (3 samples)
Accepted flit rate average = 0.0235408 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.044095 (3 samples)
Injected packet size average = 2.03975 (3 samples)
Accepted packet size average = 2.03975 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 153600 (inst/sec)
gpgpu_simulation_rate = 1632 (cycle/sec)
gpgpu_silicon_slowdown = 984681x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa02f16 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13copySharedMemPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z13copySharedMemPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 737
gpu_sim_insn = 143360
gpu_ipc =     194.5183
gpu_tot_sim_cycle = 4001
gpu_tot_sim_insn = 450560
gpu_tot_ipc =     112.6118
gpu_tot_issued_cta = 64
gpu_occupancy = 12.1245% 
gpu_tot_occupancy = 12.1472% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1215
partiton_level_parallism =       0.7056
partiton_level_parallism_total  =       0.5369
partiton_level_parallism_util =       3.2099
partiton_level_parallism_util_total  =       3.2204
L2_BW  =      66.8761 GB/Sec
L2_BW_total  =      50.8863 GB/Sec
gpu_total_sim_rate=150186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7424
	L1I_total_cache_misses = 640
	L1I_total_cache_miss_rate = 0.0862
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 560
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7424

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 466944
gpgpu_n_tot_w_icount = 14592
gpgpu_n_stall_shd_mem = 1398
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1024
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:980	W0_Idle:63891	W0_Scoreboard:31806	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14592
single_issue_nums: WS0:6026	WS1:6028	
dual_issue_nums: WS0:635	WS1:634	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8192 {8:1024,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73728 {72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73728 {72:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 431 
max_icnt2mem_latency = 23 
maxmrqlatency = 181 
max_icnt2sh_latency = 36 
averagemflatency = 164 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 8 
mrq_lat_table:21 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1828 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1460 	641 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1297 	462 	302 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 389/21 = 18.523809
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 532
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        350       315    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        306       303    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        326       324    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        324       318    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        332       322    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        333       323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        323       331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        325       330    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6694 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.04092
n_activity=587 dram_eff=0.477
bk0: 40a 6416i bk1: 36a 6413i bk2: 0a 6839i bk3: 0a 6842i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6842i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.040924 
total_CMD = 6842 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 6324 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6842 
n_nop = 6694 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.001169 
CoL_Bus_Util = 0.020462 
Either_Row_CoL_Bus_Util = 0.021631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.009354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.00935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6700 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03975
n_activity=536 dram_eff=0.5075
bk0: 36a 6418i bk1: 36a 6425i bk2: 0a 6841i bk3: 0a 6842i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6842i bk15: 0a 6842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.039754 
total_CMD = 6842 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 6355 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 6842 
n_nop = 6700 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000877 
CoL_Bus_Util = 0.019877 
Either_Row_CoL_Bus_Util = 0.020754 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.913329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.913329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6712 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03742
n_activity=426 dram_eff=0.6009
bk0: 32a 6454i bk1: 32a 6456i bk2: 0a 6842i bk3: 0a 6842i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6842i bk15: 0a 6842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.975962
Bank_Level_Parallism_Col = 1.975904
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525301
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037416 
total_CMD = 6842 
util_bw = 256 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 6425 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 6842 
n_nop = 6712 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018708 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.916399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.916399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6712 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03742
n_activity=428 dram_eff=0.5981
bk0: 32a 6452i bk1: 32a 6455i bk2: 0a 6842i bk3: 0a 6842i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6842i bk15: 0a 6842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.973684
Bank_Level_Parallism_Col = 1.971223
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037416 
total_CMD = 6842 
util_bw = 256 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 6423 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 6842 
n_nop = 6712 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018708 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.929407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.929407
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6712 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03742
n_activity=444 dram_eff=0.5766
bk0: 32a 6454i bk1: 32a 6463i bk2: 0a 6840i bk3: 0a 6841i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037416 
total_CMD = 6842 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 6407 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 6842 
n_nop = 6712 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018708 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.961122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.961122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6712 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03742
n_activity=444 dram_eff=0.5766
bk0: 32a 6456i bk1: 32a 6463i bk2: 0a 6840i bk3: 0a 6841i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6843i bk15: 0a 6843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037416 
total_CMD = 6842 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 6407 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 6842 
n_nop = 6712 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018708 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.953230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.95323
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6712 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03742
n_activity=443 dram_eff=0.5779
bk0: 32a 6476i bk1: 32a 6447i bk2: 0a 6841i bk3: 0a 6842i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6842i bk15: 0a 6842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037416 
total_CMD = 6842 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6408 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6842 
n_nop = 6712 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018708 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.049985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.04999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6842 n_nop=6712 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03742
n_activity=443 dram_eff=0.5779
bk0: 32a 6476i bk1: 32a 6446i bk2: 0a 6841i bk3: 0a 6842i bk4: 0a 6842i bk5: 0a 6842i bk6: 0a 6842i bk7: 0a 6842i bk8: 0a 6842i bk9: 0a 6842i bk10: 0a 6842i bk11: 0a 6842i bk12: 0a 6842i bk13: 0a 6842i bk14: 0a 6842i bk15: 0a 6842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.037416 
total_CMD = 6842 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 6408 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 6842 
n_nop = 6712 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000292 
CoL_Bus_Util = 0.018708 
Either_Row_CoL_Bus_Util = 0.019000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.054078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.05408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 10, Miss_rate = 0.060, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 148, Miss = 9, Miss_rate = 0.061, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 148, Miss = 9, Miss_rate = 0.061, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 148, Miss = 9, Miss_rate = 0.061, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 2148
L2_total_cache_misses = 133
L2_total_cache_miss_rate = 0.0619
L2_total_cache_pending_hits = 203
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 60
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4556
icnt_total_pkts_simt_to_mem=4196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.325
	minimum = 6
	maximum = 42
Network latency average = 10.7202
	minimum = 6
	maximum = 42
Slowest packet = 3965
Flit latency average = 10.9618
	minimum = 6
	maximum = 40
Slowest flit = 8265
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153279
	minimum = 0 (at node 4)
	maximum = 0.0265291 (at node 22)
Accepted packet rate average = 0.0153279
	minimum = 0 (at node 4)
	maximum = 0.0265291 (at node 22)
Injected flit rate average = 0.0308917
	minimum = 0 (at node 4)
	maximum = 0.0619013 (at node 22)
Accepted flit rate average= 0.0308917
	minimum = 0 (at node 4)
	maximum = 0.0545321 (at node 8)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0109 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.75 (4 samples)
Network latency average = 11.193 (4 samples)
	minimum = 6 (4 samples)
	maximum = 48.75 (4 samples)
Flit latency average = 11.3334 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0124878 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0259677 (4 samples)
Accepted packet rate average = 0.0124878 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0259677 (4 samples)
Injected flit rate average = 0.0253785 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0692323 (4 samples)
Accepted flit rate average = 0.0253785 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0467043 (4 samples)
Injected packet size average = 2.03227 (4 samples)
Accepted packet size average = 2.03227 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150186 (inst/sec)
gpgpu_simulation_rate = 1333 (cycle/sec)
gpgpu_silicon_slowdown = 1205551x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose shared memory copy, Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14transposeNaivePfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14transposeNaivePfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14transposeNaivePfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14transposeNaivePfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 900
gpu_sim_insn = 94208
gpu_ipc =     104.6756
gpu_tot_sim_cycle = 4901
gpu_tot_sim_insn = 544768
gpu_tot_ipc =     111.1545
gpu_tot_issued_cta = 80
gpu_occupancy = 11.1927% 
gpu_tot_occupancy = 11.9539% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1839
partiton_level_parallism =       2.5778
partiton_level_parallism_total  =       0.9117
partiton_level_parallism_util =       8.6567
partiton_level_parallism_util_total  =       4.7786
L2_BW  =     244.3321 GB/Sec
L2_BW_total  =      86.4099 GB/Sec
gpu_total_sim_rate=181589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8960
	L1I_total_cache_misses = 768
	L1I_total_cache_miss_rate = 0.0857
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 672
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8960

Total_core_cache_fail_stats:
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 561152
gpgpu_n_tot_w_icount = 17536
gpgpu_n_stall_shd_mem = 4596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 20480
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1277	W0_Idle:82501	W0_Scoreboard:38029	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17536
single_issue_nums: WS0:7370	WS1:7372	
dual_issue_nums: WS0:699	WS1:698	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 155648 {40:2048,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 768 {8:96,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92160 {72:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24576 {8:3072,}
traffic_breakdown_memtocore[INST_ACC_R] = 13056 {136:96,}
maxmflatency = 431 
max_icnt2mem_latency = 23 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 163 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 14 
mrq_lat_table:22 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4132 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1793 	2597 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3360 	558 	428 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/22 = 17.727272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 536
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        634       611    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        601       600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        602       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        638       637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        647       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        640       647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        642       647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8233 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03341
n_activity=587 dram_eff=0.477
bk0: 40a 7955i bk1: 36a 7952i bk2: 0a 8378i bk3: 0a 8381i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8381i bk15: 0a 8382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.033409 
total_CMD = 8381 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 7863 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8381 
n_nop = 8233 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000955 
CoL_Bus_Util = 0.016704 
Either_Row_CoL_Bus_Util = 0.017659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.824007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.824007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8239 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03245
n_activity=536 dram_eff=0.5075
bk0: 36a 7957i bk1: 36a 7964i bk2: 0a 8380i bk3: 0a 8381i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8381i bk15: 0a 8381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.032454 
total_CMD = 8381 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 7894 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 8381 
n_nop = 8239 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000716 
CoL_Bus_Util = 0.016227 
Either_Row_CoL_Bus_Util = 0.016943 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.745615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.745615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8245 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0315
n_activity=478 dram_eff=0.5523
bk0: 36a 7963i bk1: 32a 7995i bk2: 0a 8381i bk3: 0a 8381i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8381i bk15: 0a 8381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.908277
Bank_Level_Parallism_Col = 1.935335
Bank_Level_Parallism_Ready = 1.484848
write_to_read_ratio_blp_rw_average = 0.503464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.031500 
total_CMD = 8381 
util_bw = 264 
Wasted_Col = 173 
Wasted_Row = 12 
Idle = 7932 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 8381 
n_nop = 8245 
Read = 4 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000477 
CoL_Bus_Util = 0.015750 
Either_Row_CoL_Bus_Util = 0.016227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.748121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.748121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8251 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03055
n_activity=428 dram_eff=0.5981
bk0: 32a 7991i bk1: 32a 7994i bk2: 0a 8381i bk3: 0a 8381i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8381i bk15: 0a 8381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.973684
Bank_Level_Parallism_Col = 1.971223
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030545 
total_CMD = 8381 
util_bw = 256 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 7962 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 8381 
n_nop = 8251 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.015273 
Either_Row_CoL_Bus_Util = 0.015511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.758740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.75874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8251 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03055
n_activity=444 dram_eff=0.5766
bk0: 32a 7993i bk1: 32a 8002i bk2: 0a 8379i bk3: 0a 8380i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8382i bk15: 0a 8382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030545 
total_CMD = 8381 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 7946 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 8381 
n_nop = 8251 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.015273 
Either_Row_CoL_Bus_Util = 0.015511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.784632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.784632
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8251 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03055
n_activity=444 dram_eff=0.5766
bk0: 32a 7995i bk1: 32a 8002i bk2: 0a 8379i bk3: 0a 8380i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8382i bk15: 0a 8382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030545 
total_CMD = 8381 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 7946 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 8381 
n_nop = 8251 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.015273 
Either_Row_CoL_Bus_Util = 0.015511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.778189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.778189
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8251 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03055
n_activity=443 dram_eff=0.5779
bk0: 32a 8015i bk1: 32a 7986i bk2: 0a 8380i bk3: 0a 8381i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8381i bk15: 0a 8381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030545 
total_CMD = 8381 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 7947 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8381 
n_nop = 8251 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.015273 
Either_Row_CoL_Bus_Util = 0.015511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.857177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.857177
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8381 n_nop=8251 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.03055
n_activity=443 dram_eff=0.5779
bk0: 32a 8015i bk1: 32a 7985i bk2: 0a 8380i bk3: 0a 8381i bk4: 0a 8381i bk5: 0a 8381i bk6: 0a 8381i bk7: 0a 8381i bk8: 0a 8381i bk9: 0a 8381i bk10: 0a 8381i bk11: 0a 8381i bk12: 0a 8381i bk13: 0a 8381i bk14: 0a 8381i bk15: 0a 8381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.030545 
total_CMD = 8381 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 7947 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 8381 
n_nop = 8251 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.015273 
Either_Row_CoL_Bus_Util = 0.015511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.860518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.860518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 312, Miss = 10, Miss_rate = 0.032, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 292, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 292, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 292, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 288, Miss = 9, Miss_rate = 0.031, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 272, Miss = 8, Miss_rate = 0.029, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 4468
L2_total_cache_misses = 134
L2_total_cache_miss_rate = 0.0300
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 75
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 96
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7452
icnt_total_pkts_simt_to_mem=8564
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.3459
	minimum = 6
	maximum = 68
Network latency average = 10.5881
	minimum = 6
	maximum = 67
Slowest packet = 4608
Flit latency average = 11.5044
	minimum = 6
	maximum = 65
Slowest flit = 9176
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.055971
	minimum = 0 (at node 0)
	maximum = 0.0965018 (at node 24)
Accepted packet rate average = 0.055971
	minimum = 0 (at node 0)
	maximum = 0.0965018 (at node 24)
Injected flit rate average = 0.0876236
	minimum = 0 (at node 0)
	maximum = 0.164656 (at node 4)
Accepted flit rate average= 0.0876236
	minimum = 0 (at node 0)
	maximum = 0.173703 (at node 24)
Injected packet length average = 1.56552
Accepted packet length average = 1.56552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4779 (5 samples)
	minimum = 6 (5 samples)
	maximum = 57.4 (5 samples)
Network latency average = 11.0721 (5 samples)
	minimum = 6 (5 samples)
	maximum = 52.4 (5 samples)
Flit latency average = 11.3676 (5 samples)
	minimum = 6 (5 samples)
	maximum = 50.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0211844 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0400745 (5 samples)
Accepted packet rate average = 0.0211844 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0400745 (5 samples)
Injected flit rate average = 0.0378275 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0883171 (5 samples)
Accepted flit rate average = 0.0378275 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0721041 (5 samples)
Injected packet size average = 1.78563 (5 samples)
Accepted packet size average = 1.78563 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 181589 (inst/sec)
gpgpu_simulation_rate = 1633 (cycle/sec)
gpgpu_silicon_slowdown = 984078x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa030b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14transposeNaivePfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z14transposeNaivePfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 732
gpu_sim_insn = 94208
gpu_ipc =     128.6994
gpu_tot_sim_cycle = 5633
gpu_tot_sim_insn = 638976
gpu_tot_ipc =     113.4344
gpu_tot_issued_cta = 96
gpu_occupancy = 10.6879% 
gpu_tot_occupancy = 11.7939% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1899
partiton_level_parallism =       3.1530
partiton_level_parallism_total  =       1.2029
partiton_level_parallism_util =       6.4111
partiton_level_parallism_util_total  =       5.2324
L2_BW  =     298.8545 GB/Sec
L2_BW_total  =     114.0168 GB/Sec
gpu_total_sim_rate=159744

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10496
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.0762
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2816
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1705
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 700
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2816
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10496

Total_core_cache_fail_stats:
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
148, 148, 148, 148, 148, 148, 148, 148, 
gpgpu_n_tot_thrd_icount = 655360
gpgpu_n_tot_w_icount = 20480
gpgpu_n_stall_shd_mem = 7805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1536
gpgpu_n_mem_write_global = 5120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 24576
gpgpu_n_store_insn = 24576
gpgpu_n_shmem_insn = 16384
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 90112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1578	W0_Idle:93434	W0_Scoreboard:43943	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20480
single_issue_nums: WS0:8714	WS1:8716	
dual_issue_nums: WS0:763	WS1:762	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12288 {8:1536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 237568 {40:4096,72:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110592 {72:1536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40960 {8:5120,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 149 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 80 
avg_icnt2sh_latency = 8 
mrq_lat_table:22 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6436 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2066 	4594 	114 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5114 	1028 	508 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/22 = 17.727272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 536
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        918       908    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        899       901    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        900       956    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        954       956    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        961       975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        962       967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        955       963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        957       970    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9484 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02907
n_activity=587 dram_eff=0.477
bk0: 40a 9206i bk1: 36a 9203i bk2: 0a 9629i bk3: 0a 9632i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9632i bk15: 0a 9633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.029070 
total_CMD = 9632 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 9114 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9632 
n_nop = 9484 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000831 
CoL_Bus_Util = 0.014535 
Either_Row_CoL_Bus_Util = 0.015365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.716985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.716985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9490 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02824
n_activity=536 dram_eff=0.5075
bk0: 36a 9208i bk1: 36a 9215i bk2: 0a 9631i bk3: 0a 9632i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9632i bk15: 0a 9632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.028239 
total_CMD = 9632 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 9145 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 9632 
n_nop = 9490 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000623 
CoL_Bus_Util = 0.014120 
Either_Row_CoL_Bus_Util = 0.014743 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.648775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.648775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9496 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02741
n_activity=478 dram_eff=0.5523
bk0: 36a 9214i bk1: 32a 9246i bk2: 0a 9632i bk3: 0a 9632i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9632i bk15: 0a 9632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.908277
Bank_Level_Parallism_Col = 1.935335
Bank_Level_Parallism_Ready = 1.484848
write_to_read_ratio_blp_rw_average = 0.503464
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.027409 
total_CMD = 9632 
util_bw = 264 
Wasted_Col = 173 
Wasted_Row = 12 
Idle = 9183 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 9632 
n_nop = 9496 
Read = 4 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.013704 
Either_Row_CoL_Bus_Util = 0.014120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.650955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.650955
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02658
n_activity=428 dram_eff=0.5981
bk0: 32a 9242i bk1: 32a 9245i bk2: 0a 9632i bk3: 0a 9632i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9632i bk15: 0a 9632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.973684
Bank_Level_Parallism_Col = 1.971223
Bank_Level_Parallism_Ready = 1.500000
write_to_read_ratio_blp_rw_average = 0.525180
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026578 
total_CMD = 9632 
util_bw = 256 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 9213 

BW Util Bottlenecks: 
RCDc_limit = 2 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 9632 
n_nop = 9502 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.013289 
Either_Row_CoL_Bus_Util = 0.013497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.660195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.660195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02658
n_activity=444 dram_eff=0.5766
bk0: 32a 9244i bk1: 32a 9253i bk2: 0a 9630i bk3: 0a 9631i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9633i bk15: 0a 9633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026578 
total_CMD = 9632 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 9197 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 9632 
n_nop = 9502 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.013289 
Either_Row_CoL_Bus_Util = 0.013497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.682724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.682724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02658
n_activity=444 dram_eff=0.5766
bk0: 32a 9246i bk1: 32a 9253i bk2: 0a 9630i bk3: 0a 9631i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9633i bk15: 0a 9633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026578 
total_CMD = 9632 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 9197 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 9632 
n_nop = 9502 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.013289 
Either_Row_CoL_Bus_Util = 0.013497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.677118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.677118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02658
n_activity=443 dram_eff=0.5779
bk0: 32a 9266i bk1: 32a 9237i bk2: 0a 9631i bk3: 0a 9632i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9632i bk15: 0a 9632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026578 
total_CMD = 9632 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9198 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9632 
n_nop = 9502 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.013289 
Either_Row_CoL_Bus_Util = 0.013497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.745847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.745847
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9632 n_nop=9502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02658
n_activity=443 dram_eff=0.5779
bk0: 32a 9266i bk1: 32a 9236i bk2: 0a 9631i bk3: 0a 9632i bk4: 0a 9632i bk5: 0a 9632i bk6: 0a 9632i bk7: 0a 9632i bk8: 0a 9632i bk9: 0a 9632i bk10: 0a 9632i bk11: 0a 9632i bk12: 0a 9632i bk13: 0a 9632i bk14: 0a 9632i bk15: 0a 9632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.026578 
total_CMD = 9632 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 9198 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 9632 
n_nop = 9502 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.013289 
Either_Row_CoL_Bus_Util = 0.013497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.748754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.748754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 456, Miss = 10, Miss_rate = 0.022, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 436, Miss = 9, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 6776
L2_total_cache_misses = 134
L2_total_cache_miss_rate = 0.0198
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 75
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 75
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10288
icnt_total_pkts_simt_to_mem=12920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.5128
	minimum = 6
	maximum = 61
Network latency average = 11.9729
	minimum = 6
	maximum = 54
Slowest packet = 9376
Flit latency average = 12.0482
	minimum = 6
	maximum = 52
Slowest flit = 16776
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0684866
	minimum = 0 (at node 16)
	maximum = 0.109792 (at node 24)
Accepted packet rate average = 0.0684866
	minimum = 0 (at node 16)
	maximum = 0.109792 (at node 24)
Injected flit rate average = 0.106706
	minimum = 0 (at node 16)
	maximum = 0.202522 (at node 0)
Accepted flit rate average= 0.106706
	minimum = 0 (at node 16)
	maximum = 0.204748 (at node 24)
Injected packet length average = 1.55806
Accepted packet length average = 1.55806
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9837 (6 samples)
	minimum = 6 (6 samples)
	maximum = 58 (6 samples)
Network latency average = 11.2222 (6 samples)
	minimum = 6 (6 samples)
	maximum = 52.6667 (6 samples)
Flit latency average = 11.4811 (6 samples)
	minimum = 6 (6 samples)
	maximum = 50.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0290681 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0516941 (6 samples)
Accepted packet rate average = 0.0290681 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0516941 (6 samples)
Injected flit rate average = 0.0493073 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.107351 (6 samples)
Accepted flit rate average = 0.0493073 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0942113 (6 samples)
Injected packet size average = 1.69627 (6 samples)
Accepted packet size average = 1.69627 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 159744 (inst/sec)
gpgpu_simulation_rate = 1408 (cycle/sec)
gpgpu_silicon_slowdown = 1141335x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose naive             , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa0324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z18transposeCoalescedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z18transposeCoalescedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18transposeCoalescedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1325
gpu_sim_insn = 151552
gpu_ipc =     114.3789
gpu_tot_sim_cycle = 6958
gpu_tot_sim_insn = 790528
gpu_tot_ipc =     113.6143
gpu_tot_issued_cta = 112
gpu_occupancy = 12.3263% 
gpu_tot_occupancy = 11.9046% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2630
partiton_level_parallism =       0.4226
partiton_level_parallism_total  =       1.0543
partiton_level_parallism_util =       3.0108
partiton_level_parallism_util_total  =       4.9534
L2_BW  =      40.0597 GB/Sec
L2_BW_total  =      99.9332 GB/Sec
gpu_total_sim_rate=158105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12928
	L1I_total_cache_misses = 1184
	L1I_total_cache_miss_rate = 0.0916
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3328
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1442
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1184
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1036
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3328
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12928

Total_core_cache_fail_stats:
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
187, 187, 187, 187, 187, 187, 187, 187, 
gpgpu_n_tot_thrd_icount = 806912
gpgpu_n_tot_w_icount = 25216
gpgpu_n_stall_shd_mem = 9208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 5376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 28672
gpgpu_n_store_insn = 28672
gpgpu_n_shmem_insn = 24576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 106496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 896
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1877	W0_Idle:123121	W0_Scoreboard:50913	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25216
single_issue_nums: WS0:10826	WS1:10828	
dual_issue_nums: WS0:891	WS1:890	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 256000 {40:4096,72:1280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 129024 {72:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43008 {8:5376,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 148 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6948 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2378 	4792 	164 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5400 	1083 	674 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 393/25 = 15.720000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 548
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:        983       974    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        965       967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        970       966    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        968       967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1036      1048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1031      1041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1025      1038    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1028      1040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11750 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02353
n_activity=587 dram_eff=0.477
bk0: 40a 11472i bk1: 36a 11469i bk2: 0a 11895i bk3: 0a 11898i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11898i bk15: 0a 11899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.023533 
total_CMD = 11898 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 11380 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11898 
n_nop = 11750 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000672 
CoL_Bus_Util = 0.011767 
Either_Row_CoL_Bus_Util = 0.012439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.580434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.580434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11756 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02286
n_activity=536 dram_eff=0.5075
bk0: 36a 11474i bk1: 36a 11481i bk2: 0a 11897i bk3: 0a 11898i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11898i bk15: 0a 11898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022861 
total_CMD = 11898 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 11411 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 11898 
n_nop = 11756 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000504 
CoL_Bus_Util = 0.011430 
Either_Row_CoL_Bus_Util = 0.011935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.525214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.525214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11756 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02286
n_activity=530 dram_eff=0.5132
bk0: 36a 11480i bk1: 36a 11482i bk2: 0a 11898i bk3: 0a 11898i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11898i bk15: 0a 11898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022861 
total_CMD = 11898 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 11417 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 11898 
n_nop = 11756 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000504 
CoL_Bus_Util = 0.011430 
Either_Row_CoL_Bus_Util = 0.011935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.526979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.526979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11756 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02286
n_activity=532 dram_eff=0.5113
bk0: 36a 11478i bk1: 36a 11481i bk2: 0a 11898i bk3: 0a 11898i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11898i bk15: 0a 11898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.022861 
total_CMD = 11898 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 11415 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 11898 
n_nop = 11756 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000504 
CoL_Bus_Util = 0.011430 
Either_Row_CoL_Bus_Util = 0.011935 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.534460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.53446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11768 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02152
n_activity=444 dram_eff=0.5766
bk0: 32a 11510i bk1: 32a 11519i bk2: 0a 11896i bk3: 0a 11897i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11899i bk15: 0a 11899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021516 
total_CMD = 11898 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 11463 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 11898 
n_nop = 11768 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010758 
Either_Row_CoL_Bus_Util = 0.010926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.552698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.552698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11768 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02152
n_activity=444 dram_eff=0.5766
bk0: 32a 11512i bk1: 32a 11519i bk2: 0a 11896i bk3: 0a 11897i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11899i bk15: 0a 11899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021516 
total_CMD = 11898 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 11463 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 11898 
n_nop = 11768 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010758 
Either_Row_CoL_Bus_Util = 0.010926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.548159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.548159
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11768 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02152
n_activity=443 dram_eff=0.5779
bk0: 32a 11532i bk1: 32a 11503i bk2: 0a 11897i bk3: 0a 11898i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11898i bk15: 0a 11898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021516 
total_CMD = 11898 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 11464 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11898 
n_nop = 11768 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010758 
Either_Row_CoL_Bus_Util = 0.010926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.603799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.603799
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11898 n_nop=11768 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02152
n_activity=443 dram_eff=0.5779
bk0: 32a 11532i bk1: 32a 11502i bk2: 0a 11897i bk3: 0a 11898i bk4: 0a 11898i bk5: 0a 11898i bk6: 0a 11898i bk7: 0a 11898i bk8: 0a 11898i bk9: 0a 11898i bk10: 0a 11898i bk11: 0a 11898i bk12: 0a 11898i bk13: 0a 11898i bk14: 0a 11898i bk15: 0a 11898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.021516 
total_CMD = 11898 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 11464 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 11898 
n_nop = 11768 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010758 
Either_Row_CoL_Bus_Util = 0.010926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.606152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.606152

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 10, Miss_rate = 0.020, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 468, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 464, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 464, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 464, Miss = 9, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 7336
L2_total_cache_misses = 137
L2_total_cache_miss_rate = 0.0187
L2_total_cache_pending_hits = 263
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 120
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5376
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=11552
icnt_total_pkts_simt_to_mem=13992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6902
	minimum = 6
	maximum = 65
Network latency average = 13.0527
	minimum = 6
	maximum = 58
Slowest packet = 13927
Flit latency average = 13.5792
	minimum = 6
	maximum = 56
Slowest flit = 23821
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00917657
	minimum = 0 (at node 12)
	maximum = 0.0196641 (at node 25)
Accepted packet rate average = 0.00917657
	minimum = 0 (at node 12)
	maximum = 0.0196641 (at node 25)
Injected flit rate average = 0.0191397
	minimum = 0 (at node 12)
	maximum = 0.0589922 (at node 25)
Accepted flit rate average= 0.0191397
	minimum = 0 (at node 12)
	maximum = 0.0327735 (at node 25)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3703 (7 samples)
	minimum = 6 (7 samples)
	maximum = 59 (7 samples)
Network latency average = 11.4837 (7 samples)
	minimum = 6 (7 samples)
	maximum = 53.4286 (7 samples)
Flit latency average = 11.7808 (7 samples)
	minimum = 6 (7 samples)
	maximum = 51.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0262265 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0471184 (7 samples)
Accepted packet rate average = 0.0262265 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0471184 (7 samples)
Injected flit rate average = 0.0449977 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.100443 (7 samples)
Accepted flit rate average = 0.0449977 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0854345 (7 samples)
Injected packet size average = 1.71573 (7 samples)
Accepted packet size average = 1.71573 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 158105 (inst/sec)
gpgpu_simulation_rate = 1391 (cycle/sec)
gpgpu_silicon_slowdown = 1155283x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa0324a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z18transposeCoalescedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z18transposeCoalescedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 903
gpu_sim_insn = 151552
gpu_ipc =     167.8317
gpu_tot_sim_cycle = 7861
gpu_tot_sim_insn = 942080
gpu_tot_ipc =     119.8423
gpu_tot_issued_cta = 128
gpu_occupancy = 12.1400% 
gpu_tot_occupancy = 11.9263% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2630
partiton_level_parallism =       0.5803
partiton_level_parallism_total  =       0.9999
partiton_level_parallism_util =       3.1758
partiton_level_parallism_util_total  =       4.7752
L2_BW  =      55.0020 GB/Sec
L2_BW_total  =      94.7719 GB/Sec
gpu_total_sim_rate=188416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15360
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.0833
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14080
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1120
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15360

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
226, 226, 226, 226, 226, 226, 226, 226, 
gpgpu_n_tot_thrd_icount = 958464
gpgpu_n_tot_w_icount = 29952
gpgpu_n_stall_shd_mem = 10650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 5632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 122880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1792
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2162	W0_Idle:131752	W0_Scoreboard:57773	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29952
single_issue_nums: WS0:12938	WS1:12940	
dual_issue_nums: WS0:1019	WS1:1018	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274432 {40:4096,72:1536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147456 {72:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45056 {8:5632,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 147 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 7 
mrq_lat_table:25 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7460 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2670 	4951 	237 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5732 	1228 	709 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 393/25 = 15.720000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 548
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1043      1040    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1029      1031    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1036      1032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1032      1032    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1104      1119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1100      1112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1095      1109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1096      1110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13294 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02083
n_activity=587 dram_eff=0.477
bk0: 40a 13016i bk1: 36a 13013i bk2: 0a 13439i bk3: 0a 13442i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13442i bk15: 0a 13443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020830 
total_CMD = 13442 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 12924 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13442 
n_nop = 13294 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000595 
CoL_Bus_Util = 0.010415 
Either_Row_CoL_Bus_Util = 0.011010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.513763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.513763
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13300 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02024
n_activity=536 dram_eff=0.5075
bk0: 36a 13018i bk1: 36a 13025i bk2: 0a 13441i bk3: 0a 13442i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13442i bk15: 0a 13442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020235 
total_CMD = 13442 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 12955 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 13442 
n_nop = 13300 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000446 
CoL_Bus_Util = 0.010118 
Either_Row_CoL_Bus_Util = 0.010564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.464886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.464886
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13300 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02024
n_activity=530 dram_eff=0.5132
bk0: 36a 13024i bk1: 36a 13026i bk2: 0a 13442i bk3: 0a 13442i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13442i bk15: 0a 13442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020235 
total_CMD = 13442 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 12961 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 13442 
n_nop = 13300 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000446 
CoL_Bus_Util = 0.010118 
Either_Row_CoL_Bus_Util = 0.010564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.466448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.466448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13300 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.02024
n_activity=532 dram_eff=0.5113
bk0: 36a 13022i bk1: 36a 13025i bk2: 0a 13442i bk3: 0a 13442i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13442i bk15: 0a 13442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.020235 
total_CMD = 13442 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 12959 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 13442 
n_nop = 13300 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000446 
CoL_Bus_Util = 0.010118 
Either_Row_CoL_Bus_Util = 0.010564 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.473069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.473069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13312 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01904
n_activity=444 dram_eff=0.5766
bk0: 32a 13054i bk1: 32a 13063i bk2: 0a 13440i bk3: 0a 13441i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13443i bk15: 0a 13443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.877880
Bank_Level_Parallism_Col = 1.877598
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.502309
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019045 
total_CMD = 13442 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 13007 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 13442 
n_nop = 13312 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.009522 
Either_Row_CoL_Bus_Util = 0.009671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.489213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.489213
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13312 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01904
n_activity=444 dram_eff=0.5766
bk0: 32a 13056i bk1: 32a 13063i bk2: 0a 13440i bk3: 0a 13441i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13443i bk15: 0a 13443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019045 
total_CMD = 13442 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 13007 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 13442 
n_nop = 13312 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.009522 
Either_Row_CoL_Bus_Util = 0.009671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.485196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.485196
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13312 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01904
n_activity=443 dram_eff=0.5779
bk0: 32a 13076i bk1: 32a 13047i bk2: 0a 13441i bk3: 0a 13442i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13442i bk15: 0a 13442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019045 
total_CMD = 13442 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 13008 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13442 
n_nop = 13312 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.009522 
Either_Row_CoL_Bus_Util = 0.009671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.534444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.534444
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13442 n_nop=13312 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01904
n_activity=443 dram_eff=0.5779
bk0: 32a 13076i bk1: 32a 13046i bk2: 0a 13441i bk3: 0a 13442i bk4: 0a 13442i bk5: 0a 13442i bk6: 0a 13442i bk7: 0a 13442i bk8: 0a 13442i bk9: 0a 13442i bk10: 0a 13442i bk11: 0a 13442i bk12: 0a 13442i bk13: 0a 13442i bk14: 0a 13442i bk15: 0a 13442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.019045 
total_CMD = 13442 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 13008 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 13442 
n_nop = 13312 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.009522 
Either_Row_CoL_Bus_Util = 0.009671 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.536527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.536527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 520, Miss = 10, Miss_rate = 0.019, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 500, Miss = 9, Miss_rate = 0.018, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 7860
L2_total_cache_misses = 137
L2_total_cache_miss_rate = 0.0174
L2_total_cache_pending_hits = 263
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 120
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=12636
icnt_total_pkts_simt_to_mem=15028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.5754
	minimum = 6
	maximum = 50
Network latency average = 11.5611
	minimum = 6
	maximum = 47
Slowest packet = 15000
Flit latency average = 11.7981
	minimum = 6
	maximum = 45
Slowest flit = 27153
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0126037
	minimum = 0 (at node 8)
	maximum = 0.0216476 (at node 25)
Accepted packet rate average = 0.0126037
	minimum = 0 (at node 8)
	maximum = 0.0216476 (at node 25)
Injected flit rate average = 0.0254961
	minimum = 0 (at node 8)
	maximum = 0.0505111 (at node 25)
Accepted flit rate average= 0.0254961
	minimum = 0 (at node 8)
	maximum = 0.0475045 (at node 12)
Injected packet length average = 2.0229
Accepted packet length average = 2.0229
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.271 (8 samples)
	minimum = 6 (8 samples)
	maximum = 57.875 (8 samples)
Network latency average = 11.4934 (8 samples)
	minimum = 6 (8 samples)
	maximum = 52.625 (8 samples)
Flit latency average = 11.783 (8 samples)
	minimum = 6 (8 samples)
	maximum = 50.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0245236 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0439346 (8 samples)
Accepted packet rate average = 0.0245236 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0439346 (8 samples)
Injected flit rate average = 0.04256 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0942014 (8 samples)
Accepted flit rate average = 0.04256 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0806933 (8 samples)
Injected packet size average = 1.73547 (8 samples)
Accepted packet size average = 1.73547 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 188416 (inst/sec)
gpgpu_simulation_rate = 1572 (cycle/sec)
gpgpu_silicon_slowdown = 1022264x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coalesced         , Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z24transposeNoBankConflictsPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24transposeNoBankConflictsPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24transposeNoBankConflictsPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 1041
gpu_sim_insn = 143360
gpu_ipc =     137.7137
gpu_tot_sim_cycle = 8902
gpu_tot_sim_insn = 1085440
gpu_tot_ipc =     121.9322
gpu_tot_issued_cta = 144
gpu_occupancy = 12.2820% 
gpu_tot_occupancy = 11.9723% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3227
partiton_level_parallism =       0.5226
partiton_level_parallism_total  =       0.9441
partiton_level_parallism_util =       3.4000
partiton_level_parallism_util_total  =       4.6534
L2_BW  =      49.5317 GB/Sec
L2_BW_total  =      89.4815 GB/Sec
gpu_total_sim_rate=180906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17664
	L1I_total_cache_misses = 1536
	L1I_total_cache_miss_rate = 0.0870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1103
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1536
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1344
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17664

Total_core_cache_fail_stats:
ctas_completed 144, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
262, 262, 262, 262, 262, 262, 262, 262, 
gpgpu_n_tot_thrd_icount = 1101824
gpgpu_n_tot_w_icount = 34432
gpgpu_n_stall_shd_mem = 11383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2304
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 36864
gpgpu_n_store_insn = 36864
gpgpu_n_shmem_insn = 40960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2048
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5888
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2475	W0_Idle:153301	W0_Scoreboard:64187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34432
single_issue_nums: WS0:15050	WS1:15052	
dual_issue_nums: WS0:1083	WS1:1082	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18432 {8:2304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 292864 {40:4096,72:1792,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165888 {72:2304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47104 {8:5888,}
traffic_breakdown_memtocore[INST_ACC_R] = 26112 {136:192,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 147 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7972 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2984 	5151 	267 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6036 	1282 	855 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 395/27 = 14.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 556
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1109      1109    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1098      1095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1100      1100    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1097      1096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1109      1121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1171      1181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1165      1182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1167      1183    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15074 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01839
n_activity=587 dram_eff=0.477
bk0: 40a 14796i bk1: 36a 14793i bk2: 0a 15219i bk3: 0a 15222i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15222i bk15: 0a 15223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.018394 
total_CMD = 15222 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 14704 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15222 
n_nop = 15074 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.009197 
Either_Row_CoL_Bus_Util = 0.009723 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.453685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.453685
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15080 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01787
n_activity=536 dram_eff=0.5075
bk0: 36a 14798i bk1: 36a 14805i bk2: 0a 15221i bk3: 0a 15222i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15222i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017869 
total_CMD = 15222 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 14735 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 15222 
n_nop = 15080 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000394 
CoL_Bus_Util = 0.008934 
Either_Row_CoL_Bus_Util = 0.009329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.410524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.410524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15080 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01787
n_activity=530 dram_eff=0.5132
bk0: 36a 14804i bk1: 36a 14806i bk2: 0a 15222i bk3: 0a 15222i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15222i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017869 
total_CMD = 15222 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 14741 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 15222 
n_nop = 15080 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000394 
CoL_Bus_Util = 0.008934 
Either_Row_CoL_Bus_Util = 0.009329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.411904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.411904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15080 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01787
n_activity=532 dram_eff=0.5113
bk0: 36a 14802i bk1: 36a 14805i bk2: 0a 15222i bk3: 0a 15222i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15222i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017869 
total_CMD = 15222 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 14739 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 15222 
n_nop = 15080 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000394 
CoL_Bus_Util = 0.008934 
Either_Row_CoL_Bus_Util = 0.009329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.417751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.417751
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15080 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01787
n_activity=548 dram_eff=0.4964
bk0: 36a 14804i bk1: 36a 14812i bk2: 0a 15219i bk3: 0a 15221i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15223i bk15: 0a 15224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.017869 
total_CMD = 15222 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 14723 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 15222 
n_nop = 15080 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000394 
CoL_Bus_Util = 0.008934 
Either_Row_CoL_Bus_Util = 0.009329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.432006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.432006
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15092 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01682
n_activity=444 dram_eff=0.5766
bk0: 32a 14836i bk1: 32a 14843i bk2: 0a 15220i bk3: 0a 15221i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15223i bk15: 0a 15223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016818 
total_CMD = 15222 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 14787 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 15222 
n_nop = 15092 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.008409 
Either_Row_CoL_Bus_Util = 0.008540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.428459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.428459
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15092 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01682
n_activity=443 dram_eff=0.5779
bk0: 32a 14856i bk1: 32a 14827i bk2: 0a 15221i bk3: 0a 15222i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15222i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016818 
total_CMD = 15222 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 14788 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15222 
n_nop = 15092 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.008409 
Either_Row_CoL_Bus_Util = 0.008540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.471949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.471949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15222 n_nop=15092 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01682
n_activity=443 dram_eff=0.5779
bk0: 32a 14856i bk1: 32a 14826i bk2: 0a 15221i bk3: 0a 15222i bk4: 0a 15222i bk5: 0a 15222i bk6: 0a 15222i bk7: 0a 15222i bk8: 0a 15222i bk9: 0a 15222i bk10: 0a 15222i bk11: 0a 15222i bk12: 0a 15222i bk13: 0a 15222i bk14: 0a 15222i bk15: 0a 15222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016818 
total_CMD = 15222 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 14788 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 15222 
n_nop = 15092 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.008409 
Either_Row_CoL_Bus_Util = 0.008540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.473788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.473788

========= L2 cache stats =========
L2_cache_bank[0]: Access = 552, Miss = 10, Miss_rate = 0.018, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 532, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 528, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 528, Miss = 9, Miss_rate = 0.017, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 8, Miss_rate = 0.016, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 8404
L2_total_cache_misses = 139
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 150
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=13820
icnt_total_pkts_simt_to_mem=16084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1746
	minimum = 6
	maximum = 66
Network latency average = 12.6838
	minimum = 6
	maximum = 54
Slowest packet = 16061
Flit latency average = 13.2094
	minimum = 6
	maximum = 52
Slowest flit = 28175
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0113511
	minimum = 0 (at node 4)
	maximum = 0.0250391 (at node 28)
Accepted packet rate average = 0.0113511
	minimum = 0 (at node 4)
	maximum = 0.0250391 (at node 28)
Injected flit rate average = 0.0233698
	minimum = 0 (at node 4)
	maximum = 0.0751174 (at node 28)
Accepted flit rate average= 0.0233698
	minimum = 0 (at node 4)
	maximum = 0.0417319 (at node 28)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4825 (9 samples)
	minimum = 6 (9 samples)
	maximum = 58.7778 (9 samples)
Network latency average = 11.6256 (9 samples)
	minimum = 6 (9 samples)
	maximum = 52.7778 (9 samples)
Flit latency average = 11.9415 (9 samples)
	minimum = 6 (9 samples)
	maximum = 50.7778 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.02306 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0418351 (9 samples)
Accepted packet rate average = 0.02306 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0418351 (9 samples)
Injected flit rate average = 0.0404277 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0920809 (9 samples)
Accepted flit rate average = 0.0404277 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0763642 (9 samples)
Injected packet size average = 1.75315 (9 samples)
Accepted packet size average = 1.75315 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 180906 (inst/sec)
gpgpu_simulation_rate = 1483 (cycle/sec)
gpgpu_silicon_slowdown = 1083614x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa033e4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z24transposeNoBankConflictsPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z24transposeNoBankConflictsPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 754
gpu_sim_insn = 143360
gpu_ipc =     190.1326
gpu_tot_sim_cycle = 9656
gpu_tot_sim_insn = 1228800
gpu_tot_ipc =     127.2577
gpu_tot_issued_cta = 160
gpu_occupancy = 12.1223% 
gpu_tot_occupancy = 11.9824% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3243
partiton_level_parallism =       0.6897
partiton_level_parallism_total  =       0.9242
partiton_level_parallism_util =       3.2099
partiton_level_parallism_util_total  =       4.5346
L2_BW  =      65.3683 GB/Sec
L2_BW_total  =      87.5986 GB/Sec
gpu_total_sim_rate=204800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19968
	L1I_total_cache_misses = 1600
	L1I_total_cache_miss_rate = 0.0801
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4864
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0987
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1600
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1400
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19968

Total_core_cache_fail_stats:
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
262, 262, 262, 262, 262, 262, 262, 262, 
gpgpu_n_tot_thrd_icount = 1245184
gpgpu_n_tot_w_icount = 38912
gpgpu_n_stall_shd_mem = 12127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 49152
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 155648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2304
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2779	W0_Idle:160573	W0_Scoreboard:70511	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38912
single_issue_nums: WS0:17162	WS1:17164	
dual_issue_nums: WS0:1147	WS1:1146	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 311296 {40:4096,72:2048,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184320 {72:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 146 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 79 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8484 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3252 	5359 	311 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6375 	1397 	913 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 395/27 = 14.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 556
min_bank_accesses = 0!
chip skew: 76/64 = 1.19
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1170      1174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1162      1160    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1167      1167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1162      1161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1174      1187    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1240      1250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1237      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1236      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16363 n_act=5 n_pre=3 n_ref_event=0 n_req=51 n_rd=12 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01696
n_activity=587 dram_eff=0.477
bk0: 40a 16085i bk1: 36a 16082i bk2: 0a 16508i bk3: 0a 16511i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16511i bk15: 0a 16512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901961
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.758755
Bank_Level_Parallism_Col = 1.773663
Bank_Level_Parallism_Ready = 1.435714
write_to_read_ratio_blp_rw_average = 0.484568
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016958 
total_CMD = 16511 
util_bw = 280 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 15993 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 16511 
n_nop = 16363 
Read = 12 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000485 
CoL_Bus_Util = 0.008479 
Either_Row_CoL_Bus_Util = 0.008964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.418267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.418267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16369 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01647
n_activity=536 dram_eff=0.5075
bk0: 36a 16087i bk1: 36a 16094i bk2: 0a 16510i bk3: 0a 16511i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16511i bk15: 0a 16511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016474 
total_CMD = 16511 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 16024 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 16511 
n_nop = 16369 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000363 
CoL_Bus_Util = 0.008237 
Either_Row_CoL_Bus_Util = 0.008600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.378475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.378475
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16369 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01647
n_activity=530 dram_eff=0.5132
bk0: 36a 16093i bk1: 36a 16095i bk2: 0a 16511i bk3: 0a 16511i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16511i bk15: 0a 16511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016474 
total_CMD = 16511 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 16030 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 16511 
n_nop = 16369 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000363 
CoL_Bus_Util = 0.008237 
Either_Row_CoL_Bus_Util = 0.008600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.379747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.379747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16369 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01647
n_activity=532 dram_eff=0.5113
bk0: 36a 16091i bk1: 36a 16094i bk2: 0a 16511i bk3: 0a 16511i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16511i bk15: 0a 16511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016474 
total_CMD = 16511 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 16028 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 16511 
n_nop = 16369 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000363 
CoL_Bus_Util = 0.008237 
Either_Row_CoL_Bus_Util = 0.008600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.385137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.385137
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16369 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01647
n_activity=548 dram_eff=0.4964
bk0: 36a 16093i bk1: 36a 16101i bk2: 0a 16508i bk3: 0a 16510i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16512i bk15: 0a 16513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.016474 
total_CMD = 16511 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 16012 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 16511 
n_nop = 16369 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000363 
CoL_Bus_Util = 0.008237 
Either_Row_CoL_Bus_Util = 0.008600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.398280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.39828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16381 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0155
n_activity=444 dram_eff=0.5766
bk0: 32a 16125i bk1: 32a 16132i bk2: 0a 16509i bk3: 0a 16510i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16512i bk15: 0a 16512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015505 
total_CMD = 16511 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 16076 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 16511 
n_nop = 16381 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.007752 
Either_Row_CoL_Bus_Util = 0.007874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.395009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.395009
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16381 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0155
n_activity=443 dram_eff=0.5779
bk0: 32a 16145i bk1: 32a 16116i bk2: 0a 16510i bk3: 0a 16511i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16511i bk15: 0a 16511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015505 
total_CMD = 16511 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 16077 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 16511 
n_nop = 16381 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.007752 
Either_Row_CoL_Bus_Util = 0.007874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.435104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.435104
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16511 n_nop=16381 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0155
n_activity=443 dram_eff=0.5779
bk0: 32a 16145i bk1: 32a 16115i bk2: 0a 16510i bk3: 0a 16511i bk4: 0a 16511i bk5: 0a 16511i bk6: 0a 16511i bk7: 0a 16511i bk8: 0a 16511i bk9: 0a 16511i bk10: 0a 16511i bk11: 0a 16511i bk12: 0a 16511i bk13: 0a 16511i bk14: 0a 16511i bk15: 0a 16511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.870670
Bank_Level_Parallism_Col = 1.870370
Bank_Level_Parallism_Ready = 1.460938
write_to_read_ratio_blp_rw_average = 0.540509
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015505 
total_CMD = 16511 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 16077 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 16511 
n_nop = 16381 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000121 
CoL_Bus_Util = 0.007752 
Either_Row_CoL_Bus_Util = 0.007874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.436800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.4368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 584, Miss = 10, Miss_rate = 0.017, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 564, Miss = 9, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 544, Miss = 8, Miss_rate = 0.015, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 8924
L2_total_cache_misses = 139
L2_total_cache_miss_rate = 0.0156
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 150
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 150
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=14884
icnt_total_pkts_simt_to_mem=17116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6721
	minimum = 6
	maximum = 53
Network latency average = 11.724
	minimum = 6
	maximum = 53
Slowest packet = 17474
Flit latency average = 12.1498
	minimum = 6
	maximum = 51
Slowest flit = 31390
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149856
	minimum = 0 (at node 0)
	maximum = 0.0259366 (at node 28)
Accepted packet rate average = 0.0149856
	minimum = 0 (at node 0)
	maximum = 0.0259366 (at node 28)
Injected flit rate average = 0.0302017
	minimum = 0 (at node 0)
	maximum = 0.0605187 (at node 28)
Accepted flit rate average= 0.0302017
	minimum = 0 (at node 0)
	maximum = 0.0533141 (at node 4)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4015 (10 samples)
	minimum = 6 (10 samples)
	maximum = 58.2 (10 samples)
Network latency average = 11.6355 (10 samples)
	minimum = 6 (10 samples)
	maximum = 52.8 (10 samples)
Flit latency average = 11.9623 (10 samples)
	minimum = 6 (10 samples)
	maximum = 50.8 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0222526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0402452 (10 samples)
Accepted packet rate average = 0.0222526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0402452 (10 samples)
Injected flit rate average = 0.0394051 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0889247 (10 samples)
Accepted flit rate average = 0.0394051 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0740592 (10 samples)
Injected packet size average = 1.77081 (10 samples)
Accepted packet size average = 1.77081 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 204800 (inst/sec)
gpgpu_simulation_rate = 1609 (cycle/sec)
gpgpu_silicon_slowdown = 998756x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose optimized         , Throughput = inf GB/s, Time = 0.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22transposeCoarseGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22transposeCoarseGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22transposeCoarseGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 1290
gpu_sim_insn = 131072
gpu_ipc =     101.6062
gpu_tot_sim_cycle = 10946
gpu_tot_sim_insn = 1359872
gpu_tot_ipc =     124.2346
gpu_tot_issued_cta = 176
gpu_occupancy = 12.3251% 
gpu_tot_occupancy = 12.0271% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3875
partiton_level_parallism =       0.4341
partiton_level_parallism_total  =       0.8664
partiton_level_parallism_util =       3.2000
partiton_level_parallism_util_total  =       4.4256
L2_BW  =      41.1465 GB/Sec
L2_BW_total  =      82.1242 GB/Sec
gpu_total_sim_rate=194267

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22016
	L1I_total_cache_misses = 1984
	L1I_total_cache_miss_rate = 0.0901
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20032
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1984
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1736
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22016

Total_core_cache_fail_stats:
ctas_completed 176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
296, 296, 296, 296, 296, 296, 297, 296, 
gpgpu_n_tot_thrd_icount = 1376256
gpgpu_n_tot_w_icount = 43008
gpgpu_n_stall_shd_mem = 12862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2816
gpgpu_n_mem_write_global = 6400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 45056
gpgpu_n_store_insn = 45056
gpgpu_n_shmem_insn = 57344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2560
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3103	W0_Idle:190725	W0_Scoreboard:76726	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
single_issue_nums: WS0:18940	WS1:18952	
dual_issue_nums: WS0:1282	WS1:1276	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22528 {8:2816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 329728 {40:4096,72:2304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1984 {8:248,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 202752 {72:2816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 51200 {8:6400,}
traffic_breakdown_memtocore[INST_ACC_R] = 33728 {136:248,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 146 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 78 
avg_icnt2sh_latency = 7 
mrq_lat_table:30 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8996 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3575 	5552 	355 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6661 	1478 	1055 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 398/30 = 13.266666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 568
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1168      1242    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1226      1225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1236      1237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1227      1231    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1243      1253    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1313      1321    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1306      1323    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1229      1246    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18563 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01539
n_activity=639 dram_eff=0.4507
bk0: 44a 18261i bk1: 36a 18287i bk2: 0a 18714i bk3: 0a 18717i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18717i bk15: 0a 18718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.715596
Bank_Level_Parallism_Col = 1.746032
Bank_Level_Parallism_Ready = 1.423611
write_to_read_ratio_blp_rw_average = 0.467262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.015387 
total_CMD = 18717 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 18167 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18717 
n_nop = 18563 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000534 
CoL_Bus_Util = 0.007694 
Either_Row_CoL_Bus_Util = 0.008228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.368969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.368969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18575 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01453
n_activity=536 dram_eff=0.5075
bk0: 36a 18293i bk1: 36a 18300i bk2: 0a 18716i bk3: 0a 18717i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18717i bk15: 0a 18717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014532 
total_CMD = 18717 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 18230 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 18717 
n_nop = 18575 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000321 
CoL_Bus_Util = 0.007266 
Either_Row_CoL_Bus_Util = 0.007587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.333868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.333868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18575 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01453
n_activity=530 dram_eff=0.5132
bk0: 36a 18299i bk1: 36a 18301i bk2: 0a 18717i bk3: 0a 18717i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18717i bk15: 0a 18717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014532 
total_CMD = 18717 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 18236 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 18717 
n_nop = 18575 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000321 
CoL_Bus_Util = 0.007266 
Either_Row_CoL_Bus_Util = 0.007587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.334990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.33499
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18575 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01453
n_activity=532 dram_eff=0.5113
bk0: 36a 18297i bk1: 36a 18300i bk2: 0a 18717i bk3: 0a 18717i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18717i bk15: 0a 18717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014532 
total_CMD = 18717 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 18234 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 18717 
n_nop = 18575 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000321 
CoL_Bus_Util = 0.007266 
Either_Row_CoL_Bus_Util = 0.007587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.339745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.339745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18575 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01453
n_activity=548 dram_eff=0.4964
bk0: 36a 18299i bk1: 36a 18307i bk2: 0a 18714i bk3: 0a 18716i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18718i bk15: 0a 18719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014532 
total_CMD = 18717 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 18218 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 18717 
n_nop = 18575 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000321 
CoL_Bus_Util = 0.007266 
Either_Row_CoL_Bus_Util = 0.007587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.351338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.351338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18587 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01368
n_activity=444 dram_eff=0.5766
bk0: 32a 18331i bk1: 32a 18338i bk2: 0a 18715i bk3: 0a 18716i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18718i bk15: 0a 18718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013677 
total_CMD = 18717 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 18282 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 18717 
n_nop = 18587 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.006839 
Either_Row_CoL_Bus_Util = 0.006946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.348453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.348453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18587 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01368
n_activity=443 dram_eff=0.5779
bk0: 32a 18351i bk1: 32a 18322i bk2: 0a 18716i bk3: 0a 18717i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18717i bk15: 0a 18717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013677 
total_CMD = 18717 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 18283 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18717 
n_nop = 18587 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.006839 
Either_Row_CoL_Bus_Util = 0.006946 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.383822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.383822
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18717 n_nop=18575 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01453
n_activity=547 dram_eff=0.4973
bk0: 36a 18321i bk1: 36a 18290i bk2: 0a 18716i bk3: 0a 18717i bk4: 0a 18717i bk5: 0a 18717i bk6: 0a 18717i bk7: 0a 18717i bk8: 0a 18717i bk9: 0a 18717i bk10: 0a 18717i bk11: 0a 18717i bk12: 0a 18717i bk13: 0a 18717i bk14: 0a 18717i bk15: 0a 18717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.761616
Bank_Level_Parallism_Col = 1.803419
Bank_Level_Parallism_Ready = 1.433824
write_to_read_ratio_blp_rw_average = 0.498932
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014532 
total_CMD = 18717 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 18219 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 18717 
n_nop = 18575 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000321 
CoL_Bus_Util = 0.007266 
Either_Row_CoL_Bus_Util = 0.007587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.385318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.385318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 632, Miss = 11, Miss_rate = 0.017, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 596, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 592, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 592, Miss = 9, Miss_rate = 0.015, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 9484
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0150
L2_total_cache_pending_hits = 338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 195
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2816
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 248
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16148
icnt_total_pkts_simt_to_mem=18188
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1179
	minimum = 6
	maximum = 63
Network latency average = 12.8679
	minimum = 6
	maximum = 50
Slowest packet = 18199
Flit latency average = 13.3279
	minimum = 6
	maximum = 48
Slowest flit = 32541
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00942761
	minimum = 0 (at node 16)
	maximum = 0.020202 (at node 20)
Accepted packet rate average = 0.00942761
	minimum = 0 (at node 16)
	maximum = 0.020202 (at node 20)
Injected flit rate average = 0.0196633
	minimum = 0 (at node 16)
	maximum = 0.0606061 (at node 20)
Accepted flit rate average= 0.0196633
	minimum = 0 (at node 16)
	maximum = 0.03367 (at node 20)
Injected packet length average = 2.08571
Accepted packet length average = 2.08571
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5575 (11 samples)
	minimum = 6 (11 samples)
	maximum = 58.6364 (11 samples)
Network latency average = 11.7475 (11 samples)
	minimum = 6 (11 samples)
	maximum = 52.5455 (11 samples)
Flit latency average = 12.0864 (11 samples)
	minimum = 6 (11 samples)
	maximum = 50.5455 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0210867 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0384231 (11 samples)
Accepted packet rate average = 0.0210867 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0384231 (11 samples)
Injected flit rate average = 0.0376104 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0863503 (11 samples)
Accepted flit rate average = 0.0376104 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0703875 (11 samples)
Injected packet size average = 1.78361 (11 samples)
Accepted packet size average = 1.78361 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 194267 (inst/sec)
gpgpu_simulation_rate = 1563 (cycle/sec)
gpgpu_silicon_slowdown = 1028150x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa038b2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z22transposeCoarseGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z22transposeCoarseGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 878
gpu_sim_insn = 131072
gpu_ipc =     149.2847
gpu_tot_sim_cycle = 11824
gpu_tot_sim_insn = 1490944
gpu_tot_ipc =     126.0947
gpu_tot_issued_cta = 192
gpu_occupancy = 12.0284% 
gpu_tot_occupancy = 12.0272% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3877
partiton_level_parallism =       0.5968
partiton_level_parallism_total  =       0.8464
partiton_level_parallism_util =       3.1951
partiton_level_parallism_util_total  =       4.3381
L2_BW  =      56.5681 GB/Sec
L2_BW_total  =      80.2265 GB/Sec
gpu_total_sim_rate=186368

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24064
	L1I_total_cache_misses = 2080
	L1I_total_cache_miss_rate = 0.0864
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5888
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0815
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21984
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2080
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1820
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24064

Total_core_cache_fail_stats:
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
330, 330, 330, 330, 331, 330, 331, 330, 
gpgpu_n_tot_thrd_icount = 1507328
gpgpu_n_tot_w_icount = 47104
gpgpu_n_stall_shd_mem = 13645
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 6656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 188416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2816
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3396	W0_Idle:199433	W0_Scoreboard:82861	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47104
single_issue_nums: WS0:20716	WS1:20732	
dual_issue_nums: WS0:1418	WS1:1410	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24576 {8:3072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {40:4096,72:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 2080 {8:260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 221184 {72:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 53248 {8:6656,}
traffic_breakdown_memtocore[INST_ACC_R] = 35360 {136:260,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 78 
avg_icnt2sh_latency = 7 
mrq_lat_table:30 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9508 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3820 	5755 	431 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7041 	1591 	1074 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 398/30 = 13.266666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 568
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1226      1309    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1290      1290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1301      1303    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1291      1297    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1309      1320    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1381      1391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1376      1394    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1294      1312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20064 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01424
n_activity=639 dram_eff=0.4507
bk0: 44a 19762i bk1: 36a 19788i bk2: 0a 20215i bk3: 0a 20218i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20218i bk15: 0a 20219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.715596
Bank_Level_Parallism_Col = 1.746032
Bank_Level_Parallism_Ready = 1.423611
write_to_read_ratio_blp_rw_average = 0.467262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014245 
total_CMD = 20218 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 19668 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20218 
n_nop = 20064 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000495 
CoL_Bus_Util = 0.007122 
Either_Row_CoL_Bus_Util = 0.007617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.341577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.341577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20076 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01345
n_activity=536 dram_eff=0.5075
bk0: 36a 19794i bk1: 36a 19801i bk2: 0a 20217i bk3: 0a 20218i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20218i bk15: 0a 20218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013453 
total_CMD = 20218 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 19731 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 20218 
n_nop = 20076 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.006727 
Either_Row_CoL_Bus_Util = 0.007023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.309081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20076 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01345
n_activity=530 dram_eff=0.5132
bk0: 36a 19800i bk1: 36a 19802i bk2: 0a 20218i bk3: 0a 20218i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20218i bk15: 0a 20218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013453 
total_CMD = 20218 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 19737 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 20218 
n_nop = 20076 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.006727 
Either_Row_CoL_Bus_Util = 0.007023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.310120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.31012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20076 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01345
n_activity=532 dram_eff=0.5113
bk0: 36a 19798i bk1: 36a 19801i bk2: 0a 20218i bk3: 0a 20218i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20218i bk15: 0a 20218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013453 
total_CMD = 20218 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 19735 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 20218 
n_nop = 20076 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.006727 
Either_Row_CoL_Bus_Util = 0.007023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.314522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.314522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20076 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01345
n_activity=548 dram_eff=0.4964
bk0: 36a 19800i bk1: 36a 19808i bk2: 0a 20215i bk3: 0a 20217i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20219i bk15: 0a 20220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013453 
total_CMD = 20218 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 19719 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 20218 
n_nop = 20076 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.006727 
Either_Row_CoL_Bus_Util = 0.007023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.325255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.325255
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20088 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01266
n_activity=444 dram_eff=0.5766
bk0: 32a 19832i bk1: 32a 19839i bk2: 0a 20216i bk3: 0a 20217i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20219i bk15: 0a 20219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012662 
total_CMD = 20218 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 19783 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 20218 
n_nop = 20088 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.006331 
Either_Row_CoL_Bus_Util = 0.006430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.322584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.322584
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20088 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01266
n_activity=443 dram_eff=0.5779
bk0: 32a 19852i bk1: 32a 19823i bk2: 0a 20217i bk3: 0a 20218i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20218i bk15: 0a 20218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.868360
Bank_Level_Parallism_Col = 1.868056
Bank_Level_Parallism_Ready = 1.453125
write_to_read_ratio_blp_rw_average = 0.539352
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012662 
total_CMD = 20218 
util_bw = 256 
Wasted_Col = 178 
Wasted_Row = 0 
Idle = 19784 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20218 
n_nop = 20088 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.006331 
Either_Row_CoL_Bus_Util = 0.006430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.355327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.355327
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20218 n_nop=20076 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01345
n_activity=547 dram_eff=0.4973
bk0: 36a 19822i bk1: 36a 19791i bk2: 0a 20217i bk3: 0a 20218i bk4: 0a 20218i bk5: 0a 20218i bk6: 0a 20218i bk7: 0a 20218i bk8: 0a 20218i bk9: 0a 20218i bk10: 0a 20218i bk11: 0a 20218i bk12: 0a 20218i bk13: 0a 20218i bk14: 0a 20218i bk15: 0a 20218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.761616
Bank_Level_Parallism_Col = 1.803419
Bank_Level_Parallism_Ready = 1.433824
write_to_read_ratio_blp_rw_average = 0.498932
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013453 
total_CMD = 20218 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 19720 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 20218 
n_nop = 20076 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000297 
CoL_Bus_Util = 0.006727 
Either_Row_CoL_Bus_Util = 0.007023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.356712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.356712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 668, Miss = 11, Miss_rate = 0.016, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[13]: Access = 608, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 628, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 10008
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0142
L2_total_cache_pending_hits = 338
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 195
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 195
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6656
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 260
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=17232
icnt_total_pkts_simt_to_mem=19224
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8235
	minimum = 6
	maximum = 54
Network latency average = 11.7796
	minimum = 6
	maximum = 42
Slowest packet = 19270
Flit latency average = 11.4156
	minimum = 6
	maximum = 40
Slowest flit = 35524
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129623
	minimum = 0 (at node 12)
	maximum = 0.0222635 (at node 20)
Accepted packet rate average = 0.0129623
	minimum = 0 (at node 12)
	maximum = 0.0222635 (at node 20)
Injected flit rate average = 0.0262214
	minimum = 0 (at node 12)
	maximum = 0.0519481 (at node 20)
Accepted flit rate average= 0.0262214
	minimum = 0 (at node 12)
	maximum = 0.0488559 (at node 16)
Injected packet length average = 2.0229
Accepted packet length average = 2.0229
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4963 (12 samples)
	minimum = 6 (12 samples)
	maximum = 58.25 (12 samples)
Network latency average = 11.7502 (12 samples)
	minimum = 6 (12 samples)
	maximum = 51.6667 (12 samples)
Flit latency average = 12.0305 (12 samples)
	minimum = 6 (12 samples)
	maximum = 49.6667 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0204096 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0370765 (12 samples)
Accepted packet rate average = 0.0204096 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0370765 (12 samples)
Injected flit rate average = 0.0366613 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0834834 (12 samples)
Accepted flit rate average = 0.0366613 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0685932 (12 samples)
Injected packet size average = 1.79628 (12 samples)
Accepted packet size average = 1.79628 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 186368 (inst/sec)
gpgpu_simulation_rate = 1478 (cycle/sec)
gpgpu_silicon_slowdown = 1087280x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose coarse-grained    , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa03718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z20transposeFineGrainedPfS_ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20transposeFineGrainedPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20transposeFineGrainedPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 1047
gpu_sim_insn = 122880
gpu_ipc =     117.3639
gpu_tot_sim_cycle = 12871
gpu_tot_sim_insn = 1613824
gpu_tot_ipc =     125.3845
gpu_tot_issued_cta = 208
gpu_occupancy = 12.3032% 
gpu_tot_occupancy = 12.0519% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4438
partiton_level_parallism =       0.5196
partiton_level_parallism_total  =       0.8198
partiton_level_parallism_util =       3.0055
partiton_level_parallism_util_total  =       4.2412
L2_BW  =      49.2478 GB/Sec
L2_BW_total  =      77.7065 GB/Sec
gpu_total_sim_rate=201728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25984
	L1I_total_cache_misses = 2336
	L1I_total_cache_miss_rate = 0.0899
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2336
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2044
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25984

Total_core_cache_fail_stats:
ctas_completed 208, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
364, 364, 364, 364, 365, 364, 365, 364, 
gpgpu_n_tot_thrd_icount = 1630208
gpgpu_n_tot_w_icount = 50944
gpgpu_n_stall_shd_mem = 14312
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3328
gpgpu_n_mem_write_global = 6912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 53248
gpgpu_n_store_insn = 53248
gpgpu_n_shmem_insn = 73728
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3072
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6912
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3697	W0_Idle:221777	W0_Scoreboard:89342	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50944
single_issue_nums: WS0:22124	WS1:22140	
dual_issue_nums: WS0:1674	WS1:1666	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 26624 {8:3328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 366592 {40:4096,72:2816,}
traffic_breakdown_coretomem[INST_ACC_R] = 2336 {8:292,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 239616 {72:3328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55296 {8:6912,}
traffic_breakdown_memtocore[INST_ACC_R] = 39712 {136:292,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 78 
avg_icnt2sh_latency = 7 
mrq_lat_table:32 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10020 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4145 	5961 	444 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7332 	1655 	1224 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 400/32 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 576
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1287      1374    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1353      1356    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1368      1372    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1355      1366    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1376      1386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1449      1463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1364      1380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1361      1378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21854 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01309
n_activity=639 dram_eff=0.4507
bk0: 44a 21552i bk1: 36a 21578i bk2: 0a 22005i bk3: 0a 22008i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22008i bk15: 0a 22009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.715596
Bank_Level_Parallism_Col = 1.746032
Bank_Level_Parallism_Ready = 1.423611
write_to_read_ratio_blp_rw_average = 0.467262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.013086 
total_CMD = 22008 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 21458 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22008 
n_nop = 21854 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.006543 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.313795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.313795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21866 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01236
n_activity=536 dram_eff=0.5075
bk0: 36a 21584i bk1: 36a 21591i bk2: 0a 22007i bk3: 0a 22008i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22008i bk15: 0a 22008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012359 
total_CMD = 22008 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 21521 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 22008 
n_nop = 21866 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.006180 
Either_Row_CoL_Bus_Util = 0.006452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.283942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.283942
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21866 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01236
n_activity=530 dram_eff=0.5132
bk0: 36a 21590i bk1: 36a 21592i bk2: 0a 22008i bk3: 0a 22008i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22008i bk15: 0a 22008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012359 
total_CMD = 22008 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 21527 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 22008 
n_nop = 21866 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.006180 
Either_Row_CoL_Bus_Util = 0.006452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.284896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.284896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21866 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01236
n_activity=532 dram_eff=0.5113
bk0: 36a 21588i bk1: 36a 21591i bk2: 0a 22008i bk3: 0a 22008i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22008i bk15: 0a 22008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012359 
total_CMD = 22008 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 21525 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 22008 
n_nop = 21866 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.006180 
Either_Row_CoL_Bus_Util = 0.006452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.288940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.28894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21866 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01236
n_activity=548 dram_eff=0.4964
bk0: 36a 21590i bk1: 36a 21598i bk2: 0a 22005i bk3: 0a 22007i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22009i bk15: 0a 22010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012359 
total_CMD = 22008 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 21509 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 22008 
n_nop = 21866 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.006180 
Either_Row_CoL_Bus_Util = 0.006452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.298800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.2988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21878 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01163
n_activity=444 dram_eff=0.5766
bk0: 32a 21622i bk1: 32a 21629i bk2: 0a 22006i bk3: 0a 22007i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22009i bk15: 0a 22009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011632 
total_CMD = 22008 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 21573 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 22008 
n_nop = 21878 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.005816 
Either_Row_CoL_Bus_Util = 0.005907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.296347
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21866 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01236
n_activity=547 dram_eff=0.4973
bk0: 36a 21612i bk1: 36a 21582i bk2: 0a 22007i bk3: 0a 22008i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22008i bk15: 0a 22008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.759596
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.497863
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012359 
total_CMD = 22008 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 21510 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22008 
n_nop = 21866 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.006180 
Either_Row_CoL_Bus_Util = 0.006452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.326427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.326427
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22008 n_nop=21866 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01236
n_activity=547 dram_eff=0.4973
bk0: 36a 21612i bk1: 36a 21581i bk2: 0a 22007i bk3: 0a 22008i bk4: 0a 22008i bk5: 0a 22008i bk6: 0a 22008i bk7: 0a 22008i bk8: 0a 22008i bk9: 0a 22008i bk10: 0a 22008i bk11: 0a 22008i bk12: 0a 22008i bk13: 0a 22008i bk14: 0a 22008i bk15: 0a 22008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.761616
Bank_Level_Parallism_Col = 1.803419
Bank_Level_Parallism_Ready = 1.433824
write_to_read_ratio_blp_rw_average = 0.498932
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012359 
total_CMD = 22008 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 21510 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 22008 
n_nop = 21866 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000273 
CoL_Bus_Util = 0.006180 
Either_Row_CoL_Bus_Util = 0.006452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.327699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.327699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 700, Miss = 11, Miss_rate = 0.016, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 640, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 640, Miss = 8, Miss_rate = 0.013, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 656, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 656, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 660, Miss = 9, Miss_rate = 0.014, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 10552
L2_total_cache_misses = 144
L2_total_cache_miss_rate = 0.0136
L2_total_cache_pending_hits = 368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 225
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6912
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 292
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=18416
icnt_total_pkts_simt_to_mem=20280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.534
	minimum = 6
	maximum = 65
Network latency average = 12.4274
	minimum = 6
	maximum = 47
Slowest packet = 20363
Flit latency average = 12.8129
	minimum = 6
	maximum = 45
Slowest flit = 37096
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0112863
	minimum = 0 (at node 8)
	maximum = 0.0248963 (at node 32)
Accepted packet rate average = 0.0112863
	minimum = 0 (at node 8)
	maximum = 0.0248963 (at node 32)
Injected flit rate average = 0.0232365
	minimum = 0 (at node 8)
	maximum = 0.0746888 (at node 32)
Accepted flit rate average= 0.0232365
	minimum = 0 (at node 8)
	maximum = 0.0414938 (at node 32)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5761 (13 samples)
	minimum = 6 (13 samples)
	maximum = 58.7692 (13 samples)
Network latency average = 11.8023 (13 samples)
	minimum = 6 (13 samples)
	maximum = 51.3077 (13 samples)
Flit latency average = 12.0907 (13 samples)
	minimum = 6 (13 samples)
	maximum = 49.3077 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0197078 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0361395 (13 samples)
Accepted packet rate average = 0.0197078 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0361395 (13 samples)
Injected flit rate average = 0.0356287 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0828069 (13 samples)
Accepted flit rate average = 0.0356287 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0665086 (13 samples)
Injected packet size average = 1.80784 (13 samples)
Accepted packet size average = 1.80784 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 201728 (inst/sec)
gpgpu_simulation_rate = 1608 (cycle/sec)
gpgpu_silicon_slowdown = 999378x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa03718 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20transposeFineGrainedPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z20transposeFineGrainedPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 748
gpu_sim_insn = 122880
gpu_ipc =     164.2781
gpu_tot_sim_cycle = 13619
gpu_tot_sim_insn = 1736704
gpu_tot_ipc =     127.5207
gpu_tot_issued_cta = 224
gpu_occupancy = 12.0779% 
gpu_tot_occupancy = 12.0531% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4463
partiton_level_parallism =       0.6952
partiton_level_parallism_total  =       0.8130
partiton_level_parallism_util =       3.6879
partiton_level_parallism_util_total  =       4.2115
L2_BW  =      65.8926 GB/Sec
L2_BW_total  =      77.0577 GB/Sec
gpu_total_sim_rate=192967

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27904
	L1I_total_cache_misses = 2400
	L1I_total_cache_miss_rate = 0.0860
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6656
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0721
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2100
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 27904

Total_core_cache_fail_stats:
ctas_completed 224, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
398, 398, 398, 398, 399, 398, 399, 398, 
gpgpu_n_tot_thrd_icount = 1753088
gpgpu_n_tot_w_icount = 54784
gpgpu_n_stall_shd_mem = 15069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3584
gpgpu_n_mem_write_global = 7168
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 57344
gpgpu_n_store_insn = 57344
gpgpu_n_shmem_insn = 81920
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 212992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7168
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4017	W0_Idle:229282	W0_Scoreboard:95633	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:54784
single_issue_nums: WS0:23532	WS1:23548	
dual_issue_nums: WS0:1930	WS1:1922	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28672 {8:3584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385024 {40:4096,72:3072,}
traffic_breakdown_coretomem[INST_ACC_R] = 2400 {8:300,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258048 {72:3584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57344 {8:7168,}
traffic_breakdown_memtocore[INST_ACC_R] = 40800 {136:300,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 78 
avg_icnt2sh_latency = 7 
mrq_lat_table:32 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10532 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4382 	6187 	501 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7655 	1810 	1257 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 400/32 = 12.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 576
min_bank_accesses = 0!
chip skew: 80/64 = 1.25
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1347      1440    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1419      1421    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1433      1438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1420      1432    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1441      1452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1519      1533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1430      1445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1425      1444    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23133 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01237
n_activity=639 dram_eff=0.4507
bk0: 44a 22831i bk1: 36a 22857i bk2: 0a 23284i bk3: 0a 23287i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23287i bk15: 0a 23288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.715596
Bank_Level_Parallism_Col = 1.746032
Bank_Level_Parallism_Ready = 1.423611
write_to_read_ratio_blp_rw_average = 0.467262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.012367 
total_CMD = 23287 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 22737 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 23287 
n_nop = 23133 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000429 
CoL_Bus_Util = 0.006184 
Either_Row_CoL_Bus_Util = 0.006613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.29656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23145 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01168
n_activity=536 dram_eff=0.5075
bk0: 36a 22863i bk1: 36a 22870i bk2: 0a 23286i bk3: 0a 23287i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23287i bk15: 0a 23287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011680 
total_CMD = 23287 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 22800 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 23287 
n_nop = 23145 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.005840 
Either_Row_CoL_Bus_Util = 0.006098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.268347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.268347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23145 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01168
n_activity=530 dram_eff=0.5132
bk0: 36a 22869i bk1: 36a 22871i bk2: 0a 23287i bk3: 0a 23287i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23287i bk15: 0a 23287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011680 
total_CMD = 23287 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 22806 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 23287 
n_nop = 23145 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.005840 
Either_Row_CoL_Bus_Util = 0.006098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.269249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.269249
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23145 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01168
n_activity=532 dram_eff=0.5113
bk0: 36a 22867i bk1: 36a 22870i bk2: 0a 23287i bk3: 0a 23287i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23287i bk15: 0a 23287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011680 
total_CMD = 23287 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 22804 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 23287 
n_nop = 23145 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.005840 
Either_Row_CoL_Bus_Util = 0.006098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.273071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.273071
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23145 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01168
n_activity=548 dram_eff=0.4964
bk0: 36a 22869i bk1: 36a 22877i bk2: 0a 23284i bk3: 0a 23286i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23288i bk15: 0a 23289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011680 
total_CMD = 23287 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 22788 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 23287 
n_nop = 23145 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.005840 
Either_Row_CoL_Bus_Util = 0.006098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.282389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.282389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23157 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01099
n_activity=444 dram_eff=0.5766
bk0: 32a 22901i bk1: 32a 22908i bk2: 0a 23285i bk3: 0a 23286i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23288i bk15: 0a 23288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.873272
Bank_Level_Parallism_Col = 1.872979
Bank_Level_Parallism_Ready = 1.403101
write_to_read_ratio_blp_rw_average = 0.500000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010993 
total_CMD = 23287 
util_bw = 256 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 22852 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 23287 
n_nop = 23157 
Read = 0 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000086 
CoL_Bus_Util = 0.005497 
Either_Row_CoL_Bus_Util = 0.005583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.280070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.28007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23145 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01168
n_activity=547 dram_eff=0.4973
bk0: 36a 22891i bk1: 36a 22861i bk2: 0a 23286i bk3: 0a 23287i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23287i bk15: 0a 23287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.759596
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.497863
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011680 
total_CMD = 23287 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22789 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 23287 
n_nop = 23145 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.005840 
Either_Row_CoL_Bus_Util = 0.006098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.308498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.308498
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23287 n_nop=23145 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01168
n_activity=547 dram_eff=0.4973
bk0: 36a 22891i bk1: 36a 22860i bk2: 0a 23286i bk3: 0a 23287i bk4: 0a 23287i bk5: 0a 23287i bk6: 0a 23287i bk7: 0a 23287i bk8: 0a 23287i bk9: 0a 23287i bk10: 0a 23287i bk11: 0a 23287i bk12: 0a 23287i bk13: 0a 23287i bk14: 0a 23287i bk15: 0a 23287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.761616
Bank_Level_Parallism_Col = 1.803419
Bank_Level_Parallism_Ready = 1.433824
write_to_read_ratio_blp_rw_average = 0.498932
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011680 
total_CMD = 23287 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 22789 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 23287 
n_nop = 23145 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000258 
CoL_Bus_Util = 0.005840 
Either_Row_CoL_Bus_Util = 0.006098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.309701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.309701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 732, Miss = 11, Miss_rate = 0.015, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 692, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 11072
L2_total_cache_misses = 144
L2_total_cache_miss_rate = 0.0130
L2_total_cache_pending_hits = 368
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 225
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 225
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3584
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7168
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=19480
icnt_total_pkts_simt_to_mem=21312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9894
	minimum = 6
	maximum = 58
Network latency average = 12.0577
	minimum = 6
	maximum = 58
Slowest packet = 22002
Flit latency average = 12.1646
	minimum = 6
	maximum = 56
Slowest flit = 40494
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0151053
	minimum = 0 (at node 4)
	maximum = 0.0261438 (at node 32)
Accepted packet rate average = 0.0151053
	minimum = 0 (at node 4)
	maximum = 0.0261438 (at node 32)
Injected flit rate average = 0.030443
	minimum = 0 (at node 4)
	maximum = 0.0610022 (at node 32)
Accepted flit rate average= 0.030443
	minimum = 0 (at node 4)
	maximum = 0.05374 (at node 8)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5342 (14 samples)
	minimum = 6 (14 samples)
	maximum = 58.7143 (14 samples)
Network latency average = 11.8205 (14 samples)
	minimum = 6 (14 samples)
	maximum = 51.7857 (14 samples)
Flit latency average = 12.096 (14 samples)
	minimum = 6 (14 samples)
	maximum = 49.7857 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0193791 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0354256 (14 samples)
Accepted packet rate average = 0.0193791 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0354256 (14 samples)
Injected flit rate average = 0.0352583 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0812494 (14 samples)
Accepted flit rate average = 0.0352583 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0655966 (14 samples)
Injected packet size average = 1.8194 (14 samples)
Accepted packet size average = 1.8194 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 192967 (inst/sec)
gpgpu_simulation_rate = 1513 (cycle/sec)
gpgpu_silicon_slowdown = 1062128x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose fine-grained      , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa0357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z17transposeDiagonalPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x500 (transpose.1.sm_30.ptx:280) @%p1 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x508 (transpose.1.sm_30.ptx:281) bra.uni BB5_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (transpose.1.sm_30.ptx:288) mad.lo.s32 %r15, %r3, %r2, %r34;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x518 (transpose.1.sm_30.ptx:285) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (transpose.1.sm_30.ptx:295) cvta.to.global.u64 %rd4, %rd3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17transposeDiagonalPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17transposeDiagonalPfS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 1247
gpu_sim_insn = 167936
gpu_ipc =     134.6720
gpu_tot_sim_cycle = 14866
gpu_tot_sim_insn = 1904640
gpu_tot_ipc =     128.1205
gpu_tot_issued_cta = 240
gpu_occupancy = 12.3370% 
gpu_tot_occupancy = 12.0795% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5160
partiton_level_parallism =       0.4362
partiton_level_parallism_total  =       0.7814
partiton_level_parallism_util =       3.1445
partiton_level_parallism_util_total  =       4.1456
L2_BW  =      41.3492 GB/Sec
L2_BW_total  =      74.0624 GB/Sec
gpu_total_sim_rate=211626

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30720
	L1I_total_cache_misses = 2656
	L1I_total_cache_miss_rate = 0.0865
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2656
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2324
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
ctas_completed 240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
398, 398, 398, 398, 399, 398, 399, 398, 
gpgpu_n_tot_thrd_icount = 1921024
gpgpu_n_tot_w_icount = 60032
gpgpu_n_stall_shd_mem = 15772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 7424
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 90112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4444	W0_Idle:250329	W0_Scoreboard:108205	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60032
single_issue_nums: WS0:25772	WS1:25788	
dual_issue_nums: WS0:2122	WS1:2114	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 403456 {40:4096,72:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 2656 {8:332,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276480 {72:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 59392 {8:7424,}
traffic_breakdown_memtocore[INST_ACC_R] = 45152 {136:332,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 7 
mrq_lat_table:34 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11044 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4689 	6418 	507 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7942 	1880 	1406 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 402/34 = 11.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 584
min_bank_accesses = 0!
chip skew: 80/72 = 1.11
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1409      1509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1486      1485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1500      1505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1486      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1510      1521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1499      1510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1497      1511    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1491      1510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25266 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01133
n_activity=639 dram_eff=0.4507
bk0: 44a 24964i bk1: 36a 24990i bk2: 0a 25417i bk3: 0a 25420i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25420i bk15: 0a 25421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.715596
Bank_Level_Parallism_Col = 1.746032
Bank_Level_Parallism_Ready = 1.423611
write_to_read_ratio_blp_rw_average = 0.467262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.011330 
total_CMD = 25420 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 24870 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 25420 
n_nop = 25266 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000393 
CoL_Bus_Util = 0.005665 
Either_Row_CoL_Bus_Util = 0.006058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.271676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.271676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=536 dram_eff=0.5075
bk0: 36a 24996i bk1: 36a 25003i bk2: 0a 25419i bk3: 0a 25420i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25420i bk15: 0a 25420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 24933 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.245830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.24583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=530 dram_eff=0.5132
bk0: 36a 25002i bk1: 36a 25004i bk2: 0a 25420i bk3: 0a 25420i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25420i bk15: 0a 25420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 24939 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.246656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.246656
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=532 dram_eff=0.5113
bk0: 36a 25000i bk1: 36a 25003i bk2: 0a 25420i bk3: 0a 25420i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25420i bk15: 0a 25420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 24937 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.250157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.250157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=548 dram_eff=0.4964
bk0: 36a 25002i bk1: 36a 25010i bk2: 0a 25417i bk3: 0a 25419i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25421i bk15: 0a 25422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 24921 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.258694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.258694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=548 dram_eff=0.4964
bk0: 36a 25004i bk1: 36a 25010i bk2: 0a 25417i bk3: 0a 25419i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25421i bk15: 0a 25422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.764113
Bank_Level_Parallism_Col = 1.805970
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.461620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 24921 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.256570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.25657
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=547 dram_eff=0.4973
bk0: 36a 25024i bk1: 36a 24994i bk2: 0a 25419i bk3: 0a 25420i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25420i bk15: 0a 25420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.759596
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.497863
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 24922 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.282612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.282612
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25420 n_nop=25278 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.0107
n_activity=547 dram_eff=0.4973
bk0: 36a 25024i bk1: 36a 24993i bk2: 0a 25419i bk3: 0a 25420i bk4: 0a 25420i bk5: 0a 25420i bk6: 0a 25420i bk7: 0a 25420i bk8: 0a 25420i bk9: 0a 25420i bk10: 0a 25420i bk11: 0a 25420i bk12: 0a 25420i bk13: 0a 25420i bk14: 0a 25420i bk15: 0a 25420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.761616
Bank_Level_Parallism_Col = 1.803419
Bank_Level_Parallism_Ready = 1.433824
write_to_read_ratio_blp_rw_average = 0.498932
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010700 
total_CMD = 25420 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 24922 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 25420 
n_nop = 25278 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000236 
CoL_Bus_Util = 0.005350 
Either_Row_CoL_Bus_Util = 0.005586 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.283714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.283714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 764, Miss = 11, Miss_rate = 0.014, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 720, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 720, Miss = 9, Miss_rate = 0.013, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[12]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 724, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 11616
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.0126
L2_total_cache_pending_hits = 398
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 255
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7424
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=20664
icnt_total_pkts_simt_to_mem=22368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.0322
	minimum = 6
	maximum = 66
Network latency average = 12.6195
	minimum = 6
	maximum = 46
Slowest packet = 22486
Flit latency average = 13.0661
	minimum = 6
	maximum = 44
Slowest flit = 41669
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00947323
	minimum = 0 (at node 0)
	maximum = 0.0208968 (at node 30)
Accepted packet rate average = 0.00947323
	minimum = 0 (at node 0)
	maximum = 0.0208968 (at node 30)
Injected flit rate average = 0.0195037
	minimum = 0 (at node 0)
	maximum = 0.0626905 (at node 30)
Accepted flit rate average= 0.0195037
	minimum = 0 (at node 0)
	maximum = 0.034828 (at node 30)
Injected packet length average = 2.05882
Accepted packet length average = 2.05882
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6341 (15 samples)
	minimum = 6 (15 samples)
	maximum = 59.2 (15 samples)
Network latency average = 11.8738 (15 samples)
	minimum = 6 (15 samples)
	maximum = 51.4 (15 samples)
Flit latency average = 12.1607 (15 samples)
	minimum = 6 (15 samples)
	maximum = 49.4 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0187187 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.034457 (15 samples)
Accepted packet rate average = 0.0187187 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.034457 (15 samples)
Injected flit rate average = 0.0342079 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0800122 (15 samples)
Accepted flit rate average = 0.0342079 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0635453 (15 samples)
Injected packet size average = 1.82748 (15 samples)
Accepted packet size average = 1.82748 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 211626 (inst/sec)
gpgpu_simulation_rate = 1651 (cycle/sec)
gpgpu_silicon_slowdown = 973349x
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd9de3450..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de344c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdd9de3448..

GPGPU-Sim PTX: cudaLaunch for 0x0x558f3aa0357e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z17transposeDiagonalPfS_ii 
GPGPU-Sim PTX: pushing kernel '_Z17transposeDiagonalPfS_ii' to stream 0, gridDim= (4,4,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 942
gpu_sim_insn = 167936
gpu_ipc =     178.2760
gpu_tot_sim_cycle = 15808
gpu_tot_sim_insn = 2072576
gpu_tot_ipc =     131.1093
gpu_tot_issued_cta = 256
gpu_occupancy = 12.1732% 
gpu_tot_occupancy = 12.0846% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 5160
partiton_level_parallism =       0.5520
partiton_level_parallism_total  =       0.7677
partiton_level_parallism_util =       3.4211
partiton_level_parallism_util_total  =       4.1083
L2_BW  =      52.3224 GB/Sec
L2_BW_total  =      72.7669 GB/Sec
gpu_total_sim_rate=207257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33536
	L1I_total_cache_misses = 2720
	L1I_total_cache_miss_rate = 0.0811
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 460
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2720
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2380
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33536

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
442, 442, 442, 442, 443, 442, 443, 442, 
gpgpu_n_tot_thrd_icount = 2088960
gpgpu_n_tot_w_icount = 65280
gpgpu_n_stall_shd_mem = 16507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 7680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4728	W0_Idle:257690	W0_Scoreboard:120026	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:65280
single_issue_nums: WS0:28012	WS1:28028	
dual_issue_nums: WS0:2314	WS1:2306	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 421888 {40:4096,72:3584,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294912 {72:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61440 {8:7680,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmflatency = 431 
max_icnt2mem_latency = 34 
maxmrqlatency = 181 
max_icnt2sh_latency = 38 
averagemflatency = 145 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 7 
mrq_lat_table:34 	1 	18 	17 	30 	68 	146 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11556 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4912 	6666 	556 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8345 	1977 	1418 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       713       786         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1200      1207         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1193      1196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1190      1194         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1214      1201         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1212      1198         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1197      1205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1196      1203         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.750000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 402/34 = 11.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 584
min_bank_accesses = 0!
chip skew: 80/72 = 1.11
number of total write accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 512
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
average mf latency per bank:
dram[0]:       1467      1575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1550      1549    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1566      1571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1551      1560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1576      1588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1566      1575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1563      1576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1556      1575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        405       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        413       395         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       400         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        425       401         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        421       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        419       386         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        412       431         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        411       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26877 n_act=6 n_pre=4 n_ref_event=0 n_req=52 n_rd=16 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01065
n_activity=639 dram_eff=0.4507
bk0: 44a 26575i bk1: 36a 26601i bk2: 0a 27028i bk3: 0a 27031i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27031i bk15: 0a 27032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.715596
Bank_Level_Parallism_Col = 1.746032
Bank_Level_Parallism_Ready = 1.423611
write_to_read_ratio_blp_rw_average = 0.467262
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010654 
total_CMD = 27031 
util_bw = 288 
Wasted_Col = 226 
Wasted_Row = 36 
Idle = 26481 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27031 
n_nop = 26877 
Read = 16 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 52 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 144 
Row_Bus_Util =  0.000370 
CoL_Bus_Util = 0.005327 
Either_Row_CoL_Bus_Util = 0.005697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.255484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.255484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=536 dram_eff=0.5075
bk0: 36a 26607i bk1: 36a 26614i bk2: 0a 27030i bk3: 0a 27031i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27031i bk15: 0a 27031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.838843
Bank_Level_Parallism_Col = 1.886214
Bank_Level_Parallism_Ready = 1.455882
write_to_read_ratio_blp_rw_average = 0.475930
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 191 
Wasted_Row = 24 
Idle = 26544 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 14 
WTRc_limit = 152 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 152 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.231179
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=530 dram_eff=0.5132
bk0: 36a 26613i bk1: 36a 26615i bk2: 0a 27031i bk3: 0a 27031i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27031i bk15: 0a 27031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.849372
Bank_Level_Parallism_Col = 1.898004
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483370
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 185 
Wasted_Row = 24 
Idle = 26550 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 10 
WTRc_limit = 146 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 146 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.231956
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=532 dram_eff=0.5113
bk0: 36a 26611i bk1: 36a 26614i bk2: 0a 27031i bk3: 0a 27031i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27031i bk15: 0a 27031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.847917
Bank_Level_Parallism_Col = 1.894040
Bank_Level_Parallism_Ready = 1.470588
write_to_read_ratio_blp_rw_average = 0.483444
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 187 
Wasted_Row = 24 
Idle = 26548 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 11 
WTRc_limit = 148 
RTWc_limit = 160 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 148 
RTWc_limit_alone = 160 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.235248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.235248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=548 dram_eff=0.4964
bk0: 36a 26613i bk1: 36a 26621i bk2: 0a 27028i bk3: 0a 27030i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27032i bk15: 0a 27033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.768145
Bank_Level_Parallism_Col = 1.810235
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.463753
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 26532 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 8 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.243276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.243276
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=548 dram_eff=0.4964
bk0: 36a 26615i bk1: 36a 26621i bk2: 0a 27028i bk3: 0a 27030i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27032i bk15: 0a 27033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.764113
Bank_Level_Parallism_Col = 1.805970
Bank_Level_Parallism_Ready = 1.379562
write_to_read_ratio_blp_rw_average = 0.461620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 203 
Wasted_Row = 24 
Idle = 26532 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 10 
WTRc_limit = 144 
RTWc_limit = 171 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.241279
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=547 dram_eff=0.4973
bk0: 36a 26635i bk1: 36a 26605i bk2: 0a 27030i bk3: 0a 27031i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27031i bk15: 0a 27031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.759596
Bank_Level_Parallism_Col = 1.801282
Bank_Level_Parallism_Ready = 1.426471
write_to_read_ratio_blp_rw_average = 0.497863
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 26533 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 13 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.265769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.265769
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27031 n_nop=26889 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=64 n_write=64 n_wr_bk=0 bw_util=0.01006
n_activity=547 dram_eff=0.4973
bk0: 36a 26635i bk1: 36a 26604i bk2: 0a 27030i bk3: 0a 27031i bk4: 0a 27031i bk5: 0a 27031i bk6: 0a 27031i bk7: 0a 27031i bk8: 0a 27031i bk9: 0a 27031i bk10: 0a 27031i bk11: 0a 27031i bk12: 0a 27031i bk13: 0a 27031i bk14: 0a 27031i bk15: 0a 27031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.761616
Bank_Level_Parallism_Col = 1.803419
Bank_Level_Parallism_Ready = 1.433824
write_to_read_ratio_blp_rw_average = 0.498932
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.010063 
total_CMD = 27031 
util_bw = 272 
Wasted_Col = 202 
Wasted_Row = 24 
Idle = 26533 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 14 
WTRc_limit = 144 
RTWc_limit = 170 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 144 
RTWc_limit_alone = 170 

Commands details: 
total_CMD = 27031 
n_nop = 26889 
Read = 8 
Write = 64 
L2_Alloc = 64 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 136 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.005031 
Either_Row_CoL_Bus_Util = 0.005253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.266805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.266805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 796, Miss = 11, Miss_rate = 0.014, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[1]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[3]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[4]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[5]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[6]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[7]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[9]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[12]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[13]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[14]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[15]: Access = 756, Miss = 9, Miss_rate = 0.012, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 12136
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.0120
L2_total_cache_pending_hits = 398
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 15
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7424
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 68
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 255
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 255
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 340
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=21728
icnt_total_pkts_simt_to_mem=23400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.3654
	minimum = 6
	maximum = 54
Network latency average = 11.5471
	minimum = 6
	maximum = 45
Slowest packet = 23744
Flit latency average = 10.677
	minimum = 6
	maximum = 45
Slowest flit = 44164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0119885
	minimum = 0 (at node 16)
	maximum = 0.0207493 (at node 30)
Accepted packet rate average = 0.0119885
	minimum = 0 (at node 16)
	maximum = 0.0207493 (at node 30)
Injected flit rate average = 0.0241614
	minimum = 0 (at node 16)
	maximum = 0.048415 (at node 30)
Accepted flit rate average= 0.0241614
	minimum = 0 (at node 16)
	maximum = 0.0426513 (at node 0)
Injected packet length average = 2.01538
Accepted packet length average = 2.01538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5548 (16 samples)
	minimum = 6 (16 samples)
	maximum = 58.875 (16 samples)
Network latency average = 11.8534 (16 samples)
	minimum = 6 (16 samples)
	maximum = 51 (16 samples)
Flit latency average = 12.0679 (16 samples)
	minimum = 6 (16 samples)
	maximum = 49.125 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0182981 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0336002 (16 samples)
Accepted packet rate average = 0.0182981 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0336002 (16 samples)
Injected flit rate average = 0.03358 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0780373 (16 samples)
Accepted flit rate average = 0.03358 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0622394 (16 samples)
Injected packet size average = 1.83517 (16 samples)
Accepted packet size average = 1.83517 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 207257 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)
gpgpu_silicon_slowdown = 1017088x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
transpose diagonal          , Throughput = 0.0000 GB/s, Time = 1000.00000 ms, Size = 4096 fp32 elements, NumDevsUsed = 1, Workgroup = 256
Test passed
GPGPU-Sim: *** exit detected ***
