{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765340641638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765340641638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 09:54:01 2025 " "Processing started: Wed Dec 10 09:54:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765340641638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340641638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_BUS -c Serial_BUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_BUS -c Serial_BUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340641639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765340641774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765340641774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/uart.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_slave_bridge " "Found entity 1: test_slave_bridge" {  } { { "../rtl/test_slave_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_master_bridge " "Found entity 1: test_master_bridge" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/top_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/top_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "../rtl/top_fpga.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/top_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory " "Found entity 1: slave_memory" {  } { { "../rtl/slave_memory.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr slave_interface.v(38) " "Verilog HDL Declaration information at slave_interface.v(38): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765340647429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDATA wdata slave_interface.v(40) " "Verilog HDL Declaration information at slave_interface.v(40): object \"WDATA\" differs only in case from object \"wdata\" in the same scope" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765340647429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDATA rdata slave_interface.v(39) " "Verilog HDL Declaration information at slave_interface.v(39): object \"RDATA\" differs only in case from object \"rdata\" in the same scope" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765340647429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_interface " "Found entity 1: slave_interface" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/slave.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_bus " "Found entity 1: serial_bus" {  } { { "../rtl/serial_bus.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/mux3.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/mux2.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDATA wdata master_interface.v(47) " "Verilog HDL Declaration information at master_interface.v(47): object \"WDATA\" differs only in case from object \"wdata\" in the same scope" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765340647432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDATA rdata master_interface.v(46) " "Verilog HDL Declaration information at master_interface.v(46): object \"RDATA\" differs only in case from object \"rdata\" in the same scope" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765340647432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr master_interface.v(45) " "Verilog HDL Declaration information at master_interface.v(45): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765340647432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_interface " "Found entity 1: master_interface" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/arbiter.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_to_led " "Found entity 1: switch_to_led" {  } { { "switch_to_led.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/switch_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_bus_loop_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_bus_loop_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_bus_loop_fpga " "Found entity 1: dual_bus_loop_fpga" {  } { { "dual_bus_loop_fpga.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top_fpga_single_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top_fpga_single_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga_single_bus " "Found entity 1: top_fpga_single_bus" {  } { { "output_files/top_fpga_single_bus.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/top_fpga_single_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340647437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_bus_loop_fpga " "Elaborating entity \"dual_bus_loop_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765340647474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_interface master_interface:master_A1_interface " "Elaborating entity \"master_interface\" for hierarchy \"master_interface:master_A1_interface\"" {  } { { "dual_bus_loop_fpga.v" "master_A1_interface" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(134) " "Verilog HDL assignment warning at master_interface.v(134): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647488 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(153) " "Verilog HDL assignment warning at master_interface.v(153): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647488 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(175) " "Verilog HDL assignment warning at master_interface.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647488 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(189) " "Verilog HDL assignment warning at master_interface.v(189): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647488 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(213) " "Verilog HDL assignment warning at master_interface.v(213): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/master_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/master_interface.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647488 "|top_fpga_single_bus|master_interface:master1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_master_bridge test_master_bridge:bb_master_A " "Elaborating entity \"test_master_bridge\" for hierarchy \"test_master_bridge:bb_master_A\"" {  } { { "dual_bus_loop_fpga.v" "bb_master_A" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 test_master_bridge.v(167) " "Verilog HDL assignment warning at test_master_bridge.v(167): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_din test_master_bridge.v(173) " "Verilog HDL Always Construct warning at test_master_bridge.v(173): inferring latch(es) for variable \"fifo_din\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[0\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[0\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[1\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[1\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[2\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[2\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[3\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[3\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[4\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[4\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[5\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[5\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[6\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[6\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[7\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[7\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[8\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[8\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[9\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[9\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[10\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[10\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[11\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[11\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[12\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[12\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[13\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[13\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[14\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[14\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[15\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[15\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[16\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[16\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[17\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[17\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[18\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[18\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[19\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[19\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[20\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[20\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[21\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[21\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[22\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[22\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[23\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[23\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[24\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[24\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[25\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[25\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[26\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[26\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[27\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[27\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[28\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[28\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[29\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[29\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[30\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[30\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_din\[31\] test_master_bridge.v(173) " "Inferred latch for \"fifo_din\[31\]\" at test_master_bridge.v(173)" {  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340647490 "|dual_bus_loop_fpga|test_master_bridge:bb_master_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo test_master_bridge:bb_master_A\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"test_master_bridge:bb_master_A\|fifo:fifo_queue\"" {  } { { "../rtl/test_master_bridge.v" "fifo_queue" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647492 "|top_fpga|test_master_bridge:bb_master_B|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647492 "|top_fpga|test_master_bridge:bb_master_B|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart test_master_bridge:bb_master_A\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"test_master_bridge:bb_master_A\|uart:uart_module\"" {  } { { "../rtl/test_master_bridge.v" "uart_module" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx test_master_bridge:bb_master_A\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"test_master_bridge:bb_master_A\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../rtl/uart.v" "transmitter" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647494 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647494 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647494 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647494 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx test_master_bridge:bb_master_A\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"test_master_bridge:bb_master_A\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../rtl/uart.v" "receiver" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647495 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647495 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647495 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647495 "|top_fpga|test_slave_bridge:bb_slave_A|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_slave_bridge test_slave_bridge:bb_slave_A " "Elaborating entity \"test_slave_bridge\" for hierarchy \"test_slave_bridge:bb_slave_A\"" {  } { { "dual_bus_loop_fpga.v" "bb_slave_A" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_reg_busy test_slave_bridge.v(58) " "Verilog HDL or VHDL warning at test_slave_bridge.v(58): object \"uart_tx_reg_busy\" assigned a value but never read" {  } { { "../rtl/test_slave_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765340647497 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_slave_bridge.v(186) " "Verilog HDL assignment warning at test_slave_bridge.v(186): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/test_slave_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647497 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_interface test_slave_bridge:bb_slave_A\|slave_interface:slave " "Elaborating entity \"slave_interface\" for hierarchy \"test_slave_bridge:bb_slave_A\|slave_interface:slave\"" {  } { { "../rtl/test_slave_bridge.v" "slave" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_done slave_interface.v(48) " "Verilog HDL or VHDL warning at slave_interface.v(48): object \"write_done\" assigned a value but never read" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765340647499 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A|slave_interface:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(106) " "Verilog HDL assignment warning at slave_interface.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647499 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A|slave_interface:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(116) " "Verilog HDL assignment warning at slave_interface.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647499 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A|slave_interface:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(199) " "Verilog HDL assignment warning at slave_interface.v(199): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647499 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A|slave_interface:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_interface.v(228) " "Verilog HDL assignment warning at slave_interface.v(228): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/slave_interface.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_interface.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647499 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_A|slave_interface:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave_A2 " "Elaborating entity \"slave\" for hierarchy \"slave:slave_A2\"" {  } { { "dual_bus_loop_fpga.v" "slave_A2" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory slave:slave_A2\|slave_memory:u_mem " "Elaborating entity \"slave_memory\" for hierarchy \"slave:slave_A2\|slave_memory:u_mem\"" {  } { { "../rtl/slave.v" "u_mem" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_slave_bridge test_slave_bridge:bb_slave_B " "Elaborating entity \"test_slave_bridge\" for hierarchy \"test_slave_bridge:bb_slave_B\"" {  } { { "dual_bus_loop_fpga.v" "bb_slave_B" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_reg_busy test_slave_bridge.v(58) " "Verilog HDL or VHDL warning at test_slave_bridge.v(58): object \"uart_tx_reg_busy\" assigned a value but never read" {  } { { "../rtl/test_slave_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765340647508 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_B"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_slave_bridge.v(186) " "Verilog HDL assignment warning at test_slave_bridge.v(186): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/test_slave_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_slave_bridge.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647508 "|dual_bus_loop_fpga|test_slave_bridge:bb_slave_B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_bus serial_bus:busA " "Elaborating entity \"serial_bus\" for hierarchy \"serial_bus:busA\"" {  } { { "dual_bus_loop_fpga.v" "busA" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter serial_bus:busA\|arbiter:arbiter_inst " "Elaborating entity \"arbiter\" for hierarchy \"serial_bus:busA\|arbiter:arbiter_inst\"" {  } { { "../rtl/serial_bus.v" "arbiter_inst" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state arbiter.v(27) " "Verilog HDL or VHDL warning at arbiter.v(27): object \"next_state\" assigned a value but never read" {  } { { "../rtl/arbiter.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/arbiter.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765340647511 "|top_fpga|serial_bus:busA|arbiter:arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec serial_bus:busA\|addr_dec:addr_decoder " "Elaborating entity \"addr_dec\" for hierarchy \"serial_bus:busA\|addr_dec:addr_decoder\"" {  } { { "../rtl/serial_bus.v" "addr_decoder" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 addr_dec.v(89) " "Verilog HDL assignment warning at addr_dec.v(89): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647512 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_dec.v(99) " "Verilog HDL assignment warning at addr_dec.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647512 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 addr_dec.v(113) " "Verilog HDL assignment warning at addr_dec.v(113): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647512 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_dec.v(160) " "Verilog HDL assignment warning at addr_dec.v(160): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/addr_dec.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/addr_dec.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765340647512 "|top_fpga|serial_bus:busA|addr_dec:addr_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 serial_bus:busA\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"serial_bus:busA\|mux2:wdata_mux\"" {  } { { "../rtl/serial_bus.v" "wdata_mux" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 serial_bus:busA\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"serial_bus:busA\|mux2:mctrl_mux\"" {  } { { "../rtl/serial_bus.v" "mctrl_mux" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 serial_bus:busA\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"serial_bus:busA\|mux3:rdata_mux\"" {  } { { "../rtl/serial_bus.v" "rdata_mux" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/serial_bus.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340647514 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave_B1\|slave_memory:u_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave_B1\|slave_memory:u_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765340647989 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave_A2\|slave_memory:u_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave_A2\|slave_memory:u_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765340647989 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "slave:slave_B1\|slave_memory:u_mem\|memory " "RAM logic \"slave:slave_B1\|slave_memory:u_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "../rtl/slave_memory.v" "memory" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765340647989 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "slave:slave_A2\|slave_memory:u_mem\|memory " "RAM logic \"slave:slave_A2\|slave_memory:u_mem\|memory\" is uninferred due to asynchronous read logic" {  } { { "../rtl/slave_memory.v" "memory" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/slave_memory.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765340647989 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "test_master_bridge:bb_master_B\|fifo:fifo_queue\|queue " "RAM logic \"test_master_bridge:bb_master_B\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/fifo.v" "queue" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765340647989 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "test_master_bridge:bb_master_A\|fifo:fifo_queue\|queue " "RAM logic \"test_master_bridge:bb_master_A\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/fifo.v" "queue" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765340647989 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765340647989 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1765340648422 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave_B1\|slave_memory:u_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave_B1\|slave_memory:u_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave_A2\|slave_memory:u_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave_A2\|slave_memory:u_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765340651149 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765340651149 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765340651149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave_B1\|slave_memory:u_mem\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave_B1\|slave_memory:u_mem\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340651188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave_B1\|slave_memory:u_mem\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave_B1\|slave_memory:u_mem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765340651188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765340651188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/db/altsyncram_20e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765340651220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340651220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765340651608 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_rx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_rx.v" 9 -1 0 } } { "../rtl/uart_tx.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/uart_tx.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765340651641 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765340651641 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test_led\[0\] GND " "Pin \"test_led\[0\]\" is stuck at GND" {  } { { "dual_bus_loop_fpga.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765340652363 "|dual_bus_loop_fpga|test_led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765340652363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765340652493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65582 " "65582 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765340654420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/Serial_BUS.map.smsg " "Generated suppressed messages file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/Serial_BUS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340654983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765340655151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765340655151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2458 " "Implemented 2458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765340655949 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765340655949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2395 " "Implemented 2395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765340655949 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765340655949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765340655949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765340655972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 09:54:15 2025 " "Processing ended: Wed Dec 10 09:54:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765340655972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765340655972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765340655972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765340655972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765340657219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765340657219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 09:54:16 2025 " "Processing started: Wed Dec 10 09:54:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765340657219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765340657219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Serial_BUS -c Serial_BUS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Serial_BUS -c Serial_BUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765340657220 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765340657245 ""}
{ "Info" "0" "" "Project  = Serial_BUS" {  } {  } 0 0 "Project  = Serial_BUS" 0 0 "Fitter" 0 0 1765340657246 ""}
{ "Info" "0" "" "Revision = Serial_BUS" {  } {  } 0 0 "Revision = Serial_BUS" 0 0 "Fitter" 0 0 1765340657246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765340657314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765340657314 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Serial_BUS EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Serial_BUS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765340657325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765340657381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765340657381 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765340657707 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765340657712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765340657769 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765340657769 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 4764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765340657775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765340657775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765340657775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 4770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765340657775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 4772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765340657775 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765340657775 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765340657777 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765340658174 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 47 " "No exact pin location assignment(s) for 1 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1765340658727 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1765340659077 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Serial_BUS.sdc " "Synopsys Design Constraints File file not found: 'Serial_BUS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765340659079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765340659080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1765340659105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765340659105 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765340659106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765340659318 ""}  } { { "dual_bus_loop_fpga.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/dual_bus_loop_fpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 4739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765340659318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_master_bridge:bb_master_A\|uart_complete  " "Automatically promoted node test_master_bridge:bb_master_A\|uart_complete " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765340659318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_master_bridge:bb_master_A\|fifo:fifo_queue\|always0~2 " "Destination node test_master_bridge:bb_master_A\|fifo:fifo_queue\|always0~2" {  } { { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765340659318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_master_bridge:bb_master_A\|fifo:fifo_queue\|queue~325 " "Destination node test_master_bridge:bb_master_A\|fifo:fifo_queue\|queue~325" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 3676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765340659318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_master_bridge:bb_master_A\|fifo:fifo_queue\|queue~328 " "Destination node test_master_bridge:bb_master_A\|fifo:fifo_queue\|queue~328" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 3679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765340659318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765340659318 ""}  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765340659318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_master_bridge:bb_master_B\|uart_complete  " "Automatically promoted node test_master_bridge:bb_master_B\|uart_complete " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765340659318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_master_bridge:bb_master_B\|fifo:fifo_queue\|always0~2 " "Destination node test_master_bridge:bb_master_B\|fifo:fifo_queue\|always0~2" {  } { { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765340659318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_master_bridge:bb_master_B\|fifo:fifo_queue\|queue~325 " "Destination node test_master_bridge:bb_master_B\|fifo:fifo_queue\|queue~325" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 3650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765340659318 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_master_bridge:bb_master_B\|fifo:fifo_queue\|queue~327 " "Destination node test_master_bridge:bb_master_B\|fifo:fifo_queue\|queue~327" {  } { { "../rtl/fifo.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/fifo.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 3652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765340659318 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765340659318 ""}  } { { "../rtl/test_master_bridge.v" "" { Text "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/rtl/test_master_bridge.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765340659318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765340659650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765340659655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765340659655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765340659661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765340659668 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765340659677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765340659677 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765340659682 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765340659781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765340659786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765340659786 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1765340659792 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1765340659792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1765340659792 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 18 47 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 26 46 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765340659793 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1765340659793 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1765340659793 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "master_select_sw " "Node \"master_select_sw\" is assigned to location or region, but does not exist in design" {  } { { "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/selaka/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "master_select_sw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1765340660227 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1765340660227 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765340660227 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765340660232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765340662096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765340662590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765340662638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765340666352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765340666352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765340666779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X92_Y37 X103_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48" {  } { { "loc" "" { Generic "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X92_Y37 to location X103_Y48"} { { 12 { 0 ""} 92 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765340670280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765340670280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765340672620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765340672620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765340672622 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.21 " "Total time spent on timing analysis during the Fitter is 1.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765340672765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765340672787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765340673143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765340673145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765340673467 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765340674110 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765340674797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/Serial_BUS.fit.smsg " "Generated suppressed messages file /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/output_files/Serial_BUS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765340674960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1171 " "Peak virtual memory: 1171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765340675392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 09:54:35 2025 " "Processing ended: Wed Dec 10 09:54:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765340675392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765340675392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765340675392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765340675392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765340676627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765340676627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 09:54:36 2025 " "Processing started: Wed Dec 10 09:54:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765340676627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765340676627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Serial_BUS -c Serial_BUS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Serial_BUS -c Serial_BUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765340676627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765340676819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765340678912 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765340678991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765340679130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 09:54:39 2025 " "Processing ended: Wed Dec 10 09:54:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765340679130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765340679130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765340679130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765340679130 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765340679792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765340680294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765340680294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 09:54:40 2025 " "Processing started: Wed Dec 10 09:54:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765340680294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765340680294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Serial_BUS -c Serial_BUS " "Command: quartus_sta Serial_BUS -c Serial_BUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765340680295 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765340680322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765340680416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765340680416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340680490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340680490 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1765340680940 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Serial_BUS.sdc " "Synopsys Design Constraints File file not found: 'Serial_BUS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1765340680986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340680986 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765340680996 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name test_master_bridge:bb_master_B\|uart_complete test_master_bridge:bb_master_B\|uart_complete " "create_clock -period 1.000 -name test_master_bridge:bb_master_B\|uart_complete test_master_bridge:bb_master_B\|uart_complete" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765340680996 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name test_master_bridge:bb_master_A\|uart_complete test_master_bridge:bb_master_A\|uart_complete " "create_clock -period 1.000 -name test_master_bridge:bb_master_A\|uart_complete test_master_bridge:bb_master_A\|uart_complete" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765340680996 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340680996 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765340681008 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765340681016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765340681100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765340681100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.006 " "Worst-case setup slack is -5.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.006           -4036.270 clk  " "   -5.006           -4036.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218             -20.690 test_master_bridge:bb_master_A\|uart_complete  " "   -1.218             -20.690 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736             -14.755 test_master_bridge:bb_master_B\|uart_complete  " "   -0.736             -14.755 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 test_master_bridge:bb_master_B\|uart_complete  " "    0.111               0.000 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk  " "    0.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 test_master_bridge:bb_master_A\|uart_complete  " "    0.219               0.000 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765340681109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765340681110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1910.021 clk  " "   -3.000           -1910.021 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 test_master_bridge:bb_master_A\|uart_complete  " "    0.436               0.000 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 test_master_bridge:bb_master_B\|uart_complete  " "    0.442               0.000 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681111 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765340681171 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765340681174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765340681197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765340681576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765340681693 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765340681693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.564 " "Worst-case setup slack is -4.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.564           -3596.762 clk  " "   -4.564           -3596.762 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135             -19.759 test_master_bridge:bb_master_A\|uart_complete  " "   -1.135             -19.759 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722             -14.316 test_master_bridge:bb_master_B\|uart_complete  " "   -0.722             -14.316 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk  " "    0.149               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 test_master_bridge:bb_master_B\|uart_complete  " "    0.235               0.000 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 test_master_bridge:bb_master_A\|uart_complete  " "    0.330               0.000 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765340681703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765340681705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1908.613 clk  " "   -3.000           -1908.613 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 test_master_bridge:bb_master_A\|uart_complete  " "    0.419               0.000 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 test_master_bridge:bb_master_B\|uart_complete  " "    0.438               0.000 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681706 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765340681767 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681767 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765340681771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765340681881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765340681881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.081 " "Worst-case setup slack is -2.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081           -1312.824 clk  " "   -2.081           -1312.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296              -2.620 test_master_bridge:bb_master_A\|uart_complete  " "   -0.296              -2.620 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.013 test_master_bridge:bb_master_B\|uart_complete  " "   -0.013              -0.013 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 clk  " "    0.063               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 test_master_bridge:bb_master_B\|uart_complete  " "    0.149               0.000 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 test_master_bridge:bb_master_A\|uart_complete  " "    0.260               0.000 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765340681893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1765340681894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1546.030 clk  " "   -3.000           -1546.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 test_master_bridge:bb_master_B\|uart_complete  " "    0.329               0.000 test_master_bridge:bb_master_B\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 test_master_bridge:bb_master_A\|uart_complete  " "    0.362               0.000 test_master_bridge:bb_master_A\|uart_complete " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765340681897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765340681897 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765340681961 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765340681961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765340682270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765340682273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765340682317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 09:54:42 2025 " "Processing ended: Wed Dec 10 09:54:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765340682317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765340682317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765340682317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765340682317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1765340683532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765340683532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 09:54:43 2025 " "Processing started: Wed Dec 10 09:54:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765340683532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765340683532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Serial_BUS -c Serial_BUS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Serial_BUS -c Serial_BUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765340683532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1765340683764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Serial_BUS.vo /home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/simulation/questa/ simulation " "Generated file Serial_BUS.vo in folder \"/home/selaka/selaka_deemantha/SELAKA/UNI/ADS/bus/FPGA_DE2_115/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765340684091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765340684125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 09:54:44 2025 " "Processing ended: Wed Dec 10 09:54:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765340684125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765340684125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765340684125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765340684125 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765340684807 ""}
