---
outline: 2
---

# Memory Access <Badge type="info" text="STAGE_MEM.vhd"/>

![Memory Access Stage Logic Gate Diagram](/images/referencia/componentes/stage_mem_rtl.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/STAGE_MEM.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Memory Access Stage RTL Diagram](/images/referencia/componentes/stage_mem_netlist.svg)

## Test Cases

`test_STAGE_MEM.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_STAGE_MEM.py).

::: danger TO DO

Work in progress.

:::
