Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 30 15:30:30 2024
| Host         : NULL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: m0/clk_1s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.474        0.000                      0                   72        0.125        0.000                      0                   72        4.650        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.474        0.000                      0                   72        0.125        0.000                      0                   72        4.650        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.352ns (16.289%)  route 1.809ns (83.711%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.600     6.846    m0/clear
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.533    14.308    m0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[20]/C
                         clock pessimism              0.351    14.659    
                         clock uncertainty           -0.035    14.624    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.304    14.320    m0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.352ns (16.289%)  route 1.809ns (83.711%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.600     6.846    m0/clear
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.533    14.308    m0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[21]/C
                         clock pessimism              0.351    14.659    
                         clock uncertainty           -0.035    14.624    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.304    14.320    m0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.352ns (16.289%)  route 1.809ns (83.711%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.600     6.846    m0/clear
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.533    14.308    m0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[22]/C
                         clock pessimism              0.351    14.659    
                         clock uncertainty           -0.035    14.624    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.304    14.320    m0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.352ns (16.289%)  route 1.809ns (83.711%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.600     6.846    m0/clear
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.533    14.308    m0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  m0/cnt_reg[23]/C
                         clock pessimism              0.351    14.659    
                         clock uncertainty           -0.035    14.624    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.304    14.320    m0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.352ns (16.974%)  route 1.722ns (83.026%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.513     6.759    m0/clear
    SLICE_X3Y24          FDRE                                         r  m0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.532    14.307    m0/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  m0/cnt_reg[24]/C
                         clock pessimism              0.351    14.658    
                         clock uncertainty           -0.035    14.623    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.304    14.319    m0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.352ns (16.974%)  route 1.722ns (83.026%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.513     6.759    m0/clear
    SLICE_X3Y24          FDRE                                         r  m0/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.532    14.307    m0/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  m0/cnt_reg[25]/C
                         clock pessimism              0.351    14.658    
                         clock uncertainty           -0.035    14.623    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.304    14.319    m0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.352ns (17.298%)  route 1.683ns (82.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.474     6.720    m0/clear
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.538    14.313    m0/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[0]/C
                         clock pessimism              0.351    14.664    
                         clock uncertainty           -0.035    14.629    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.304    14.325    m0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.352ns (17.298%)  route 1.683ns (82.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.474     6.720    m0/clear
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.538    14.313    m0/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[1]/C
                         clock pessimism              0.351    14.664    
                         clock uncertainty           -0.035    14.629    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.304    14.325    m0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.352ns (17.298%)  route 1.683ns (82.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.474     6.720    m0/clear
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.538    14.313    m0/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[2]/C
                         clock pessimism              0.351    14.664    
                         clock uncertainty           -0.035    14.629    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.304    14.325    m0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 m0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.352ns (17.298%)  route 1.683ns (82.702%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.670     4.685    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.223     4.908 r  m0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.446     5.354    m0/cnt_reg[10]
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.397 f  m0/cnt[0]_i_6/O
                         net (fo=2, routed)           0.657     6.055    m0/cnt[0]_i_6_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.043     6.098 f  m0/cnt[0]_i_3/O
                         net (fo=1, routed)           0.106     6.203    m0/cnt[0]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.043     6.246 r  m0/cnt[0]_i_1/O
                         net (fo=26, routed)          0.474     6.720    m0/clear
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.538    14.313    m0/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[3]/C
                         clock pessimism              0.351    14.664    
                         clock uncertainty           -0.035    14.629    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.304    14.325    m0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  7.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 m0/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/clk_1s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.289%)  route 0.095ns (42.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.704     1.950    m0/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  m0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.100     2.050 r  m0/cnt_reg[24]/Q
                         net (fo=3, routed)           0.095     2.145    m0/cnt_reg[24]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.028     2.173 r  m0/clk_1s_i_1/O
                         net (fo=1, routed)           0.000     2.173    m0/clk_1s_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  m0/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.941     2.426    m0/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  m0/clk_1s_reg/C
                         clock pessimism             -0.465     1.961    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.087     2.048    m0/clk_1s_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.710     1.956    m0/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.100     2.056 r  m0/cnt_reg[3]/Q
                         net (fo=1, routed)           0.094     2.149    m0/cnt_reg_n_0_[3]
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.226 r  m0/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.226    m0/cnt_reg[0]_i_2_n_4
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.948     2.433    m0/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  m0/cnt_reg[3]/C
                         clock pessimism             -0.477     1.956    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.071     2.027    m0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.708     1.954    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.100     2.054 r  m0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.098     2.152    m0/cnt_reg[11]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.229 r  m0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.229    m0/cnt_reg[8]_i_1_n_4
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.946     2.431    m0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  m0/cnt_reg[11]/C
                         clock pessimism             -0.477     1.954    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.071     2.025    m0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 m0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.709     1.955    m0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  m0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.100     2.055 r  m0/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.148    m0/cnt_reg_n_0_[4]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.231 r  m0/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.231    m0/cnt_reg[4]_i_1_n_7
    SLICE_X3Y19          FDRE                                         r  m0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.947     2.432    m0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  m0/cnt_reg[4]/C
                         clock pessimism             -0.477     1.955    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.071     2.026    m0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 m0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  m0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     2.053 r  m0/cnt_reg[15]/Q
                         net (fo=3, routed)           0.101     2.154    m0/cnt_reg[15]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.231 r  m0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.231    m0/cnt_reg[12]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  m0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.945     2.430    m0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  m0/cnt_reg[15]/C
                         clock pessimism             -0.477     1.953    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.071     2.024    m0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 m0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.706     1.952    m0/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  m0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.100     2.052 r  m0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.101     2.153    m0/cnt_reg[19]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.230 r  m0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.230    m0/cnt_reg[16]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  m0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.944     2.429    m0/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  m0/cnt_reg[19]/C
                         clock pessimism             -0.477     1.952    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.071     2.023    m0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 m0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.709     1.955    m0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  m0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.100     2.055 r  m0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.101     2.156    m0/cnt_reg[7]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.233 r  m0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.233    m0/cnt_reg[4]_i_1_n_4
    SLICE_X3Y19          FDRE                                         r  m0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.947     2.432    m0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  m0/cnt_reg[7]/C
                         clock pessimism             -0.477     1.955    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.071     2.026    m0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 m4/m0/div_res_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m4/m0/div_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.709     1.955    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  m4/m0/div_res_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.118     2.073 r  m4/m0/div_res_reg[10]/Q
                         net (fo=1, routed)           0.107     2.180    m4/m0/div_res_reg_n_0_[10]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.255 r  m4/m0/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.255    m4/m0/div_res_reg[8]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  m4/m0/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.947     2.432    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  m4/m0/div_res_reg[10]/C
                         clock pessimism             -0.477     1.955    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.092     2.047    m4/m0/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 m4/m0/div_res_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m4/m0/div_res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.711     1.957    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  m4/m0/div_res_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.118     2.075 r  m4/m0/div_res_reg[2]/Q
                         net (fo=1, routed)           0.107     2.182    m4/m0/div_res_reg_n_0_[2]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.257 r  m4/m0/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.257    m4/m0/div_res_reg[0]_i_1_n_5
    SLICE_X2Y17          FDRE                                         r  m4/m0/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.949     2.434    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  m4/m0/div_res_reg[2]/C
                         clock pessimism             -0.477     1.957    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.092     2.049    m4/m0/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 m4/m0/div_res_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m4/m0/div_res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.710     1.956    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  m4/m0/div_res_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     2.074 r  m4/m0/div_res_reg[6]/Q
                         net (fo=1, routed)           0.107     2.181    m4/m0/div_res_reg_n_0_[6]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.256 r  m4/m0/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.256    m4/m0/div_res_reg[4]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  m4/m0/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.948     2.433    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  m4/m0/div_res_reg[6]/C
                         clock pessimism             -0.477     1.956    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.092     2.048    m4/m0/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X2Y24    m0/clk_1s_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y18    m0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y20    m0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y20    m0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y21    m0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y21    m0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y21    m0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y21    m0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X3Y22    m0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y24    m0/clk_1s_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y24    m0/clk_1s_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y18    m0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y18    m0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y21    m0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y21    m0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y24    m0/clk_1s_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X2Y24    m0/clk_1s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y18    m0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y18    m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y20    m0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y21    m0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X3Y21    m0/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m3/genblk3[5].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 3.707ns (61.495%)  route 2.321ns (38.505%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[5].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     0.259 f  m3/genblk3[5].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.454     0.713    m3/genblk3[1].FD1/SEGMENT_OBUF[3]_inst_i_1[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.043     0.756 f  m3/genblk3[1].FD1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.572     1.328    m3/genblk3[3].FD1/s_logisimBus14[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.054     1.382 r  m3/genblk3[3].FD1/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.295     2.677    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351     6.027 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.027    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[4].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.770ns (63.311%)  route 2.185ns (36.689%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  m3/genblk3[4].FD1/Q_reg_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  m3/genblk3[4].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.549     0.772    m3/genblk3[0].FD1/SEGMENT_OBUF[5]_inst_i_1[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.054     0.826 r  m3/genblk3[0].FD1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.454     1.280    m3/genblk3[0].FD1/s_logisimBus14[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.145     1.425 r  m3/genblk3[0].FD1/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.182     2.607    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348     5.955 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.955    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[5].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 3.729ns (62.747%)  route 2.214ns (37.253%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[5].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  m3/genblk3[5].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.454     0.713    m3/genblk3[1].FD1/SEGMENT_OBUF[3]_inst_i_1[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.043     0.756 r  m3/genblk3[1].FD1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.577     1.333    m3/genblk3[2].FD1/SEGMENT[1][1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.050     1.383 r  m3/genblk3[2].FD1/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.183     2.566    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.377     5.943 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.943    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[5].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 3.610ns (61.022%)  route 2.306ns (38.978%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[5].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  m3/genblk3[5].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.454     0.713    m3/genblk3[1].FD1/SEGMENT_OBUF[3]_inst_i_1[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.043     0.756 r  m3/genblk3[1].FD1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.572     1.328    m3/genblk3[3].FD1/s_logisimBus14[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.043     1.371 r  m3/genblk3[3].FD1/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.279     2.651    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265     5.916 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.916    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[6].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.727ns (63.085%)  route 2.181ns (36.915%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[6].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  m3/genblk3[6].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.469     0.728    m3/genblk3[2].FD1/SEGMENT_OBUF[3]_inst_i_1[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.051     0.779 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.443     1.222    m3/genblk3[3].FD1/s_logisimBus14[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.134     1.356 r  m3/genblk3[3].FD1/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.269     2.625    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283     5.908 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.908    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[5].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 3.627ns (61.744%)  route 2.248ns (38.256%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[5].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  m3/genblk3[5].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.454     0.713    m3/genblk3[1].FD1/SEGMENT_OBUF[3]_inst_i_1[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.043     0.756 r  m3/genblk3[1].FD1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.577     1.333    m3/genblk3[1].FD1/Q_reg_reg_0[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.043     1.376 r  m3/genblk3[1].FD1/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.216     2.593    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282     5.875 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.875    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[4].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.693ns (63.443%)  route 2.128ns (36.557%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  m3/genblk3[4].FD1/Q_reg_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  m3/genblk3[4].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.549     0.772    m3/genblk3[0].FD1/SEGMENT_OBUF[5]_inst_i_1[0]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.054     0.826 r  m3/genblk3[0].FD1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.454     1.280    m3/genblk3[0].FD1/s_logisimBus14[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.137     1.417 r  m3/genblk3[0].FD1/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.125     2.542    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279     5.821 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.821    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            m3/genblk3[6].FD1/Q_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.552ns  (logic 0.811ns (14.610%)  route 4.741ns (85.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           4.249     5.017    m3/genblk3[7].FD1/SW_IBUF[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.043     5.060 r  m3/genblk3[7].FD1/Q_reg_i_1__6/O
                         net (fo=2, routed)           0.491     5.552    m3/genblk3[6].FD1/D_6
    SLICE_X2Y25          FDRE                                         r  m3/genblk3[6].FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            m3/genblk3[6].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 0.811ns (14.618%)  route 4.738ns (85.382%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           4.249     5.017    m3/genblk3[7].FD1/SW_IBUF[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.043     5.060 r  m3/genblk3[7].FD1/Q_reg_i_1__6/O
                         net (fo=2, routed)           0.488     5.549    m3/genblk3[6].FD1/D_6
    SLICE_X2Y25          FDRE                                         r  m3/genblk3[6].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            m3/genblk3[1].FD1/Q_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.504ns  (logic 0.811ns (14.736%)  route 4.693ns (85.264%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[2]_inst/O
                         net (fo=8, routed)           4.304     5.072    m3/genblk3[2].FD1/SW_IBUF[0]
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.043     5.115 r  m3/genblk3[2].FD1/Q_reg_i_1__1/O
                         net (fo=2, routed)           0.389     5.504    m3/genblk3[1].FD1/D_1
    SLICE_X2Y23          FDRE                                         r  m3/genblk3[1].FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m3/genblk3[4].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[3].FD1/Q_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.131ns (41.049%)  route 0.188ns (58.951%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  m3/genblk3[4].FD1/Q_reg_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/genblk3[4].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.188     0.288    m3/genblk3[4].FD1/LED_OBUF[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.031     0.319 r  m3/genblk3[4].FD1/Q_reg_i_1__3/O
                         net (fo=2, routed)           0.000     0.319    m3/genblk3[3].FD1/D_3
    SLICE_X3Y25          FDRE                                         r  m3/genblk3[3].FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[3].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[2].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.128ns (31.732%)  route 0.275ns (68.268%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  m3/genblk3[3].FD1/Q_reg_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/genblk3[3].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.175     0.275    m3/genblk3[3].FD1/LED_OBUF[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.028     0.303 r  m3/genblk3[3].FD1/Q_reg_i_1__2/O
                         net (fo=2, routed)           0.101     0.403    m3/genblk3[2].FD1/D_2
    SLICE_X2Y23          FDRE                                         r  m3/genblk3[2].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[4].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[3].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.131ns (30.789%)  route 0.294ns (69.211%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  m3/genblk3[4].FD1/Q_reg_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/genblk3[4].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.188     0.288    m3/genblk3[4].FD1/LED_OBUF[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.031     0.319 r  m3/genblk3[4].FD1/Q_reg_i_1__3/O
                         net (fo=2, routed)           0.106     0.425    m3/genblk3[3].FD1/D_3
    SLICE_X2Y25          FDRE                                         r  m3/genblk3[3].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[0].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[7].FD1/Q_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.146ns (32.734%)  route 0.300ns (67.266%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  m3/genblk3[0].FD1/Q_reg_reg/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m3/genblk3[0].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.153     0.271    m3/genblk3[0].FD1/LED_OBUF[0]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.028     0.299 r  m3/genblk3[0].FD1/Q_reg_i_1/O
                         net (fo=2, routed)           0.147     0.446    m3/genblk3[7].FD1/D_7
    SLICE_X3Y25          FDRE                                         r  m3/genblk3[7].FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[5].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[4].FD1/Q_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.146ns (32.288%)  route 0.306ns (67.712%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[5].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m3/genblk3[5].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.194     0.312    m3/genblk3[5].FD1/LED_OBUF[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.028     0.340 r  m3/genblk3[5].FD1/Q_reg_i_1__4/O
                         net (fo=2, routed)           0.112     0.452    m3/genblk3[4].FD1/D_4
    SLICE_X3Y25          FDRE                                         r  m3/genblk3[4].FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[3].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[2].FD1/Q_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.128ns (27.893%)  route 0.331ns (72.107%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  m3/genblk3[3].FD1/Q_reg_reg/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/genblk3[3].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.175     0.275    m3/genblk3[3].FD1/LED_OBUF[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.028     0.303 r  m3/genblk3[3].FD1/Q_reg_i_1__2/O
                         net (fo=2, routed)           0.156     0.459    m3/genblk3[2].FD1/D_2
    SLICE_X2Y23          FDRE                                         r  m3/genblk3[2].FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[1].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[0].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.148ns (30.734%)  route 0.334ns (69.266%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  m3/genblk3[1].FD1/Q_reg_reg/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m3/genblk3[1].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.179     0.297    m3/genblk3[1].FD1/LED_OBUF[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.030     0.327 r  m3/genblk3[1].FD1/Q_reg_i_1__0/O
                         net (fo=2, routed)           0.155     0.482    m3/genblk3[0].FD1/D_0
    SLICE_X2Y23          FDRE                                         r  m3/genblk3[0].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[0].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[7].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.146ns (29.295%)  route 0.352ns (70.705%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  m3/genblk3[0].FD1/Q_reg_reg/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m3/genblk3[0].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.153     0.271    m3/genblk3[0].FD1/LED_OBUF[0]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.028     0.299 r  m3/genblk3[0].FD1/Q_reg_i_1/O
                         net (fo=2, routed)           0.199     0.498    m3/genblk3[7].FD1/D_7
    SLICE_X3Y25          FDRE                                         r  m3/genblk3[7].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[2].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[1].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.173ns (34.273%)  route 0.332ns (65.727%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE                         0.000     0.000 r  m3/genblk3[2].FD1/Q_reg_reg/C
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  m3/genblk3[2].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.193     0.300    m3/genblk3[2].FD1/LED_OBUF[0]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.066     0.366 r  m3/genblk3[2].FD1/Q_reg_i_1__1/O
                         net (fo=2, routed)           0.139     0.505    m3/genblk3[1].FD1/D_1
    SLICE_X2Y23          FDRE                                         r  m3/genblk3[1].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/genblk3[5].FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/genblk3[4].FD1/Q_reg_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.146ns (28.307%)  route 0.370ns (71.693%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  m3/genblk3[5].FD1/Q_reg_reg/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  m3/genblk3[5].FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.194     0.312    m3/genblk3[5].FD1/LED_OBUF[0]
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.028     0.340 r  m3/genblk3[5].FD1/Q_reg_i_1__4/O
                         net (fo=2, routed)           0.176     0.516    m3/genblk3[4].FD1/D_4
    SLICE_X1Y25          FDRE                                         r  m3/genblk3[4].FD1/Q_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.185ns  (logic 3.799ns (61.415%)  route 2.386ns (38.585%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 f  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.641     5.584    m3/genblk3[3].FD1/s_logisimBus23[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.046     5.630 f  m3/genblk3[3].FD1/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.451     6.080    m3/genblk3[3].FD1/Q_reg_reg_0[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.143     6.223 r  m3/genblk3[3].FD1/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.295     7.518    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    10.868 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.868    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.702ns (60.953%)  route 2.371ns (39.047%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.641     5.584    m3/genblk3[3].FD1/s_logisimBus23[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.046     5.630 r  m3/genblk3[3].FD1/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.451     6.080    m3/genblk3[3].FD1/Q_reg_reg_0[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.132     6.212 r  m3/genblk3[3].FD1/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.279     7.492    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    10.756 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.756    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.791ns (62.454%)  route 2.279ns (37.546%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.641     5.584    m3/genblk3[3].FD1/s_logisimBus23[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.046     5.630 r  m3/genblk3[3].FD1/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.456     6.085    m3/genblk3[0].FD1/SEGMENT[6][2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.138     6.223 r  m3/genblk3[0].FD1/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.182     7.405    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348    10.753 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.753    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.996ns  (logic 3.824ns (63.780%)  route 2.172ns (36.220%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.545     5.487    m3/genblk3[2].FD1/s_logisimBus23[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.047     5.534 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.444     5.978    m3/genblk3[2].FD1/s_logisimBus14[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.141     6.119 r  m3/genblk3[2].FD1/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.183     7.302    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.377    10.679 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.679    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 3.723ns (62.260%)  route 2.257ns (37.740%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.545     5.487    m3/genblk3[2].FD1/s_logisimBus23[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.047     5.534 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.443     5.977    m3/genblk3[3].FD1/s_logisimBus14[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.134     6.111 r  m3/genblk3[3].FD1/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.269     7.380    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    10.663 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.663    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 3.716ns (62.577%)  route 2.222ns (37.423%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.641     5.584    m3/genblk3[3].FD1/s_logisimBus23[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.046     5.630 r  m3/genblk3[3].FD1/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.456     6.085    m3/genblk3[0].FD1/SEGMENT[6][2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.132     6.217 r  m3/genblk3[0].FD1/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.125     7.343    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    10.622 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.622    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 3.722ns (62.798%)  route 2.205ns (37.202%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.545     5.487    m3/genblk3[2].FD1/s_logisimBus23[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.047     5.534 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.444     5.978    m3/genblk3[1].FD1/s_logisimBus14[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.134     6.112 r  m3/genblk3[1].FD1/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.216     7.328    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    10.611 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.611    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 3.679ns (66.584%)  route 1.846ns (33.416%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.444     5.386    m4/m0/S[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.051     5.437 r  m4/m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.402     6.839    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.369    10.208 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.208    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.518ns  (logic 3.564ns (64.576%)  route 1.955ns (35.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.544     5.486    m4/m0/S[0]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.043     5.529 r  m4/m0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.411     6.940    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.262    10.202 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.202    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.331ns  (logic 3.663ns (68.713%)  route 1.668ns (31.287%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.668     4.683    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.259     4.942 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.544     5.486    m4/m0/S[0]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.051     5.537 r  m4/m0/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.124     6.661    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.353    10.015 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.015    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.514ns (72.820%)  route 0.565ns (27.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 f  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.167     2.238    m4/m0/S[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.028     2.266 r  m4/m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.664    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.031 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.031    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.558ns (74.221%)  route 0.541ns (25.779%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.223     2.294    m4/m0/S[1]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.030     2.324 r  m4/m0/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.642    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         1.410     4.051 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.051    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.522ns (71.720%)  route 0.600ns (28.280%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 f  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.186     2.257    m4/m0/S[1]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.028     2.285 r  m4/m0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.699    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.376     4.075 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.075    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.573ns (71.014%)  route 0.642ns (28.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.167     2.238    m4/m0/S[0]
    SLICE_X1Y21          LUT2 (Prop_lut2_I0_O)        0.030     2.268 r  m4/m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.743    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.167 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.167    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.516ns (68.382%)  route 0.701ns (31.618%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 f  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.223     2.294    m4/m0/S[1]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.028     2.322 r  m4/m0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.478     2.800    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     4.169 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.169    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.602ns (70.574%)  route 0.668ns (29.426%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.181     2.252    m3/genblk3[2].FD1/s_logisimBus23[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.029     2.281 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     2.450    m3/genblk3[0].FD1/SEGMENT[6][1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.068     2.518 r  m3/genblk3[0].FD1/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.836    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     4.223 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.223    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.565ns (68.323%)  route 0.726ns (31.677%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.229     2.300    m3/genblk3[1].FD1/s_logisimBus23[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.028     2.328 r  m3/genblk3[1].FD1/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.103     2.431    m3/genblk3[3].FD1/s_logisimBus14[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.028     2.459 r  m3/genblk3[3].FD1/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.852    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.243 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.243    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.610ns (69.782%)  route 0.697ns (30.218%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[18]/Q
                         net (fo=10, routed)          0.186     2.257    m3/genblk3[0].FD1/s_logisimBus23[1]
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.033     2.290 r  m3/genblk3[0].FD1/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.146     2.436    m3/genblk3[1].FD1/s_logisimBus14[0]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.069     2.505 r  m3/genblk3[1].FD1/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.365     2.870    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.390     4.261 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.261    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.621ns (69.524%)  route 0.711ns (30.476%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.181     2.252    m3/genblk3[2].FD1/s_logisimBus23[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.029     2.281 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     2.450    m3/genblk3[0].FD1/SEGMENT[6][1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.070     2.520 r  m3/genblk3[0].FD1/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.361     2.880    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.404     4.285 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.285    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m4/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.588ns (67.974%)  route 0.748ns (32.026%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.707     1.953    m4/m0/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  m4/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.118     2.071 r  m4/m0/div_res_reg[17]/Q
                         net (fo=10, routed)          0.181     2.252    m3/genblk3[2].FD1/s_logisimBus23[0]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.029     2.281 r  m3/genblk3[2].FD1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.165     2.445    m3/genblk3[3].FD1/s_logisimBus14[2]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.068     2.513 r  m3/genblk3[3].FD1/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.916    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.373     4.289 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.289    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------





