// Seed: 1729223395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  wire  id_2,
    input  wire  id_3,
    output uwire id_4
);
  assign id_0 = id_2 - id_3;
  wire id_6;
  assign id_0 = id_6;
  always id_1 <= 1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
  assign id_4 = -1;
  nand primCall (id_0, id_3, id_6, id_7);
endmodule
