<?xml version="1.0" encoding="utf-8"?>
<ARCHIVE>
  <VERSION>2.0</VERSION>
  <PicsPixit>Test Case Started: L2CAP v. 11.7.3.6, L2CAP/ECFC/BV-24-C started on Thursday, March 06, 2025, 01:08:07

ICS VALUES:

TSPC_L2CAP_0_1 FALSE
TSPC_L2CAP_0_2 TRUE
TSPC_L2CAP_0_3 FALSE
TSPC_L2CAP_1_1 FALSE
TSPC_L2CAP_1_2 FALSE
TSPC_L2CAP_1_3 TRUE
TSPC_L2CAP_1_4 TRUE
TSPC_L2CAP_1_5 TRUE
TSPC_L2CAP_1_6 TRUE
TSPC_L2CAP_2_1 FALSE
TSPC_L2CAP_2_2 FALSE
TSPC_L2CAP_2_3 FALSE
TSPC_L2CAP_2_4 FALSE
TSPC_L2CAP_2_5 FALSE
TSPC_L2CAP_2_6 FALSE
TSPC_L2CAP_2_7 FALSE
TSPC_L2CAP_2_9 FALSE
TSPC_L2CAP_2_10 FALSE
TSPC_L2CAP_2_11 FALSE
TSPC_L2CAP_2_12 FALSE
TSPC_L2CAP_2_13 FALSE
TSPC_L2CAP_2_14 FALSE
TSPC_L2CAP_2_15 FALSE
TSPC_L2CAP_2_16 FALSE
TSPC_L2CAP_2_17 FALSE
TSPC_L2CAP_2_18 FALSE
TSPC_L2CAP_2_19 FALSE
TSPC_L2CAP_2_20 FALSE
TSPC_L2CAP_2_21 FALSE
TSPC_L2CAP_2_22 FALSE
TSPC_L2CAP_2_23 FALSE
TSPC_L2CAP_2_24 FALSE
TSPC_L2CAP_2_25 FALSE
TSPC_L2CAP_2_26 FALSE
TSPC_L2CAP_2_27 FALSE
TSPC_L2CAP_2_28 FALSE
TSPC_L2CAP_2_29 FALSE
TSPC_L2CAP_2_30 FALSE
TSPC_L2CAP_2_31 FALSE
TSPC_L2CAP_2_32 FALSE
TSPC_L2CAP_2_33 FALSE
TSPC_L2CAP_2_34 FALSE
TSPC_L2CAP_2_35 FALSE
TSPC_L2CAP_2_36 FALSE
TSPC_L2CAP_2_37 FALSE
TSPC_L2CAP_2_38 FALSE
TSPC_L2CAP_2_39 FALSE
TSPC_L2CAP_2_40 TRUE
TSPC_L2CAP_2_41 TRUE
TSPC_L2CAP_2_42 TRUE
TSPC_L2CAP_2_43 TRUE
TSPC_L2CAP_2_44 FALSE
TSPC_L2CAP_2_45 FALSE
TSPC_L2CAP_2_45a TRUE
TSPC_L2CAP_2_46 TRUE
TSPC_L2CAP_2_47 TRUE
TSPC_L2CAP_2_48 TRUE
TSPC_L2CAP_2_48a FALSE
TSPC_L2CAP_2_48b TRUE
TSPC_L2CAP_2_49 TRUE
TSPC_L2CAP_3_1 TRUE
TSPC_L2CAP_3_2 FALSE
TSPC_L2CAP_3_3 FALSE
TSPC_L2CAP_3_4 FALSE
TSPC_L2CAP_3_5 FALSE
TSPC_L2CAP_3_6 FALSE
TSPC_L2CAP_3_7 FALSE
TSPC_L2CAP_3_8 FALSE
TSPC_L2CAP_3_9 FALSE
TSPC_L2CAP_3_10 FALSE
TSPC_L2CAP_3_11 FALSE
TSPC_L2CAP_3_12 TRUE
TSPC_L2CAP_3_13 FALSE
TSPC_L2CAP_3_14 FALSE
TSPC_L2CAP_3_15 FALSE
TSPC_L2CAP_3_16 TRUE
TSPC_L2CAP_4_1 TRUE
TSPC_L2CAP_4_2 TRUE
TSPC_L2CAP_4_3 TRUE
TSPC_L2CAP_5_1 FALSE
TSPC_L2CAP_5_2 FALSE
TSPC_GAP_44_1 FALSE
TSPC_GAP_44_2 FALSE
TSPC_GAP_45_1 FALSE
TSPC_GAP_45_2 FALSE
TSPC_GATT_1a_1 TRUE
TSPC_GATT_1a_2 FALSE
TSPC_GATT_1a_3 TRUE
TSPC_GATT_1a_4 FALSE
TSPC_GATT_2_3 FALSE
TSPC_GATT_2_3a TRUE
TSPC_GATT_2_3b FALSE
TSPC_ALL FALSE

IXIT VALUES:

TSPX_bd_addr_iut 006037030028
TSPX_bd_addr_iut_le 006037030028
TSPX_iut_device_name_in_adv_packet_for_random_address 
TSPX_client_class_of_device 100104
TSPX_server_class_of_device 100104
TSPX_security_enabled FALSE
TSPX_delete_link_key FALSE
TSPX_pin_code 0000
TSPX_delete_ltk FALSE
TSPX_flushto FFFF
TSPX_l2ca_inmtu 02A0
TSPX_no_fail_verdicts FALSE
TSPX_iut_supported_max_channels 2
TSPX_IUT_mps 0030
TSPX_outmtu 02A0
TSPX_tester_mps 0017
TSPX_tester_mtu 02A0
TSPX_iut_role_initiator TRUE
TSPX_spsm 0080
TSPX_psm 0001
TSPX_psm_unsupported 00F1
TSPX_psm_authentication_required 0080
TSPX_psm_authorization_required 0080
TSPX_psm_encryption_key_size_required 0080
TSPX_psm_encryption_required 0080
TSPX_time_guard 180000
TSPX_timer_ertx 120000
TSPX_timer_ertx_max 300000
TSPX_timer_ertx_min 60000
TSPX_timer_rtx 10000
TSPX_timer_rtx_max 1000
TSPX_timer_rtx_min 60000
TSPX_rfc_mode_tx_window_size 08
TSPX_rfc_mode_max_transmit 03
TSPX_rfc_mode_retransmission_timeout 07D0
TSPX_rfc_mode_monitor_timeout 2EE0
TSPX_rfc_mode_maximum_pdu_size 02A0
TSPX_extended_window_size 0012
TSPX_use_implicit_send TRUE
TSPX_use_dynamic_pin FALSE
TSPX_iut_SDU_size_in_bytes 144
TSPX_secure_simple_pairing_pass_key_confirmation FALSE
TSPX_iut_address_type_random FALSE
TSPX_tester_adv_interval_min 0030
TSPX_tester_adv_interval_max 0050
TSPX_tester_le_scan_interval 0C80
TSPX_tester_le_scan_window 0C80
TSPX_tester_conn_interval_min 0028
TSPX_tester_conn_interval_max 0050
TSPX_tester_conn_latency 0000
TSPX_tester_supervision_timeout 00C8
TSPX_tester_min_CE_length 0050
TSPX_tester_max_CE_length 0C80
TSPX_generate_local_busy TRUE
TSPX_l2ca_cbmps_min 0040
TSPX_l2ca_cbmps_max 0040
TSPX_l2ca_cbmtu_min 0040
TSPX_l2ca_cbmtu_max 0100
TSPX_Min_Encryption_Key_Length 10
TSPX_l2ca_num_concurrent_credit_based_connections 2
</PicsPixit>
  <LOG>

+16 ms
Message:                 MindTree Stack Version - 026.000.000



+16 ms
Pass:                    IUT's minimum supportable MPS and maximum supportable MPS are same. IXIT MPS size = 64. Test ends with Pass.



+31 ms
Verdict Description:     IUT's minimum supportable MPS and maximum supportable MPS are same. IXIT MPS size = 64. Test ends with Pass.



+234 ms
Send Event:              HCI!HCI_RESET


+234 ms
Receive Event:           HCI?HCI_RESET_COMPLETE_EVENT{
                           status=HCI_OK
                         }


+1250 ms
Receive Event:           HCI?HCI_RESET_COMPLETE_EVENT{
                           status=HCI_OK
                         }


+2781 ms
Final Verdict:           PASS



+2781 ms
Encrypted Verdict:       A1#ZWY4MzQ5MDg3MmQwNTIxOGQzMzQ5YjY2ODA5M2MzNjQ5ZDY4NmY0Yjc2MzIzM2VkNTUyNTFhNGU4Mjg1MjI0NA==#Q2mZCWzr3hRFA6s5FlxtO7hyTHiD2l2i



+2781 ms
Test Case Ended:         L2CAP/ECFC/BV-24-C

</LOG>
  <SUMMARY>Test case : L2CAP/ECFC/BV-24-C started
Final Verdict:PASS
L2CAP/ECFC/BV-24-C finished
</SUMMARY>
</ARCHIVE>