<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta http-equiv="X-UA-Compatible" content="ie=edge">

  
  <meta name="author" content="Hanshi Sun">

  
  
  <meta name="description" content="æœ€è¿‘è¦åœ¨ FPGA ä¸Šéƒ¨ç½²ä¹‹å‰çš„ ECGNetï¼Œæ‰€ä»¥å¯¼å¸ˆç»™äº†æˆ‘ä¸€å— Digilent çš„ ZYBO Z7-20ï¼Œæ­è½½ ZYNQ 7020 èŠ¯ç‰‡ï¼Œè®©æˆ‘ä»¬è‡ªå­¦å¹¶å®ç°ç¡¬ä»¶éƒ¨ç½²ã€‚ Overview Zybo Z7æ˜¯ä¸€æ¬¾åŠŸèƒ½ä¸°å¯Œã€éšæ—¶">
  

  
  <link rel="icon" href="https://preminstrel.github.io/blog/favicon.ico">

  
  
  <meta name="keywords" content=" hugo  latex  theme ">
  

  
  
  
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.css"
  integrity="sha384-KiWOvVjnN8qwAZbuQyWDIbfCLFhLXNETzBQjA/92pIowpC0d2O3nppDGQVgwd2nB" crossorigin="anonymous">
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.js"
  integrity="sha384-0fdwu/T/EQMsQlrHCCHoH10pkPLlKA1jL5dFyUOvB3lfeT2540/2g6YgSi2BL14p" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/contrib/auto-render.min.js"
  integrity="sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR" crossorigin="anonymous"></script>
<script>
  document.addEventListener("DOMContentLoaded", function () {
    renderMathInElement(document.body, {
      delimiters: [
        { left: '$$', right: '$$', display: true },
        { left: '\\[', right: '\\]', display: true },
        { left: '$', right: '$', display: false },
        { left: '\\(', right: '\\)', display: false }
      ],
      ignoredTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code', 'option'],
      throwOnError: false
    });
  });
</script>


  

  
  <meta property="og:title" content="ZYBO Z7 Basics: Overview" />
<meta property="og:description" content="æœ€è¿‘è¦åœ¨ FPGA ä¸Šéƒ¨ç½²ä¹‹å‰çš„ ECGNetï¼Œæ‰€ä»¥å¯¼å¸ˆç»™äº†æˆ‘ä¸€å— Digilent çš„ ZYBO Z7-20ï¼Œæ­è½½ ZYNQ 7020 èŠ¯ç‰‡ï¼Œè®©æˆ‘ä»¬è‡ªå­¦å¹¶å®ç°ç¡¬ä»¶éƒ¨ç½²ã€‚ Overview Zybo Z7æ˜¯ä¸€æ¬¾åŠŸèƒ½ä¸°å¯Œã€éšæ—¶" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://preminstrel.github.io/blog/post/2021/10/29/zybo-z7-basics-1/" />
<meta property="article:published_time" content="2021-10-29T23:51:59+08:00" />
<meta property="article:modified_time" content="2021-10-30T00:00:00+00:00" />


  
  <link rel="canonical" href="https://preminstrel.github.io/blog/post/2021/10/29/zybo-z7-basics-1/">

  
  
  <meta itemprop="name" content="ZYBO Z7 Basics: Overview">
<meta itemprop="description" content="æœ€è¿‘è¦åœ¨ FPGA ä¸Šéƒ¨ç½²ä¹‹å‰çš„ ECGNetï¼Œæ‰€ä»¥å¯¼å¸ˆç»™äº†æˆ‘ä¸€å— Digilent çš„ ZYBO Z7-20ï¼Œæ­è½½ ZYNQ 7020 èŠ¯ç‰‡ï¼Œè®©æˆ‘ä»¬è‡ªå­¦å¹¶å®ç°ç¡¬ä»¶éƒ¨ç½²ã€‚ Overview Zybo Z7æ˜¯ä¸€æ¬¾åŠŸèƒ½ä¸°å¯Œã€éšæ—¶">
<meta itemprop="datePublished" content="2021-10-29T23:51:59&#43;08:00" />
<meta itemprop="dateModified" content="2021-10-30T00:00:00&#43;00:00" />
<meta itemprop="wordCount" content="1128">



<meta itemprop="keywords" content="FPGA,ZYNQ," />

  
  <link media="screen" rel="stylesheet" href='https://preminstrel.github.io/blog/css/common.css'>
  <link media="screen" rel="stylesheet" href='https://preminstrel.github.io/blog/css/content.css'>

  
  
  <title>ZYBO Z7 Basics: Overview - Blog de Preminstrel</title>
  

  
  <meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="ZYBO Z7 Basics: Overview"/>
<meta name="twitter:description" content="æœ€è¿‘è¦åœ¨ FPGA ä¸Šéƒ¨ç½²ä¹‹å‰çš„ ECGNetï¼Œæ‰€ä»¥å¯¼å¸ˆç»™äº†æˆ‘ä¸€å— Digilent çš„ ZYBO Z7-20ï¼Œæ­è½½ ZYNQ 7020 èŠ¯ç‰‡ï¼Œè®©æˆ‘ä»¬è‡ªå­¦å¹¶å®ç°ç¡¬ä»¶éƒ¨ç½²ã€‚ Overview Zybo Z7æ˜¯ä¸€æ¬¾åŠŸèƒ½ä¸°å¯Œã€éšæ—¶"/>


  
<link rel="stylesheet" href='https://preminstrel.github.io/blog/css/single.css'>

</head>

<body>
  <div id="wrapper">
    <header id="header">
  <h1>
    <a href="https://preminstrel.github.io/blog/">Blog de Preminstrel</a>
  </h1>

  <nav>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/">Post</a>
    </span>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/post/">Archives</a>
    </span>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/about/">About</a>
    </span>
    
  </nav>
</header>

    
<main id="main" class="post">
  
  
  <h1>ZYBO Z7 Basics: Overview</h1>
  
  <div>
    <b>Keywords: </b>
    
    <a class="link" href='https://preminstrel.github.io/blog/tags/fpga'>#FPGA</a>
    
    <a class="link" href='https://preminstrel.github.io/blog/tags/zynq'>#ZYNQ</a>
    
  </div>
  
  
  <article class="content">
    
    <p>æœ€è¿‘è¦åœ¨ FPGA ä¸Šéƒ¨ç½²ä¹‹å‰çš„ ECGNetï¼Œæ‰€ä»¥å¯¼å¸ˆç»™äº†æˆ‘ä¸€å— Digilent çš„ <em><strong>ZYBO Z7-20</strong></em>ï¼Œæ­è½½ ZYNQ 7020 èŠ¯ç‰‡ï¼Œè®©æˆ‘ä»¬è‡ªå­¦å¹¶å®ç°ç¡¬ä»¶éƒ¨ç½²ã€‚</p>
<h1 id="overview">Overview</h1>
<p>Zybo Z7æ˜¯ä¸€æ¬¾åŠŸèƒ½ä¸°å¯Œã€éšæ—¶å¯ç”¨çš„åµŒå…¥å¼è½¯ä»¶å’Œæ•°å­—ç”µè·¯å¼€å‘æ¿ï¼Œå›´ç»• Xilinx Zynq-7000 ç³»åˆ—æ„å»ºã€‚Zynqç³»åˆ—åŸºäº Xilinx All Programmable System-on-Chip (AP SoC)æ¶æ„ï¼Œå°†åŒæ ¸ ARM Cortex-A9 å¤„ç†å™¨ä¸ Xilinx 7 ç³»åˆ—å¯ç¼–ç¨‹é—¨é˜µåˆ—(FPGA)é€»è¾‘ç´§å¯†é›†æˆã€‚åœ¨è€ƒè™‘ FPGA çš„çµæ´»æ€§å’ŒåŠŸç‡æŸè€—çš„åŸºç¡€ä¸Šï¼ŒZybo Z7 å›´ç»• Zynq é…å¤‡äº†ä¸°å¯Œçš„å¤šåª’ä½“å’Œè¿æ¥å¤–è®¾ï¼Œæ‰“é€ äº†ä¸€ä¸ªå¼ºå¤§çš„å•æ¿æœºã€‚Zybo Z7 çš„è§†é¢‘åŠŸèƒ½é›†ï¼ŒåŒ…æ‹¬ MIPI SCI-2 å…¼å®¹ Pcam è¿æ¥å™¨ã€HDMI è¾“å…¥ã€HDMI è¾“å‡ºå’Œé«˜ DDR3L å¸¦å®½ï¼Œä½¿å…¶æˆä¸º Xilinx FPGA é«˜ç«¯åµŒå…¥å¼è§†è§‰åº”ç”¨çš„è´Ÿæ‹…å¾—èµ·çš„è§£å†³æ–¹æ¡ˆã€‚é€šè¿‡ Zybo Z7 çš„ Pmod è¿æ¥å™¨ï¼Œå¯ä»¥æ–¹ä¾¿åœ°é™„åŠ é¢å¤–çš„ç¡¬ä»¶ï¼Œå…è®¸è®¿é—® Digilent çš„è¶…è¿‡ 70 ä¸ª Pmod å¤–è®¾æ¿ç›®å½•ï¼ŒåŒ…æ‹¬ç”µæœºæ§åˆ¶å™¨ï¼Œä¼ æ„Ÿå™¨ï¼Œæ˜¾ç¤ºå™¨ç­‰ç­‰ã€‚</p>
<p><em><strong>ZYNQ Processor</strong></em></p>
<ul>
<li>667 MHz dual-core Cortex-A9 processor</li>
<li>DDR3L memory controller with 8 DMA channels and 4 High Performance AXI3 Slave ports</li>
<li>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</li>
<li>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</li>
<li>Programmable from JTAG, Quad-SPI flash, and microSD card</li>
<li>Programmable logic equivalent to Artix-7 FPGA</li>
</ul>
<p><em><strong>Memory</strong></em></p>
<ul>
<li>1 GB DDR3L with 32-bit bus @ 1066 MHz</li>
<li>16 MB Quad-SPI Flash with factory programmed 128-bit random number and 48-bit globally unique EUI-48/64â„¢
compatible identifier</li>
</ul>
<p><em><strong>Power</strong></em></p>
<ul>
<li>Powered from USB or any 5V external power source</li>
</ul>
<p><em><strong>USB and Ethernet</strong></em></p>
<ul>
<li>Gigabit Ethernet PHY</li>
<li>USB-JTAG Programming circuitry</li>
<li>USB-UART bridge</li>
<li>USB 2.0 OTG PHY with host and device support</li>
</ul>
<p><em><strong>Audio and Video</strong></em></p>
<ul>
<li>Pcam camera connector with MIPI CSI-2 support</li>
<li>HDMI sink port (input) with/without CEC</li>
<li>HDMI source port (output) with CEC</li>
<li>Audio codec with stereo headphone, stereo line-in, and microphone jacks</li>
</ul>
<p><em><strong>Switches, Pushbuttons, &amp; LEDs</strong></em></p>
<ul>
<li>6 push-buttons (2 processor connected)</li>
<li>4 slide switches</li>
<li>5 LEDs (1 processor connected)</li>
<li>2 RGB LEDs (1)</li>
</ul>
<p><em><strong>Expansion Connectors</strong></em></p>
<ul>
<li>6 Pmod ports (5)
<ul>
<li>8 Total Processor I/O</li>
<li>40 Total FPGA I/O (32)</li>
<li>4 Analog capable 01.0V differential pairs to XADC</li>
</ul>
</li>
</ul>
<div align=center>
<img src="/img/20211030223155.png" width="600px" />
</div>
<table>
<thead>
<tr>
<th>ç¼–å·</th>
<th>å™¨ä»¶åç§°</th>
<th>ç¼–å·</th>
<th>å™¨ä»¶åç§°</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ç”µæºå¼€å…³</td>
<td>17</td>
<td>Unique MAC address label</td>
</tr>
<tr>
<td>2</td>
<td>ä¾›ç”µæ¨¡å¼é€‰æ‹©è·³çº¿</td>
<td>18</td>
<td>External JTAG port</td>
</tr>
<tr>
<td>3</td>
<td>USB JTAG/USB-UART port</td>
<td>19</td>
<td>HDMI input port</td>
</tr>
<tr>
<td>4</td>
<td>MIO  User LED(LD4)</td>
<td>20</td>
<td>Pcam MIPI CSI-2 port</td>
</tr>
<tr>
<td>5</td>
<td>MIO Pmod port</td>
<td>21</td>
<td>microSD connector (other side)</td>
</tr>
<tr>
<td>6</td>
<td>USB 2.0 Host/OTG port</td>
<td>22</td>
<td>HDMI output port</td>
</tr>
<tr>
<td>7</td>
<td>USB Host power enable jumper</td>
<td>23</td>
<td>Ethernet port</td>
</tr>
<tr>
<td>8</td>
<td>Standard Pmod port</td>
<td>24</td>
<td>External power supply connector</td>
</tr>
<tr>
<td>9</td>
<td>User switches (SW0-SW3)</td>
<td>25</td>
<td>Fan connector (5V, three-wire)</td>
</tr>
<tr>
<td>10</td>
<td>User LEDs (LD0-LD3)</td>
<td>26</td>
<td>Programming mode select jumper</td>
</tr>
<tr>
<td>11</td>
<td>MIO User buttons</td>
<td>27</td>
<td>Power supply good LED</td>
</tr>
<tr>
<td>12</td>
<td>High-speed Pmod ports (JB, JC, JD)</td>
<td>28</td>
<td>FPGA programming done LED</td>
</tr>
<tr>
<td>13</td>
<td>User buttons (BTN0-BTN3)</td>
<td>29</td>
<td>Processor reset button</td>
</tr>
<tr>
<td>14</td>
<td>User RGB LEDs (LD5-LD6)</td>
<td>30</td>
<td>FPGA clear configuration button</td>
</tr>
<tr>
<td>15</td>
<td>XADC Pmod port</td>
<td>31</td>
<td>Zynq-7020</td>
</tr>
<tr>
<td>16</td>
<td>Audio codec ports</td>
<td>32</td>
<td>DDR3L Memory</td>
</tr>
</tbody>
</table>
<h1 id="zynq-apsoc-architecture">Zynq APSoC Architecture</h1>
<p>Zynq APSoC åˆ†ä¸ºä¸¤ä¸ªä¸åŒçš„å­ç³»ç»Ÿï¼šå¤„ç†ç³»ç»Ÿ(<em><strong>PS</strong></em>)å’Œå¯ç¼–ç¨‹é€»è¾‘(<em><strong>PL</strong></em>)ã€‚ä¸‹å›¾å±•ç¤ºäº† Zynq APSoC æ¶æ„çš„æ¦‚è¿°ï¼Œå…¶ä¸­ PS ä¸ºæµ…ç»¿è‰²ï¼ŒPL ä¸ºé»„è‰²ã€‚éœ€è¦æ³¨æ„çš„æ˜¯ï¼ŒZynq-7020 å’Œ Zynq-7010 è®¾å¤‡ä¸Šæ²¡æœ‰ PCIe Gen2 æ§åˆ¶å™¨å’Œåƒå…†æ”¶å‘å™¨ã€‚</p>
<div align=center>
<img src="/img/20211030232502.png" width="400px" />
</div>
<p>PL å’Œ Xilinx 7 ç³»çš„ Artix FPGA å‡ ä¹ä¸€æ¨¡ä¸€æ ·ï¼Œé™¤äº†å®ƒåŒ…å«å‡ ä¸ªç´§å¯†ç»“åˆ PS çš„ä¸“ç”¨æ¥å£å’Œæ€»çº¿ã€‚PL ä¹Ÿä¸åŒ…å«å’Œå…¸å‹ 7 ç³» FPGA ç›¸åŒçš„é…ç½®ç¡¬ä»¶ï¼Œå®ƒå¿…é¡»ç›´æ¥ç”±å¤„ç†å™¨æˆ–é€šè¿‡ JTAG ç«¯å£è¿›è¡Œé…ç½®ã€‚</p>
<p>PS ç”±è®¸å¤šç»„ä»¶ç»„æˆï¼ŒåŒ…æ‹¬åº”ç”¨å¤„ç†å•å…ƒ(APUï¼ŒåŒ…æ‹¬ 2 ä¸ª Cortex-A9 å¤„ç†å™¨)ã€é«˜çº§å¾®æ§åˆ¶å™¨æ€»çº¿æ¶æ„(AMBA)äº’è¿ã€DDR3 å†…å­˜æ§åˆ¶å™¨å’Œå„ç§å¤–è®¾æ§åˆ¶å™¨ï¼Œå®ƒä»¬çš„è¾“å…¥å’Œè¾“å‡ºå¤ç”¨åˆ° 54 ä¸ªä¸“ç”¨å¼•è„š(ç§°ä¸ºå¤ç”¨ I/Oï¼Œæˆ– MIO å¼•è„š)ã€‚æ²¡æœ‰å°†å…¶è¾“å…¥å’Œè¾“å‡ºè¿æ¥åˆ° MIO å¼•è„šçš„å¤–å›´æ§åˆ¶å™¨å¯ä»¥é€šè¿‡ PLï¼Œé€šè¿‡æ‰©å±• MIO (EMIO) æ¥å£è·¯ç”±å…¶ I/Oã€‚å¤–å›´æ§åˆ¶å™¨é€šè¿‡ AMBA äº’è¿è¿æ¥åˆ°å¤„ç†å™¨ä½œä¸º slavesï¼Œå¹¶åŒ…å«å¯åœ¨å¤„ç†å™¨å†…å­˜ç©ºé—´å¯»å€çš„å¯è¯»/å¯å†™æ§åˆ¶å¯„å­˜å™¨ã€‚å¯ç¼–ç¨‹é€»è¾‘ä¹Ÿä½œä¸ºä¸€ä¸ªä»å±è¿æ¥åˆ°äº’è¿ï¼Œè®¾è®¡å¯ä»¥åœ¨ FPGA fabric ä¸­å®ç°å¤šä¸ªæ ¸ï¼Œæ¯ä¸ªæ ¸ä¹ŸåŒ…å«å¯å¯»å€çš„æ§åˆ¶å¯„å­˜å™¨ã€‚æ­¤å¤–ï¼Œåœ¨ PL ä¸­å®ç°çš„æ ¸å¿ƒå¯ä»¥è§¦å‘å¯¹å¤„ç†å™¨çš„ä¸­æ–­ï¼Œå¹¶æ‰§è¡Œå¯¹ DDR3 å†…å­˜çš„ DMA è®¿é—®ã€‚</p>

    
  </article>
  <div class="paginator">
    
    <a class="link" href="https://preminstrel.github.io/blog/post/2021/10/29/dcdc-%E5%BC%80%E5%85%B3%E7%94%B5%E6%BA%90/">â† prev</a>
    
    
    <a class="link" href="https://preminstrel.github.io/blog/post/2021/10/31/zybo-z7-basics-2/">next â†’</a>
    
  </div>
  <div class="comment">
    
    
    
    
    
    
  </div>
  
</main>

    <footer id="footer">
  <div>
    <span>Â© 2021</span> - <span>2022</span>
  </div>

  <div>
    <span>Powered by </span>
    <a class="link" href="https://gohugo.io/">Hugo</a>
    <span> ğŸ¦ Theme </span>
    <a class="link" href="https://github.com/queensferryme/hugo-theme-texify">TeXify</a>
  </div>

  <div class="footnote">
    <span>Follow me on <a class=link href=https://github.com/preminstrel>GitHub</a>,
<a class=link href=https://twitter.com/preminstrel>Twitter</a> or
<a class=link href=/index.xml>RSS</a> |
<a class=link href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank rel=noopener>CC BY-NC-SA 4.0</a>
</span>
  </div>
</footer>

  </div>

  
  

  
  

  
  

</body>

</html>
