68K GAS  S68K_001.s 			page 1


   1               	| Borrowed init code from 
   2               	|  https://raw.githubusercontent.com/ChartreuseK/68k-Monitor/master/Monitor-Simple.x68
   3               	
   4               	RAM_START	= 0x00100	| Leave room for vector table copy
   5               	STACK_END	= 0x7FFFC	| Has to be on a word boundary
   6               	RAM_END		= 0x7FFFF	| 512KB SRAM
   7               	ROM_START	= 0x80000	| ROM start
   8               	ROM_CODE	= ROM_START+1024| Skip vector table
   9               	ROM_END		= 0x87FFF	| End of 32KB EPROM
  10               	
  11               	|||||||||||||||||||||||||||||||||
  12               	| 68681 Duart Register Addresses
  13               	|
  14               	DUART = 0x0F0000       | Base Addr of DUART
  15               	MRA   = DUART+0       | Mode Register A           (R/W)
  16               	SRA   = DUART+2       | Status Register A         (r)
  17               	CSRA  = DUART+2       | Clock Select Register A   (w)
  18               	CRA   = DUART+4       | Commands Register A       (w)
  19               	RBA   = DUART+6       | Receiver Buffer A         (r)
  20               	TBA   = DUART+6       | Transmitter Buffer A      (w)
  21               	ACR   = DUART+8       | Aux. Control Register     (R/W)
  22               	ISR   = DUART+10      | Interrupt Status Register (R)
  23               	IMR   = DUART+10      | Interrupt Mask Register   (W)
  24               	MRB   = DUART+16      | Mode Register B           (R/W)
  25               	SRB   = DUART+18      | Status Register B         (R)
  26               	CSRB  = DUART+18      | Clock Select Register B   (W)
  27               	CRB   = DUART+20      | Commands Register B       (W)
  28               	RBB   = DUART+22      | Reciever Buffer B         (R)
  29               	TBB   = DUART+22      | Transmitter Buffer B      (W)
  30               	IVR   = DUART+24      | Interrupt Vector Register (R/W)
  31               	
  32               	||||||||||||||||||||||||||||||||||
  33               	| ASCII Control Characters
  34               	|
  35               	BEL   = 0x07
  36               	BKSP  = 0x08       | CTRL-H
  37               	TAB   = 0x09
  38               	LF    = 0x0A
  39               	CR    = 0x0D
  40               	ESC   = 0x1B
  41               	
  42               	CTRLC	=	0x03
  43               	CTRLX	=	0x18     | Line Clear
  44               	
  45 0000 0000 0000 		.ORG	ROM_START
  45      0000 0000 
  45      0000 0000 
  45      0000 0000 
  45      0000 0000 
  46               	
  47               	| FIRST 8 bytes loaded after reset |
  48 80000 0007 FFFC 	    DC.l    STACK_END | Supervisor stack pointer
  49 80004 0008 0400 	    DC.l    ROM_CODE	| Initial PC
  50               	
  51 80008 0000 0000 	        .ORG ROM_CODE
  51      0000 0000 
  51      0000 0000 
68K GAS  S68K_001.s 			page 2


  51      0000 0000 
  51      0000 0000 
  52 80400 4E71      		nop
  53 80402 4FF9 0007 		lea			STACK_END,%sp
  53      FFFC 
  54 80408 13FC 00FF 		move.b	#0xFF, 0x080000		| Set swap bit so SRAM works
  54      0008 0000 
  55 80410 4E71      		nop
  56 80412 203C DEAD 		move.l	#0xDEADBEEF, %d0	| Test Pattern #1
  56      BEEF 
  57 80418 307C 0000 		move		#0x00000000, %a0	| First address of SRAM
  58 8041c 2080      		move.l	%d0, (%a0)				| Write out test pattern to SRAM
  59 8041e 2410      		move.l	(%a0), %d2				| Read first SRAM pattern into d2
  60 80420 B042      		cmp			%d2, %d0
  61 80422 6600 0024 		bne			FERVR						
  62 80426 223C 5555 		move.l	#0x5555AAAA, %d1	| Test Pattern #2
  62      AAAA 
  63 8042c 327C 0004 		move		#0x00000004, %a1	| Second long address of SRAM
  64 80430 2281      		move.l	%d1, (%a1)				| Write out test pattern to SRAM
  65 80432 2611      		move.l	(%a1), %d3				| Read back
  66 80434 B243      		cmp			%d3, %d1
  67 80436 6600 0010 		bne			FERVR
  68 8043a 4E71      		nop
  69 8043c 4EBA 0050 		jsr     initDuart       | Setup the serial port
  70 80440 13FC 0020 		move.b	#0x20, d0
  70      0000 0000 
  71               	FERVR:
  72 80448 4EBA 001C 		jsr	outChar
  73 8044c 5240      		add	#1,%d0
  74 8044e 0C79 0066 		cmp	#0x66,d0
  74      0000 0000 
  75 80456 6600 000A 		bne	skipIt
  76 8045a 13FC 0020 		move.b	#0x20, d0
  76      0000 0000 
  77               	skipIt:
  78 80462 4EFA FFE4 		jmp	FERVR
  79               	
  80               	|||||
  81               	| Writes a character to Port A, blocking if not ready (Full buffer)
  82               	|  - Takes a character in D0
  83               	outChar:
  84 80466 0839 0002 	    btst    #2, SRA      | Check if transmitter ready bit is set
  84      000F 0002 
  85 8046e 6700 FFF6 	    beq     outChar     
  86 80472 13C0 000F 	    move.b  %d0, TBA      | Transmit Character
  86      0006 
  87 80478 4E75      	    rts
  88               	
  89               	|||||
  90               	| Reads in a character from Port A, blocking if none available
  91               	|  - Returns character in D0
  92               	|    
  93               	inChar:
  94 8047a 0839 0000 	    btst    #0,  SRA     | Check if receiver ready bit is set
  94      000F 0002 
  95 80482 6700 FFF6 	    beq     inChar
  96 80486 1039 000F 	    move.b  RBA, %d0      | Read Character into D0
68K GAS  S68K_001.s 			page 3


  96      0006 
  97 8048c 4E75      	    rts
  98               	
  99               	|||||
 100               	| Initializes the 68681 DUART port A as 9600 8N1 
 101               	initDuart:
 102 8048e 13FC 0030 	    move.b  #0x30, CRA       | Reset Transmitter
 102      000F 0004 
 103 80496 13FC 0020 	    move.b  #0x20, CRA       | Reset Reciever
 103      000F 0004 
 104 8049e 13FC 0010 	    move.b  #0x10, CRA       | Reset Mode Register Pointer
 104      000F 0004 
 105               	    
 106 804a6 13FC 0080 	    move.b  #0x80, ACR       | Baud Rate Set #2
 106      000F 0008 
 107 804ae 13FC 00BB 	    move.b  #0xBB, CSRA      | Set Tx and Rx rates to 9600
 107      000F 0002 
 108 804b6 13FC 0093 	    move.b  #0x93, MRA       | 7-bit, No Parity (0x93 for 8-bit, 0x92 for 7-bit)
 108      000F 0000 
 109 804be 13FC 0007 	    move.b  #0x07, MRA       | Normal Mode, Not CTS/RTS, 1 stop bit
 109      000F 0000 
 110               	    
 111 804c6 13FC 0005 	    move.b  #0x05, CRA       | Enable Transmit/Recieve
 111      000F 0004 
 112 804ce 4E75      	    rts    
 113               	
 114               	
68K GAS  S68K_001.s 			page 4


DEFINED SYMBOLS
          S68K_001.s:4      *ABS*:0000000000000100 RAM_START
          S68K_001.s:5      *ABS*:000000000007fffc STACK_END
          S68K_001.s:6      *ABS*:000000000007ffff RAM_END
          S68K_001.s:7      *ABS*:0000000000080000 ROM_START
          S68K_001.s:8      *ABS*:0000000000080400 ROM_CODE
          S68K_001.s:9      *ABS*:0000000000087fff ROM_END
          S68K_001.s:14     *ABS*:00000000000f0000 DUART
          S68K_001.s:15     *ABS*:00000000000f0000 MRA
          S68K_001.s:16     *ABS*:00000000000f0002 SRA
          S68K_001.s:17     *ABS*:00000000000f0002 CSRA
          S68K_001.s:18     *ABS*:00000000000f0004 CRA
          S68K_001.s:19     *ABS*:00000000000f0006 RBA
          S68K_001.s:20     *ABS*:00000000000f0006 TBA
          S68K_001.s:21     *ABS*:00000000000f0008 ACR
          S68K_001.s:22     *ABS*:00000000000f000a ISR
          S68K_001.s:23     *ABS*:00000000000f000a IMR
          S68K_001.s:24     *ABS*:00000000000f0010 MRB
          S68K_001.s:25     *ABS*:00000000000f0012 SRB
          S68K_001.s:26     *ABS*:00000000000f0012 CSRB
          S68K_001.s:27     *ABS*:00000000000f0014 CRB
          S68K_001.s:28     *ABS*:00000000000f0016 RBB
          S68K_001.s:29     *ABS*:00000000000f0016 TBB
          S68K_001.s:30     *ABS*:00000000000f0018 IVR
          S68K_001.s:35     *ABS*:0000000000000007 BEL
          S68K_001.s:36     *ABS*:0000000000000008 BKSP
          S68K_001.s:37     *ABS*:0000000000000009 TAB
          S68K_001.s:38     *ABS*:000000000000000a LF
          S68K_001.s:39     *ABS*:000000000000000d CR
          S68K_001.s:40     *ABS*:000000000000001b ESC
          S68K_001.s:42     *ABS*:0000000000000003 CTRLC
          S68K_001.s:43     *ABS*:0000000000000018 CTRLX
          S68K_001.s:71     .text:0000000000080448 FERVR
          S68K_001.s:101    .text:000000000008048e initDuart
          S68K_001.s:83     .text:0000000000080466 outChar
          S68K_001.s:77     .text:0000000000080462 skipIt
          S68K_001.s:93     .text:000000000008047a inChar

UNDEFINED SYMBOLS
d0
