Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 25 11:19:35 2025
| Host         : mitre-Precision-5820-Tower running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.194        0.000                      0                    1        0.247        0.000                      0                    1        0.391        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.900}        1.800           555.556         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.194        0.000                      0                    1        0.247        0.000                      0                    1        0.391        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 fp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.900ns period=1.800ns})
  Destination:            fp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.900ns period=1.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.800ns  (clk rise@1.800ns - clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.302ns (53.120%)  route 0.267ns (46.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 6.310 - 1.800 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=1, routed)           1.648     4.946    clk_BUFG
    SLICE_X6Y326         FDRE                                         r  fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y326         FDRE (Prop_fdre_C_Q)         0.259     5.205 f  fp_reg/Q
                         net (fo=5, routed)           0.157     5.362    fp
    SLICE_X7Y326         LUT1 (Prop_lut1_I0_O)        0.043     5.405 r  fp_i_1/O
                         net (fo=1, routed)           0.109     5.514    p_0_in
    SLICE_X6Y326         FDRE                                         r  fp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.800     1.800 r  
    AD12                                              0.000     1.800 r  clk_p (IN)
                         net (fo=0)                   0.000     1.800    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.603 r  get_clk/O
                         net (fo=1, routed)           2.173     4.776    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.859 r  clk_BUFG_inst/O
                         net (fo=1, routed)           1.451     6.310    clk_BUFG
    SLICE_X6Y326         FDRE                                         r  fp_reg/C
                         clock pessimism              0.435     6.746    
                         clock uncertainty           -0.035     6.710    
    SLICE_X6Y326         FDRE (Setup_fdre_C_D)       -0.002     6.708    fp_reg
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.900ns period=1.800ns})
  Destination:            fp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.900ns period=1.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.146ns (51.494%)  route 0.138ns (48.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=1, routed)           0.757     2.254    clk_BUFG
    SLICE_X6Y326         FDRE                                         r  fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y326         FDRE (Prop_fdre_C_Q)         0.118     2.372 f  fp_reg/Q
                         net (fo=5, routed)           0.084     2.457    fp
    SLICE_X7Y326         LUT1 (Prop_lut1_I0_O)        0.028     2.485 r  fp_i_1/O
                         net (fo=1, routed)           0.053     2.538    p_0_in
    SLICE_X6Y326         FDRE                                         r  fp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=1, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=1, routed)           0.999     2.653    clk_BUFG
    SLICE_X6Y326         FDRE                                         r  fp_reg/C
                         clock pessimism             -0.398     2.254    
    SLICE_X6Y326         FDRE (Hold_fdre_C_D)         0.037     2.291    fp_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.900 }
Period(ns):         1.800
Sources:            { clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         1.800       0.391      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         1.800       1.100      SLICE_X6Y326   fp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         0.900       0.550      SLICE_X6Y326   fp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         0.900       0.550      SLICE_X6Y326   fp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         0.900       0.550      SLICE_X6Y326   fp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         0.900       0.550      SLICE_X6Y326   fp_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.900ns period=1.800ns})
  Destination:            b2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.886ns  (logic 4.473ns (32.217%)  route 9.412ns (67.783%))
  Logic Levels:           13  (LUT3=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=1, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=1, routed)           1.648     4.946    clk_BUFG
    SLICE_X6Y326         FDRE                                         r  fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y326         FDRE (Prop_fdre_C_Q)         0.259     5.205 r  fp_reg/Q
                         net (fo=5, routed)           0.257     5.462    blastoise/X_0/a1
    SLICE_X6Y327         LUT3 (Prop_lut3_I2_O)        0.047     5.509 r  blastoise/X_0/b1_INST_0/O
                         net (fo=5, routed)           0.481     5.990    blastoise/X_8/a1
    SLICE_X7Y327         LUT3 (Prop_lut3_I2_O)        0.134     6.124 r  blastoise/X_8/b1_INST_0/O
                         net (fo=3, routed)           0.441     6.565    blastoise/X_9/a1
    SLICE_X4Y327         LUT3 (Prop_lut3_I2_O)        0.043     6.608 r  blastoise/X_9/b1_INST_0/O
                         net (fo=2, routed)           0.434     7.042    blastoise/X_29/a1
    SLICE_X4Y328         LUT3 (Prop_lut3_I2_O)        0.054     7.096 r  blastoise/X_29/b2_INST_0/O
                         net (fo=2, routed)           0.446     7.541    blastoise/X_45/a2
    SLICE_X3Y328         LUT3 (Prop_lut3_I1_O)        0.137     7.678 r  blastoise/X_45/b1_INST_0/O
                         net (fo=2, routed)           0.460     8.138    blastoise/X_50/a1
    SLICE_X3Y328         LUT3 (Prop_lut3_I2_O)        0.043     8.181 r  blastoise/X_50/b1_INST_0/O
                         net (fo=2, routed)           0.251     8.432    blastoise/X_62/a1
    SLICE_X2Y327         LUT3 (Prop_lut3_I2_O)        0.043     8.475 r  blastoise/X_62/b1_INST_0/O
                         net (fo=2, routed)           0.363     8.839    blastoise/X_65/a1
    SLICE_X2Y327         LUT3 (Prop_lut3_I2_O)        0.043     8.882 r  blastoise/X_65/b1_INST_0/O
                         net (fo=2, routed)           0.437     9.318    blastoise/X_67/a1
    SLICE_X0Y327         LUT3 (Prop_lut3_I2_O)        0.054     9.372 r  blastoise/X_67/b2_INST_0/O
                         net (fo=1, routed)           0.161     9.534    blastoise/Y_68/a1
    SLICE_X0Y327         LUT3 (Prop_lut3_I2_O)        0.137     9.671 r  blastoise/Y_68/b1_INST_0/O
                         net (fo=1, routed)           0.238     9.908    blastoise/Y_77/a1
    SLICE_X0Y327         LUT3 (Prop_lut3_I2_O)        0.052     9.960 r  blastoise/Y_77/b1_INST_0/O
                         net (fo=1, routed)           0.451    10.411    blastoise/Y_81/a2
    SLICE_X0Y325         LUT3 (Prop_lut3_I1_O)        0.132    10.543 r  blastoise/Y_81/b1_INST_0/O
                         net (fo=1, routed)           4.993    15.536    b2_OBUF
    V30                  OBUF (Prop_obuf_I_O)         3.295    18.831 r  b2_OBUF_inst/O
                         net (fo=0)                   0.000    18.831    b2
    V30                                                               r  b2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.900ns period=1.800ns})
  Destination:            b2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.542ns  (logic 2.032ns (31.064%)  route 4.510ns (68.936%))
  Logic Levels:           13  (LUT3=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=1, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=1, routed)           0.757     2.254    clk_BUFG
    SLICE_X6Y326         FDRE                                         r  fp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y326         FDRE (Prop_fdre_C_Q)         0.118     2.372 r  fp_reg/Q
                         net (fo=5, routed)           0.135     2.508    blastoise/X_0/a1
    SLICE_X6Y327         LUT3 (Prop_lut3_I2_O)        0.030     2.538 r  blastoise/X_0/b1_INST_0/O
                         net (fo=5, routed)           0.250     2.788    blastoise/X_8/a1
    SLICE_X7Y327         LUT3 (Prop_lut3_I2_O)        0.068     2.856 r  blastoise/X_8/b1_INST_0/O
                         net (fo=3, routed)           0.228     3.084    blastoise/X_9/a1
    SLICE_X4Y327         LUT3 (Prop_lut3_I2_O)        0.028     3.112 r  blastoise/X_9/b1_INST_0/O
                         net (fo=2, routed)           0.223     3.334    blastoise/X_29/a1
    SLICE_X4Y328         LUT3 (Prop_lut3_I2_O)        0.033     3.367 r  blastoise/X_29/b2_INST_0/O
                         net (fo=2, routed)           0.231     3.598    blastoise/X_45/a2
    SLICE_X3Y328         LUT3 (Prop_lut3_I1_O)        0.069     3.667 r  blastoise/X_45/b1_INST_0/O
                         net (fo=2, routed)           0.232     3.899    blastoise/X_50/a1
    SLICE_X3Y328         LUT3 (Prop_lut3_I2_O)        0.028     3.927 r  blastoise/X_50/b1_INST_0/O
                         net (fo=2, routed)           0.126     4.053    blastoise/X_62/a1
    SLICE_X2Y327         LUT3 (Prop_lut3_I2_O)        0.028     4.081 r  blastoise/X_62/b1_INST_0/O
                         net (fo=2, routed)           0.189     4.270    blastoise/X_65/a1
    SLICE_X2Y327         LUT3 (Prop_lut3_I2_O)        0.028     4.298 r  blastoise/X_65/b1_INST_0/O
                         net (fo=2, routed)           0.222     4.520    blastoise/X_67/a1
    SLICE_X0Y327         LUT3 (Prop_lut3_I2_O)        0.033     4.553 r  blastoise/X_67/b2_INST_0/O
                         net (fo=1, routed)           0.086     4.639    blastoise/Y_68/a1
    SLICE_X0Y327         LUT3 (Prop_lut3_I2_O)        0.069     4.708 r  blastoise/Y_68/b1_INST_0/O
                         net (fo=1, routed)           0.119     4.827    blastoise/Y_77/a1
    SLICE_X0Y327         LUT3 (Prop_lut3_I2_O)        0.029     4.856 r  blastoise/Y_77/b1_INST_0/O
                         net (fo=1, routed)           0.233     5.089    blastoise/Y_81/a2
    SLICE_X0Y325         LUT3 (Prop_lut3_I1_O)        0.068     5.157 r  blastoise/Y_81/b1_INST_0/O
                         net (fo=1, routed)           2.237     7.393    b2_OBUF
    V30                  OBUF (Prop_obuf_I_O)         1.403     8.797 r  b2_OBUF_inst/O
                         net (fo=0)                   0.000     8.797    b2
    V30                                                               r  b2 (OUT)
  -------------------------------------------------------------------    -------------------





