

================================================================
== Vitis HLS Report for 'viterbi'
================================================================
* Date:           Fri Oct  3 11:20:10 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.150 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   703943|   703943|  7.039 ms|  7.039 ms|  703944|  703944|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_s_loc = alloca i64 1"   --->   Operation 13 'alloca' 'min_s_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%llike = alloca i64 1" [viterbi.c:5]   --->   Operation 14 'alloca' 'llike' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%llike_1 = alloca i64 1" [viterbi.c:5]   --->   Operation 15 'alloca' 'llike_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%obs_addr = getelementptr i16 %obs, i64 0, i64 0"   --->   Operation 16 'getelementptr' 'obs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.26ns)   --->   "%obs_load = load i7 %obs_addr"   --->   Operation 17 'load' 'obs_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 18 [1/2] (2.26ns)   --->   "%obs_load = load i7 %obs_addr"   --->   Operation 18 'load' 'obs_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i16 %obs_load"   --->   Operation 19 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.61ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_init, i128 %llike, i128 %init_0, i128 %init_1, i8 %empty, i8 %empty, i8 %empty, i128 %emission_0, i128 %emission_1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 3.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_init, i128 %llike, i128 %init_0, i128 %init_1, i8 %empty, i8 %empty, i8 %empty, i128 %emission_0, i128 %emission_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i128 %llike, i128 %llike_1, i16 %obs, i128 %transition_0, i128 %emission_0, i128 %emission_1, i128 %transition_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i128 %llike, i128 %llike_1, i16 %obs, i128 %transition_0, i128 %emission_0, i128 %emission_1, i128 %transition_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 2176" [viterbi.c:39]   --->   Operation 24 'getelementptr' 'llike_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [2/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr" [viterbi.c:39]   --->   Operation 25 'load' 'llike_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 26 [1/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr" [viterbi.c:39]   --->   Operation 26 'load' 'llike_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %llike_1_load, i32 64, i32 127" [viterbi.c:39]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.84>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%min_p = bitcast i64 %tmp_s" [viterbi.c:39]   --->   Operation 28 'bitcast' 'min_p' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [2/2] (0.84ns)   --->   "%call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i128 %llike_1, i8 %min_s_loc" [viterbi.c:39]   --->   Operation 29 'call' 'call_ln39' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i128 %llike_1, i8 %min_s_loc" [viterbi.c:39]   --->   Operation 30 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i16 %path, i64 0, i64 69" [viterbi.c:47]   --->   Operation 31 'getelementptr' 'path_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (2.26ns)   --->   "%path_load = load i7 %path_addr" [viterbi.c:47]   --->   Operation 32 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 10 <SV = 9> <Delay = 4.53>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%min_s_loc_load = load i8 %min_s_loc"   --->   Operation 33 'load' 'min_s_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/2] (2.26ns)   --->   "%path_load = load i7 %path_addr" [viterbi.c:47]   --->   Operation 34 'load' 'path_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_552 = partset i16 @_ssdm_op_PartSet.i16.i16.i8.i32.i32, i16 %path_load, i8 %min_s_loc_load, i32 8, i32 15" [viterbi.c:47]   --->   Operation 35 'partset' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (2.26ns)   --->   "%store_ln47 = store i16 %tmp_552, i7 %path_addr" [viterbi.c:47]   --->   Operation 36 'store' 'store_ln47' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_backtrack, i128 %llike, i128 %llike_1, i16 %path, i128 %transition_0, i128 %transition_1"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_127"   --->   Operation 39 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obs, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obs"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %init_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %init_0"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %init_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %init_1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %transition_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %transition_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %emission_0"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %emission_1"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %path, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %path"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike"   --->   Operation 56 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1"   --->   Operation 57 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln8 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:8]   --->   Operation 58 'specmemcore' 'specmemcore_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln8 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:8]   --->   Operation 59 'specmemcore' 'specmemcore_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_backtrack, i128 %llike, i128 %llike_1, i16 %path, i128 %transition_0, i128 %transition_1"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i32 0" [viterbi.c:63]   --->   Operation 61 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('obs_addr') [35]  (0 ns)
	'load' operation ('obs_load') on array 'obs' [36]  (2.27 ns)

 <State 2>: 5.88ns
The critical path consists of the following:
	'load' operation ('obs_load') on array 'obs' [36]  (2.27 ns)
	'call' operation ('call_ln0') to 'viterbi_Pipeline_L_init' [38]  (3.61 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('llike_1_addr', viterbi.c:39) [32]  (0 ns)
	'load' operation ('llike_1_load', viterbi.c:39) on array 'llike', viterbi.c:5 [40]  (2.27 ns)

 <State 7>: 2.27ns
The critical path consists of the following:
	'load' operation ('llike_1_load', viterbi.c:39) on array 'llike', viterbi.c:5 [40]  (2.27 ns)

 <State 8>: 0.844ns
The critical path consists of the following:
	'call' operation ('call_ln39', viterbi.c:39) to 'viterbi_Pipeline_L_end' [43]  (0.844 ns)

 <State 9>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('path_addr', viterbi.c:47) [45]  (0 ns)
	'load' operation ('path_load', viterbi.c:47) on array 'path' [46]  (2.27 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'load' operation ('path_load', viterbi.c:47) on array 'path' [46]  (2.27 ns)
	'store' operation ('store_ln47', viterbi.c:47) of variable 'tmp_552', viterbi.c:47 on array 'path' [48]  (2.27 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
