C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ENV
** Warning: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(6): (vcom-1516) Package "STD.ENV" does not exist in this language version.
-- Compiling entity file_stim_tb
-- Compiling architecture sim of file_stim_tb
-- Loading entity mux_4
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(38): (vcom-1216) near "subtype": expecting "IDENTIFIER" or "RANGE"
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(39): (vcom-1216) near "subtype": expecting "IDENTIFIER" or "RANGE"
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(56): (vcom-1136) Unknown identifier "hread".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(60): (vcom-1136) Unknown identifier "selector".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(62): (vcom-1136) Unknown identifier "hread".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(66): (vcom-1136) Unknown identifier "data".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(68): (vcom-1136) Unknown identifier "hread".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(72): (vcom-1136) Unknown identifier "data".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(74): (vcom-1136) Unknown identifier "hread".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(78): (vcom-1136) Unknown identifier "data".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(80): (vcom-1136) Unknown identifier "hread".
** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(84): (vcom-1136) Unknown identifier "data".
** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd(102): VHDL Compiler exiting

} {12.0 24.0} {}} C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/mux_4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/mux_4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mux_4
-- Compiling architecture rtl of mux_4

} {} {}}
