{"title": "Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX.", "fields": ["prime", "abort", "cpu cache", "timer", "parallel computing"], "abstract": null, "citation": "Citations (2)", "year": "2017", "departments": ["University of California, San Diego", "University of California, San Diego", "University of California, San Diego"], "conf": "uss", "authors": ["Craig Disselkoen.....http://dblp.org/pers/hd/d/Disselkoen:Craig", "David Kohlbrenner.....http://dblp.org/pers/hd/k/Kohlbrenner:David", "Leo Porter.....http://dblp.org/pers/hd/p/Porter:Leo", "Dean M. Tullsen.....http://dblp.org/pers/hd/t/Tullsen:Dean_M="], "pages": 17}