[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2019.3.272.1.6
[EFX-0000 INFO] Compiled: Dec  9 2019.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2019 Efinix Inc. All rights reserved.

INFO: ***** Beginning Analysis ... *****
INFO: The default VHDL library search path is now "C:/Efinity/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/top.v' (VERI-1482)
-- Analyzing Verilog file 'F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/spi_slave.v' (VERI-1482)
INFO: Analysis took 0.0098054 seconds.
INFO: 	Analysis took 0.009 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 29.728 MB, end = 30.456 MB, delta = 0.728 MB
INFO: 	Analysis peak virtual memory usage = 81.16 MB
INFO: Analysis resident set memory usage: begin = 28.992 MB, end = 30.896 MB, delta = 1.904 MB
INFO: 	Analysis peak resident set memory usage = 30.9 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/top.v(12): INFO: compiling module 'top' (VERI-1018)
F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/spi_slave.v(11): INFO: compiling module 'spi_slave' (VERI-1018)
F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/spi_slave.v(69): WARNING: expression size 5 truncated to fit in target size 4 (VERI-1209)
INFO: Elaboration took 0.0024992 seconds.
INFO: 	Elaboration took 0.003 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 30.456 MB, end = 30.46 MB, delta = 0.004 MB
INFO: 	Elaboration peak virtual memory usage = 81.16 MB
INFO: Elaboration resident set memory usage: begin = 30.908 MB, end = 31.716 MB, delta = 0.808 MB
INFO: 	Elaboration peak resident set memory usage = 31.72 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v' (VERI-1482)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(45): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(59): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(75): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(95): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(130): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(190): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(262): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(367): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2019.3/sim_models/maplib/efinix_maplib.v(429): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
INFO: Reading Mapping Library took 0.0131533 seconds.
INFO: 	Reading Mapping Library took 0.013 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 30.46 MB, end = 30.86 MB, delta = 0.4 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 81.16 MB
INFO: Reading Mapping Library resident set memory usage: begin = 31.884 MB, end = 32.448 MB, delta = 0.564 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 32.452 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "spi_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 26, ed: 63, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Net data_o[3] is dangling
WARNING: Net spi_slave/mosi_d0 is dangling
WARNING: Net data_o[4] is dangling
WARNING: Net data_en_o is dangling
WARNING: Net data_o[5] is dangling
WARNING: Net spi_slave/ss_fall is dangling
WARNING: Net spi_slave/ss_raise is dangling
WARNING: Net spi_slave/clk_fall is dangling
WARNING: Net data_o[0] is dangling
WARNING: Net data_o[1] is dangling
WARNING: Net data_o[6] is dangling
WARNING: Net data_o[7] is dangling
WARNING: Net data_o[2] is dangling
INFO: Found 13 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.0296265 seconds.
INFO: 	VDB Netlist Checker took 0.03 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 42.356 MB, end = 42.356 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 81.16 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 43.336 MB, end = 43.376 MB, delta = 0.04 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 63.112 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'top' to Verilog file 'F:/efinity_prj/rasp_pi/SPI/SPI_F256_2019_3/outflow/DEMO.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4
[EFX-0000 INFO] EFX_LUT4        : 	26
[EFX-0000 INFO] EFX_FF          : 	29
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
