// Seed: 2497400164
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  assign id_2 = 1;
  assign id_5 = 1'b0 && id_6 && 1;
  logic id_7;
  assign id_2 = 1 - "" ? 1 == 1 : 1 & 1 & id_1;
  always @(negedge 1);
  logic id_8;
endmodule
