// Seed: 536506295
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout uwire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic id_5;
endmodule
module module_2 #(
    parameter id_3 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout reg id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  parameter id_6 = 1;
  logic id_7[id_3 : id_3];
  ;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
  always @(negedge 1 or posedge id_6) id_5 = id_2;
endmodule
