Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/vivado/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto e2186591035b4d39a77335d5dea2a94b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
WARNING: [VRFC 10-122] convergence_ap_faddfsub_3_full_dsp_32 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_faddfsub_32nbkb.vhd:65]
WARNING: [VRFC 10-122] convergence_ap_fsub_3_full_dsp_32 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_fsub_32ns_32cud.vhd:59]
WARNING: [VRFC 10-122] convergence_ap_fmul_2_max_dsp_32 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_fmul_32ns_32dEe.vhd:59]
WARNING: [VRFC 10-122] convergence_ap_fpext_0_no_dsp_32 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_fpext_32ns_6eOg.vhd:41]
WARNING: [VRFC 10-122] convergence_ap_dadddsub_4_full_dsp_64 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_dadddsub_64nfYi.vhd:65]
WARNING: [VRFC 10-122] convergence_ap_dadd_4_full_dsp_64 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_dadd_64ns_64g8j.vhd:59]
WARNING: [VRFC 10-122] convergence_ap_dmul_4_max_dsp_64 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_dmul_64ns_64hbi.vhd:59]
WARNING: [VRFC 10-122] convergence_ap_dcmp_0_no_dsp_64 remains a black-box since it has no binding entity [/net/e/floupias001/FRACTALE/fractale/Fractale-It/fractale_hls/solution1/impl/vhdl/conv_dcmp_64ns_64ibs.vhd:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture arch of entity xil_defaultlib.conv_faddfsub_32nbkb [conv_faddfsub_32nbkb_default]
Compiling architecture arch of entity xil_defaultlib.conv_fsub_32ns_32cud [\conv_fsub_32ns_32cud(id=1)\]
Compiling architecture arch of entity xil_defaultlib.conv_fmul_32ns_32dEe [\conv_fmul_32ns_32dEe(id=1)\]
Compiling architecture arch of entity xil_defaultlib.conv_fpext_32ns_6eOg [\conv_fpext_32ns_6eOg(id=1)\]
Compiling architecture arch of entity xil_defaultlib.conv_dadddsub_64nfYi [\conv_dadddsub_64nfYi(id=1)\]
Compiling architecture arch of entity xil_defaultlib.conv_dadd_64ns_64g8j [\conv_dadd_64ns_64g8j(id=1)\]
Compiling architecture arch of entity xil_defaultlib.conv_dmul_64ns_64hbi [\conv_dmul_64ns_64hbi(id=1)\]
Compiling architecture arch of entity xil_defaultlib.conv_dcmp_64ns_64ibs [\conv_dcmp_64ns_64ibs(id=1)\]
Compiling architecture behav of entity xil_defaultlib.conv_do_conv [conv_do_conv_default]
Compiling architecture behav of entity xil_defaultlib.conv [conv_default]
Compiling architecture rtl of entity xil_defaultlib.dimage_do_image_cjbC_rom [dimage_do_image_cjbc_rom_default]
Compiling architecture arch of entity xil_defaultlib.dimage_do_image_cjbC [dimage_do_image_cjbc_default]
Compiling architecture behav of entity xil_defaultlib.dimage_do_image [dimage_do_image_default]
Compiling architecture behav of entity xil_defaultlib.dimage [dimage_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A_shiftReg [fifo_w8_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A [\fifo_w8_d1_A(1,4)\]
Compiling architecture behav of entity xil_defaultlib.convergence [convergence_default]
Compiling architecture behavioral of entity xil_defaultlib.test [test_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
