{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739459493709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739459493710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 12:11:33 2025 " "Processing started: Thu Feb 13 12:11:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739459493710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739459493710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog ProjetoP -c ProjetoP --vector_source=/home/rafa/tudo/materias/lcl/projetoLeticia/Projeto_Finaldowy/Waveform1.vwf --testbench_file=./simulation/qsim/ProjetoP.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog ProjetoP -c ProjetoP --vector_source=/home/rafa/tudo/materias/lcl/projetoLeticia/Projeto_Finaldowy/Waveform1.vwf --testbench_file=./simulation/qsim/ProjetoP.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739459493710 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 7 18 " "Bus port \"SW\" specified in vector source file has width of 7, which does not match width 18 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1739459493868 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 7 18 " "Bus port \"SW\" specified in vector source file has width of 7, which does not match width 18 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1739459493868 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 7 18 " "Bus port \"SW\" specified in vector source file has width of 7, which does not match width 18 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1739459493868 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/ProjetoP.vt " "Generated Verilog Test Bench File ./simulation/qsim/ProjetoP.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1739459493868 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739459493884 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 12:11:33 2025 " "Processing ended: Thu Feb 13 12:11:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739459493884 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739459493884 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739459493884 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739459493884 ""}
